
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cp_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004027b0 <.init>:
  4027b0:	stp	x29, x30, [sp, #-16]!
  4027b4:	mov	x29, sp
  4027b8:	bl	403020 <__fxstatat@plt+0x60>
  4027bc:	ldp	x29, x30, [sp], #16
  4027c0:	ret

Disassembly of section .plt:

00000000004027d0 <mbrtowc@plt-0x20>:
  4027d0:	stp	x16, x30, [sp, #-16]!
  4027d4:	adrp	x16, 424000 <__fxstatat@plt+0x21040>
  4027d8:	ldr	x17, [x16, #4088]
  4027dc:	add	x16, x16, #0xff8
  4027e0:	br	x17
  4027e4:	nop
  4027e8:	nop
  4027ec:	nop

00000000004027f0 <mbrtowc@plt>:
  4027f0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4027f4:	ldr	x17, [x16]
  4027f8:	add	x16, x16, #0x0
  4027fc:	br	x17

0000000000402800 <memcpy@plt>:
  402800:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402804:	ldr	x17, [x16, #8]
  402808:	add	x16, x16, #0x8
  40280c:	br	x17

0000000000402810 <_exit@plt>:
  402810:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402814:	ldr	x17, [x16, #16]
  402818:	add	x16, x16, #0x10
  40281c:	br	x17

0000000000402820 <strlen@plt>:
  402820:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402824:	ldr	x17, [x16, #24]
  402828:	add	x16, x16, #0x18
  40282c:	br	x17

0000000000402830 <acl_set_fd@plt>:
  402830:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402834:	ldr	x17, [x16, #32]
  402838:	add	x16, x16, #0x20
  40283c:	br	x17

0000000000402840 <exit@plt>:
  402840:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402844:	ldr	x17, [x16, #40]
  402848:	add	x16, x16, #0x28
  40284c:	br	x17

0000000000402850 <error@plt>:
  402850:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402854:	ldr	x17, [x16, #48]
  402858:	add	x16, x16, #0x30
  40285c:	br	x17

0000000000402860 <rpmatch@plt>:
  402860:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402864:	ldr	x17, [x16, #56]
  402868:	add	x16, x16, #0x38
  40286c:	br	x17

0000000000402870 <acl_entries@plt>:
  402870:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402874:	ldr	x17, [x16, #64]
  402878:	add	x16, x16, #0x40
  40287c:	br	x17

0000000000402880 <geteuid@plt>:
  402880:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402884:	ldr	x17, [x16, #72]
  402888:	add	x16, x16, #0x48
  40288c:	br	x17

0000000000402890 <__xmknod@plt>:
  402890:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402894:	ldr	x17, [x16, #80]
  402898:	add	x16, x16, #0x50
  40289c:	br	x17

00000000004028a0 <linkat@plt>:
  4028a0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4028a4:	ldr	x17, [x16, #88]
  4028a8:	add	x16, x16, #0x58
  4028ac:	br	x17

00000000004028b0 <readlink@plt>:
  4028b0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4028b4:	ldr	x17, [x16, #96]
  4028b8:	add	x16, x16, #0x60
  4028bc:	br	x17

00000000004028c0 <getuid@plt>:
  4028c0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4028c4:	ldr	x17, [x16, #104]
  4028c8:	add	x16, x16, #0x68
  4028cc:	br	x17

00000000004028d0 <opendir@plt>:
  4028d0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4028d4:	ldr	x17, [x16, #112]
  4028d8:	add	x16, x16, #0x70
  4028dc:	br	x17

00000000004028e0 <__cxa_atexit@plt>:
  4028e0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4028e4:	ldr	x17, [x16, #120]
  4028e8:	add	x16, x16, #0x78
  4028ec:	br	x17

00000000004028f0 <unlinkat@plt>:
  4028f0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4028f4:	ldr	x17, [x16, #128]
  4028f8:	add	x16, x16, #0x80
  4028fc:	br	x17

0000000000402900 <clock_gettime@plt>:
  402900:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402904:	ldr	x17, [x16, #136]
  402908:	add	x16, x16, #0x88
  40290c:	br	x17

0000000000402910 <qsort@plt>:
  402910:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402914:	ldr	x17, [x16, #144]
  402918:	add	x16, x16, #0x90
  40291c:	br	x17

0000000000402920 <setvbuf@plt>:
  402920:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402924:	ldr	x17, [x16, #152]
  402928:	add	x16, x16, #0x98
  40292c:	br	x17

0000000000402930 <pathconf@plt>:
  402930:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402934:	ldr	x17, [x16, #160]
  402938:	add	x16, x16, #0xa0
  40293c:	br	x17

0000000000402940 <euidaccess@plt>:
  402940:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402944:	ldr	x17, [x16, #168]
  402948:	add	x16, x16, #0xa8
  40294c:	br	x17

0000000000402950 <lseek@plt>:
  402950:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402954:	ldr	x17, [x16, #176]
  402958:	add	x16, x16, #0xb0
  40295c:	br	x17

0000000000402960 <mkfifo@plt>:
  402960:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402964:	ldr	x17, [x16, #184]
  402968:	add	x16, x16, #0xb8
  40296c:	br	x17

0000000000402970 <__fpending@plt>:
  402970:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402974:	ldr	x17, [x16, #192]
  402978:	add	x16, x16, #0xc0
  40297c:	br	x17

0000000000402980 <stpcpy@plt>:
  402980:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402984:	ldr	x17, [x16, #200]
  402988:	add	x16, x16, #0xc8
  40298c:	br	x17

0000000000402990 <fileno@plt>:
  402990:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402994:	ldr	x17, [x16, #208]
  402998:	add	x16, x16, #0xd0
  40299c:	br	x17

00000000004029a0 <acl_delete_def_file@plt>:
  4029a0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4029a4:	ldr	x17, [x16, #216]
  4029a8:	add	x16, x16, #0xd8
  4029ac:	br	x17

00000000004029b0 <fclose@plt>:
  4029b0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4029b4:	ldr	x17, [x16, #224]
  4029b8:	add	x16, x16, #0xe0
  4029bc:	br	x17

00000000004029c0 <getpid@plt>:
  4029c0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4029c4:	ldr	x17, [x16, #232]
  4029c8:	add	x16, x16, #0xe8
  4029cc:	br	x17

00000000004029d0 <nl_langinfo@plt>:
  4029d0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4029d4:	ldr	x17, [x16, #240]
  4029d8:	add	x16, x16, #0xf0
  4029dc:	br	x17

00000000004029e0 <fopen@plt>:
  4029e0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4029e4:	ldr	x17, [x16, #248]
  4029e8:	add	x16, x16, #0xf8
  4029ec:	br	x17

00000000004029f0 <malloc@plt>:
  4029f0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  4029f4:	ldr	x17, [x16, #256]
  4029f8:	add	x16, x16, #0x100
  4029fc:	br	x17

0000000000402a00 <futimesat@plt>:
  402a00:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a04:	ldr	x17, [x16, #264]
  402a08:	add	x16, x16, #0x108
  402a0c:	br	x17

0000000000402a10 <chmod@plt>:
  402a10:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a14:	ldr	x17, [x16, #272]
  402a18:	add	x16, x16, #0x110
  402a1c:	br	x17

0000000000402a20 <open@plt>:
  402a20:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a24:	ldr	x17, [x16, #280]
  402a28:	add	x16, x16, #0x118
  402a2c:	br	x17

0000000000402a30 <__vasprintf_chk@plt>:
  402a30:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a34:	ldr	x17, [x16, #288]
  402a38:	add	x16, x16, #0x120
  402a3c:	br	x17

0000000000402a40 <getppid@plt>:
  402a40:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a44:	ldr	x17, [x16, #296]
  402a48:	add	x16, x16, #0x128
  402a4c:	br	x17

0000000000402a50 <futimens@plt>:
  402a50:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a54:	ldr	x17, [x16, #304]
  402a58:	add	x16, x16, #0x130
  402a5c:	br	x17

0000000000402a60 <strncmp@plt>:
  402a60:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a64:	ldr	x17, [x16, #312]
  402a68:	add	x16, x16, #0x138
  402a6c:	br	x17

0000000000402a70 <bindtextdomain@plt>:
  402a70:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a74:	ldr	x17, [x16, #320]
  402a78:	add	x16, x16, #0x140
  402a7c:	br	x17

0000000000402a80 <__libc_start_main@plt>:
  402a80:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a84:	ldr	x17, [x16, #328]
  402a88:	add	x16, x16, #0x148
  402a8c:	br	x17

0000000000402a90 <__printf_chk@plt>:
  402a90:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402a94:	ldr	x17, [x16, #336]
  402a98:	add	x16, x16, #0x150
  402a9c:	br	x17

0000000000402aa0 <acl_get_tag_type@plt>:
  402aa0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402aa4:	ldr	x17, [x16, #344]
  402aa8:	add	x16, x16, #0x158
  402aac:	br	x17

0000000000402ab0 <memset@plt>:
  402ab0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ab4:	ldr	x17, [x16, #352]
  402ab8:	add	x16, x16, #0x160
  402abc:	br	x17

0000000000402ac0 <fdopen@plt>:
  402ac0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ac4:	ldr	x17, [x16, #360]
  402ac8:	add	x16, x16, #0x168
  402acc:	br	x17

0000000000402ad0 <gettimeofday@plt>:
  402ad0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ad4:	ldr	x17, [x16, #368]
  402ad8:	add	x16, x16, #0x170
  402adc:	br	x17

0000000000402ae0 <fchmod@plt>:
  402ae0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ae4:	ldr	x17, [x16, #376]
  402ae8:	add	x16, x16, #0x178
  402aec:	br	x17

0000000000402af0 <calloc@plt>:
  402af0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402af4:	ldr	x17, [x16, #384]
  402af8:	add	x16, x16, #0x180
  402afc:	br	x17

0000000000402b00 <bcmp@plt>:
  402b00:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b04:	ldr	x17, [x16, #392]
  402b08:	add	x16, x16, #0x188
  402b0c:	br	x17

0000000000402b10 <readdir@plt>:
  402b10:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b14:	ldr	x17, [x16, #400]
  402b18:	add	x16, x16, #0x190
  402b1c:	br	x17

0000000000402b20 <realloc@plt>:
  402b20:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b24:	ldr	x17, [x16, #408]
  402b28:	add	x16, x16, #0x198
  402b2c:	br	x17

0000000000402b30 <acl_set_file@plt>:
  402b30:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b34:	ldr	x17, [x16, #416]
  402b38:	add	x16, x16, #0x1a0
  402b3c:	br	x17

0000000000402b40 <getpagesize@plt>:
  402b40:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b44:	ldr	x17, [x16, #424]
  402b48:	add	x16, x16, #0x1a8
  402b4c:	br	x17

0000000000402b50 <acl_from_mode@plt>:
  402b50:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b54:	ldr	x17, [x16, #432]
  402b58:	add	x16, x16, #0x1b0
  402b5c:	br	x17

0000000000402b60 <acl_get_fd@plt>:
  402b60:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b64:	ldr	x17, [x16, #440]
  402b68:	add	x16, x16, #0x1b8
  402b6c:	br	x17

0000000000402b70 <closedir@plt>:
  402b70:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b74:	ldr	x17, [x16, #448]
  402b78:	add	x16, x16, #0x1c0
  402b7c:	br	x17

0000000000402b80 <close@plt>:
  402b80:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b84:	ldr	x17, [x16, #456]
  402b88:	add	x16, x16, #0x1c8
  402b8c:	br	x17

0000000000402b90 <strrchr@plt>:
  402b90:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402b94:	ldr	x17, [x16, #464]
  402b98:	add	x16, x16, #0x1d0
  402b9c:	br	x17

0000000000402ba0 <__gmon_start__@plt>:
  402ba0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ba4:	ldr	x17, [x16, #472]
  402ba8:	add	x16, x16, #0x1d8
  402bac:	br	x17

0000000000402bb0 <fdopendir@plt>:
  402bb0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402bb4:	ldr	x17, [x16, #480]
  402bb8:	add	x16, x16, #0x1e0
  402bbc:	br	x17

0000000000402bc0 <write@plt>:
  402bc0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402bc4:	ldr	x17, [x16, #488]
  402bc8:	add	x16, x16, #0x1e8
  402bcc:	br	x17

0000000000402bd0 <abort@plt>:
  402bd0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402bd4:	ldr	x17, [x16, #496]
  402bd8:	add	x16, x16, #0x1f0
  402bdc:	br	x17

0000000000402be0 <posix_fadvise@plt>:
  402be0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402be4:	ldr	x17, [x16, #504]
  402be8:	add	x16, x16, #0x1f8
  402bec:	br	x17

0000000000402bf0 <mbsinit@plt>:
  402bf0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402bf4:	ldr	x17, [x16, #512]
  402bf8:	add	x16, x16, #0x200
  402bfc:	br	x17

0000000000402c00 <__overflow@plt>:
  402c00:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c04:	ldr	x17, [x16, #520]
  402c08:	add	x16, x16, #0x208
  402c0c:	br	x17

0000000000402c10 <fpathconf@plt>:
  402c10:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c14:	ldr	x17, [x16, #528]
  402c18:	add	x16, x16, #0x210
  402c1c:	br	x17

0000000000402c20 <fread_unlocked@plt>:
  402c20:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c24:	ldr	x17, [x16, #536]
  402c28:	add	x16, x16, #0x218
  402c2c:	br	x17

0000000000402c30 <canonicalize_file_name@plt>:
  402c30:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c34:	ldr	x17, [x16, #544]
  402c38:	add	x16, x16, #0x220
  402c3c:	br	x17

0000000000402c40 <memcmp@plt>:
  402c40:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c44:	ldr	x17, [x16, #552]
  402c48:	add	x16, x16, #0x228
  402c4c:	br	x17

0000000000402c50 <textdomain@plt>:
  402c50:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c54:	ldr	x17, [x16, #560]
  402c58:	add	x16, x16, #0x230
  402c5c:	br	x17

0000000000402c60 <getopt_long@plt>:
  402c60:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c64:	ldr	x17, [x16, #568]
  402c68:	add	x16, x16, #0x238
  402c6c:	br	x17

0000000000402c70 <__fprintf_chk@plt>:
  402c70:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c74:	ldr	x17, [x16, #576]
  402c78:	add	x16, x16, #0x240
  402c7c:	br	x17

0000000000402c80 <strcmp@plt>:
  402c80:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c84:	ldr	x17, [x16, #584]
  402c88:	add	x16, x16, #0x248
  402c8c:	br	x17

0000000000402c90 <__ctype_b_loc@plt>:
  402c90:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402c94:	ldr	x17, [x16, #592]
  402c98:	add	x16, x16, #0x250
  402c9c:	br	x17

0000000000402ca0 <rewinddir@plt>:
  402ca0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ca4:	ldr	x17, [x16, #600]
  402ca8:	add	x16, x16, #0x258
  402cac:	br	x17

0000000000402cb0 <rmdir@plt>:
  402cb0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402cb4:	ldr	x17, [x16, #608]
  402cb8:	add	x16, x16, #0x260
  402cbc:	br	x17

0000000000402cc0 <lchown@plt>:
  402cc0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402cc4:	ldr	x17, [x16, #616]
  402cc8:	add	x16, x16, #0x268
  402ccc:	br	x17

0000000000402cd0 <acl_get_file@plt>:
  402cd0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402cd4:	ldr	x17, [x16, #624]
  402cd8:	add	x16, x16, #0x270
  402cdc:	br	x17

0000000000402ce0 <fseeko@plt>:
  402ce0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ce4:	ldr	x17, [x16, #632]
  402ce8:	add	x16, x16, #0x278
  402cec:	br	x17

0000000000402cf0 <free@plt>:
  402cf0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402cf4:	ldr	x17, [x16, #640]
  402cf8:	add	x16, x16, #0x280
  402cfc:	br	x17

0000000000402d00 <renameat2@plt>:
  402d00:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d04:	ldr	x17, [x16, #648]
  402d08:	add	x16, x16, #0x288
  402d0c:	br	x17

0000000000402d10 <__ctype_get_mb_cur_max@plt>:
  402d10:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d14:	ldr	x17, [x16, #656]
  402d18:	add	x16, x16, #0x290
  402d1c:	br	x17

0000000000402d20 <getgid@plt>:
  402d20:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d24:	ldr	x17, [x16, #664]
  402d28:	add	x16, x16, #0x298
  402d2c:	br	x17

0000000000402d30 <attr_copy_fd@plt>:
  402d30:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d34:	ldr	x17, [x16, #672]
  402d38:	add	x16, x16, #0x2a0
  402d3c:	br	x17

0000000000402d40 <renameat@plt>:
  402d40:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d44:	ldr	x17, [x16, #680]
  402d48:	add	x16, x16, #0x2a8
  402d4c:	br	x17

0000000000402d50 <acl_get_entry@plt>:
  402d50:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d54:	ldr	x17, [x16, #688]
  402d58:	add	x16, x16, #0x2b0
  402d5c:	br	x17

0000000000402d60 <strspn@plt>:
  402d60:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d64:	ldr	x17, [x16, #696]
  402d68:	add	x16, x16, #0x2b8
  402d6c:	br	x17

0000000000402d70 <strchr@plt>:
  402d70:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d74:	ldr	x17, [x16, #704]
  402d78:	add	x16, x16, #0x2c0
  402d7c:	br	x17

0000000000402d80 <utimensat@plt>:
  402d80:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d84:	ldr	x17, [x16, #712]
  402d88:	add	x16, x16, #0x2c8
  402d8c:	br	x17

0000000000402d90 <rename@plt>:
  402d90:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402d94:	ldr	x17, [x16, #720]
  402d98:	add	x16, x16, #0x2d0
  402d9c:	br	x17

0000000000402da0 <fwrite@plt>:
  402da0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402da4:	ldr	x17, [x16, #728]
  402da8:	add	x16, x16, #0x2d8
  402dac:	br	x17

0000000000402db0 <fcntl@plt>:
  402db0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402db4:	ldr	x17, [x16, #736]
  402db8:	add	x16, x16, #0x2e0
  402dbc:	br	x17

0000000000402dc0 <attr_copy_file@plt>:
  402dc0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402dc4:	ldr	x17, [x16, #744]
  402dc8:	add	x16, x16, #0x2e8
  402dcc:	br	x17

0000000000402dd0 <fflush@plt>:
  402dd0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402dd4:	ldr	x17, [x16, #752]
  402dd8:	add	x16, x16, #0x2f0
  402ddc:	br	x17

0000000000402de0 <attr_copy_check_permissions@plt>:
  402de0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402de4:	ldr	x17, [x16, #760]
  402de8:	add	x16, x16, #0x2f8
  402dec:	br	x17

0000000000402df0 <strcpy@plt>:
  402df0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402df4:	ldr	x17, [x16, #768]
  402df8:	add	x16, x16, #0x300
  402dfc:	br	x17

0000000000402e00 <dirfd@plt>:
  402e00:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e04:	ldr	x17, [x16, #776]
  402e08:	add	x16, x16, #0x308
  402e0c:	br	x17

0000000000402e10 <__explicit_bzero_chk@plt>:
  402e10:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e14:	ldr	x17, [x16, #784]
  402e18:	add	x16, x16, #0x310
  402e1c:	br	x17

0000000000402e20 <__lxstat@plt>:
  402e20:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e24:	ldr	x17, [x16, #792]
  402e28:	add	x16, x16, #0x318
  402e2c:	br	x17

0000000000402e30 <read@plt>:
  402e30:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e34:	ldr	x17, [x16, #800]
  402e38:	add	x16, x16, #0x320
  402e3c:	br	x17

0000000000402e40 <__mempcpy_chk@plt>:
  402e40:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e44:	ldr	x17, [x16, #808]
  402e48:	add	x16, x16, #0x328
  402e4c:	br	x17

0000000000402e50 <utimes@plt>:
  402e50:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e54:	ldr	x17, [x16, #816]
  402e58:	add	x16, x16, #0x330
  402e5c:	br	x17

0000000000402e60 <__fxstat@plt>:
  402e60:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e64:	ldr	x17, [x16, #824]
  402e68:	add	x16, x16, #0x338
  402e6c:	br	x17

0000000000402e70 <dcgettext@plt>:
  402e70:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e74:	ldr	x17, [x16, #832]
  402e78:	add	x16, x16, #0x340
  402e7c:	br	x17

0000000000402e80 <fputs_unlocked@plt>:
  402e80:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e84:	ldr	x17, [x16, #840]
  402e88:	add	x16, x16, #0x348
  402e8c:	br	x17

0000000000402e90 <__freading@plt>:
  402e90:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402e94:	ldr	x17, [x16, #848]
  402e98:	add	x16, x16, #0x350
  402e9c:	br	x17

0000000000402ea0 <ftruncate@plt>:
  402ea0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ea4:	ldr	x17, [x16, #856]
  402ea8:	add	x16, x16, #0x358
  402eac:	br	x17

0000000000402eb0 <symlinkat@plt>:
  402eb0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402eb4:	ldr	x17, [x16, #864]
  402eb8:	add	x16, x16, #0x360
  402ebc:	br	x17

0000000000402ec0 <fallocate@plt>:
  402ec0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ec4:	ldr	x17, [x16, #872]
  402ec8:	add	x16, x16, #0x368
  402ecc:	br	x17

0000000000402ed0 <iswprint@plt>:
  402ed0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ed4:	ldr	x17, [x16, #880]
  402ed8:	add	x16, x16, #0x370
  402edc:	br	x17

0000000000402ee0 <umask@plt>:
  402ee0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ee4:	ldr	x17, [x16, #888]
  402ee8:	add	x16, x16, #0x378
  402eec:	br	x17

0000000000402ef0 <openat@plt>:
  402ef0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402ef4:	ldr	x17, [x16, #896]
  402ef8:	add	x16, x16, #0x380
  402efc:	br	x17

0000000000402f00 <__assert_fail@plt>:
  402f00:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f04:	ldr	x17, [x16, #904]
  402f08:	add	x16, x16, #0x388
  402f0c:	br	x17

0000000000402f10 <__errno_location@plt>:
  402f10:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f14:	ldr	x17, [x16, #912]
  402f18:	add	x16, x16, #0x390
  402f1c:	br	x17

0000000000402f20 <getenv@plt>:
  402f20:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f24:	ldr	x17, [x16, #920]
  402f28:	add	x16, x16, #0x398
  402f2c:	br	x17

0000000000402f30 <__xstat@plt>:
  402f30:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f34:	ldr	x17, [x16, #928]
  402f38:	add	x16, x16, #0x3a0
  402f3c:	br	x17

0000000000402f40 <__getdelim@plt>:
  402f40:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f44:	ldr	x17, [x16, #936]
  402f48:	add	x16, x16, #0x3a8
  402f4c:	br	x17

0000000000402f50 <unlink@plt>:
  402f50:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f54:	ldr	x17, [x16, #944]
  402f58:	add	x16, x16, #0x3b0
  402f5c:	br	x17

0000000000402f60 <fchown@plt>:
  402f60:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f64:	ldr	x17, [x16, #952]
  402f68:	add	x16, x16, #0x3b8
  402f6c:	br	x17

0000000000402f70 <mkdir@plt>:
  402f70:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f74:	ldr	x17, [x16, #960]
  402f78:	add	x16, x16, #0x3c0
  402f7c:	br	x17

0000000000402f80 <error_at_line@plt>:
  402f80:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f84:	ldr	x17, [x16, #968]
  402f88:	add	x16, x16, #0x3c8
  402f8c:	br	x17

0000000000402f90 <ioctl@plt>:
  402f90:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402f94:	ldr	x17, [x16, #976]
  402f98:	add	x16, x16, #0x3d0
  402f9c:	br	x17

0000000000402fa0 <setlocale@plt>:
  402fa0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402fa4:	ldr	x17, [x16, #984]
  402fa8:	add	x16, x16, #0x3d8
  402fac:	br	x17

0000000000402fb0 <acl_free@plt>:
  402fb0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402fb4:	ldr	x17, [x16, #992]
  402fb8:	add	x16, x16, #0x3e0
  402fbc:	br	x17

0000000000402fc0 <__fxstatat@plt>:
  402fc0:	adrp	x16, 425000 <__fxstatat@plt+0x22040>
  402fc4:	ldr	x17, [x16, #1000]
  402fc8:	add	x16, x16, #0x3e8
  402fcc:	br	x17

Disassembly of section .text:

0000000000402fd0 <.text>:
  402fd0:	mov	x29, #0x0                   	// #0
  402fd4:	mov	x30, #0x0                   	// #0
  402fd8:	mov	x5, x0
  402fdc:	ldr	x1, [sp]
  402fe0:	add	x2, sp, #0x8
  402fe4:	mov	x6, sp
  402fe8:	movz	x0, #0x0, lsl #48
  402fec:	movk	x0, #0x0, lsl #32
  402ff0:	movk	x0, #0x40, lsl #16
  402ff4:	movk	x0, #0x34d8
  402ff8:	movz	x3, #0x0, lsl #48
  402ffc:	movk	x3, #0x0, lsl #32
  403000:	movk	x3, #0x41, lsl #16
  403004:	movk	x3, #0x1798
  403008:	movz	x4, #0x0, lsl #48
  40300c:	movk	x4, #0x0, lsl #32
  403010:	movk	x4, #0x41, lsl #16
  403014:	movk	x4, #0x1818
  403018:	bl	402a80 <__libc_start_main@plt>
  40301c:	bl	402bd0 <abort@plt>
  403020:	adrp	x0, 424000 <__fxstatat@plt+0x21040>
  403024:	ldr	x0, [x0, #4064]
  403028:	cbz	x0, 403030 <__fxstatat@plt+0x70>
  40302c:	b	402ba0 <__gmon_start__@plt>
  403030:	ret
  403034:	nop
  403038:	adrp	x0, 425000 <__fxstatat@plt+0x22040>
  40303c:	add	x0, x0, #0x478
  403040:	adrp	x1, 425000 <__fxstatat@plt+0x22040>
  403044:	add	x1, x1, #0x478
  403048:	cmp	x1, x0
  40304c:	b.eq	403064 <__fxstatat@plt+0xa4>  // b.none
  403050:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  403054:	ldr	x1, [x1, #2120]
  403058:	cbz	x1, 403064 <__fxstatat@plt+0xa4>
  40305c:	mov	x16, x1
  403060:	br	x16
  403064:	ret
  403068:	adrp	x0, 425000 <__fxstatat@plt+0x22040>
  40306c:	add	x0, x0, #0x478
  403070:	adrp	x1, 425000 <__fxstatat@plt+0x22040>
  403074:	add	x1, x1, #0x478
  403078:	sub	x1, x1, x0
  40307c:	lsr	x2, x1, #63
  403080:	add	x1, x2, x1, asr #3
  403084:	cmp	xzr, x1, asr #1
  403088:	asr	x1, x1, #1
  40308c:	b.eq	4030a4 <__fxstatat@plt+0xe4>  // b.none
  403090:	adrp	x2, 411000 <__fxstatat@plt+0xe040>
  403094:	ldr	x2, [x2, #2128]
  403098:	cbz	x2, 4030a4 <__fxstatat@plt+0xe4>
  40309c:	mov	x16, x2
  4030a0:	br	x16
  4030a4:	ret
  4030a8:	stp	x29, x30, [sp, #-32]!
  4030ac:	mov	x29, sp
  4030b0:	str	x19, [sp, #16]
  4030b4:	adrp	x19, 425000 <__fxstatat@plt+0x22040>
  4030b8:	ldrb	w0, [x19, #1200]
  4030bc:	cbnz	w0, 4030cc <__fxstatat@plt+0x10c>
  4030c0:	bl	403038 <__fxstatat@plt+0x78>
  4030c4:	mov	w0, #0x1                   	// #1
  4030c8:	strb	w0, [x19, #1200]
  4030cc:	ldr	x19, [sp, #16]
  4030d0:	ldp	x29, x30, [sp], #32
  4030d4:	ret
  4030d8:	b	403068 <__fxstatat@plt+0xa8>
  4030dc:	sub	sp, sp, #0xa0
  4030e0:	stp	x20, x19, [sp, #144]
  4030e4:	mov	w19, w0
  4030e8:	stp	x29, x30, [sp, #112]
  4030ec:	stp	x22, x21, [sp, #128]
  4030f0:	add	x29, sp, #0x70
  4030f4:	cbnz	w0, 40349c <__fxstatat@plt+0x4dc>
  4030f8:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  4030fc:	add	x1, x1, #0xf9f
  403100:	mov	w2, #0x5                   	// #5
  403104:	mov	x0, xzr
  403108:	bl	402e70 <dcgettext@plt>
  40310c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  403110:	ldr	x2, [x8, #2392]
  403114:	mov	x1, x0
  403118:	mov	w0, #0x1                   	// #1
  40311c:	mov	x3, x2
  403120:	mov	x4, x2
  403124:	bl	402a90 <__printf_chk@plt>
  403128:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  40312c:	add	x1, x1, #0x1e
  403130:	mov	w2, #0x5                   	// #5
  403134:	mov	x0, xzr
  403138:	bl	402e70 <dcgettext@plt>
  40313c:	adrp	x22, 425000 <__fxstatat@plt+0x22040>
  403140:	ldr	x1, [x22, #1176]
  403144:	bl	402e80 <fputs_unlocked@plt>
  403148:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40314c:	add	x1, x1, #0x1df
  403150:	mov	w2, #0x5                   	// #5
  403154:	mov	x0, xzr
  403158:	bl	402e70 <dcgettext@plt>
  40315c:	ldr	x1, [x22, #1176]
  403160:	bl	402e80 <fputs_unlocked@plt>
  403164:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403168:	add	x1, x1, #0x58
  40316c:	mov	w2, #0x5                   	// #5
  403170:	mov	x0, xzr
  403174:	bl	402e70 <dcgettext@plt>
  403178:	ldr	x1, [x22, #1176]
  40317c:	bl	402e80 <fputs_unlocked@plt>
  403180:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403184:	add	x1, x1, #0x212
  403188:	mov	w2, #0x5                   	// #5
  40318c:	mov	x0, xzr
  403190:	bl	402e70 <dcgettext@plt>
  403194:	ldr	x1, [x22, #1176]
  403198:	bl	402e80 <fputs_unlocked@plt>
  40319c:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  4031a0:	add	x1, x1, #0x3bd
  4031a4:	mov	w2, #0x5                   	// #5
  4031a8:	mov	x0, xzr
  4031ac:	bl	402e70 <dcgettext@plt>
  4031b0:	ldr	x1, [x22, #1176]
  4031b4:	bl	402e80 <fputs_unlocked@plt>
  4031b8:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  4031bc:	add	x1, x1, #0x446
  4031c0:	mov	w2, #0x5                   	// #5
  4031c4:	mov	x0, xzr
  4031c8:	bl	402e70 <dcgettext@plt>
  4031cc:	ldr	x1, [x22, #1176]
  4031d0:	bl	402e80 <fputs_unlocked@plt>
  4031d4:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  4031d8:	add	x1, x1, #0x50f
  4031dc:	mov	w2, #0x5                   	// #5
  4031e0:	mov	x0, xzr
  4031e4:	bl	402e70 <dcgettext@plt>
  4031e8:	ldr	x1, [x22, #1176]
  4031ec:	bl	402e80 <fputs_unlocked@plt>
  4031f0:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  4031f4:	add	x1, x1, #0x664
  4031f8:	mov	w2, #0x5                   	// #5
  4031fc:	mov	x0, xzr
  403200:	bl	402e70 <dcgettext@plt>
  403204:	ldr	x1, [x22, #1176]
  403208:	bl	402e80 <fputs_unlocked@plt>
  40320c:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403210:	add	x1, x1, #0x6f5
  403214:	mov	w2, #0x5                   	// #5
  403218:	mov	x0, xzr
  40321c:	bl	402e70 <dcgettext@plt>
  403220:	ldr	x1, [x22, #1176]
  403224:	bl	402e80 <fputs_unlocked@plt>
  403228:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  40322c:	add	x1, x1, #0x810
  403230:	mov	w2, #0x5                   	// #5
  403234:	mov	x0, xzr
  403238:	bl	402e70 <dcgettext@plt>
  40323c:	ldr	x1, [x22, #1176]
  403240:	bl	402e80 <fputs_unlocked@plt>
  403244:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403248:	add	x1, x1, #0x8d3
  40324c:	mov	w2, #0x5                   	// #5
  403250:	mov	x0, xzr
  403254:	bl	402e70 <dcgettext@plt>
  403258:	ldr	x1, [x22, #1176]
  40325c:	bl	402e80 <fputs_unlocked@plt>
  403260:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403264:	add	x1, x1, #0x9e2
  403268:	mov	w2, #0x5                   	// #5
  40326c:	mov	x0, xzr
  403270:	bl	402e70 <dcgettext@plt>
  403274:	ldr	x1, [x22, #1176]
  403278:	bl	402e80 <fputs_unlocked@plt>
  40327c:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403280:	add	x1, x1, #0xb20
  403284:	mov	w2, #0x5                   	// #5
  403288:	mov	x0, xzr
  40328c:	bl	402e70 <dcgettext@plt>
  403290:	ldr	x1, [x22, #1176]
  403294:	bl	402e80 <fputs_unlocked@plt>
  403298:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  40329c:	add	x1, x1, #0xc38
  4032a0:	mov	w2, #0x5                   	// #5
  4032a4:	mov	x0, xzr
  4032a8:	bl	402e70 <dcgettext@plt>
  4032ac:	ldr	x1, [x22, #1176]
  4032b0:	bl	402e80 <fputs_unlocked@plt>
  4032b4:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  4032b8:	add	x1, x1, #0xc65
  4032bc:	mov	w2, #0x5                   	// #5
  4032c0:	mov	x0, xzr
  4032c4:	bl	402e70 <dcgettext@plt>
  4032c8:	ldr	x1, [x22, #1176]
  4032cc:	bl	402e80 <fputs_unlocked@plt>
  4032d0:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  4032d4:	add	x1, x1, #0xc9b
  4032d8:	mov	w2, #0x5                   	// #5
  4032dc:	mov	x0, xzr
  4032e0:	bl	402e70 <dcgettext@plt>
  4032e4:	ldr	x1, [x22, #1176]
  4032e8:	bl	402e80 <fputs_unlocked@plt>
  4032ec:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  4032f0:	add	x1, x1, #0xdfe
  4032f4:	mov	w2, #0x5                   	// #5
  4032f8:	mov	x0, xzr
  4032fc:	bl	402e70 <dcgettext@plt>
  403300:	ldr	x1, [x22, #1176]
  403304:	bl	402e80 <fputs_unlocked@plt>
  403308:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40330c:	add	x1, x1, #0x22a
  403310:	mov	w2, #0x5                   	// #5
  403314:	mov	x0, xzr
  403318:	bl	402e70 <dcgettext@plt>
  40331c:	ldr	x1, [x22, #1176]
  403320:	bl	402e80 <fputs_unlocked@plt>
  403324:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403328:	add	x1, x1, #0x307
  40332c:	mov	w2, #0x5                   	// #5
  403330:	mov	x0, xzr
  403334:	bl	402e70 <dcgettext@plt>
  403338:	ldr	x1, [x22, #1176]
  40333c:	bl	402e80 <fputs_unlocked@plt>
  403340:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403344:	add	x1, x1, #0xf1d
  403348:	mov	w2, #0x5                   	// #5
  40334c:	mov	x0, xzr
  403350:	bl	402e70 <dcgettext@plt>
  403354:	ldr	x1, [x22, #1176]
  403358:	bl	402e80 <fputs_unlocked@plt>
  40335c:	adrp	x8, 411000 <__fxstatat@plt+0xe040>
  403360:	add	x8, x8, #0xea8
  403364:	ldp	q0, q1, [x8, #48]
  403368:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40336c:	adrp	x20, 412000 <__fxstatat@plt+0xf040>
  403370:	add	x1, x1, #0x3e5
  403374:	str	q0, [sp, #48]
  403378:	ldp	q2, q0, [x8, #80]
  40337c:	mov	x21, sp
  403380:	add	x20, x20, #0xfbf
  403384:	stp	q1, q2, [sp, #64]
  403388:	ldr	q1, [x8]
  40338c:	str	q0, [sp, #96]
  403390:	ldp	q0, q3, [x8, #16]
  403394:	stp	q1, q0, [sp]
  403398:	str	q3, [sp, #32]
  40339c:	mov	x0, x20
  4033a0:	bl	402c80 <strcmp@plt>
  4033a4:	cbz	w0, 4033b0 <__fxstatat@plt+0x3f0>
  4033a8:	ldr	x1, [x21, #16]!
  4033ac:	cbnz	x1, 40339c <__fxstatat@plt+0x3dc>
  4033b0:	ldr	x8, [x21, #8]
  4033b4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4033b8:	add	x1, x1, #0x444
  4033bc:	mov	w2, #0x5                   	// #5
  4033c0:	cmp	x8, #0x0
  4033c4:	mov	x0, xzr
  4033c8:	csel	x21, x20, x8, eq  // eq = none
  4033cc:	bl	402e70 <dcgettext@plt>
  4033d0:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  4033d4:	adrp	x3, 413000 <__fxstatat@plt+0x10040>
  4033d8:	mov	x1, x0
  4033dc:	add	x2, x2, #0x99
  4033e0:	add	x3, x3, #0x45b
  4033e4:	mov	w0, #0x1                   	// #1
  4033e8:	bl	402a90 <__printf_chk@plt>
  4033ec:	mov	w0, #0x5                   	// #5
  4033f0:	mov	x1, xzr
  4033f4:	bl	402fa0 <setlocale@plt>
  4033f8:	cbz	x0, 40342c <__fxstatat@plt+0x46c>
  4033fc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403400:	add	x1, x1, #0x483
  403404:	mov	w2, #0x3                   	// #3
  403408:	bl	402a60 <strncmp@plt>
  40340c:	cbz	w0, 40342c <__fxstatat@plt+0x46c>
  403410:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403414:	add	x1, x1, #0x487
  403418:	mov	w2, #0x5                   	// #5
  40341c:	mov	x0, xzr
  403420:	bl	402e70 <dcgettext@plt>
  403424:	ldr	x1, [x22, #1176]
  403428:	bl	402e80 <fputs_unlocked@plt>
  40342c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403430:	add	x1, x1, #0x4ce
  403434:	mov	w2, #0x5                   	// #5
  403438:	mov	x0, xzr
  40343c:	bl	402e70 <dcgettext@plt>
  403440:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  403444:	mov	x1, x0
  403448:	add	x2, x2, #0x45b
  40344c:	mov	w0, #0x1                   	// #1
  403450:	mov	x3, x20
  403454:	bl	402a90 <__printf_chk@plt>
  403458:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40345c:	add	x1, x1, #0x4e9
  403460:	mov	w2, #0x5                   	// #5
  403464:	mov	x0, xzr
  403468:	bl	402e70 <dcgettext@plt>
  40346c:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  403470:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  403474:	add	x8, x8, #0x5f4
  403478:	add	x9, x9, #0x401
  40347c:	cmp	x21, x20
  403480:	mov	x1, x0
  403484:	csel	x3, x9, x8, eq  // eq = none
  403488:	mov	w0, #0x1                   	// #1
  40348c:	mov	x2, x21
  403490:	bl	402a90 <__printf_chk@plt>
  403494:	mov	w0, w19
  403498:	bl	402840 <exit@plt>
  40349c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4034a0:	ldr	x20, [x8, #1152]
  4034a4:	adrp	x1, 411000 <__fxstatat@plt+0xe040>
  4034a8:	add	x1, x1, #0xf78
  4034ac:	mov	w2, #0x5                   	// #5
  4034b0:	mov	x0, xzr
  4034b4:	bl	402e70 <dcgettext@plt>
  4034b8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4034bc:	ldr	x3, [x8, #2392]
  4034c0:	mov	x2, x0
  4034c4:	mov	w1, #0x1                   	// #1
  4034c8:	mov	x0, x20
  4034cc:	bl	402c70 <__fprintf_chk@plt>
  4034d0:	mov	w0, w19
  4034d4:	bl	402840 <exit@plt>
  4034d8:	sub	sp, sp, #0x150
  4034dc:	stp	x29, x30, [sp, #240]
  4034e0:	stp	x28, x27, [sp, #256]
  4034e4:	stp	x26, x25, [sp, #272]
  4034e8:	stp	x24, x23, [sp, #288]
  4034ec:	stp	x22, x21, [sp, #304]
  4034f0:	stp	x20, x19, [sp, #320]
  4034f4:	mov	w20, w0
  4034f8:	ldr	x0, [x1]
  4034fc:	add	x29, sp, #0xf0
  403500:	mov	x19, x1
  403504:	sub	x28, x29, #0x58
  403508:	bl	40bd6c <__fxstatat@plt+0x8dac>
  40350c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  403510:	add	x1, x1, #0x5f4
  403514:	mov	w0, #0x6                   	// #6
  403518:	bl	402fa0 <setlocale@plt>
  40351c:	adrp	x21, 413000 <__fxstatat@plt+0x10040>
  403520:	add	x21, x21, #0x9d
  403524:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403528:	add	x1, x1, #0xfc2
  40352c:	mov	x0, x21
  403530:	bl	402a70 <bindtextdomain@plt>
  403534:	mov	x0, x21
  403538:	bl	402c50 <textdomain@plt>
  40353c:	adrp	x0, 40a000 <__fxstatat@plt+0x7040>
  403540:	add	x0, x0, #0x1e4
  403544:	bl	411820 <__fxstatat@plt+0xe860>
  403548:	sub	x0, x29, #0x58
  40354c:	bl	407fb4 <__fxstatat@plt+0x4ff4>
  403550:	adrp	x8, 411000 <__fxstatat@plt+0xe040>
  403554:	ldr	d0, [x8, #2136]
  403558:	mov	w8, #0x1                   	// #1
  40355c:	adrp	x9, 411000 <__fxstatat@plt+0xe040>
  403560:	stur	w8, [x29, #-68]
  403564:	stur	d0, [x28, #4]
  403568:	ldr	d0, [x9, #2144]
  40356c:	adrp	x0, 413000 <__fxstatat@plt+0x10040>
  403570:	add	x0, x0, #0x51c
  403574:	sturh	wzr, [x29, #-64]
  403578:	stur	wzr, [x29, #-32]
  40357c:	stur	wzr, [x29, #-60]
  403580:	stur	wzr, [x28, #31]
  403584:	stur	wzr, [x28, #37]
  403588:	sturh	wzr, [x28, #41]
  40358c:	sturh	w8, [x28, #35]
  403590:	stur	d0, [x28, #12]
  403594:	stur	wzr, [x28, #43]
  403598:	sturb	wzr, [x29, #-41]
  40359c:	bl	402f20 <getenv@plt>
  4035a0:	cmp	x0, #0x0
  4035a4:	adrp	x24, 412000 <__fxstatat@plt+0xf040>
  4035a8:	adrp	x25, 411000 <__fxstatat@plt+0xe040>
  4035ac:	adrp	x22, 411000 <__fxstatat@plt+0xe040>
  4035b0:	mov	w27, wzr
  4035b4:	mov	w8, wzr
  4035b8:	mov	x21, xzr
  4035bc:	add	x24, x24, #0xfd4
  4035c0:	add	x25, x25, #0xa88
  4035c4:	cset	w9, ne  // ne = any
  4035c8:	add	x22, x22, #0x868
  4035cc:	str	xzr, [sp]
  4035d0:	str	xzr, [sp, #16]
  4035d4:	str	wzr, [sp, #12]
  4035d8:	stp	xzr, xzr, [x29, #-24]
  4035dc:	sturb	w9, [x29, #-40]
  4035e0:	b	4035f0 <__fxstatat@plt+0x630>
  4035e4:	mov	w8, #0x3                   	// #3
  4035e8:	stur	w8, [x29, #-84]
  4035ec:	mov	w8, w23
  4035f0:	mov	w0, w20
  4035f4:	mov	x1, x19
  4035f8:	mov	x2, x24
  4035fc:	mov	x3, x25
  403600:	mov	x4, xzr
  403604:	mov	w23, w8
  403608:	bl	402c60 <getopt_long@plt>
  40360c:	add	w8, w0, #0x3
  403610:	cmp	w8, #0x10b
  403614:	b.hi	403a14 <__fxstatat@plt+0xa54>  // b.pmore
  403618:	adr	x9, 4035e4 <__fxstatat@plt+0x624>
  40361c:	ldrh	w10, [x22, x8, lsl #1]
  403620:	add	x9, x9, x10, lsl #2
  403624:	mov	w8, #0x1                   	// #1
  403628:	br	x9
  40362c:	mov	w8, #0x1                   	// #1
  403630:	sturb	w8, [x29, #-46]
  403634:	mov	w8, w23
  403638:	b	4035f0 <__fxstatat@plt+0x630>
  40363c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  403640:	ldr	x0, [x8, #1160]
  403644:	cbz	x0, 403664 <__fxstatat@plt+0x6a4>
  403648:	sub	x1, x29, #0x58
  40364c:	mov	w2, #0x1                   	// #1
  403650:	mov	w26, #0x1                   	// #1
  403654:	bl	403b6c <__fxstatat@plt+0xbac>
  403658:	sturb	w26, [x29, #-52]
  40365c:	mov	w8, w23
  403660:	b	4035f0 <__fxstatat@plt+0x630>
  403664:	mov	w8, #0x101                 	// #257
  403668:	mov	w9, #0x1                   	// #1
  40366c:	sturh	w8, [x28, #29]
  403670:	sturb	w9, [x29, #-57]
  403674:	sturb	w9, [x29, #-52]
  403678:	mov	w8, w23
  40367c:	b	4035f0 <__fxstatat@plt+0x630>
  403680:	mov	w8, #0x2                   	// #2
  403684:	b	4036a0 <__fxstatat@plt+0x6e0>
  403688:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40368c:	mov	w9, #0x1                   	// #1
  403690:	strb	w9, [x8, #1208]
  403694:	mov	w8, w23
  403698:	b	4035f0 <__fxstatat@plt+0x630>
  40369c:	mov	w8, #0x3                   	// #3
  4036a0:	stur	w8, [x29, #-80]
  4036a4:	mov	w8, w23
  4036a8:	b	4035f0 <__fxstatat@plt+0x630>
  4036ac:	mov	w8, #0x1                   	// #1
  4036b0:	str	w8, [sp, #12]
  4036b4:	mov	w8, w23
  4036b8:	b	4035f0 <__fxstatat@plt+0x630>
  4036bc:	mov	w8, #0x1                   	// #1
  4036c0:	sturb	w8, [x29, #-44]
  4036c4:	mov	w8, w23
  4036c8:	b	4035f0 <__fxstatat@plt+0x630>
  4036cc:	mov	w8, #0x1                   	// #1
  4036d0:	sturb	w8, [x29, #-42]
  4036d4:	mov	w8, w23
  4036d8:	b	4035f0 <__fxstatat@plt+0x630>
  4036dc:	mov	w8, #0x1                   	// #1
  4036e0:	sturb	w8, [x29, #-60]
  4036e4:	mov	w8, w23
  4036e8:	b	4035f0 <__fxstatat@plt+0x630>
  4036ec:	cbnz	x21, 403a6c <__fxstatat@plt+0xaac>
  4036f0:	adrp	x21, 425000 <__fxstatat@plt+0x22040>
  4036f4:	ldr	x1, [x21, #1160]
  4036f8:	add	x2, sp, #0x18
  4036fc:	mov	w0, wzr
  403700:	bl	402f30 <__xstat@plt>
  403704:	cbnz	w0, 403a78 <__fxstatat@plt+0xab8>
  403708:	ldr	w8, [sp, #40]
  40370c:	and	w8, w8, #0xf000
  403710:	cmp	w8, #0x4, lsl #12
  403714:	b.ne	403ab8 <__fxstatat@plt+0xaf8>  // b.any
  403718:	ldr	x21, [x21, #1160]
  40371c:	mov	w8, w23
  403720:	b	4035f0 <__fxstatat@plt+0x630>
  403724:	mov	w8, #0x2                   	// #2
  403728:	mov	w9, #0x1                   	// #1
  40372c:	mov	w10, #0x101                 	// #257
  403730:	stur	w8, [x29, #-84]
  403734:	sturb	w9, [x29, #-54]
  403738:	sturh	w10, [x28, #29]
  40373c:	sturb	w9, [x29, #-57]
  403740:	sturb	w9, [x29, #-52]
  403744:	sturb	w9, [x29, #-49]
  403748:	sturh	w10, [x28, #41]
  40374c:	mov	w8, w23
  403750:	b	4035f0 <__fxstatat@plt+0x630>
  403754:	mov	w8, #0x1                   	// #1
  403758:	mov	w9, #0x2                   	// #2
  40375c:	sturb	w8, [x29, #-54]
  403760:	stur	w9, [x29, #-84]
  403764:	mov	w8, w23
  403768:	b	4035f0 <__fxstatat@plt+0x630>
  40376c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  403770:	ldr	x9, [x8, #1160]
  403774:	mov	w8, w23
  403778:	cbz	x9, 4035f0 <__fxstatat@plt+0x630>
  40377c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403780:	add	x1, x1, #0x56
  403784:	mov	w2, #0x5                   	// #5
  403788:	mov	x0, xzr
  40378c:	bl	402e70 <dcgettext@plt>
  403790:	mov	x2, x0
  403794:	mov	w0, wzr
  403798:	mov	w1, wzr
  40379c:	bl	402850 <error@plt>
  4037a0:	mov	w8, w23
  4037a4:	b	4035f0 <__fxstatat@plt+0x630>
  4037a8:	mov	w8, #0x4                   	// #4
  4037ac:	b	4035e8 <__fxstatat@plt+0x628>
  4037b0:	mov	w8, #0x2                   	// #2
  4037b4:	b	4035e8 <__fxstatat@plt+0x628>
  4037b8:	sturb	wzr, [x29, #-53]
  4037bc:	mov	w8, w23
  4037c0:	b	4035f0 <__fxstatat@plt+0x630>
  4037c4:	mov	w8, #0x1                   	// #1
  4037c8:	sturb	w8, [x29, #-65]
  4037cc:	mov	w8, w23
  4037d0:	b	4035f0 <__fxstatat@plt+0x630>
  4037d4:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4037d8:	ldr	x8, [x8, #1160]
  4037dc:	str	x8, [sp]
  4037e0:	b	403838 <__fxstatat@plt+0x878>
  4037e4:	mov	w8, #0x1                   	// #1
  4037e8:	sturb	w8, [x29, #-43]
  4037ec:	mov	w8, w23
  4037f0:	b	4035f0 <__fxstatat@plt+0x630>
  4037f4:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4037f8:	ldr	x0, [x8, #1160]
  4037fc:	sub	x1, x29, #0x58
  403800:	mov	w2, wzr
  403804:	bl	403b6c <__fxstatat@plt+0xbac>
  403808:	mov	w8, w23
  40380c:	b	4035f0 <__fxstatat@plt+0x630>
  403810:	mov	w8, #0x1                   	// #1
  403814:	sturb	w8, [x29, #-66]
  403818:	mov	w8, w23
  40381c:	b	4035f0 <__fxstatat@plt+0x630>
  403820:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  403824:	ldr	x8, [x8, #1160]
  403828:	ldr	x9, [sp, #16]
  40382c:	cmp	x8, #0x0
  403830:	csel	x9, x9, x8, eq  // eq = none
  403834:	str	x9, [sp, #16]
  403838:	mov	w27, #0x1                   	// #1
  40383c:	mov	w8, w23
  403840:	b	4035f0 <__fxstatat@plt+0x630>
  403844:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  403848:	mov	w9, #0x1                   	// #1
  40384c:	strb	w9, [x8, #1209]
  403850:	mov	w8, w23
  403854:	b	4035f0 <__fxstatat@plt+0x630>
  403858:	mov	w8, #0x1                   	// #1
  40385c:	sturb	w8, [x29, #-67]
  403860:	mov	w8, w23
  403864:	b	4035f0 <__fxstatat@plt+0x630>
  403868:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40386c:	ldr	x1, [x8, #1160]
  403870:	cbz	x1, 4038ec <__fxstatat@plt+0x92c>
  403874:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  403878:	ldr	x5, [x8, #1040]
  40387c:	adrp	x26, 411000 <__fxstatat@plt+0xe040>
  403880:	adrp	x0, 412000 <__fxstatat@plt+0xf040>
  403884:	adrp	x2, 411000 <__fxstatat@plt+0xe040>
  403888:	add	x26, x26, #0xe78
  40388c:	add	x0, x0, #0xff5
  403890:	add	x2, x2, #0xe88
  403894:	mov	w4, #0x4                   	// #4
  403898:	mov	x3, x26
  40389c:	bl	4098f0 <__fxstatat@plt+0x6930>
  4038a0:	ldr	w8, [x26, x0, lsl #2]
  4038a4:	b	4038f0 <__fxstatat@plt+0x930>
  4038a8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4038ac:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  4038b0:	ldr	x1, [x8, #1160]
  4038b4:	ldr	x5, [x9, #1040]
  4038b8:	adrp	x26, 411000 <__fxstatat@plt+0xe040>
  4038bc:	adrp	x0, 412000 <__fxstatat@plt+0xf040>
  4038c0:	adrp	x2, 411000 <__fxstatat@plt+0xe040>
  4038c4:	add	x26, x26, #0xe48
  4038c8:	add	x0, x0, #0xfec
  4038cc:	add	x2, x2, #0xe58
  4038d0:	mov	w4, #0x4                   	// #4
  4038d4:	mov	x3, x26
  4038d8:	bl	4098f0 <__fxstatat@plt+0x6930>
  4038dc:	ldr	w8, [x26, x0, lsl #2]
  4038e0:	stur	w8, [x29, #-76]
  4038e4:	mov	w8, w23
  4038e8:	b	4035f0 <__fxstatat@plt+0x630>
  4038ec:	mov	w8, #0x2                   	// #2
  4038f0:	stur	w8, [x29, #-32]
  4038f4:	mov	w8, w23
  4038f8:	b	4035f0 <__fxstatat@plt+0x630>
  4038fc:	ldurb	w8, [x29, #-65]
  403900:	cbz	w8, 40390c <__fxstatat@plt+0x94c>
  403904:	ldurb	w8, [x29, #-44]
  403908:	cbnz	w8, 403af0 <__fxstatat@plt+0xb30>
  40390c:	ldur	w8, [x29, #-80]
  403910:	cmp	w8, #0x2
  403914:	b.ne	403920 <__fxstatat@plt+0x960>  // b.any
  403918:	sturb	wzr, [x29, #-43]
  40391c:	tbnz	w27, #0, 403b1c <__fxstatat@plt+0xb5c>
  403920:	ldur	w8, [x29, #-32]
  403924:	cmp	w8, #0x2
  403928:	b.ne	403938 <__fxstatat@plt+0x978>  // b.any
  40392c:	ldur	w8, [x29, #-76]
  403930:	cmp	w8, #0x2
  403934:	b.ne	403afc <__fxstatat@plt+0xb3c>  // b.any
  403938:	tbz	w27, #0, 40395c <__fxstatat@plt+0x99c>
  40393c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403940:	add	x1, x1, #0x166
  403944:	mov	w2, #0x5                   	// #5
  403948:	mov	x0, xzr
  40394c:	bl	402e70 <dcgettext@plt>
  403950:	ldr	x1, [sp, #16]
  403954:	bl	40a0e4 <__fxstatat@plt+0x7124>
  403958:	b	403960 <__fxstatat@plt+0x9a0>
  40395c:	mov	w0, wzr
  403960:	stur	w0, [x29, #-88]
  403964:	ldr	x0, [sp]
  403968:	bl	409a48 <__fxstatat@plt+0x6a88>
  40396c:	ldur	w9, [x29, #-84]
  403970:	ldurb	w8, [x29, #-46]
  403974:	cmp	w9, #0x1
  403978:	b.ne	40399c <__fxstatat@plt+0x9dc>  // b.any
  40397c:	cbz	w8, 403994 <__fxstatat@plt+0x9d4>
  403980:	ldurb	w9, [x29, #-65]
  403984:	cbnz	w9, 403994 <__fxstatat@plt+0x9d4>
  403988:	mov	w8, #0x2                   	// #2
  40398c:	stur	w8, [x29, #-84]
  403990:	b	4039a0 <__fxstatat@plt+0x9e0>
  403994:	mov	w9, #0x4                   	// #4
  403998:	stur	w9, [x29, #-84]
  40399c:	cbz	w8, 4039a8 <__fxstatat@plt+0x9e8>
  4039a0:	and	w8, w23, #0x1
  4039a4:	sturb	w8, [x29, #-68]
  4039a8:	ldurb	w9, [x29, #-55]
  4039ac:	ldurb	w8, [x29, #-50]
  4039b0:	cbz	w9, 4039c0 <__fxstatat@plt+0xa00>
  4039b4:	cbnz	w8, 403b08 <__fxstatat@plt+0xb48>
  4039b8:	sturb	wzr, [x29, #-51]
  4039bc:	b	4039c4 <__fxstatat@plt+0xa04>
  4039c0:	cbnz	w8, 403b10 <__fxstatat@plt+0xb50>
  4039c4:	bl	408d28 <__fxstatat@plt+0x5d68>
  4039c8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4039cc:	ldrsw	x8, [x8, #1168]
  4039d0:	sub	x4, x29, #0x58
  4039d4:	mov	x2, x21
  4039d8:	sub	w0, w20, w8
  4039dc:	add	x1, x19, x8, lsl #3
  4039e0:	ldr	w8, [sp, #12]
  4039e4:	and	w3, w8, #0x1
  4039e8:	bl	403cb8 <__fxstatat@plt+0xcf8>
  4039ec:	ldp	x20, x19, [sp, #320]
  4039f0:	ldp	x22, x21, [sp, #304]
  4039f4:	ldp	x24, x23, [sp, #288]
  4039f8:	ldp	x26, x25, [sp, #272]
  4039fc:	ldp	x28, x27, [sp, #256]
  403a00:	ldp	x29, x30, [sp, #240]
  403a04:	mvn	w8, w0
  403a08:	and	w0, w8, #0x1
  403a0c:	add	sp, sp, #0x150
  403a10:	ret
  403a14:	mov	w0, #0x1                   	// #1
  403a18:	bl	4030dc <__fxstatat@plt+0x11c>
  403a1c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  403a20:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  403a24:	ldr	x0, [x8, #1176]
  403a28:	ldr	x3, [x9, #1032]
  403a2c:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403a30:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  403a34:	adrp	x4, 413000 <__fxstatat@plt+0x10040>
  403a38:	adrp	x5, 413000 <__fxstatat@plt+0x10040>
  403a3c:	adrp	x6, 413000 <__fxstatat@plt+0x10040>
  403a40:	add	x1, x1, #0xfbf
  403a44:	add	x2, x2, #0x99
  403a48:	add	x4, x4, #0xa7
  403a4c:	add	x5, x5, #0xb9
  403a50:	add	x6, x6, #0xc9
  403a54:	mov	x7, xzr
  403a58:	bl	40f838 <__fxstatat@plt+0xc878>
  403a5c:	mov	w0, wzr
  403a60:	bl	402840 <exit@plt>
  403a64:	mov	w0, wzr
  403a68:	bl	4030dc <__fxstatat@plt+0x11c>
  403a6c:	adrp	x1, 412000 <__fxstatat@plt+0xf040>
  403a70:	add	x1, x1, #0xfff
  403a74:	b	403b50 <__fxstatat@plt+0xb90>
  403a78:	bl	402f10 <__errno_location@plt>
  403a7c:	ldr	w19, [x0]
  403a80:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403a84:	add	x1, x1, #0x25
  403a88:	mov	w2, #0x5                   	// #5
  403a8c:	mov	x0, xzr
  403a90:	bl	402e70 <dcgettext@plt>
  403a94:	ldr	x1, [x21, #1160]
  403a98:	mov	x20, x0
  403a9c:	mov	w0, #0x4                   	// #4
  403aa0:	bl	40d4e4 <__fxstatat@plt+0xa524>
  403aa4:	mov	x3, x0
  403aa8:	mov	w0, #0x1                   	// #1
  403aac:	mov	w1, w19
  403ab0:	mov	x2, x20
  403ab4:	bl	402850 <error@plt>
  403ab8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403abc:	add	x1, x1, #0x39
  403ac0:	mov	w2, #0x5                   	// #5
  403ac4:	mov	x0, xzr
  403ac8:	bl	402e70 <dcgettext@plt>
  403acc:	ldr	x1, [x21, #1160]
  403ad0:	mov	x19, x0
  403ad4:	mov	w0, #0x4                   	// #4
  403ad8:	bl	40d4e4 <__fxstatat@plt+0xa524>
  403adc:	mov	x3, x0
  403ae0:	mov	w0, #0x1                   	// #1
  403ae4:	mov	w1, wzr
  403ae8:	mov	x2, x19
  403aec:	bl	402850 <error@plt>
  403af0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403af4:	add	x1, x1, #0xd6
  403af8:	b	403b24 <__fxstatat@plt+0xb64>
  403afc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403b00:	add	x1, x1, #0x138
  403b04:	b	403b24 <__fxstatat@plt+0xb64>
  403b08:	ldurb	w8, [x29, #-51]
  403b0c:	cbnz	w8, 403b48 <__fxstatat@plt+0xb88>
  403b10:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403b14:	add	x1, x1, #0x19c
  403b18:	b	403b50 <__fxstatat@plt+0xb90>
  403b1c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403b20:	add	x1, x1, #0xff
  403b24:	mov	w2, #0x5                   	// #5
  403b28:	mov	x0, xzr
  403b2c:	bl	402e70 <dcgettext@plt>
  403b30:	mov	x2, x0
  403b34:	mov	w0, wzr
  403b38:	mov	w1, wzr
  403b3c:	bl	402850 <error@plt>
  403b40:	mov	w0, #0x1                   	// #1
  403b44:	bl	4030dc <__fxstatat@plt+0x11c>
  403b48:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403b4c:	add	x1, x1, #0x172
  403b50:	mov	w2, #0x5                   	// #5
  403b54:	mov	x0, xzr
  403b58:	bl	402e70 <dcgettext@plt>
  403b5c:	mov	x2, x0
  403b60:	mov	w0, #0x1                   	// #1
  403b64:	mov	w1, wzr
  403b68:	bl	402850 <error@plt>
  403b6c:	sub	sp, sp, #0x70
  403b70:	stp	x29, x30, [sp, #16]
  403b74:	stp	x28, x27, [sp, #32]
  403b78:	stp	x26, x25, [sp, #48]
  403b7c:	stp	x24, x23, [sp, #64]
  403b80:	stp	x22, x21, [sp, #80]
  403b84:	stp	x20, x19, [sp, #96]
  403b88:	add	x29, sp, #0x10
  403b8c:	mov	w21, w2
  403b90:	mov	x19, x1
  403b94:	and	w26, w2, #0x1
  403b98:	bl	40fca4 <__fxstatat@plt+0xcce4>
  403b9c:	adrp	x8, 413000 <__fxstatat@plt+0x10040>
  403ba0:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  403ba4:	add	x8, x8, #0x650
  403ba8:	add	x9, x9, #0x645
  403bac:	tst	w21, #0x1
  403bb0:	mvn	w10, w21
  403bb4:	adrp	x21, 411000 <__fxstatat@plt+0xe040>
  403bb8:	adrp	x22, 411000 <__fxstatat@plt+0xe040>
  403bbc:	adrp	x20, 411000 <__fxstatat@plt+0xe040>
  403bc0:	mov	x24, x0
  403bc4:	adrp	x27, 425000 <__fxstatat@plt+0x22040>
  403bc8:	add	x21, x21, #0xf38
  403bcc:	add	x22, x22, #0xf18
  403bd0:	csel	x23, x9, x8, ne  // ne = any
  403bd4:	and	w28, w10, #0x1
  403bd8:	add	x20, x20, #0xa80
  403bdc:	str	x0, [sp, #8]
  403be0:	b	403bf0 <__fxstatat@plt+0xc30>
  403be4:	strb	w26, [x19, #38]
  403be8:	strb	w26, [x19, #37]
  403bec:	cbz	x24, 403c90 <__fxstatat@plt+0xcd0>
  403bf0:	mov	w1, #0x2c                  	// #44
  403bf4:	mov	x0, x24
  403bf8:	mov	x25, x24
  403bfc:	bl	402d70 <strchr@plt>
  403c00:	mov	x24, x0
  403c04:	cbz	x0, 403c0c <__fxstatat@plt+0xc4c>
  403c08:	strb	wzr, [x24], #1
  403c0c:	ldr	x5, [x27, #1040]
  403c10:	mov	w4, #0x4                   	// #4
  403c14:	mov	x0, x23
  403c18:	mov	x1, x25
  403c1c:	mov	x2, x21
  403c20:	mov	x3, x22
  403c24:	bl	4098f0 <__fxstatat@plt+0x6930>
  403c28:	ldr	w8, [x22, x0, lsl #2]
  403c2c:	cmp	w8, #0x6
  403c30:	b.hi	403cb4 <__fxstatat@plt+0xcf4>  // b.pmore
  403c34:	adr	x9, 403be4 <__fxstatat@plt+0xc24>
  403c38:	ldrb	w10, [x20, x8]
  403c3c:	add	x9, x9, x10, lsl #2
  403c40:	br	x9
  403c44:	strb	w26, [x19, #30]
  403c48:	strb	w28, [x19, #32]
  403c4c:	b	403bec <__fxstatat@plt+0xc2c>
  403c50:	strb	w26, [x19, #29]
  403c54:	b	403bec <__fxstatat@plt+0xc2c>
  403c58:	strb	w26, [x19, #34]
  403c5c:	b	403bec <__fxstatat@plt+0xc2c>
  403c60:	strb	w26, [x19, #31]
  403c64:	b	403bec <__fxstatat@plt+0xc2c>
  403c68:	strb	w26, [x19, #39]
  403c6c:	strb	w26, [x19, #40]
  403c70:	b	403bec <__fxstatat@plt+0xc2c>
  403c74:	strb	w26, [x19, #30]
  403c78:	strb	w26, [x19, #31]
  403c7c:	strb	w26, [x19, #29]
  403c80:	strb	w26, [x19, #34]
  403c84:	strb	w28, [x19, #32]
  403c88:	strb	w26, [x19, #39]
  403c8c:	b	403bec <__fxstatat@plt+0xc2c>
  403c90:	ldr	x0, [sp, #8]
  403c94:	ldp	x20, x19, [sp, #96]
  403c98:	ldp	x22, x21, [sp, #80]
  403c9c:	ldp	x24, x23, [sp, #64]
  403ca0:	ldp	x26, x25, [sp, #48]
  403ca4:	ldp	x28, x27, [sp, #32]
  403ca8:	ldp	x29, x30, [sp, #16]
  403cac:	add	sp, sp, #0x70
  403cb0:	b	402cf0 <free@plt>
  403cb4:	bl	402bd0 <abort@plt>
  403cb8:	stp	x29, x30, [sp, #-96]!
  403cbc:	stp	x28, x27, [sp, #16]
  403cc0:	stp	x26, x25, [sp, #32]
  403cc4:	stp	x24, x23, [sp, #48]
  403cc8:	stp	x22, x21, [sp, #64]
  403ccc:	stp	x20, x19, [sp, #80]
  403cd0:	mov	x29, sp
  403cd4:	sub	sp, sp, #0xb0
  403cd8:	sturb	wzr, [x29, #-140]
  403cdc:	ldrb	w8, [x4, #21]
  403ce0:	mov	x19, x4
  403ce4:	mov	x20, x1
  403ce8:	mov	w22, w0
  403cec:	stur	x2, [x29, #-176]
  403cf0:	cbz	w8, 403cfc <__fxstatat@plt+0xd3c>
  403cf4:	mov	w24, #0x1                   	// #1
  403cf8:	b	403d08 <__fxstatat@plt+0xd48>
  403cfc:	ldrb	w8, [x19, #22]
  403d00:	cmp	w8, #0x0
  403d04:	cset	w24, ne  // ne = any
  403d08:	ldur	x8, [x29, #-176]
  403d0c:	cmp	x8, #0x0
  403d10:	cset	w8, eq  // eq = none
  403d14:	cmp	w8, w22
  403d18:	b.ge	404118 <__fxstatat@plt+0x1158>  // b.tcont
  403d1c:	tbz	w3, #0, 403d6c <__fxstatat@plt+0xdac>
  403d20:	ldur	x8, [x29, #-176]
  403d24:	cbnz	x8, 404158 <__fxstatat@plt+0x1198>
  403d28:	cmp	w22, #0x3
  403d2c:	b.ge	40417c <__fxstatat@plt+0x11bc>  // b.tcont
  403d30:	add	x8, x20, w22, sxtw #3
  403d34:	ldur	x21, [x8, #-8]
  403d38:	sub	x2, x29, #0x88
  403d3c:	mov	w0, wzr
  403d40:	mov	x1, x21
  403d44:	bl	402f30 <__xstat@plt>
  403d48:	cbz	w0, 403fe4 <__fxstatat@plt+0x1024>
  403d4c:	bl	402f10 <__errno_location@plt>
  403d50:	ldr	w22, [x0]
  403d54:	cbz	w22, 403fe4 <__fxstatat@plt+0x1024>
  403d58:	cmp	w22, #0x2
  403d5c:	b.ne	403de0 <__fxstatat@plt+0xe20>  // b.any
  403d60:	mov	w23, #0x1                   	// #1
  403d64:	sturb	w23, [x29, #-140]
  403d68:	b	403fe8 <__fxstatat@plt+0x1028>
  403d6c:	ldur	x8, [x29, #-176]
  403d70:	cbz	x8, 403d90 <__fxstatat@plt+0xdd0>
  403d74:	cmp	w22, #0x2
  403d78:	b.lt	403e18 <__fxstatat@plt+0xe58>  // b.tstop
  403d7c:	mov	x0, x19
  403d80:	bl	4049d0 <__fxstatat@plt+0x1a10>
  403d84:	mov	x0, x19
  403d88:	bl	404a14 <__fxstatat@plt+0x1a54>
  403d8c:	b	403e20 <__fxstatat@plt+0xe60>
  403d90:	cmp	w22, #0x2
  403d94:	b.lt	403fe4 <__fxstatat@plt+0x1024>  // b.tstop
  403d98:	sxtw	x8, w22
  403d9c:	sub	x25, x8, #0x1
  403da0:	ldr	x21, [x20, x25, lsl #3]
  403da4:	sub	x2, x29, #0x88
  403da8:	mov	w0, wzr
  403dac:	mov	x1, x21
  403db0:	bl	402f30 <__xstat@plt>
  403db4:	cbz	w0, 403df0 <__fxstatat@plt+0xe30>
  403db8:	bl	402f10 <__errno_location@plt>
  403dbc:	ldr	w23, [x0]
  403dc0:	cbz	w23, 403df0 <__fxstatat@plt+0xe30>
  403dc4:	cmp	w23, #0x2
  403dc8:	b.ne	4040cc <__fxstatat@plt+0x110c>  // b.any
  403dcc:	mov	w23, #0x1                   	// #1
  403dd0:	sturb	w23, [x29, #-140]
  403dd4:	cmp	w22, #0x3
  403dd8:	b.lt	403fe8 <__fxstatat@plt+0x1028>  // b.tstop
  403ddc:	b	4040e0 <__fxstatat@plt+0x1120>
  403de0:	cbz	w24, 4041d8 <__fxstatat@plt+0x1218>
  403de4:	mov	w23, wzr
  403de8:	stur	wzr, [x29, #-120]
  403dec:	b	403fe8 <__fxstatat@plt+0x1028>
  403df0:	ldur	w8, [x29, #-120]
  403df4:	and	w8, w8, #0xf000
  403df8:	cmp	w8, #0x4, lsl #12
  403dfc:	b.ne	4040bc <__fxstatat@plt+0x10fc>  // b.any
  403e00:	ldr	x8, [x20, x25, lsl #3]
  403e04:	stur	x8, [x29, #-176]
  403e08:	cbz	x8, 403fe4 <__fxstatat@plt+0x1024>
  403e0c:	mov	w22, w25
  403e10:	cmp	w22, #0x2
  403e14:	b.ge	403d7c <__fxstatat@plt+0xdbc>  // b.tcont
  403e18:	cmp	w22, #0x1
  403e1c:	b.ne	40408c <__fxstatat@plt+0x10cc>  // b.any
  403e20:	mov	x26, xzr
  403e24:	mov	w21, w22
  403e28:	mov	w28, #0x1                   	// #1
  403e2c:	adrp	x25, 425000 <__fxstatat@plt+0x22040>
  403e30:	adrp	x22, 425000 <__fxstatat@plt+0x22040>
  403e34:	b	403e4c <__fxstatat@plt+0xe8c>
  403e38:	mov	x0, x24
  403e3c:	bl	402cf0 <free@plt>
  403e40:	add	x26, x26, #0x1
  403e44:	cmp	x26, x21
  403e48:	b.eq	404090 <__fxstatat@plt+0x10d0>  // b.none
  403e4c:	ldrb	w8, [x25, #1209]
  403e50:	stur	xzr, [x29, #-160]
  403e54:	ldr	x23, [x20, x26, lsl #3]
  403e58:	cmp	w8, #0x1
  403e5c:	b.ne	403e68 <__fxstatat@plt+0xea8>  // b.any
  403e60:	mov	x0, x23
  403e64:	bl	40a57c <__fxstatat@plt+0x75bc>
  403e68:	ldrb	w8, [x22, #1208]
  403e6c:	tbz	w8, #0, 403ef0 <__fxstatat@plt+0xf30>
  403e70:	mov	x0, x23
  403e74:	bl	402820 <strlen@plt>
  403e78:	add	x9, x0, #0x10
  403e7c:	mov	x8, sp
  403e80:	and	x9, x9, #0xfffffffffffffff0
  403e84:	sub	x24, x8, x9
  403e88:	add	x2, x0, #0x1
  403e8c:	mov	sp, x24
  403e90:	mov	x0, x24
  403e94:	mov	x1, x23
  403e98:	bl	402800 <memcpy@plt>
  403e9c:	mov	x0, x24
  403ea0:	bl	40a57c <__fxstatat@plt+0x75bc>
  403ea4:	ldur	x0, [x29, #-176]
  403ea8:	sub	x2, x29, #0xa0
  403eac:	mov	x1, x24
  403eb0:	bl	40a888 <__fxstatat@plt+0x78c8>
  403eb4:	ldur	x8, [x29, #-160]
  403eb8:	ldrb	w9, [x19, #46]
  403ebc:	sub	x3, x29, #0x98
  403ec0:	sub	x4, x29, #0x8c
  403ec4:	sub	x1, x8, x0
  403ec8:	adrp	x8, 413000 <__fxstatat@plt+0x10040>
  403ecc:	cmp	w9, #0x0
  403ed0:	add	x8, x8, #0x6f4
  403ed4:	csel	x2, xzr, x8, eq  // eq = none
  403ed8:	mov	x5, x19
  403edc:	mov	x24, x0
  403ee0:	bl	404248 <__fxstatat@plt+0x1288>
  403ee4:	tbnz	w0, #0, 403f70 <__fxstatat@plt+0xfb0>
  403ee8:	mov	w28, wzr
  403eec:	b	403fb8 <__fxstatat@plt+0xff8>
  403ef0:	mov	x0, x23
  403ef4:	mov	x27, x20
  403ef8:	mov	x20, x25
  403efc:	bl	40a4d8 <__fxstatat@plt+0x7518>
  403f00:	mov	x25, x0
  403f04:	bl	402820 <strlen@plt>
  403f08:	add	x9, x0, #0x10
  403f0c:	mov	x8, sp
  403f10:	and	x9, x9, #0xfffffffffffffff0
  403f14:	sub	x24, x8, x9
  403f18:	add	x2, x0, #0x1
  403f1c:	mov	sp, x24
  403f20:	mov	x0, x24
  403f24:	mov	x1, x25
  403f28:	bl	402800 <memcpy@plt>
  403f2c:	mov	x0, x24
  403f30:	bl	40a57c <__fxstatat@plt+0x75bc>
  403f34:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  403f38:	mov	x0, x24
  403f3c:	add	x1, x1, #0x6fe
  403f40:	bl	402c80 <strcmp@plt>
  403f44:	cbz	w0, 403f5c <__fxstatat@plt+0xf9c>
  403f48:	ldur	x0, [x29, #-176]
  403f4c:	mov	x1, x24
  403f50:	mov	x2, xzr
  403f54:	bl	40a888 <__fxstatat@plt+0x78c8>
  403f58:	b	403f64 <__fxstatat@plt+0xfa4>
  403f5c:	ldur	x0, [x29, #-176]
  403f60:	bl	40fca4 <__fxstatat@plt+0xcce4>
  403f64:	mov	x24, x0
  403f68:	mov	x25, x20
  403f6c:	mov	x20, x27
  403f70:	ldurb	w2, [x29, #-140]
  403f74:	sub	x4, x29, #0xa4
  403f78:	mov	x0, x23
  403f7c:	mov	x1, x24
  403f80:	mov	x3, x19
  403f84:	mov	x5, xzr
  403f88:	bl	404a58 <__fxstatat@plt+0x1a98>
  403f8c:	ldrb	w8, [x22, #1208]
  403f90:	and	w9, w0, w28
  403f94:	and	w28, w9, #0x1
  403f98:	cmp	w8, #0x1
  403f9c:	b.ne	403fb8 <__fxstatat@plt+0xff8>  // b.any
  403fa0:	ldp	x8, x2, [x29, #-160]
  403fa4:	mov	x0, x24
  403fa8:	mov	x3, x19
  403fac:	sub	x1, x8, x24
  403fb0:	bl	4046e0 <__fxstatat@plt+0x1720>
  403fb4:	and	w28, w0, w28
  403fb8:	ldrb	w8, [x22, #1208]
  403fbc:	cmp	w8, #0x1
  403fc0:	b.ne	403e38 <__fxstatat@plt+0xe78>  // b.any
  403fc4:	ldur	x0, [x29, #-152]
  403fc8:	cbz	x0, 403e38 <__fxstatat@plt+0xe78>
  403fcc:	ldr	x23, [x0, #144]
  403fd0:	stur	x23, [x29, #-152]
  403fd4:	bl	402cf0 <free@plt>
  403fd8:	mov	x0, x23
  403fdc:	cbnz	x23, 403fcc <__fxstatat@plt+0x100c>
  403fe0:	b	403e38 <__fxstatat@plt+0xe78>
  403fe4:	mov	w23, wzr
  403fe8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  403fec:	ldrb	w8, [x8, #1208]
  403ff0:	cmp	w8, #0x1
  403ff4:	b.eq	40412c <__fxstatat@plt+0x116c>  // b.none
  403ff8:	ldrb	w8, [x19, #22]
  403ffc:	ldp	x21, x20, [x20]
  404000:	cbz	w8, 40406c <__fxstatat@plt+0x10ac>
  404004:	ldr	w22, [x19]
  404008:	cbz	w22, 40406c <__fxstatat@plt+0x10ac>
  40400c:	mov	x0, x21
  404010:	mov	x1, x20
  404014:	bl	402c80 <strcmp@plt>
  404018:	cbnz	w0, 40406c <__fxstatat@plt+0x10ac>
  40401c:	cbnz	w23, 40406c <__fxstatat@plt+0x10ac>
  404020:	ldur	w8, [x29, #-120]
  404024:	and	w8, w8, #0xf000
  404028:	cmp	w8, #0x8, lsl #12
  40402c:	b.ne	40406c <__fxstatat@plt+0x10ac>  // b.any
  404030:	mov	w0, #0xffffff9c            	// #-100
  404034:	mov	x1, x20
  404038:	mov	w2, w22
  40403c:	bl	40a068 <__fxstatat@plt+0x70a8>
  404040:	ldr	q0, [x19]
  404044:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  404048:	add	x8, x8, #0x4c0
  40404c:	mov	x20, x0
  404050:	str	q0, [x8]
  404054:	ldp	q1, q0, [x19, #48]
  404058:	ldp	q3, q2, [x19, #16]
  40405c:	mov	x19, x8
  404060:	str	wzr, [x8]
  404064:	stp	q1, q0, [x8, #48]
  404068:	stp	q3, q2, [x8, #16]
  40406c:	sub	x4, x29, #0x98
  404070:	mov	x0, x21
  404074:	mov	x1, x20
  404078:	mov	w2, wzr
  40407c:	mov	x3, x19
  404080:	mov	x5, xzr
  404084:	bl	404a58 <__fxstatat@plt+0x1a98>
  404088:	b	404098 <__fxstatat@plt+0x10d8>
  40408c:	mov	w28, #0x1                   	// #1
  404090:	cmp	w28, #0x0
  404094:	cset	w0, ne  // ne = any
  404098:	and	w0, w0, #0x1
  40409c:	mov	sp, x29
  4040a0:	ldp	x20, x19, [sp, #80]
  4040a4:	ldp	x22, x21, [sp, #64]
  4040a8:	ldp	x24, x23, [sp, #48]
  4040ac:	ldp	x26, x25, [sp, #32]
  4040b0:	ldp	x28, x27, [sp, #16]
  4040b4:	ldp	x29, x30, [sp], #96
  4040b8:	ret
  4040bc:	mov	w23, wzr
  4040c0:	cmp	w22, #0x3
  4040c4:	b.lt	403fe8 <__fxstatat@plt+0x1028>  // b.tstop
  4040c8:	b	4040e0 <__fxstatat@plt+0x1120>
  4040cc:	cbz	w24, 404210 <__fxstatat@plt+0x1250>
  4040d0:	mov	w23, wzr
  4040d4:	stur	wzr, [x29, #-120]
  4040d8:	cmp	w22, #0x3
  4040dc:	b.lt	403fe8 <__fxstatat@plt+0x1028>  // b.tstop
  4040e0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4040e4:	add	x1, x1, #0x39
  4040e8:	mov	w2, #0x5                   	// #5
  4040ec:	mov	x0, xzr
  4040f0:	bl	402e70 <dcgettext@plt>
  4040f4:	ldr	x1, [x20, x25, lsl #3]
  4040f8:	mov	x19, x0
  4040fc:	mov	w0, #0x4                   	// #4
  404100:	bl	40d4e4 <__fxstatat@plt+0xa524>
  404104:	mov	x3, x0
  404108:	mov	w0, #0x1                   	// #1
  40410c:	mov	w1, wzr
  404110:	mov	x2, x19
  404114:	bl	402850 <error@plt>
  404118:	cmp	w22, #0x0
  40411c:	b.gt	404198 <__fxstatat@plt+0x11d8>
  404120:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404124:	add	x1, x1, #0x65e
  404128:	b	404134 <__fxstatat@plt+0x1174>
  40412c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404130:	add	x1, x1, #0x701
  404134:	mov	w2, #0x5                   	// #5
  404138:	mov	x0, xzr
  40413c:	bl	402e70 <dcgettext@plt>
  404140:	mov	x2, x0
  404144:	mov	w0, wzr
  404148:	mov	w1, wzr
  40414c:	bl	402850 <error@plt>
  404150:	mov	w0, #0x1                   	// #1
  404154:	bl	4030dc <__fxstatat@plt+0x11c>
  404158:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40415c:	add	x1, x1, #0x69d
  404160:	mov	w2, #0x5                   	// #5
  404164:	mov	x0, xzr
  404168:	bl	402e70 <dcgettext@plt>
  40416c:	mov	x2, x0
  404170:	mov	w0, #0x1                   	// #1
  404174:	mov	w1, wzr
  404178:	bl	402850 <error@plt>
  40417c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404180:	add	x1, x1, #0x6e3
  404184:	mov	w2, #0x5                   	// #5
  404188:	mov	x0, xzr
  40418c:	bl	402e70 <dcgettext@plt>
  404190:	ldr	x1, [x20, #16]
  404194:	b	4041b0 <__fxstatat@plt+0x11f0>
  404198:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40419c:	add	x1, x1, #0x673
  4041a0:	mov	w2, #0x5                   	// #5
  4041a4:	mov	x0, xzr
  4041a8:	bl	402e70 <dcgettext@plt>
  4041ac:	ldr	x1, [x20]
  4041b0:	mov	x19, x0
  4041b4:	mov	w0, #0x4                   	// #4
  4041b8:	bl	40d4e4 <__fxstatat@plt+0xa524>
  4041bc:	mov	x3, x0
  4041c0:	mov	w0, wzr
  4041c4:	mov	w1, wzr
  4041c8:	mov	x2, x19
  4041cc:	bl	402850 <error@plt>
  4041d0:	mov	w0, #0x1                   	// #1
  4041d4:	bl	4030dc <__fxstatat@plt+0x11c>
  4041d8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4041dc:	add	x1, x1, #0x25
  4041e0:	mov	w2, #0x5                   	// #5
  4041e4:	mov	x0, xzr
  4041e8:	bl	402e70 <dcgettext@plt>
  4041ec:	mov	x19, x0
  4041f0:	mov	w0, #0x4                   	// #4
  4041f4:	mov	x1, x21
  4041f8:	bl	40d4e4 <__fxstatat@plt+0xa524>
  4041fc:	mov	x3, x0
  404200:	mov	w0, #0x1                   	// #1
  404204:	mov	w1, w22
  404208:	mov	x2, x19
  40420c:	bl	402850 <error@plt>
  404210:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404214:	add	x1, x1, #0x25
  404218:	mov	w2, #0x5                   	// #5
  40421c:	mov	x0, xzr
  404220:	bl	402e70 <dcgettext@plt>
  404224:	mov	x19, x0
  404228:	mov	w0, #0x4                   	// #4
  40422c:	mov	x1, x21
  404230:	bl	40d4e4 <__fxstatat@plt+0xa524>
  404234:	mov	x3, x0
  404238:	mov	w0, #0x1                   	// #1
  40423c:	mov	w1, w23
  404240:	mov	x2, x19
  404244:	bl	402850 <error@plt>
  404248:	stp	x29, x30, [sp, #-96]!
  40424c:	stp	x28, x27, [sp, #16]
  404250:	stp	x26, x25, [sp, #32]
  404254:	stp	x24, x23, [sp, #48]
  404258:	stp	x22, x21, [sp, #64]
  40425c:	stp	x20, x19, [sp, #80]
  404260:	mov	x29, sp
  404264:	sub	sp, sp, #0x110
  404268:	mov	x19, sp
  40426c:	mov	x22, x5
  404270:	mov	x21, x4
  404274:	mov	x23, x3
  404278:	mov	x28, x2
  40427c:	mov	x24, x1
  404280:	mov	x25, x0
  404284:	bl	402820 <strlen@plt>
  404288:	add	x9, x0, #0x10
  40428c:	mov	x8, sp
  404290:	and	x9, x9, #0xfffffffffffffff0
  404294:	sub	x20, x8, x9
  404298:	add	x2, x0, #0x1
  40429c:	mov	sp, x20
  4042a0:	mov	x0, x20
  4042a4:	mov	x1, x25
  4042a8:	bl	402800 <memcpy@plt>
  4042ac:	mov	x0, x20
  4042b0:	bl	40a3e8 <__fxstatat@plt+0x7428>
  4042b4:	add	x8, x0, #0x10
  4042b8:	and	x8, x8, #0xfffffffffffffff0
  4042bc:	mov	x9, sp
  4042c0:	sub	x25, x9, x8
  4042c4:	mov	x26, x0
  4042c8:	mov	sp, x25
  4042cc:	mov	x0, x25
  4042d0:	mov	x1, x20
  4042d4:	mov	x2, x26
  4042d8:	bl	402800 <memcpy@plt>
  4042dc:	add	x2, x19, #0x88
  4042e0:	mov	w0, wzr
  4042e4:	mov	x1, x25
  4042e8:	strb	wzr, [x25, x26]
  4042ec:	str	xzr, [x23]
  4042f0:	bl	402f30 <__xstat@plt>
  4042f4:	cbz	w0, 40458c <__fxstatat@plt+0x15cc>
  4042f8:	add	x8, x24, x20
  4042fc:	add	x25, x20, x24
  404300:	sub	x0, x8, #0x1
  404304:	ldrb	w8, [x0, #1]!
  404308:	cmp	w8, #0x2f
  40430c:	b.eq	404304 <__fxstatat@plt+0x1344>  // b.none
  404310:	mov	w1, #0x2f                  	// #47
  404314:	bl	402d70 <strchr@plt>
  404318:	mov	w26, #0x1                   	// #1
  40431c:	cbz	x0, 4046bc <__fxstatat@plt+0x16fc>
  404320:	mov	x27, x0
  404324:	str	x28, [x19]
  404328:	add	x2, x19, #0x88
  40432c:	mov	w0, wzr
  404330:	mov	x1, x20
  404334:	strb	wzr, [x27]
  404338:	bl	402f30 <__xstat@plt>
  40433c:	mov	w24, w0
  404340:	cbnz	w0, 40435c <__fxstatat@plt+0x139c>
  404344:	ldrb	w8, [x22, #29]
  404348:	cbnz	w8, 40435c <__fxstatat@plt+0x139c>
  40434c:	ldrb	w8, [x22, #30]
  404350:	cbnz	w8, 40435c <__fxstatat@plt+0x139c>
  404354:	ldrb	w8, [x22, #31]
  404358:	cbz	w8, 4043f0 <__fxstatat@plt+0x1430>
  40435c:	add	x2, x19, #0x8
  404360:	mov	w0, wzr
  404364:	mov	x1, x25
  404368:	bl	402f30 <__xstat@plt>
  40436c:	cbz	w0, 404380 <__fxstatat@plt+0x13c0>
  404370:	bl	402f10 <__errno_location@plt>
  404374:	ldr	w28, [x0]
  404378:	cbz	w28, 404390 <__fxstatat@plt+0x13d0>
  40437c:	b	404608 <__fxstatat@plt+0x1648>
  404380:	ldr	w8, [x19, #24]
  404384:	and	w8, w8, #0xf000
  404388:	cmp	w8, #0x4, lsl #12
  40438c:	b.ne	404604 <__fxstatat@plt+0x1644>  // b.any
  404390:	mov	w0, #0x98                  	// #152
  404394:	bl	40f9c0 <__fxstatat@plt+0xca00>
  404398:	ldur	q0, [x19, #8]
  40439c:	ldur	q1, [x19, #24]
  4043a0:	ldur	q2, [x19, #56]
  4043a4:	ldur	q3, [x19, #40]
  4043a8:	sub	x8, x27, x20
  4043ac:	stp	q0, q1, [x0]
  4043b0:	ldur	q0, [x19, #120]
  4043b4:	ldur	q1, [x19, #104]
  4043b8:	stp	q3, q2, [x0, #32]
  4043bc:	ldur	q2, [x19, #88]
  4043c0:	ldur	q3, [x19, #72]
  4043c4:	strb	wzr, [x0, #128]
  4043c8:	str	x8, [x0, #136]
  4043cc:	stp	q1, q0, [x0, #96]
  4043d0:	stp	q3, q2, [x0, #64]
  4043d4:	ldr	x8, [x23]
  4043d8:	mov	x28, x0
  4043dc:	str	x8, [x0, #144]
  4043e0:	str	x0, [x23]
  4043e4:	cbz	w24, 4043f0 <__fxstatat@plt+0x1430>
  4043e8:	ldr	w2, [x28, #16]
  4043ec:	b	4043f4 <__fxstatat@plt+0x1434>
  4043f0:	mov	w2, wzr
  4043f4:	cmp	w24, #0x0
  4043f8:	cset	w3, ne  // ne = any
  4043fc:	mov	x0, x25
  404400:	mov	x1, x20
  404404:	mov	x4, x22
  404408:	bl	40487c <__fxstatat@plt+0x18bc>
  40440c:	tbz	w0, #0, 4046b8 <__fxstatat@plt+0x16f8>
  404410:	cbz	w24, 40442c <__fxstatat@plt+0x146c>
  404414:	strb	w26, [x21]
  404418:	ldrb	w9, [x22, #29]
  40441c:	ldr	w8, [x28, #16]
  404420:	cbz	w9, 404444 <__fxstatat@plt+0x1484>
  404424:	mov	w9, #0x3f                  	// #63
  404428:	b	404454 <__fxstatat@plt+0x1494>
  40442c:	ldr	w8, [x19, #152]
  404430:	and	w8, w8, #0xf000
  404434:	cmp	w8, #0x4, lsl #12
  404438:	b.ne	404640 <__fxstatat@plt+0x1680>  // b.any
  40443c:	strb	wzr, [x21]
  404440:	b	404528 <__fxstatat@plt+0x1568>
  404444:	ldrb	w9, [x22, #30]
  404448:	cmp	w9, #0x0
  40444c:	mov	w9, #0x12                  	// #18
  404450:	csel	w9, wzr, w9, eq  // eq = none
  404454:	ldrb	w10, [x22, #32]
  404458:	and	w24, w9, w8
  40445c:	mov	w9, #0x1ff                 	// #511
  404460:	mov	x0, x20
  404464:	cmp	w10, #0x0
  404468:	csel	w8, w8, w9, eq  // eq = none
  40446c:	eor	w9, w24, #0xfff
  404470:	and	w1, w8, w9
  404474:	bl	402f70 <mkdir@plt>
  404478:	cbnz	w0, 4045dc <__fxstatat@plt+0x161c>
  40447c:	ldr	x1, [x19]
  404480:	cbz	x1, 404494 <__fxstatat@plt+0x14d4>
  404484:	mov	w0, #0x1                   	// #1
  404488:	mov	x2, x25
  40448c:	mov	x3, x20
  404490:	bl	402a90 <__printf_chk@plt>
  404494:	add	x2, x19, #0x88
  404498:	mov	w0, wzr
  40449c:	mov	x1, x20
  4044a0:	bl	402e20 <__lxstat@plt>
  4044a4:	cbnz	w0, 4045f0 <__fxstatat@plt+0x1630>
  4044a8:	ldrb	w9, [x22, #30]
  4044ac:	ldr	w8, [x19, #152]
  4044b0:	cbz	w9, 4044c4 <__fxstatat@plt+0x1504>
  4044b4:	and	w9, w8, #0x1c0
  4044b8:	cmp	w9, #0x1c0
  4044bc:	b.ne	404510 <__fxstatat@plt+0x1550>  // b.any
  4044c0:	b	404520 <__fxstatat@plt+0x1560>
  4044c4:	bics	wzr, w24, w8
  4044c8:	b.eq	4044e8 <__fxstatat@plt+0x1528>  // b.none
  4044cc:	bl	40804c <__fxstatat@plt+0x508c>
  4044d0:	ldr	w8, [x19, #152]
  4044d4:	bic	w24, w24, w0
  4044d8:	bic	w10, w24, w8
  4044dc:	and	w9, w8, #0x1c0
  4044e0:	cbz	w10, 4044f4 <__fxstatat@plt+0x1534>
  4044e4:	b	4044fc <__fxstatat@plt+0x153c>
  4044e8:	mov	w10, wzr
  4044ec:	and	w9, w8, #0x1c0
  4044f0:	cbnz	w10, 4044fc <__fxstatat@plt+0x153c>
  4044f4:	cmp	w9, #0x1c0
  4044f8:	b.eq	404520 <__fxstatat@plt+0x1560>  // b.none
  4044fc:	orr	w10, w8, w24
  404500:	str	w10, [x28, #16]
  404504:	strb	w26, [x28, #128]
  404508:	cmp	w9, #0x1c0
  40450c:	b.eq	404520 <__fxstatat@plt+0x1560>  // b.none
  404510:	orr	w1, w8, #0x1c0
  404514:	mov	x0, x20
  404518:	bl	402a10 <chmod@plt>
  40451c:	cbnz	w0, 404678 <__fxstatat@plt+0x16b8>
  404520:	ldrb	w8, [x21]
  404524:	cbnz	w8, 404560 <__fxstatat@plt+0x15a0>
  404528:	ldrb	w9, [x22, #33]
  40452c:	ldrb	w8, [x22, #37]
  404530:	cbnz	w9, 40453c <__fxstatat@plt+0x157c>
  404534:	cbz	w8, 404560 <__fxstatat@plt+0x15a0>
  404538:	mov	w8, #0x1                   	// #1
  40453c:	cmp	w8, #0x0
  404540:	cset	w1, ne  // ne = any
  404544:	mov	x0, x20
  404548:	mov	w2, wzr
  40454c:	mov	x3, x22
  404550:	bl	40493c <__fxstatat@plt+0x197c>
  404554:	tbnz	w0, #0, 404560 <__fxstatat@plt+0x15a0>
  404558:	ldrb	w8, [x22, #38]
  40455c:	cbnz	w8, 4046b8 <__fxstatat@plt+0x16f8>
  404560:	mov	w8, #0x2f                  	// #47
  404564:	strb	w8, [x27]
  404568:	ldrb	w8, [x27, #1]!
  40456c:	cmp	w8, #0x2f
  404570:	b.eq	404568 <__fxstatat@plt+0x15a8>  // b.none
  404574:	mov	w1, #0x2f                  	// #47
  404578:	mov	x0, x27
  40457c:	bl	402d70 <strchr@plt>
  404580:	mov	x27, x0
  404584:	cbnz	x0, 404328 <__fxstatat@plt+0x1368>
  404588:	b	4045a0 <__fxstatat@plt+0x15e0>
  40458c:	ldr	w8, [x19, #152]
  404590:	and	w8, w8, #0xf000
  404594:	cmp	w8, #0x4, lsl #12
  404598:	b.ne	4045a8 <__fxstatat@plt+0x15e8>  // b.any
  40459c:	strb	wzr, [x21]
  4045a0:	mov	w26, #0x1                   	// #1
  4045a4:	b	4046bc <__fxstatat@plt+0x16fc>
  4045a8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4045ac:	add	x1, x1, #0x788
  4045b0:	mov	w2, #0x5                   	// #5
  4045b4:	mov	x0, xzr
  4045b8:	bl	402e70 <dcgettext@plt>
  4045bc:	mov	x20, x0
  4045c0:	mov	w0, #0x4                   	// #4
  4045c4:	mov	x1, x25
  4045c8:	bl	40d4e4 <__fxstatat@plt+0xa524>
  4045cc:	mov	x3, x0
  4045d0:	mov	w0, wzr
  4045d4:	mov	w1, wzr
  4045d8:	b	404638 <__fxstatat@plt+0x1678>
  4045dc:	bl	402f10 <__errno_location@plt>
  4045e0:	ldr	w21, [x0]
  4045e4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4045e8:	add	x1, x1, #0x754
  4045ec:	b	404688 <__fxstatat@plt+0x16c8>
  4045f0:	bl	402f10 <__errno_location@plt>
  4045f4:	ldr	w21, [x0]
  4045f8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4045fc:	add	x1, x1, #0x735
  404600:	b	404688 <__fxstatat@plt+0x16c8>
  404604:	mov	w28, #0x14                  	// #20
  404608:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40460c:	add	x1, x1, #0x735
  404610:	mov	w2, #0x5                   	// #5
  404614:	mov	x0, xzr
  404618:	bl	402e70 <dcgettext@plt>
  40461c:	mov	x20, x0
  404620:	mov	w0, #0x4                   	// #4
  404624:	mov	x1, x25
  404628:	bl	40d4e4 <__fxstatat@plt+0xa524>
  40462c:	mov	x3, x0
  404630:	mov	w0, wzr
  404634:	mov	w1, w28
  404638:	mov	x2, x20
  40463c:	b	4046b4 <__fxstatat@plt+0x16f4>
  404640:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404644:	add	x1, x1, #0x788
  404648:	mov	w2, #0x5                   	// #5
  40464c:	mov	x0, xzr
  404650:	bl	402e70 <dcgettext@plt>
  404654:	mov	x21, x0
  404658:	mov	w0, #0x4                   	// #4
  40465c:	mov	x1, x20
  404660:	bl	40d4e4 <__fxstatat@plt+0xa524>
  404664:	mov	x3, x0
  404668:	mov	w0, wzr
  40466c:	mov	w1, wzr
  404670:	mov	x2, x21
  404674:	b	4046b4 <__fxstatat@plt+0x16f4>
  404678:	bl	402f10 <__errno_location@plt>
  40467c:	ldr	w21, [x0]
  404680:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404684:	add	x1, x1, #0x76d
  404688:	mov	w2, #0x5                   	// #5
  40468c:	mov	x0, xzr
  404690:	bl	402e70 <dcgettext@plt>
  404694:	mov	x22, x0
  404698:	mov	w0, #0x4                   	// #4
  40469c:	mov	x1, x20
  4046a0:	bl	40d4e4 <__fxstatat@plt+0xa524>
  4046a4:	mov	x3, x0
  4046a8:	mov	w0, wzr
  4046ac:	mov	w1, w21
  4046b0:	mov	x2, x22
  4046b4:	bl	402850 <error@plt>
  4046b8:	mov	w26, wzr
  4046bc:	mov	w0, w26
  4046c0:	mov	sp, x29
  4046c4:	ldp	x20, x19, [sp, #80]
  4046c8:	ldp	x22, x21, [sp, #64]
  4046cc:	ldp	x24, x23, [sp, #48]
  4046d0:	ldp	x26, x25, [sp, #32]
  4046d4:	ldp	x28, x27, [sp, #16]
  4046d8:	ldp	x29, x30, [sp], #96
  4046dc:	ret
  4046e0:	stp	x29, x30, [sp, #-64]!
  4046e4:	str	x23, [sp, #16]
  4046e8:	stp	x22, x21, [sp, #32]
  4046ec:	stp	x20, x19, [sp, #48]
  4046f0:	mov	x29, sp
  4046f4:	sub	sp, sp, #0x20
  4046f8:	mov	x20, x3
  4046fc:	mov	x21, x2
  404700:	mov	x22, x1
  404704:	mov	x23, x0
  404708:	bl	402820 <strlen@plt>
  40470c:	add	x9, x0, #0x10
  404710:	mov	x8, sp
  404714:	and	x9, x9, #0xfffffffffffffff0
  404718:	sub	x19, x8, x9
  40471c:	add	x2, x0, #0x1
  404720:	mov	sp, x19
  404724:	mov	x0, x19
  404728:	mov	x1, x23
  40472c:	bl	402800 <memcpy@plt>
  404730:	cbz	x21, 404804 <__fxstatat@plt+0x1844>
  404734:	add	x22, x19, x22
  404738:	mov	w23, #0x2f                  	// #47
  40473c:	b	40476c <__fxstatat@plt+0x17ac>
  404740:	ldr	w4, [x21, #16]
  404744:	mov	w1, #0xffffffff            	// #-1
  404748:	mov	w3, #0xffffffff            	// #-1
  40474c:	mov	x0, x22
  404750:	mov	x2, x19
  404754:	bl	4093ec <__fxstatat@plt+0x642c>
  404758:	cbnz	w0, 404860 <__fxstatat@plt+0x18a0>
  40475c:	ldr	x8, [x21, #136]
  404760:	strb	w23, [x19, x8]
  404764:	ldr	x21, [x21, #144]
  404768:	cbz	x21, 404804 <__fxstatat@plt+0x1844>
  40476c:	ldr	x8, [x21, #136]
  404770:	strb	wzr, [x19, x8]
  404774:	ldrb	w8, [x20, #31]
  404778:	cbz	w8, 40479c <__fxstatat@plt+0x17dc>
  40477c:	ldur	q0, [x21, #72]
  404780:	sub	x1, x29, #0x20
  404784:	mov	x0, x19
  404788:	stur	q0, [x29, #-32]
  40478c:	ldur	q0, [x21, #88]
  404790:	stur	q0, [x29, #-16]
  404794:	bl	40ed8c <__fxstatat@plt+0xbdcc>
  404798:	cbnz	w0, 40480c <__fxstatat@plt+0x184c>
  40479c:	ldrb	w8, [x20, #29]
  4047a0:	cbz	w8, 4047d0 <__fxstatat@plt+0x1810>
  4047a4:	ldp	w1, w2, [x21, #24]
  4047a8:	mov	x0, x19
  4047ac:	bl	402cc0 <lchown@plt>
  4047b0:	cbz	w0, 4047d0 <__fxstatat@plt+0x1810>
  4047b4:	mov	x0, x20
  4047b8:	bl	407ffc <__fxstatat@plt+0x503c>
  4047bc:	tbz	w0, #0, 404820 <__fxstatat@plt+0x1860>
  4047c0:	ldr	w2, [x21, #28]
  4047c4:	mov	w1, #0xffffffff            	// #-1
  4047c8:	mov	x0, x19
  4047cc:	bl	402cc0 <lchown@plt>
  4047d0:	ldrb	w8, [x20, #30]
  4047d4:	cbnz	w8, 404740 <__fxstatat@plt+0x1780>
  4047d8:	ldrb	w8, [x21, #128]
  4047dc:	cbz	w8, 40475c <__fxstatat@plt+0x179c>
  4047e0:	ldr	w1, [x21, #16]
  4047e4:	mov	x0, x19
  4047e8:	bl	402a10 <chmod@plt>
  4047ec:	cbz	w0, 40475c <__fxstatat@plt+0x179c>
  4047f0:	bl	402f10 <__errno_location@plt>
  4047f4:	ldr	w20, [x0]
  4047f8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4047fc:	add	x1, x1, #0x7ed
  404800:	b	404830 <__fxstatat@plt+0x1870>
  404804:	mov	w0, #0x1                   	// #1
  404808:	b	404864 <__fxstatat@plt+0x18a4>
  40480c:	bl	402f10 <__errno_location@plt>
  404810:	ldr	w20, [x0]
  404814:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404818:	add	x1, x1, #0x7a9
  40481c:	b	404830 <__fxstatat@plt+0x1870>
  404820:	bl	402f10 <__errno_location@plt>
  404824:	ldr	w20, [x0]
  404828:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40482c:	add	x1, x1, #0x7c9
  404830:	mov	w2, #0x5                   	// #5
  404834:	mov	x0, xzr
  404838:	bl	402e70 <dcgettext@plt>
  40483c:	mov	x21, x0
  404840:	mov	w0, #0x4                   	// #4
  404844:	mov	x1, x19
  404848:	bl	40d4e4 <__fxstatat@plt+0xa524>
  40484c:	mov	x3, x0
  404850:	mov	w0, wzr
  404854:	mov	w1, w20
  404858:	mov	x2, x21
  40485c:	bl	402850 <error@plt>
  404860:	mov	w0, wzr
  404864:	mov	sp, x29
  404868:	ldp	x20, x19, [sp, #48]
  40486c:	ldp	x22, x21, [sp, #32]
  404870:	ldr	x23, [sp, #16]
  404874:	ldp	x29, x30, [sp], #64
  404878:	ret
  40487c:	stp	x29, x30, [sp, #-48]!
  404880:	stp	x20, x19, [sp, #32]
  404884:	ldrb	w8, [x4, #37]
  404888:	mov	x19, x4
  40488c:	str	x21, [sp, #16]
  404890:	mov	x29, sp
  404894:	cbz	w8, 40490c <__fxstatat@plt+0x194c>
  404898:	ldrb	w8, [x19, #35]
  40489c:	mov	x20, x0
  4048a0:	cbz	w8, 4048ac <__fxstatat@plt+0x18ec>
  4048a4:	ldrb	w8, [x19, #38]
  4048a8:	cbz	w8, 40491c <__fxstatat@plt+0x195c>
  4048ac:	bl	402f10 <__errno_location@plt>
  4048b0:	mov	w8, #0x5f                  	// #95
  4048b4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4048b8:	str	w8, [x0]
  4048bc:	add	x1, x1, #0x82c
  4048c0:	mov	w2, #0x5                   	// #5
  4048c4:	mov	x0, xzr
  4048c8:	bl	402e70 <dcgettext@plt>
  4048cc:	mov	x21, x0
  4048d0:	mov	w0, #0x4                   	// #4
  4048d4:	mov	x1, x20
  4048d8:	bl	40d4e4 <__fxstatat@plt+0xa524>
  4048dc:	mov	x3, x0
  4048e0:	mov	w1, #0x5f                  	// #95
  4048e4:	mov	w0, wzr
  4048e8:	mov	x2, x21
  4048ec:	bl	402850 <error@plt>
  4048f0:	ldrb	w8, [x19, #38]
  4048f4:	cmp	w8, #0x0
  4048f8:	cset	w0, eq  // eq = none
  4048fc:	ldp	x20, x19, [sp, #32]
  404900:	ldr	x21, [sp, #16]
  404904:	ldp	x29, x30, [sp], #48
  404908:	ret
  40490c:	ldrb	w8, [x19, #33]
  404910:	mov	w0, #0x1                   	// #1
  404914:	cbz	w8, 4048fc <__fxstatat@plt+0x193c>
  404918:	tbz	w3, #0, 4048fc <__fxstatat@plt+0x193c>
  40491c:	bl	402f10 <__errno_location@plt>
  404920:	mov	w8, #0x5f                  	// #95
  404924:	str	w8, [x0]
  404928:	mov	w0, #0x1                   	// #1
  40492c:	ldp	x20, x19, [sp, #32]
  404930:	ldr	x21, [sp, #16]
  404934:	ldp	x29, x30, [sp], #48
  404938:	ret
  40493c:	stp	x29, x30, [sp, #-32]!
  404940:	stp	x20, x19, [sp, #16]
  404944:	ldrb	w8, [x3, #35]
  404948:	mov	x19, x0
  40494c:	mov	x29, sp
  404950:	cbz	w8, 40495c <__fxstatat@plt+0x199c>
  404954:	ldrb	w8, [x3, #38]
  404958:	cbz	w8, 4049b4 <__fxstatat@plt+0x19f4>
  40495c:	bl	402f10 <__errno_location@plt>
  404960:	mov	w8, #0x5f                  	// #95
  404964:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404968:	str	w8, [x0]
  40496c:	add	x1, x1, #0x851
  404970:	mov	w2, #0x5                   	// #5
  404974:	mov	x0, xzr
  404978:	bl	402e70 <dcgettext@plt>
  40497c:	mov	x20, x0
  404980:	mov	w1, #0x4                   	// #4
  404984:	mov	w0, wzr
  404988:	mov	x2, x19
  40498c:	bl	40d44c <__fxstatat@plt+0xa48c>
  404990:	mov	x3, x0
  404994:	mov	w1, #0x5f                  	// #95
  404998:	mov	w0, wzr
  40499c:	mov	x2, x20
  4049a0:	bl	402850 <error@plt>
  4049a4:	ldp	x20, x19, [sp, #16]
  4049a8:	mov	w0, wzr
  4049ac:	ldp	x29, x30, [sp], #32
  4049b0:	ret
  4049b4:	bl	402f10 <__errno_location@plt>
  4049b8:	mov	w8, #0x5f                  	// #95
  4049bc:	str	w8, [x0]
  4049c0:	ldp	x20, x19, [sp, #16]
  4049c4:	mov	w0, wzr
  4049c8:	ldp	x29, x30, [sp], #32
  4049cc:	ret
  4049d0:	stp	x29, x30, [sp, #-32]!
  4049d4:	adrp	x2, 40b000 <__fxstatat@plt+0x8040>
  4049d8:	adrp	x3, 40b000 <__fxstatat@plt+0x8040>
  4049dc:	adrp	x4, 40b000 <__fxstatat@plt+0x8040>
  4049e0:	str	x19, [sp, #16]
  4049e4:	mov	x19, x0
  4049e8:	add	x2, x2, #0xbf0
  4049ec:	add	x3, x3, #0xc38
  4049f0:	add	x4, x4, #0xcbc
  4049f4:	mov	w0, #0x3d                  	// #61
  4049f8:	mov	x1, xzr
  4049fc:	mov	x29, sp
  404a00:	bl	40aee0 <__fxstatat@plt+0x7f20>
  404a04:	str	x0, [x19, #64]
  404a08:	ldr	x19, [sp, #16]
  404a0c:	ldp	x29, x30, [sp], #32
  404a10:	ret
  404a14:	stp	x29, x30, [sp, #-32]!
  404a18:	adrp	x2, 40b000 <__fxstatat@plt+0x8040>
  404a1c:	adrp	x3, 40b000 <__fxstatat@plt+0x8040>
  404a20:	adrp	x4, 40b000 <__fxstatat@plt+0x8040>
  404a24:	str	x19, [sp, #16]
  404a28:	mov	x19, x0
  404a2c:	add	x2, x2, #0xc28
  404a30:	add	x3, x3, #0xc38
  404a34:	add	x4, x4, #0xcbc
  404a38:	mov	w0, #0x3d                  	// #61
  404a3c:	mov	x1, xzr
  404a40:	mov	x29, sp
  404a44:	bl	40aee0 <__fxstatat@plt+0x7f20>
  404a48:	str	x0, [x19, #72]
  404a4c:	ldr	x19, [sp, #16]
  404a50:	ldp	x29, x30, [sp], #32
  404a54:	ret
  404a58:	sub	sp, sp, #0x30
  404a5c:	stp	x29, x30, [sp, #32]
  404a60:	add	x29, sp, #0x20
  404a64:	mov	x8, x3
  404a68:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  404a6c:	add	x9, x9, #0x518
  404a70:	and	w2, w2, #0x1
  404a74:	sub	x7, x29, #0x4
  404a78:	stp	x4, x5, [sp]
  404a7c:	mov	w6, #0x1                   	// #1
  404a80:	mov	x3, xzr
  404a84:	mov	x4, xzr
  404a88:	mov	x5, x8
  404a8c:	stp	x0, x1, [x9]
  404a90:	sturb	wzr, [x29, #-4]
  404a94:	bl	404aa8 <__fxstatat@plt+0x1ae8>
  404a98:	ldp	x29, x30, [sp, #32]
  404a9c:	and	w0, w0, #0x1
  404aa0:	add	sp, sp, #0x30
  404aa4:	ret
  404aa8:	stp	x29, x30, [sp, #-96]!
  404aac:	stp	x28, x27, [sp, #16]
  404ab0:	stp	x26, x25, [sp, #32]
  404ab4:	stp	x24, x23, [sp, #48]
  404ab8:	stp	x22, x21, [sp, #64]
  404abc:	stp	x20, x19, [sp, #80]
  404ac0:	mov	x29, sp
  404ac4:	sub	sp, sp, #0x340
  404ac8:	ldr	x24, [x29, #96]
  404acc:	mov	x19, sp
  404ad0:	stp	x7, x4, [x19, #136]
  404ad4:	str	x3, [x19, #128]
  404ad8:	strb	wzr, [x24]
  404adc:	mov	x28, x5
  404ae0:	ldrb	w8, [x28, #24]!
  404ae4:	ldr	x25, [x29, #104]
  404ae8:	mov	x21, x5
  404aec:	mov	x22, x1
  404af0:	ldr	w23, [x28, #28]
  404af4:	mov	x27, x0
  404af8:	str	w6, [x19, #156]
  404afc:	cbz	w8, 404b2c <__fxstatat@plt+0x1b6c>
  404b00:	tbz	w23, #31, 404b3c <__fxstatat@plt+0x1b7c>
  404b04:	mov	w0, #0xffffff9c            	// #-100
  404b08:	mov	w2, #0xffffff9c            	// #-100
  404b0c:	mov	w4, #0x1                   	// #1
  404b10:	mov	x1, x27
  404b14:	mov	x3, x22
  404b18:	bl	40d960 <__fxstatat@plt+0xa9a0>
  404b1c:	cbz	w0, 404b34 <__fxstatat@plt+0x1b74>
  404b20:	bl	402f10 <__errno_location@plt>
  404b24:	ldr	w23, [x0]
  404b28:	b	404b38 <__fxstatat@plt+0x1b78>
  404b2c:	and	w20, w2, #0x1
  404b30:	b	404b4c <__fxstatat@plt+0x1b8c>
  404b34:	mov	w23, wzr
  404b38:	ldr	w6, [x19, #156]
  404b3c:	cmp	w23, #0x0
  404b40:	cset	w20, eq  // eq = none
  404b44:	cbz	x25, 404b4c <__fxstatat@plt+0x1b8c>
  404b48:	strb	w20, [x25]
  404b4c:	cbz	w23, 404b68 <__fxstatat@plt+0x1ba8>
  404b50:	cmp	w23, #0x11
  404b54:	b.ne	404b70 <__fxstatat@plt+0x1bb0>  // b.any
  404b58:	ldr	w8, [x21, #8]
  404b5c:	cmp	w8, #0x2
  404b60:	b.ne	404b70 <__fxstatat@plt+0x1bb0>  // b.any
  404b64:	b	404c3c <__fxstatat@plt+0x1c7c>
  404b68:	ldrb	w8, [x21, #49]
  404b6c:	cbnz	w8, 404c3c <__fxstatat@plt+0x1c7c>
  404b70:	ldr	w8, [x21, #4]
  404b74:	cmp	w23, #0x0
  404b78:	mov	x26, x27
  404b7c:	csel	x27, x22, x27, eq  // eq = none
  404b80:	add	x2, x19, #0x120
  404b84:	cmp	w8, #0x2
  404b88:	b.ne	404c04 <__fxstatat@plt+0x1c44>  // b.any
  404b8c:	mov	w0, wzr
  404b90:	mov	x1, x27
  404b94:	bl	402e20 <__lxstat@plt>
  404b98:	cbz	w0, 404c14 <__fxstatat@plt+0x1c54>
  404b9c:	bl	402f10 <__errno_location@plt>
  404ba0:	ldr	w20, [x0]
  404ba4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404ba8:	add	x1, x1, #0x87a
  404bac:	mov	w2, #0x5                   	// #5
  404bb0:	mov	x0, xzr
  404bb4:	bl	402e70 <dcgettext@plt>
  404bb8:	mov	x21, x0
  404bbc:	mov	w0, #0x4                   	// #4
  404bc0:	mov	x1, x27
  404bc4:	bl	40d4e4 <__fxstatat@plt+0xa524>
  404bc8:	mov	x3, x0
  404bcc:	mov	w0, wzr
  404bd0:	mov	w1, w20
  404bd4:	mov	x2, x21
  404bd8:	bl	402850 <error@plt>
  404bdc:	mov	w23, wzr
  404be0:	and	w0, w23, #0x1
  404be4:	mov	sp, x29
  404be8:	ldp	x20, x19, [sp, #80]
  404bec:	ldp	x22, x21, [sp, #64]
  404bf0:	ldp	x24, x23, [sp, #48]
  404bf4:	ldp	x26, x25, [sp, #32]
  404bf8:	ldp	x28, x27, [sp, #16]
  404bfc:	ldp	x29, x30, [sp], #96
  404c00:	ret
  404c04:	mov	w0, wzr
  404c08:	mov	x1, x27
  404c0c:	bl	402f30 <__xstat@plt>
  404c10:	cbnz	w0, 404b9c <__fxstatat@plt+0x1bdc>
  404c14:	ldr	w8, [x19, #304]
  404c18:	mov	w9, w8
  404c1c:	and	w8, w8, #0xf000
  404c20:	cmp	w8, #0x4, lsl #12
  404c24:	b.ne	404cac <__fxstatat@plt+0x1cec>  // b.any
  404c28:	ldrb	w8, [x21, #42]
  404c2c:	ldr	w6, [x19, #156]
  404c30:	mov	x27, x26
  404c34:	mov	w26, w9
  404c38:	cbz	w8, 404d10 <__fxstatat@plt+0x1d50>
  404c3c:	tbz	w6, #0, 404cbc <__fxstatat@plt+0x1cfc>
  404c40:	ldr	x0, [x21, #72]
  404c44:	cbz	x0, 404cbc <__fxstatat@plt+0x1cfc>
  404c48:	and	w8, w26, #0xf000
  404c4c:	cmp	w8, #0x4, lsl #12
  404c50:	b.eq	404d60 <__fxstatat@plt+0x1da0>  // b.none
  404c54:	ldr	w8, [x21]
  404c58:	cbnz	w8, 404d60 <__fxstatat@plt+0x1da0>
  404c5c:	add	x2, x19, #0x120
  404c60:	mov	x1, x27
  404c64:	bl	40a720 <__fxstatat@plt+0x7760>
  404c68:	tbz	w0, #0, 404d5c <__fxstatat@plt+0x1d9c>
  404c6c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404c70:	add	x1, x1, #0x8b1
  404c74:	mov	w2, #0x5                   	// #5
  404c78:	mov	x0, xzr
  404c7c:	bl	402e70 <dcgettext@plt>
  404c80:	mov	x20, x0
  404c84:	mov	w0, #0x4                   	// #4
  404c88:	mov	x1, x27
  404c8c:	bl	40d4e4 <__fxstatat@plt+0xa524>
  404c90:	mov	x3, x0
  404c94:	mov	w0, wzr
  404c98:	mov	w1, wzr
  404c9c:	mov	x2, x20
  404ca0:	bl	402850 <error@plt>
  404ca4:	mov	w23, #0x1                   	// #1
  404ca8:	b	404be0 <__fxstatat@plt+0x1c20>
  404cac:	ldr	w6, [x19, #156]
  404cb0:	mov	x27, x26
  404cb4:	mov	w26, w9
  404cb8:	tbnz	w6, #0, 404c40 <__fxstatat@plt+0x1c80>
  404cbc:	ldr	w8, [x21, #4]
  404cc0:	cmp	w8, #0x4
  404cc4:	b.ne	404d7c <__fxstatat@plt+0x1dbc>  // b.any
  404cc8:	mov	w8, #0x1                   	// #1
  404ccc:	str	w8, [x19, #104]
  404cd0:	cbz	w20, 404d90 <__fxstatat@plt+0x1dd0>
  404cd4:	mov	w8, #0x1                   	// #1
  404cd8:	mov	w10, wzr
  404cdc:	str	xzr, [x19, #112]
  404ce0:	str	w8, [x19, #120]
  404ce4:	tbz	w6, #0, 4053f4 <__fxstatat@plt+0x2434>
  404ce8:	ldr	x8, [x21, #64]
  404cec:	cbz	x8, 4053f4 <__fxstatat@plt+0x2434>
  404cf0:	ldrb	w8, [x28]
  404cf4:	cbnz	w8, 4053f4 <__fxstatat@plt+0x2434>
  404cf8:	ldr	w8, [x21]
  404cfc:	cbnz	w8, 4053f4 <__fxstatat@plt+0x2434>
  404d00:	mov	x20, x27
  404d04:	tbz	w10, #0, 405370 <__fxstatat@plt+0x23b0>
  404d08:	add	x27, x19, #0xa0
  404d0c:	b	40538c <__fxstatat@plt+0x23cc>
  404d10:	ldrb	w8, [x21, #25]
  404d14:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  404d18:	adrp	x10, 413000 <__fxstatat@plt+0x10040>
  404d1c:	add	x9, x9, #0x89b
  404d20:	add	x10, x10, #0x889
  404d24:	cmp	w8, #0x0
  404d28:	csel	x1, x10, x9, eq  // eq = none
  404d2c:	mov	w2, #0x5                   	// #5
  404d30:	mov	x0, xzr
  404d34:	bl	402e70 <dcgettext@plt>
  404d38:	mov	x20, x0
  404d3c:	mov	w0, #0x4                   	// #4
  404d40:	mov	x1, x27
  404d44:	bl	40d4e4 <__fxstatat@plt+0xa524>
  404d48:	mov	x3, x0
  404d4c:	mov	w0, wzr
  404d50:	mov	w1, wzr
  404d54:	mov	x2, x20
  404d58:	b	404bd8 <__fxstatat@plt+0x1c18>
  404d5c:	ldr	x0, [x21, #72]
  404d60:	add	x2, x19, #0x120
  404d64:	mov	x1, x27
  404d68:	bl	40a69c <__fxstatat@plt+0x76dc>
  404d6c:	ldr	w6, [x19, #156]
  404d70:	ldr	w8, [x21, #4]
  404d74:	cmp	w8, #0x4
  404d78:	b.eq	404cc8 <__fxstatat@plt+0x1d08>  // b.none
  404d7c:	cmp	w8, #0x3
  404d80:	cset	w8, eq  // eq = none
  404d84:	and	w8, w8, w6
  404d88:	str	w8, [x19, #104]
  404d8c:	cbnz	w20, 404cd4 <__fxstatat@plt+0x1d14>
  404d90:	cmp	w23, #0x11
  404d94:	b.ne	404db0 <__fxstatat@plt+0x1df0>  // b.any
  404d98:	ldr	w8, [x21, #8]
  404d9c:	cmp	w8, #0x2
  404da0:	b.ne	404db0 <__fxstatat@plt+0x1df0>  // b.any
  404da4:	mov	w10, wzr
  404da8:	str	wzr, [x19, #120]
  404dac:	b	404ee8 <__fxstatat@plt+0x1f28>
  404db0:	mov	w8, w26
  404db4:	str	x25, [x19, #96]
  404db8:	mov	w25, w8
  404dbc:	and	w8, w8, #0xf000
  404dc0:	mov	x26, x24
  404dc4:	cmp	w8, #0x8, lsl #12
  404dc8:	b.ne	404e04 <__fxstatat@plt+0x1e44>  // b.any
  404dcc:	ldrb	w8, [x28]
  404dd0:	cbnz	w8, 404e1c <__fxstatat@plt+0x1e5c>
  404dd4:	ldrb	w8, [x21, #44]
  404dd8:	cbnz	w8, 404e1c <__fxstatat@plt+0x1e5c>
  404ddc:	ldrb	w8, [x21, #23]
  404de0:	cbnz	w8, 404e1c <__fxstatat@plt+0x1e5c>
  404de4:	ldr	w8, [x21]
  404de8:	cbnz	w8, 404e1c <__fxstatat@plt+0x1e5c>
  404dec:	ldrb	w8, [x21, #21]
  404df0:	cbnz	w8, 404e1c <__fxstatat@plt+0x1e5c>
  404df4:	mov	x20, x27
  404df8:	mov	w24, wzr
  404dfc:	mov	w4, wzr
  404e00:	b	404e28 <__fxstatat@plt+0x1e68>
  404e04:	ldrb	w9, [x21, #20]
  404e08:	cbz	w9, 404e1c <__fxstatat@plt+0x1e5c>
  404e0c:	cmp	w8, #0x4, lsl #12
  404e10:	b.eq	404e1c <__fxstatat@plt+0x1e5c>  // b.none
  404e14:	cmp	w8, #0xa, lsl #12
  404e18:	b.ne	404dcc <__fxstatat@plt+0x1e0c>  // b.any
  404e1c:	mov	x20, x27
  404e20:	mov	w4, #0x100                 	// #256
  404e24:	mov	w24, #0x1                   	// #1
  404e28:	add	x3, x19, #0xa0
  404e2c:	mov	w1, #0xffffff9c            	// #-100
  404e30:	mov	w0, wzr
  404e34:	mov	x2, x22
  404e38:	bl	402fc0 <__fxstatat@plt>
  404e3c:	cbz	w0, 404e70 <__fxstatat@plt+0x1eb0>
  404e40:	bl	402f10 <__errno_location@plt>
  404e44:	ldr	w27, [x0]
  404e48:	cmp	w27, #0x2
  404e4c:	b.eq	404ec0 <__fxstatat@plt+0x1f00>  // b.none
  404e50:	ldr	w6, [x19, #156]
  404e54:	cmp	w27, #0x28
  404e58:	b.ne	404e8c <__fxstatat@plt+0x1ecc>  // b.any
  404e5c:	ldrb	w8, [x21, #22]
  404e60:	cbz	w8, 404e8c <__fxstatat@plt+0x1ecc>
  404e64:	mov	x24, x26
  404e68:	str	wzr, [x19, #120]
  404e6c:	b	404ed0 <__fxstatat@plt+0x1f10>
  404e70:	ldr	w6, [x19, #156]
  404e74:	str	wzr, [x19, #120]
  404e78:	mov	x27, x20
  404e7c:	mov	w10, w24
  404e80:	mov	x24, x26
  404e84:	mov	w26, w25
  404e88:	b	404ee4 <__fxstatat@plt+0x1f24>
  404e8c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  404e90:	add	x1, x1, #0x87a
  404e94:	mov	w2, #0x5                   	// #5
  404e98:	mov	x0, xzr
  404e9c:	bl	402e70 <dcgettext@plt>
  404ea0:	mov	x21, x0
  404ea4:	mov	w0, #0x4                   	// #4
  404ea8:	mov	x1, x22
  404eac:	bl	40d4e4 <__fxstatat@plt+0xa524>
  404eb0:	mov	x3, x0
  404eb4:	mov	w0, wzr
  404eb8:	mov	w1, w27
  404ebc:	b	404bd4 <__fxstatat@plt+0x1c14>
  404ec0:	ldr	w6, [x19, #156]
  404ec4:	mov	w8, #0x1                   	// #1
  404ec8:	str	w8, [x19, #120]
  404ecc:	mov	x24, x26
  404ed0:	cmp	w23, #0x11
  404ed4:	mov	w10, wzr
  404ed8:	mov	x27, x20
  404edc:	mov	w26, w25
  404ee0:	b.ne	404fd8 <__fxstatat@plt+0x2018>  // b.any
  404ee4:	ldr	x25, [x19, #96]
  404ee8:	ldr	w8, [x21, #8]
  404eec:	str	x27, [x19, #80]
  404ef0:	str	w10, [x19, #96]
  404ef4:	cmp	w8, #0x2
  404ef8:	b.ne	404f44 <__fxstatat@plt+0x1f84>  // b.any
  404efc:	mov	x27, x22
  404f00:	mov	w22, wzr
  404f04:	and	w20, w26, #0xf000
  404f08:	cmp	w20, #0x4, lsl #12
  404f0c:	b.eq	405044 <__fxstatat@plt+0x2084>  // b.none
  404f10:	ldrb	w8, [x21, #45]
  404f14:	cbz	w8, 405044 <__fxstatat@plt+0x2084>
  404f18:	ldrb	w8, [x21, #31]
  404f1c:	cbz	w8, 404fe4 <__fxstatat@plt+0x2024>
  404f20:	ldrb	w8, [x28]
  404f24:	ldr	x9, [x19, #160]
  404f28:	ldr	x10, [x19, #288]
  404f2c:	cmp	w8, #0x0
  404f30:	cset	w8, eq  // eq = none
  404f34:	cmp	x9, x10
  404f38:	cset	w9, ne  // ne = any
  404f3c:	orr	w3, w8, w9
  404f40:	b	404fe8 <__fxstatat@plt+0x2028>
  404f44:	ldr	x8, [x19, #296]
  404f48:	ldr	x9, [x19, #168]
  404f4c:	mov	x27, x22
  404f50:	cmp	x8, x9
  404f54:	b.ne	404f78 <__fxstatat@plt+0x1fb8>  // b.any
  404f58:	ldr	x8, [x19, #288]
  404f5c:	ldr	x9, [x19, #160]
  404f60:	cmp	x8, x9
  404f64:	b.ne	40526c <__fxstatat@plt+0x22ac>  // b.any
  404f68:	ldrb	w8, [x21, #23]
  404f6c:	mov	w22, #0x1                   	// #1
  404f70:	cbnz	w8, 404f04 <__fxstatat@plt+0x1f44>
  404f74:	b	404f7c <__fxstatat@plt+0x1fbc>
  404f78:	mov	w22, wzr
  404f7c:	ldr	w8, [x21, #4]
  404f80:	cmp	w8, #0x2
  404f84:	b.ne	40527c <__fxstatat@plt+0x22bc>  // b.any
  404f88:	ldr	w8, [x19, #304]
  404f8c:	and	w9, w8, #0xf000
  404f90:	cmp	w9, #0xa, lsl #12
  404f94:	b.ne	405168 <__fxstatat@plt+0x21a8>  // b.any
  404f98:	ldr	w9, [x19, #176]
  404f9c:	and	w9, w9, #0xf000
  404fa0:	cmp	w9, #0xa, lsl #12
  404fa4:	b.ne	405168 <__fxstatat@plt+0x21a8>  // b.any
  404fa8:	ldr	x0, [x19, #80]
  404fac:	mov	x1, x27
  404fb0:	bl	40dbac <__fxstatat@plt+0xabec>
  404fb4:	tbnz	w0, #0, 406b94 <__fxstatat@plt+0x3bd4>
  404fb8:	ldr	w8, [x21]
  404fbc:	cbnz	w8, 40518c <__fxstatat@plt+0x21cc>
  404fc0:	tbz	w22, #0, 40518c <__fxstatat@plt+0x21cc>
  404fc4:	ldrb	w8, [x28]
  404fc8:	cbnz	w8, 406b94 <__fxstatat@plt+0x3bd4>
  404fcc:	ldr	w6, [x19, #156]
  404fd0:	mov	w22, #0x1                   	// #1
  404fd4:	b	404f04 <__fxstatat@plt+0x1f44>
  404fd8:	ldr	x25, [x19, #96]
  404fdc:	str	xzr, [x19, #112]
  404fe0:	b	404ce4 <__fxstatat@plt+0x1d24>
  404fe4:	mov	w3, wzr
  404fe8:	add	x1, x19, #0xa0
  404fec:	add	x2, x19, #0x120
  404ff0:	mov	x0, x27
  404ff4:	bl	40e41c <__fxstatat@plt+0xb45c>
  404ff8:	ldr	w6, [x19, #156]
  404ffc:	tbnz	w0, #31, 405044 <__fxstatat@plt+0x2084>
  405000:	cbz	x25, 40500c <__fxstatat@plt+0x204c>
  405004:	mov	w8, #0x1                   	// #1
  405008:	strb	w8, [x25]
  40500c:	ldp	x2, x1, [x19, #288]
  405010:	mov	x0, x27
  405014:	bl	408c90 <__fxstatat@plt+0x5cd0>
  405018:	cbz	x0, 405760 <__fxstatat@plt+0x27a0>
  40501c:	ldrb	w3, [x21, #46]
  405020:	ldr	w4, [x19, #104]
  405024:	mov	w2, #0x1                   	// #1
  405028:	mov	x1, x27
  40502c:	mov	w23, #0x1                   	// #1
  405030:	stp	x0, x27, [x19, #88]
  405034:	bl	408094 <__fxstatat@plt+0x50d4>
  405038:	tbnz	w0, #0, 404be0 <__fxstatat@plt+0x1c20>
  40503c:	str	xzr, [x19, #112]
  405040:	b	40607c <__fxstatat@plt+0x30bc>
  405044:	ldrb	w8, [x28]
  405048:	cbz	w8, 4050c8 <__fxstatat@plt+0x2108>
  40504c:	ldr	w8, [x21, #8]
  405050:	cmp	w8, #0x2
  405054:	b.eq	4050b8 <__fxstatat@plt+0x20f8>  // b.none
  405058:	cmp	w8, #0x3
  40505c:	b.eq	4050a0 <__fxstatat@plt+0x20e0>  // b.none
  405060:	cmp	w8, #0x4
  405064:	b.ne	405108 <__fxstatat@plt+0x2148>  // b.any
  405068:	ldrb	w8, [x21, #47]
  40506c:	cbz	w8, 405108 <__fxstatat@plt+0x2148>
  405070:	ldr	w8, [x19, #176]
  405074:	and	w8, w8, #0xf000
  405078:	cmp	w8, #0xa, lsl #12
  40507c:	b.eq	405108 <__fxstatat@plt+0x2148>  // b.none
  405080:	bl	40f920 <__fxstatat@plt+0xc960>
  405084:	ldr	w6, [x19, #156]
  405088:	tbnz	w0, #0, 405108 <__fxstatat@plt+0x2148>
  40508c:	mov	w1, #0x2                   	// #2
  405090:	mov	x0, x27
  405094:	bl	402940 <euidaccess@plt>
  405098:	ldr	w6, [x19, #156]
  40509c:	cbz	w0, 405108 <__fxstatat@plt+0x2148>
  4050a0:	add	x2, x19, #0xa0
  4050a4:	mov	x0, x21
  4050a8:	mov	x1, x27
  4050ac:	bl	408198 <__fxstatat@plt+0x51d8>
  4050b0:	ldr	w6, [x19, #156]
  4050b4:	tbnz	w0, #0, 405108 <__fxstatat@plt+0x2148>
  4050b8:	mov	w23, #0x1                   	// #1
  4050bc:	cbz	x25, 404be0 <__fxstatat@plt+0x1c20>
  4050c0:	strb	w23, [x25]
  4050c4:	b	404be0 <__fxstatat@plt+0x1c20>
  4050c8:	cmp	w20, #0x4, lsl #12
  4050cc:	b.eq	405108 <__fxstatat@plt+0x2148>  // b.none
  4050d0:	ldr	w8, [x21, #8]
  4050d4:	cmp	w8, #0x2
  4050d8:	b.eq	405760 <__fxstatat@plt+0x27a0>  // b.none
  4050dc:	cmp	w8, #0x3
  4050e0:	b.ne	405108 <__fxstatat@plt+0x2148>  // b.any
  4050e4:	add	x2, x19, #0xa0
  4050e8:	mov	x0, x21
  4050ec:	mov	x1, x27
  4050f0:	bl	408198 <__fxstatat@plt+0x51d8>
  4050f4:	mov	w23, #0x1                   	// #1
  4050f8:	cbnz	w22, 404be0 <__fxstatat@plt+0x1c20>
  4050fc:	ldr	w6, [x19, #156]
  405100:	tbnz	w0, #0, 40510c <__fxstatat@plt+0x214c>
  405104:	b	404be0 <__fxstatat@plt+0x1c20>
  405108:	cbnz	w22, 405760 <__fxstatat@plt+0x27a0>
  40510c:	ldr	w8, [x19, #176]
  405110:	and	w8, w8, #0xf000
  405114:	cmp	w8, #0x4, lsl #12
  405118:	b.eq	405194 <__fxstatat@plt+0x21d4>  // b.none
  40511c:	cmp	w20, #0x4, lsl #12
  405120:	b.ne	405134 <__fxstatat@plt+0x2174>  // b.any
  405124:	ldrb	w8, [x28]
  405128:	cbz	w8, 405e8c <__fxstatat@plt+0x2ecc>
  40512c:	ldr	w8, [x21]
  405130:	cbz	w8, 405e8c <__fxstatat@plt+0x2ecc>
  405134:	tbz	w6, #0, 405194 <__fxstatat@plt+0x21d4>
  405138:	ldr	w8, [x21]
  40513c:	cmp	w8, #0x3
  405140:	b.eq	405194 <__fxstatat@plt+0x21d4>  // b.none
  405144:	ldr	x0, [x21, #64]
  405148:	add	x2, x19, #0xa0
  40514c:	mov	x1, x27
  405150:	bl	40a720 <__fxstatat@plt+0x7760>
  405154:	ldr	w6, [x19, #156]
  405158:	tbz	w0, #0, 405194 <__fxstatat@plt+0x21d4>
  40515c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405160:	add	x1, x1, #0x932
  405164:	b	405e94 <__fxstatat@plt+0x2ed4>
  405168:	add	x12, x19, #0x120
  40516c:	add	x11, x19, #0xa0
  405170:	ldr	w9, [x21]
  405174:	cbz	w9, 40530c <__fxstatat@plt+0x234c>
  405178:	tbz	w22, #0, 405bf4 <__fxstatat@plt+0x2c34>
  40517c:	ldr	x0, [x19, #80]
  405180:	mov	x1, x27
  405184:	bl	40dbac <__fxstatat@plt+0xabec>
  405188:	tbnz	w0, #0, 406b94 <__fxstatat@plt+0x3bd4>
  40518c:	ldr	w6, [x19, #156]
  405190:	b	404f00 <__fxstatat@plt+0x1f40>
  405194:	cmp	w20, #0x4, lsl #12
  405198:	b.eq	4051bc <__fxstatat@plt+0x21fc>  // b.none
  40519c:	ldr	w8, [x19, #176]
  4051a0:	and	w8, w8, #0xf000
  4051a4:	cmp	w8, #0x4, lsl #12
  4051a8:	b.ne	4051bc <__fxstatat@plt+0x21fc>  // b.any
  4051ac:	ldrb	w8, [x28]
  4051b0:	cbz	w8, 406148 <__fxstatat@plt+0x3188>
  4051b4:	ldr	w8, [x21]
  4051b8:	cbz	w8, 406148 <__fxstatat@plt+0x3188>
  4051bc:	ldrb	w20, [x28]
  4051c0:	cbz	w20, 4051ec <__fxstatat@plt+0x222c>
  4051c4:	ldr	w8, [x19, #304]
  4051c8:	and	w8, w8, #0xf000
  4051cc:	cmp	w8, #0x4, lsl #12
  4051d0:	b.ne	4051ec <__fxstatat@plt+0x222c>  // b.any
  4051d4:	ldr	w8, [x19, #176]
  4051d8:	and	w8, w8, #0xf000
  4051dc:	cmp	w8, #0x4, lsl #12
  4051e0:	b.eq	4051ec <__fxstatat@plt+0x222c>  // b.none
  4051e4:	ldr	w8, [x21]
  4051e8:	cbz	w8, 406368 <__fxstatat@plt+0x33a8>
  4051ec:	ldr	w22, [x21]
  4051f0:	cbz	w22, 405244 <__fxstatat@plt+0x2284>
  4051f4:	ldr	x0, [x19, #80]
  4051f8:	bl	40a4d8 <__fxstatat@plt+0x7518>
  4051fc:	ldrb	w8, [x0]
  405200:	ldr	w6, [x19, #156]
  405204:	mov	x23, x0
  405208:	cmp	w8, #0x2e
  40520c:	b.ne	405230 <__fxstatat@plt+0x2270>  // b.any
  405210:	ldrb	w8, [x23, #1]
  405214:	cmp	w8, #0x2e
  405218:	mov	w8, #0x1                   	// #1
  40521c:	cinc	x8, x8, eq  // eq = none
  405220:	ldrb	w8, [x23, x8]
  405224:	cbz	w8, 405244 <__fxstatat@plt+0x2284>
  405228:	cmp	w8, #0x2f
  40522c:	b.eq	405244 <__fxstatat@plt+0x2284>  // b.none
  405230:	cbnz	w20, 405c2c <__fxstatat@plt+0x2c6c>
  405234:	ldr	w8, [x19, #176]
  405238:	and	w8, w8, #0xf000
  40523c:	cmp	w8, #0x4, lsl #12
  405240:	b.ne	405c2c <__fxstatat@plt+0x2c6c>  // b.any
  405244:	ldr	w8, [x19, #176]
  405248:	and	w8, w8, #0xf000
  40524c:	cmp	w8, #0x4, lsl #12
  405250:	b.ne	405dc8 <__fxstatat@plt+0x2e08>  // b.any
  405254:	mov	x22, x27
  405258:	ldr	x27, [x19, #80]
  40525c:	ldr	w10, [x19, #96]
  405260:	str	xzr, [x19, #112]
  405264:	mov	w23, #0x11                  	// #17
  405268:	b	404ce4 <__fxstatat@plt+0x1d24>
  40526c:	mov	w22, wzr
  405270:	ldr	w8, [x21, #4]
  405274:	cmp	w8, #0x2
  405278:	b.eq	404f88 <__fxstatat@plt+0x1fc8>  // b.none
  40527c:	cbz	w22, 404f04 <__fxstatat@plt+0x1f44>
  405280:	sub	x2, x29, #0xa0
  405284:	mov	w0, wzr
  405288:	mov	x1, x27
  40528c:	bl	402e20 <__lxstat@plt>
  405290:	ldr	w6, [x19, #156]
  405294:	mov	w22, wzr
  405298:	cbnz	w0, 404f04 <__fxstatat@plt+0x1f44>
  40529c:	ldr	x1, [x19, #80]
  4052a0:	add	x2, x19, #0x220
  4052a4:	bl	402e20 <__lxstat@plt>
  4052a8:	ldr	w6, [x19, #156]
  4052ac:	mov	w22, wzr
  4052b0:	cbnz	w0, 404f04 <__fxstatat@plt+0x1f44>
  4052b4:	ldp	x12, x9, [x29, #-160]
  4052b8:	ldr	x10, [x19, #552]
  4052bc:	ldr	x11, [x19, #544]
  4052c0:	ldr	w8, [x19, #560]
  4052c4:	cmp	x10, x9
  4052c8:	cset	w10, eq  // eq = none
  4052cc:	cmp	x11, x12
  4052d0:	and	w9, w8, #0xf000
  4052d4:	cset	w11, eq  // eq = none
  4052d8:	cmp	w9, #0xa, lsl #12
  4052dc:	and	w22, w10, w11
  4052e0:	b.ne	4052fc <__fxstatat@plt+0x233c>  // b.any
  4052e4:	ldur	w9, [x29, #-144]
  4052e8:	and	w9, w9, #0xf000
  4052ec:	cmp	w9, #0xa, lsl #12
  4052f0:	b.ne	4052fc <__fxstatat@plt+0x233c>  // b.any
  4052f4:	ldrb	w9, [x21, #21]
  4052f8:	cbnz	w9, 404f00 <__fxstatat@plt+0x1f40>
  4052fc:	add	x12, x19, #0x220
  405300:	sub	x11, x29, #0xa0
  405304:	ldr	w9, [x21]
  405308:	cbnz	w9, 405178 <__fxstatat@plt+0x21b8>
  40530c:	ldrb	w9, [x28]
  405310:	cbnz	w9, 40531c <__fxstatat@plt+0x235c>
  405314:	ldrb	w9, [x21, #21]
  405318:	cbz	w9, 405ee4 <__fxstatat@plt+0x2f24>
  40531c:	ldr	w9, [x11, #16]
  405320:	and	w9, w9, #0xf000
  405324:	cmp	w9, #0xa, lsl #12
  405328:	b.eq	404f00 <__fxstatat@plt+0x1f40>  // b.none
  40532c:	cbz	w22, 405ee4 <__fxstatat@plt+0x2f24>
  405330:	ldr	w9, [x11, #20]
  405334:	ldr	x22, [x19, #80]
  405338:	mov	x20, x27
  40533c:	cmp	w9, #0x2
  405340:	b.cc	405eec <__fxstatat@plt+0x2f2c>  // b.lo, b.ul, b.last
  405344:	mov	x0, x22
  405348:	mov	x1, x20
  40534c:	mov	x27, x12
  405350:	mov	x23, x11
  405354:	bl	40dbac <__fxstatat@plt+0xabec>
  405358:	tbz	w0, #0, 406b88 <__fxstatat@plt+0x3bc8>
  40535c:	ldr	w8, [x27, #16]
  405360:	ldr	w6, [x19, #156]
  405364:	mov	x12, x27
  405368:	mov	x11, x23
  40536c:	b	405eec <__fxstatat@plt+0x2f2c>
  405370:	sub	x2, x29, #0xa0
  405374:	mov	w0, wzr
  405378:	mov	x1, x22
  40537c:	sub	x27, x29, #0xa0
  405380:	bl	402e20 <__lxstat@plt>
  405384:	ldr	w6, [x19, #156]
  405388:	cbnz	w0, 4053f0 <__fxstatat@plt+0x2430>
  40538c:	ldr	w8, [x27, #16]
  405390:	and	w8, w8, #0xf000
  405394:	cmp	w8, #0xa, lsl #12
  405398:	b.ne	4053f0 <__fxstatat@plt+0x2430>  // b.any
  40539c:	ldr	x0, [x21, #64]
  4053a0:	mov	x1, x22
  4053a4:	mov	x2, x27
  4053a8:	bl	40a720 <__fxstatat@plt+0x7760>
  4053ac:	ldr	w6, [x19, #156]
  4053b0:	tbz	w0, #0, 4053f0 <__fxstatat@plt+0x2430>
  4053b4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4053b8:	add	x1, x1, #0xa54
  4053bc:	mov	w2, #0x5                   	// #5
  4053c0:	mov	x0, xzr
  4053c4:	bl	402e70 <dcgettext@plt>
  4053c8:	mov	x21, x0
  4053cc:	mov	w1, #0x4                   	// #4
  4053d0:	mov	w0, wzr
  4053d4:	mov	x2, x20
  4053d8:	bl	40d44c <__fxstatat@plt+0xa48c>
  4053dc:	mov	x2, x22
  4053e0:	mov	x22, x0
  4053e4:	mov	w0, #0x1                   	// #1
  4053e8:	mov	w1, #0x4                   	// #4
  4053ec:	b	406bcc <__fxstatat@plt+0x3c0c>
  4053f0:	mov	x27, x20
  4053f4:	ldrb	w8, [x21, #46]
  4053f8:	cbz	w8, 405424 <__fxstatat@plt+0x2464>
  4053fc:	and	w8, w26, #0xf000
  405400:	cmp	w8, #0x4, lsl #12
  405404:	b.eq	405424 <__fxstatat@plt+0x2464>  // b.none
  405408:	ldrb	w8, [x28]
  40540c:	cbnz	w8, 405424 <__fxstatat@plt+0x2464>
  405410:	ldr	x2, [x19, #112]
  405414:	mov	x0, x27
  405418:	mov	x1, x22
  40541c:	bl	4082f0 <__fxstatat@plt+0x5330>
  405420:	ldr	w6, [x19, #156]
  405424:	cbz	w23, 405664 <__fxstatat@plt+0x26a4>
  405428:	and	w20, w26, #0xf000
  40542c:	cmp	w20, #0x4, lsl #12
  405430:	b.ne	405458 <__fxstatat@plt+0x2498>  // b.any
  405434:	ldrb	w8, [x21, #42]
  405438:	cbz	w8, 405458 <__fxstatat@plt+0x2498>
  40543c:	ldp	x2, x1, [x19, #288]
  405440:	tbz	w6, #0, 4054a4 <__fxstatat@plt+0x24e4>
  405444:	mov	x0, x22
  405448:	bl	408c90 <__fxstatat@plt+0x5cd0>
  40544c:	mov	x1, x0
  405450:	cbnz	x0, 4054b8 <__fxstatat@plt+0x24f8>
  405454:	b	405664 <__fxstatat@plt+0x26a4>
  405458:	ldrb	w8, [x28]
  40545c:	cbz	w8, 405480 <__fxstatat@plt+0x24c0>
  405460:	ldr	w8, [x19, #308]
  405464:	cmp	w8, #0x1
  405468:	b.ne	405480 <__fxstatat@plt+0x24c0>  // b.any
  40546c:	ldp	x1, x0, [x19, #288]
  405470:	bl	408c58 <__fxstatat@plt+0x5c98>
  405474:	mov	x1, x0
  405478:	cbnz	x0, 4054b8 <__fxstatat@plt+0x24f8>
  40547c:	b	405664 <__fxstatat@plt+0x26a4>
  405480:	ldrb	w8, [x21, #34]
  405484:	cbz	w8, 405664 <__fxstatat@plt+0x26a4>
  405488:	ldrb	w8, [x21, #23]
  40548c:	cbnz	w8, 405664 <__fxstatat@plt+0x26a4>
  405490:	ldr	w8, [x19, #308]
  405494:	cmp	w8, #0x1
  405498:	b.ls	405648 <__fxstatat@plt+0x2688>  // b.plast
  40549c:	ldp	x2, x1, [x19, #288]
  4054a0:	b	405444 <__fxstatat@plt+0x2484>
  4054a4:	mov	x0, x1
  4054a8:	mov	x1, x2
  4054ac:	bl	408c58 <__fxstatat@plt+0x5c98>
  4054b0:	mov	x1, x0
  4054b4:	cbz	x0, 405664 <__fxstatat@plt+0x26a4>
  4054b8:	cmp	w20, #0x4, lsl #12
  4054bc:	str	x1, [x19, #88]
  4054c0:	b.ne	405540 <__fxstatat@plt+0x2580>  // b.any
  4054c4:	mov	x0, x27
  4054c8:	mov	x20, x1
  4054cc:	bl	40dbac <__fxstatat@plt+0xabec>
  4054d0:	tbz	w0, #0, 405568 <__fxstatat@plt+0x25a8>
  4054d4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4054d8:	add	x1, x1, #0xa85
  4054dc:	mov	w2, #0x5                   	// #5
  4054e0:	mov	x0, xzr
  4054e4:	str	x22, [x19, #96]
  4054e8:	bl	402e70 <dcgettext@plt>
  4054ec:	adrp	x20, 425000 <__fxstatat@plt+0x22040>
  4054f0:	add	x20, x20, #0x518
  4054f4:	ldr	x2, [x20]
  4054f8:	mov	x22, x0
  4054fc:	mov	w1, #0x4                   	// #4
  405500:	mov	w0, wzr
  405504:	bl	40d44c <__fxstatat@plt+0xa48c>
  405508:	ldr	x2, [x20, #8]
  40550c:	mov	x23, x0
  405510:	mov	w0, #0x1                   	// #1
  405514:	mov	w1, #0x4                   	// #4
  405518:	mov	w20, #0x1                   	// #1
  40551c:	bl	40d44c <__fxstatat@plt+0xa48c>
  405520:	mov	x4, x0
  405524:	mov	w0, wzr
  405528:	mov	w1, wzr
  40552c:	mov	x2, x22
  405530:	mov	x3, x23
  405534:	bl	402850 <error@plt>
  405538:	strb	w20, [x24]
  40553c:	b	40607c <__fxstatat@plt+0x30bc>
  405540:	ldrb	w3, [x21, #46]
  405544:	ldr	w4, [x19, #104]
  405548:	mov	w2, #0x1                   	// #1
  40554c:	mov	x0, x1
  405550:	mov	x1, x22
  405554:	mov	w23, #0x1                   	// #1
  405558:	str	x22, [x19, #96]
  40555c:	bl	408094 <__fxstatat@plt+0x50d4>
  405560:	tbnz	w0, #0, 404be0 <__fxstatat@plt+0x1c20>
  405564:	b	40607c <__fxstatat@plt+0x30bc>
  405568:	mov	x0, x22
  40556c:	mov	x1, x20
  405570:	bl	40dbac <__fxstatat@plt+0xabec>
  405574:	tbz	w0, #0, 4055d0 <__fxstatat@plt+0x2610>
  405578:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40557c:	add	x1, x1, #0xab2
  405580:	mov	w2, #0x5                   	// #5
  405584:	mov	x0, xzr
  405588:	bl	402e70 <dcgettext@plt>
  40558c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  405590:	ldr	x1, [x8, #1304]
  405594:	mov	x20, x0
  405598:	mov	w0, #0x4                   	// #4
  40559c:	bl	40d4e4 <__fxstatat@plt+0xa524>
  4055a0:	mov	x3, x0
  4055a4:	mov	w0, wzr
  4055a8:	mov	w1, wzr
  4055ac:	mov	x2, x20
  4055b0:	bl	402850 <error@plt>
  4055b4:	mov	w23, #0x1                   	// #1
  4055b8:	cbz	x25, 404be0 <__fxstatat@plt+0x1c20>
  4055bc:	ldrb	w8, [x28]
  4055c0:	cbz	w8, 404be0 <__fxstatat@plt+0x1c20>
  4055c4:	mov	w23, #0x1                   	// #1
  4055c8:	strb	w23, [x25]
  4055cc:	b	404be0 <__fxstatat@plt+0x1c20>
  4055d0:	ldr	w9, [x21, #4]
  4055d4:	cmp	w9, #0x3
  4055d8:	cset	w8, eq  // eq = none
  4055dc:	cmp	w9, #0x4
  4055e0:	b.eq	405668 <__fxstatat@plt+0x26a8>  // b.none
  4055e4:	ldr	w9, [x19, #156]
  4055e8:	and	w8, w8, w9
  4055ec:	tbnz	w8, #0, 405668 <__fxstatat@plt+0x26a8>
  4055f0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4055f4:	add	x1, x1, #0xae8
  4055f8:	mov	w2, #0x5                   	// #5
  4055fc:	mov	x0, xzr
  405600:	bl	402e70 <dcgettext@plt>
  405604:	mov	x2, x22
  405608:	mov	x22, x0
  40560c:	mov	w1, #0x4                   	// #4
  405610:	mov	w0, wzr
  405614:	str	x2, [x19, #96]
  405618:	bl	40d44c <__fxstatat@plt+0xa48c>
  40561c:	ldr	x2, [x19, #88]
  405620:	mov	x23, x0
  405624:	mov	w0, #0x1                   	// #1
  405628:	mov	w1, #0x4                   	// #4
  40562c:	bl	40d44c <__fxstatat@plt+0xa48c>
  405630:	mov	x4, x0
  405634:	mov	w0, wzr
  405638:	mov	w1, wzr
  40563c:	mov	x2, x22
  405640:	mov	x3, x23
  405644:	b	406078 <__fxstatat@plt+0x30b8>
  405648:	ldr	w9, [x21, #4]
  40564c:	cmp	w9, #0x3
  405650:	cset	w8, eq  // eq = none
  405654:	cmp	w9, #0x4
  405658:	b.eq	40549c <__fxstatat@plt+0x24dc>  // b.none
  40565c:	and	w8, w8, w6
  405660:	cbnz	w8, 40549c <__fxstatat@plt+0x24dc>
  405664:	str	xzr, [x19, #88]
  405668:	ldrb	w8, [x28]
  40566c:	cbz	w8, 40585c <__fxstatat@plt+0x289c>
  405670:	cmp	w23, #0x11
  405674:	b.ne	405690 <__fxstatat@plt+0x26d0>  // b.any
  405678:	mov	x0, x27
  40567c:	mov	x1, x22
  405680:	bl	402d90 <rename@plt>
  405684:	cbz	w0, 4056a4 <__fxstatat@plt+0x26e4>
  405688:	bl	402f10 <__errno_location@plt>
  40568c:	ldr	w23, [x0]
  405690:	cmp	w23, #0x16
  405694:	b.eq	405780 <__fxstatat@plt+0x27c0>  // b.none
  405698:	cmp	w23, #0x12
  40569c:	b.eq	405768 <__fxstatat@plt+0x27a8>  // b.none
  4056a0:	cbnz	w23, 4057e8 <__fxstatat@plt+0x2828>
  4056a4:	ldrb	w8, [x21, #46]
  4056a8:	cbz	w8, 4056dc <__fxstatat@plt+0x271c>
  4056ac:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4056b0:	add	x1, x1, #0xb15
  4056b4:	mov	w2, #0x5                   	// #5
  4056b8:	mov	x0, xzr
  4056bc:	bl	402e70 <dcgettext@plt>
  4056c0:	mov	x1, x0
  4056c4:	mov	w0, #0x1                   	// #1
  4056c8:	bl	402a90 <__printf_chk@plt>
  4056cc:	ldr	x2, [x19, #112]
  4056d0:	mov	x0, x27
  4056d4:	mov	x1, x22
  4056d8:	bl	4082f0 <__fxstatat@plt+0x5330>
  4056dc:	ldrb	w8, [x21, #33]
  4056e0:	cbz	w8, 405744 <__fxstatat@plt+0x2784>
  4056e4:	ldrb	w8, [x21, #35]
  4056e8:	cbz	w8, 4056f4 <__fxstatat@plt+0x2734>
  4056ec:	ldrb	w8, [x21, #38]
  4056f0:	cbz	w8, 405b74 <__fxstatat@plt+0x2bb4>
  4056f4:	bl	402f10 <__errno_location@plt>
  4056f8:	mov	w8, #0x5f                  	// #95
  4056fc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405700:	str	w8, [x0]
  405704:	add	x1, x1, #0x851
  405708:	mov	w2, #0x5                   	// #5
  40570c:	mov	x0, xzr
  405710:	bl	402e70 <dcgettext@plt>
  405714:	mov	x20, x22
  405718:	mov	x22, x0
  40571c:	mov	w1, #0x4                   	// #4
  405720:	mov	w0, wzr
  405724:	mov	x2, x20
  405728:	bl	40d44c <__fxstatat@plt+0xa48c>
  40572c:	mov	x3, x0
  405730:	mov	w1, #0x5f                  	// #95
  405734:	mov	w0, wzr
  405738:	mov	x2, x22
  40573c:	mov	x22, x20
  405740:	bl	402850 <error@plt>
  405744:	cbz	x25, 405750 <__fxstatat@plt+0x2790>
  405748:	mov	w8, #0x1                   	// #1
  40574c:	strb	w8, [x25]
  405750:	ldr	w8, [x19, #156]
  405754:	tbz	w8, #0, 405760 <__fxstatat@plt+0x27a0>
  405758:	ldrb	w8, [x21, #49]
  40575c:	cbz	w8, 405ae0 <__fxstatat@plt+0x2b20>
  405760:	mov	w23, #0x1                   	// #1
  405764:	b	404be0 <__fxstatat@plt+0x1c20>
  405768:	and	w20, w26, #0xf000
  40576c:	mov	x0, x22
  405770:	cmp	w20, #0x4, lsl #12
  405774:	b.ne	4057f4 <__fxstatat@plt+0x2834>  // b.any
  405778:	bl	402cb0 <rmdir@plt>
  40577c:	b	4057f8 <__fxstatat@plt+0x2838>
  405780:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405784:	add	x1, x1, #0xb1e
  405788:	mov	w2, #0x5                   	// #5
  40578c:	mov	x0, xzr
  405790:	bl	402e70 <dcgettext@plt>
  405794:	adrp	x21, 425000 <__fxstatat@plt+0x22040>
  405798:	add	x21, x21, #0x518
  40579c:	ldr	x2, [x21]
  4057a0:	mov	x20, x0
  4057a4:	mov	w1, #0x4                   	// #4
  4057a8:	mov	w0, wzr
  4057ac:	bl	40d44c <__fxstatat@plt+0xa48c>
  4057b0:	ldr	x2, [x21, #8]
  4057b4:	mov	x21, x0
  4057b8:	mov	w0, #0x1                   	// #1
  4057bc:	mov	w1, #0x4                   	// #4
  4057c0:	mov	w23, #0x1                   	// #1
  4057c4:	bl	40d44c <__fxstatat@plt+0xa48c>
  4057c8:	mov	x4, x0
  4057cc:	mov	w0, wzr
  4057d0:	mov	w1, wzr
  4057d4:	mov	x2, x20
  4057d8:	mov	x3, x21
  4057dc:	bl	402850 <error@plt>
  4057e0:	strb	w23, [x24]
  4057e4:	b	404be0 <__fxstatat@plt+0x1c20>
  4057e8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4057ec:	add	x1, x1, #0xb4d
  4057f0:	b	405b1c <__fxstatat@plt+0x2b5c>
  4057f4:	bl	402f50 <unlink@plt>
  4057f8:	cbz	w0, 40580c <__fxstatat@plt+0x284c>
  4057fc:	bl	402f10 <__errno_location@plt>
  405800:	ldr	w23, [x0]
  405804:	cmp	w23, #0x2
  405808:	b.ne	405b14 <__fxstatat@plt+0x2b54>  // b.any
  40580c:	cmp	w20, #0x4, lsl #12
  405810:	mov	w8, #0x1                   	// #1
  405814:	str	w8, [x19, #120]
  405818:	b.eq	40585c <__fxstatat@plt+0x289c>  // b.none
  40581c:	ldrb	w8, [x21, #46]
  405820:	cbz	w8, 40585c <__fxstatat@plt+0x289c>
  405824:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405828:	add	x1, x1, #0xb9e
  40582c:	mov	w2, #0x5                   	// #5
  405830:	mov	x0, xzr
  405834:	bl	402e70 <dcgettext@plt>
  405838:	mov	x1, x0
  40583c:	mov	w0, #0x1                   	// #1
  405840:	mov	w8, #0x1                   	// #1
  405844:	str	w8, [x19, #120]
  405848:	bl	402a90 <__printf_chk@plt>
  40584c:	ldr	x2, [x19, #112]
  405850:	mov	x0, x27
  405854:	mov	x1, x22
  405858:	bl	4082f0 <__fxstatat@plt+0x5330>
  40585c:	ldrb	w8, [x21, #43]
  405860:	mov	w20, w26
  405864:	str	x22, [x19, #96]
  405868:	cbz	w8, 405870 <__fxstatat@plt+0x28b0>
  40586c:	ldr	w20, [x21, #16]
  405870:	ldrb	w8, [x21, #29]
  405874:	ldr	x1, [x19, #96]
  405878:	ldr	w3, [x19, #120]
  40587c:	str	w26, [x19, #72]
  405880:	and	w26, w26, #0xf000
  405884:	mov	w9, #0x12                  	// #18
  405888:	cmp	w26, #0x4, lsl #12
  40588c:	csel	w9, w9, wzr, eq  // eq = none
  405890:	cmp	w8, #0x0
  405894:	mov	w8, #0x3f                  	// #63
  405898:	mov	x0, x27
  40589c:	mov	x4, x21
  4058a0:	csel	w22, w9, w8, eq  // eq = none
  4058a4:	str	x27, [x19, #80]
  4058a8:	bl	40487c <__fxstatat@plt+0x18bc>
  4058ac:	mov	w23, wzr
  4058b0:	tbz	w0, #0, 404be0 <__fxstatat@plt+0x1c20>
  4058b4:	cmp	w26, #0x4, lsl #12
  4058b8:	and	w25, w22, w20
  4058bc:	mov	w23, w26
  4058c0:	b.ne	405934 <__fxstatat@plt+0x2974>  // b.any
  4058c4:	ldp	x8, x9, [x19, #288]
  4058c8:	ldr	x22, [x19, #96]
  4058cc:	ldr	x27, [x19, #80]
  4058d0:	ldr	x12, [x19, #144]
  4058d4:	cbz	x12, 405a08 <__fxstatat@plt+0x2a48>
  4058d8:	mov	x10, x12
  4058dc:	b	4058e8 <__fxstatat@plt+0x2928>
  4058e0:	ldr	x10, [x10]
  4058e4:	cbz	x10, 405a08 <__fxstatat@plt+0x2a48>
  4058e8:	ldr	x11, [x10, #8]
  4058ec:	cmp	x11, x9
  4058f0:	b.ne	4058e0 <__fxstatat@plt+0x2920>  // b.any
  4058f4:	ldr	x11, [x10, #16]
  4058f8:	cmp	x11, x8
  4058fc:	b.ne	4058e0 <__fxstatat@plt+0x2920>  // b.any
  405900:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405904:	add	x1, x1, #0xba6
  405908:	mov	w2, #0x5                   	// #5
  40590c:	mov	x0, xzr
  405910:	bl	402e70 <dcgettext@plt>
  405914:	mov	x23, x0
  405918:	mov	w0, #0x4                   	// #4
  40591c:	mov	x1, x27
  405920:	bl	40d4e4 <__fxstatat@plt+0xa524>
  405924:	mov	x3, x0
  405928:	mov	w0, wzr
  40592c:	mov	w1, wzr
  405930:	b	405bd4 <__fxstatat@plt+0x2c14>
  405934:	ldrb	w8, [x21, #44]
  405938:	ldr	x22, [x19, #96]
  40593c:	str	w23, [x19, #64]
  405940:	cbz	w8, 405af8 <__fxstatat@plt+0x2b38>
  405944:	ldr	x26, [x19, #80]
  405948:	ldrb	w8, [x26]
  40594c:	cmp	w8, #0x2f
  405950:	b.eq	4059a8 <__fxstatat@plt+0x29e8>  // b.none
  405954:	mov	x0, x22
  405958:	bl	40a3cc <__fxstatat@plt+0x740c>
  40595c:	mov	x23, x0
  405960:	adrp	x0, 413000 <__fxstatat@plt+0x10040>
  405964:	add	x0, x0, #0x6ff
  405968:	mov	x1, x23
  40596c:	bl	402c80 <strcmp@plt>
  405970:	cbz	w0, 40599c <__fxstatat@plt+0x29dc>
  405974:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405978:	add	x1, x1, #0x6ff
  40597c:	sub	x2, x29, #0xa0
  405980:	mov	w0, wzr
  405984:	bl	402f30 <__xstat@plt>
  405988:	cbnz	w0, 40599c <__fxstatat@plt+0x29dc>
  40598c:	add	x2, x19, #0x220
  405990:	mov	x1, x23
  405994:	bl	402f30 <__xstat@plt>
  405998:	cbz	w0, 4063a8 <__fxstatat@plt+0x33e8>
  40599c:	mov	x0, x23
  4059a0:	bl	402cf0 <free@plt>
  4059a4:	ldr	x22, [x19, #96]
  4059a8:	ldrb	w3, [x21, #22]
  4059ac:	mov	w1, #0xffffff9c            	// #-100
  4059b0:	mov	w4, #0xffffffff            	// #-1
  4059b4:	mov	x0, x26
  4059b8:	mov	x2, x22
  4059bc:	bl	409258 <__fxstatat@plt+0x6298>
  4059c0:	cmp	w0, #0x1
  4059c4:	b.lt	405be0 <__fxstatat@plt+0x2c20>  // b.tstop
  4059c8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4059cc:	mov	w23, w0
  4059d0:	add	x1, x1, #0xc3a
  4059d4:	mov	w2, #0x5                   	// #5
  4059d8:	mov	x0, xzr
  4059dc:	bl	402e70 <dcgettext@plt>
  4059e0:	mov	x24, x0
  4059e4:	mov	w1, #0x4                   	// #4
  4059e8:	mov	w0, wzr
  4059ec:	mov	x2, x22
  4059f0:	bl	40d44c <__fxstatat@plt+0xa48c>
  4059f4:	mov	x25, x0
  4059f8:	mov	w0, #0x1                   	// #1
  4059fc:	mov	w1, #0x4                   	// #4
  405a00:	mov	x2, x26
  405a04:	b	406060 <__fxstatat@plt+0x30a0>
  405a08:	mov	x10, sp
  405a0c:	sub	x11, x10, #0x20
  405a10:	str	x11, [x19, #104]
  405a14:	mov	sp, x11
  405a18:	stur	x8, [x10, #-16]
  405a1c:	ldr	w8, [x19, #120]
  405a20:	stp	x12, x9, [x10, #-32]
  405a24:	cbnz	w8, 405ab4 <__fxstatat@plt+0x2af4>
  405a28:	ldr	w8, [x19, #176]
  405a2c:	and	w8, w8, #0xf000
  405a30:	cmp	w8, #0x4, lsl #12
  405a34:	b.ne	405ab4 <__fxstatat@plt+0x2af4>  // b.any
  405a38:	ldrb	w8, [x21, #33]
  405a3c:	cbnz	w8, 405a48 <__fxstatat@plt+0x2a88>
  405a40:	ldrb	w8, [x21, #37]
  405a44:	cbz	w8, 405aa8 <__fxstatat@plt+0x2ae8>
  405a48:	ldrb	w8, [x21, #35]
  405a4c:	cbz	w8, 405a58 <__fxstatat@plt+0x2a98>
  405a50:	ldrb	w8, [x21, #38]
  405a54:	cbz	w8, 406344 <__fxstatat@plt+0x3384>
  405a58:	bl	402f10 <__errno_location@plt>
  405a5c:	mov	w8, #0x5f                  	// #95
  405a60:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405a64:	str	w8, [x0]
  405a68:	add	x1, x1, #0x851
  405a6c:	mov	w2, #0x5                   	// #5
  405a70:	mov	x0, xzr
  405a74:	bl	402e70 <dcgettext@plt>
  405a78:	mov	x26, x0
  405a7c:	mov	w1, #0x4                   	// #4
  405a80:	mov	w0, wzr
  405a84:	mov	x2, x22
  405a88:	bl	40d44c <__fxstatat@plt+0xa48c>
  405a8c:	mov	x3, x0
  405a90:	mov	w1, #0x5f                  	// #95
  405a94:	mov	w0, wzr
  405a98:	mov	x2, x26
  405a9c:	bl	402850 <error@plt>
  405aa0:	ldrb	w8, [x21, #38]
  405aa4:	cbnz	w8, 40607c <__fxstatat@plt+0x30bc>
  405aa8:	mov	w26, wzr
  405aac:	mov	w25, wzr
  405ab0:	b	406358 <__fxstatat@plt+0x3398>
  405ab4:	and	w8, w20, #0xfff
  405ab8:	bic	w1, w8, w25
  405abc:	mov	x0, x22
  405ac0:	bl	402f70 <mkdir@plt>
  405ac4:	cbz	w0, 405b88 <__fxstatat@plt+0x2bc8>
  405ac8:	bl	402f10 <__errno_location@plt>
  405acc:	mov	x20, x22
  405ad0:	ldr	w22, [x0]
  405ad4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405ad8:	add	x1, x1, #0xbca
  405adc:	b	405bac <__fxstatat@plt+0x2bec>
  405ae0:	ldr	x0, [x21, #64]
  405ae4:	add	x2, x19, #0x120
  405ae8:	mov	x1, x22
  405aec:	bl	40a69c <__fxstatat@plt+0x76dc>
  405af0:	mov	w23, #0x1                   	// #1
  405af4:	b	404be0 <__fxstatat@plt+0x1c20>
  405af8:	ldrb	w8, [x21, #23]
  405afc:	ldr	x27, [x19, #80]
  405b00:	cbz	w8, 405de4 <__fxstatat@plt+0x2e24>
  405b04:	ldrb	w8, [x21, #22]
  405b08:	cbz	w8, 405fe8 <__fxstatat@plt+0x3028>
  405b0c:	mov	w5, #0x1                   	// #1
  405b10:	b	405ff4 <__fxstatat@plt+0x3034>
  405b14:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405b18:	add	x1, x1, #0xb62
  405b1c:	mov	w2, #0x5                   	// #5
  405b20:	mov	x0, xzr
  405b24:	bl	402e70 <dcgettext@plt>
  405b28:	mov	x21, x0
  405b2c:	mov	w1, #0x4                   	// #4
  405b30:	mov	w0, wzr
  405b34:	mov	x2, x27
  405b38:	bl	40d44c <__fxstatat@plt+0xa48c>
  405b3c:	mov	x2, x22
  405b40:	mov	x22, x0
  405b44:	mov	w0, #0x1                   	// #1
  405b48:	mov	w1, #0x4                   	// #4
  405b4c:	bl	40d44c <__fxstatat@plt+0xa48c>
  405b50:	mov	x4, x0
  405b54:	mov	w0, wzr
  405b58:	mov	w1, w23
  405b5c:	mov	x2, x21
  405b60:	mov	x3, x22
  405b64:	bl	402850 <error@plt>
  405b68:	ldp	x1, x0, [x19, #288]
  405b6c:	bl	408bdc <__fxstatat@plt+0x5c1c>
  405b70:	b	404bdc <__fxstatat@plt+0x1c1c>
  405b74:	bl	402f10 <__errno_location@plt>
  405b78:	mov	w8, #0x5f                  	// #95
  405b7c:	str	w8, [x0]
  405b80:	cbnz	x25, 405748 <__fxstatat@plt+0x2788>
  405b84:	b	405750 <__fxstatat@plt+0x2790>
  405b88:	add	x2, x19, #0xa0
  405b8c:	mov	x1, x22
  405b90:	bl	402e20 <__lxstat@plt>
  405b94:	cbz	w0, 405fd0 <__fxstatat@plt+0x3010>
  405b98:	bl	402f10 <__errno_location@plt>
  405b9c:	mov	x20, x22
  405ba0:	ldr	w22, [x0]
  405ba4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405ba8:	add	x1, x1, #0x87a
  405bac:	mov	w2, #0x5                   	// #5
  405bb0:	mov	x0, xzr
  405bb4:	bl	402e70 <dcgettext@plt>
  405bb8:	mov	x23, x0
  405bbc:	mov	w0, #0x4                   	// #4
  405bc0:	mov	x1, x20
  405bc4:	bl	40d4e4 <__fxstatat@plt+0xa524>
  405bc8:	mov	x3, x0
  405bcc:	mov	w0, wzr
  405bd0:	mov	w1, w22
  405bd4:	mov	x2, x23
  405bd8:	bl	402850 <error@plt>
  405bdc:	b	40607c <__fxstatat@plt+0x30bc>
  405be0:	str	w25, [x19, #144]
  405be4:	mov	w25, wzr
  405be8:	mov	w26, wzr
  405bec:	mov	w27, #0x1                   	// #1
  405bf0:	b	4062ec <__fxstatat@plt+0x332c>
  405bf4:	ldrb	w9, [x28]
  405bf8:	cbnz	w9, 404f00 <__fxstatat@plt+0x1f40>
  405bfc:	and	w8, w8, #0xf000
  405c00:	cmp	w8, #0xa, lsl #12
  405c04:	mov	w22, wzr
  405c08:	b.ne	404f04 <__fxstatat@plt+0x1f44>  // b.any
  405c0c:	ldr	w8, [x21, #4]
  405c10:	cmp	w8, #0x2
  405c14:	b.eq	404f04 <__fxstatat@plt+0x1f44>  // b.none
  405c18:	ldr	w8, [x11, #16]
  405c1c:	and	w8, w8, #0xf000
  405c20:	cmp	w8, #0xa, lsl #12
  405c24:	b.eq	404f00 <__fxstatat@plt+0x1f40>  // b.none
  405c28:	b	406b94 <__fxstatat@plt+0x3bd4>
  405c2c:	cmp	w22, #0x3
  405c30:	mov	x22, x27
  405c34:	ldr	x27, [x19, #80]
  405c38:	b.eq	405d7c <__fxstatat@plt+0x2dbc>  // b.none
  405c3c:	mov	x0, x23
  405c40:	bl	402820 <strlen@plt>
  405c44:	str	x0, [x19, #120]
  405c48:	mov	x0, x22
  405c4c:	bl	40a4d8 <__fxstatat@plt+0x7518>
  405c50:	str	x0, [x19, #88]
  405c54:	bl	402820 <strlen@plt>
  405c58:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  405c5c:	ldr	x8, [x8, #2360]
  405c60:	mov	x20, x0
  405c64:	mov	x0, x8
  405c68:	str	x8, [x19, #72]
  405c6c:	bl	402820 <strlen@plt>
  405c70:	ldr	x9, [x19, #120]
  405c74:	add	x8, x0, x20
  405c78:	str	x0, [x19, #64]
  405c7c:	str	x20, [x19, #112]
  405c80:	cmp	x9, x8
  405c84:	b.ne	405d7c <__fxstatat@plt+0x2dbc>  // b.any
  405c88:	ldr	x1, [x19, #88]
  405c8c:	ldr	x2, [x19, #112]
  405c90:	mov	x0, x23
  405c94:	bl	402b00 <bcmp@plt>
  405c98:	cbnz	w0, 405d7c <__fxstatat@plt+0x2dbc>
  405c9c:	ldr	x8, [x19, #112]
  405ca0:	ldr	x1, [x19, #72]
  405ca4:	add	x0, x23, x8
  405ca8:	bl	402c80 <strcmp@plt>
  405cac:	cbnz	w0, 405d7c <__fxstatat@plt+0x2dbc>
  405cb0:	mov	x0, x22
  405cb4:	bl	402820 <strlen@plt>
  405cb8:	ldr	x8, [x19, #64]
  405cbc:	mov	x20, x0
  405cc0:	add	x8, x8, x0
  405cc4:	add	x0, x8, #0x1
  405cc8:	bl	40f9c0 <__fxstatat@plt+0xca00>
  405ccc:	mov	x3, #0xffffffffffffffff    	// #-1
  405cd0:	mov	x1, x22
  405cd4:	mov	x2, x20
  405cd8:	mov	x23, x0
  405cdc:	bl	402e40 <__mempcpy_chk@plt>
  405ce0:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  405ce4:	ldr	x1, [x8, #2360]
  405ce8:	bl	402df0 <strcpy@plt>
  405cec:	sub	x2, x29, #0xa0
  405cf0:	mov	w0, wzr
  405cf4:	mov	x1, x23
  405cf8:	bl	402f30 <__xstat@plt>
  405cfc:	mov	w20, w0
  405d00:	mov	x0, x23
  405d04:	bl	402cf0 <free@plt>
  405d08:	cbnz	w20, 405d7c <__fxstatat@plt+0x2dbc>
  405d0c:	ldr	x8, [x19, #296]
  405d10:	ldur	x9, [x29, #-152]
  405d14:	cmp	x8, x9
  405d18:	b.ne	405d7c <__fxstatat@plt+0x2dbc>  // b.any
  405d1c:	ldr	x8, [x19, #288]
  405d20:	ldur	x9, [x29, #-160]
  405d24:	cmp	x8, x9
  405d28:	b.ne	405d7c <__fxstatat@plt+0x2dbc>  // b.any
  405d2c:	ldrb	w8, [x28]
  405d30:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  405d34:	adrp	x10, 413000 <__fxstatat@plt+0x10040>
  405d38:	add	x9, x9, #0x9c1
  405d3c:	add	x10, x10, #0x9f3
  405d40:	cmp	w8, #0x0
  405d44:	csel	x1, x10, x9, eq  // eq = none
  405d48:	mov	w2, #0x5                   	// #5
  405d4c:	mov	x0, xzr
  405d50:	bl	402e70 <dcgettext@plt>
  405d54:	mov	x21, x0
  405d58:	mov	w1, #0x4                   	// #4
  405d5c:	mov	w0, wzr
  405d60:	mov	x2, x22
  405d64:	bl	40d44c <__fxstatat@plt+0xa48c>
  405d68:	mov	x20, x0
  405d6c:	mov	w0, #0x1                   	// #1
  405d70:	mov	w1, #0x4                   	// #4
  405d74:	mov	x2, x27
  405d78:	b	405ec4 <__fxstatat@plt+0x2f04>
  405d7c:	ldr	w2, [x21]
  405d80:	mov	w0, #0xffffff9c            	// #-100
  405d84:	mov	x1, x22
  405d88:	bl	40a060 <__fxstatat@plt+0x70a0>
  405d8c:	cbz	x0, 40617c <__fxstatat@plt+0x31bc>
  405d90:	mov	x23, x0
  405d94:	bl	402820 <strlen@plt>
  405d98:	add	x9, x0, #0x10
  405d9c:	mov	x8, sp
  405da0:	and	x9, x9, #0xfffffffffffffff0
  405da4:	add	x2, x0, #0x1
  405da8:	sub	x0, x8, x9
  405dac:	mov	sp, x0
  405db0:	mov	x1, x23
  405db4:	str	x0, [x19, #112]
  405db8:	bl	402800 <memcpy@plt>
  405dbc:	mov	x0, x23
  405dc0:	bl	402cf0 <free@plt>
  405dc4:	b	406190 <__fxstatat@plt+0x31d0>
  405dc8:	ldr	w10, [x19, #96]
  405dcc:	mov	x22, x27
  405dd0:	cbz	w20, 4061a4 <__fxstatat@plt+0x31e4>
  405dd4:	ldr	x27, [x19, #80]
  405dd8:	str	xzr, [x19, #112]
  405ddc:	mov	w23, #0x11                  	// #17
  405de0:	b	404ce4 <__fxstatat@plt+0x1d24>
  405de4:	ldr	w12, [x19, #72]
  405de8:	cmp	w23, #0x8, lsl #12
  405dec:	b.eq	405e00 <__fxstatat@plt+0x2e40>  // b.none
  405df0:	cmp	w23, #0xa, lsl #12
  405df4:	b.eq	406288 <__fxstatat@plt+0x32c8>  // b.none
  405df8:	ldrb	w8, [x21, #20]
  405dfc:	cbz	w8, 406288 <__fxstatat@plt+0x32c8>
  405e00:	ldr	w8, [x21, #4]
  405e04:	ldr	w9, [x19, #304]
  405e08:	ldrb	w24, [x21, #35]
  405e0c:	mov	x0, x27
  405e10:	cmp	w8, #0x2
  405e14:	cset	w8, eq  // eq = none
  405e18:	lsl	w1, w8, #15
  405e1c:	str	w9, [x19, #128]
  405e20:	bl	40a5f8 <__fxstatat@plt+0x7638>
  405e24:	tbnz	w0, #31, 406244 <__fxstatat@plt+0x3284>
  405e28:	mov	w8, w0
  405e2c:	add	x2, x19, #0x220
  405e30:	mov	w0, wzr
  405e34:	mov	w1, w8
  405e38:	str	w8, [x19, #136]
  405e3c:	bl	402e60 <__fxstat@plt>
  405e40:	cbz	w0, 406414 <__fxstatat@plt+0x3454>
  405e44:	bl	402f10 <__errno_location@plt>
  405e48:	ldr	w23, [x0]
  405e4c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405e50:	add	x1, x1, #0xe13
  405e54:	mov	w2, #0x5                   	// #5
  405e58:	mov	x0, xzr
  405e5c:	bl	402e70 <dcgettext@plt>
  405e60:	mov	w20, w25
  405e64:	mov	x25, x0
  405e68:	mov	w0, #0x4                   	// #4
  405e6c:	mov	x1, x27
  405e70:	bl	40d4e4 <__fxstatat@plt+0xa524>
  405e74:	mov	x3, x0
  405e78:	mov	w0, wzr
  405e7c:	mov	w1, w23
  405e80:	mov	x2, x25
  405e84:	mov	w25, w20
  405e88:	b	4064f0 <__fxstatat@plt+0x3530>
  405e8c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  405e90:	add	x1, x1, #0x8fe
  405e94:	mov	w2, #0x5                   	// #5
  405e98:	mov	x0, xzr
  405e9c:	bl	402e70 <dcgettext@plt>
  405ea0:	mov	x21, x0
  405ea4:	mov	w1, #0x4                   	// #4
  405ea8:	mov	w0, wzr
  405eac:	mov	x2, x27
  405eb0:	bl	40d44c <__fxstatat@plt+0xa48c>
  405eb4:	ldr	x2, [x19, #80]
  405eb8:	mov	x20, x0
  405ebc:	mov	w0, #0x1                   	// #1
  405ec0:	mov	w1, #0x4                   	// #4
  405ec4:	bl	40d44c <__fxstatat@plt+0xa48c>
  405ec8:	mov	x4, x0
  405ecc:	mov	w0, wzr
  405ed0:	mov	w1, wzr
  405ed4:	mov	x2, x21
  405ed8:	mov	x3, x20
  405edc:	bl	402850 <error@plt>
  405ee0:	b	404bdc <__fxstatat@plt+0x1c1c>
  405ee4:	ldr	x22, [x19, #80]
  405ee8:	mov	x20, x27
  405eec:	and	w8, w8, #0xf000
  405ef0:	cmp	w8, #0xa, lsl #12
  405ef4:	b.eq	405f08 <__fxstatat@plt+0x2f48>  // b.none
  405ef8:	ldr	w8, [x11, #16]
  405efc:	and	w8, w8, #0xf000
  405f00:	cmp	w8, #0xa, lsl #12
  405f04:	b.ne	406308 <__fxstatat@plt+0x3348>  // b.any
  405f08:	ldrb	w8, [x28]
  405f0c:	cbz	w8, 405f70 <__fxstatat@plt+0x2fb0>
  405f10:	ldr	w8, [x19, #304]
  405f14:	and	w8, w8, #0xf000
  405f18:	cmp	w8, #0xa, lsl #12
  405f1c:	b.ne	405f70 <__fxstatat@plt+0x2fb0>  // b.any
  405f20:	ldr	w8, [x11, #20]
  405f24:	cmp	w8, #0x2
  405f28:	b.cc	405f70 <__fxstatat@plt+0x2fb0>  // b.lo, b.ul, b.last
  405f2c:	mov	x0, x22
  405f30:	mov	x22, x11
  405f34:	mov	x23, x12
  405f38:	bl	402c30 <canonicalize_file_name@plt>
  405f3c:	ldr	w6, [x19, #156]
  405f40:	mov	x12, x23
  405f44:	mov	x11, x22
  405f48:	cbz	x0, 405f70 <__fxstatat@plt+0x2fb0>
  405f4c:	mov	x1, x20
  405f50:	mov	x23, x0
  405f54:	mov	x27, x20
  405f58:	bl	40dbac <__fxstatat@plt+0xabec>
  405f5c:	mov	w20, w0
  405f60:	mov	x0, x23
  405f64:	bl	402cf0 <free@plt>
  405f68:	tbz	w20, #0, 40518c <__fxstatat@plt+0x21cc>
  405f6c:	b	406b94 <__fxstatat@plt+0x3bd4>
  405f70:	ldrb	w8, [x21, #44]
  405f74:	cbz	w8, 405f88 <__fxstatat@plt+0x2fc8>
  405f78:	ldr	w8, [x11, #16]
  405f7c:	and	w8, w8, #0xf000
  405f80:	cmp	w8, #0xa, lsl #12
  405f84:	b.eq	40633c <__fxstatat@plt+0x337c>  // b.none
  405f88:	ldr	w8, [x21, #4]
  405f8c:	mov	x27, x20
  405f90:	cmp	w8, #0x2
  405f94:	b.ne	406b94 <__fxstatat@plt+0x3bd4>  // b.any
  405f98:	ldr	w8, [x12, #16]
  405f9c:	and	w8, w8, #0xf000
  405fa0:	cmp	w8, #0xa, lsl #12
  405fa4:	b.ne	4065f0 <__fxstatat@plt+0x3630>  // b.any
  405fa8:	ldr	x1, [x19, #80]
  405fac:	add	x2, x19, #0x220
  405fb0:	mov	w0, wzr
  405fb4:	mov	x20, x11
  405fb8:	bl	402f30 <__xstat@plt>
  405fbc:	ldr	w6, [x19, #156]
  405fc0:	mov	x11, x20
  405fc4:	mov	w22, wzr
  405fc8:	cbnz	w0, 404f04 <__fxstatat@plt+0x1f44>
  405fcc:	b	406610 <__fxstatat@plt+0x3650>
  405fd0:	ldr	w20, [x19, #176]
  405fd4:	mvn	w8, w20
  405fd8:	tst	w8, #0x1c0
  405fdc:	b.ne	40621c <__fxstatat@plt+0x325c>  // b.any
  405fe0:	mov	w26, wzr
  405fe4:	b	406578 <__fxstatat@plt+0x35b8>
  405fe8:	ldr	w8, [x21, #8]
  405fec:	cmp	w8, #0x3
  405ff0:	cset	w5, eq  // eq = none
  405ff4:	ldr	w8, [x19, #104]
  405ff8:	mov	w0, #0xffffff9c            	// #-100
  405ffc:	mov	w2, #0xffffff9c            	// #-100
  406000:	mov	w6, #0xffffffff            	// #-1
  406004:	cmp	w8, #0x0
  406008:	mov	w8, #0x400                 	// #1024
  40600c:	csel	w4, w8, wzr, ne  // ne = any
  406010:	mov	x1, x27
  406014:	mov	x3, x22
  406018:	bl	4090ac <__fxstatat@plt+0x60ec>
  40601c:	cmp	w0, #0x1
  406020:	b.lt	4062dc <__fxstatat@plt+0x331c>  // b.tstop
  406024:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406028:	mov	w23, w0
  40602c:	add	x1, x1, #0xd47
  406030:	mov	w2, #0x5                   	// #5
  406034:	mov	x0, xzr
  406038:	bl	402e70 <dcgettext@plt>
  40603c:	mov	x24, x0
  406040:	mov	w1, #0x4                   	// #4
  406044:	mov	w0, wzr
  406048:	mov	x2, x22
  40604c:	bl	40d44c <__fxstatat@plt+0xa48c>
  406050:	mov	x25, x0
  406054:	mov	w0, #0x1                   	// #1
  406058:	mov	w1, #0x4                   	// #4
  40605c:	mov	x2, x27
  406060:	bl	40d44c <__fxstatat@plt+0xa48c>
  406064:	mov	x4, x0
  406068:	mov	w0, wzr
  40606c:	mov	w1, w23
  406070:	mov	x2, x24
  406074:	mov	x3, x25
  406078:	bl	402850 <error@plt>
  40607c:	ldrb	w8, [x21, #37]
  406080:	cbnz	w8, 4071e4 <__fxstatat@plt+0x4224>
  406084:	ldp	x8, x20, [x19, #88]
  406088:	ldr	x22, [x19, #112]
  40608c:	cbnz	x8, 406098 <__fxstatat@plt+0x30d8>
  406090:	ldp	x1, x0, [x19, #288]
  406094:	bl	408bdc <__fxstatat@plt+0x5c1c>
  406098:	cbz	x22, 404bdc <__fxstatat@plt+0x1c1c>
  40609c:	mov	x0, x22
  4060a0:	mov	x1, x20
  4060a4:	bl	402d90 <rename@plt>
  4060a8:	cbz	w0, 4060ec <__fxstatat@plt+0x312c>
  4060ac:	bl	402f10 <__errno_location@plt>
  4060b0:	ldr	w21, [x0]
  4060b4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4060b8:	add	x1, x1, #0xd1e
  4060bc:	mov	w2, #0x5                   	// #5
  4060c0:	mov	x0, xzr
  4060c4:	bl	402e70 <dcgettext@plt>
  4060c8:	mov	x22, x0
  4060cc:	mov	w0, #0x4                   	// #4
  4060d0:	mov	x1, x20
  4060d4:	bl	40d4e4 <__fxstatat@plt+0xa524>
  4060d8:	mov	x3, x0
  4060dc:	mov	w0, wzr
  4060e0:	mov	w1, w21
  4060e4:	mov	x2, x22
  4060e8:	b	404bd8 <__fxstatat@plt+0x1c18>
  4060ec:	ldrb	w8, [x21, #46]
  4060f0:	cbz	w8, 404bdc <__fxstatat@plt+0x1c1c>
  4060f4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4060f8:	add	x1, x1, #0xd32
  4060fc:	mov	w2, #0x5                   	// #5
  406100:	mov	x0, xzr
  406104:	bl	402e70 <dcgettext@plt>
  406108:	mov	x21, x0
  40610c:	mov	w1, #0x4                   	// #4
  406110:	mov	w0, wzr
  406114:	mov	x2, x22
  406118:	bl	40d44c <__fxstatat@plt+0xa48c>
  40611c:	mov	x22, x0
  406120:	mov	w0, #0x1                   	// #1
  406124:	mov	w1, #0x4                   	// #4
  406128:	mov	x2, x20
  40612c:	bl	40d44c <__fxstatat@plt+0xa48c>
  406130:	mov	x3, x0
  406134:	mov	w0, #0x1                   	// #1
  406138:	mov	x1, x21
  40613c:	mov	x2, x22
  406140:	bl	402a90 <__printf_chk@plt>
  406144:	b	404bdc <__fxstatat@plt+0x1c1c>
  406148:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40614c:	add	x1, x1, #0x95d
  406150:	mov	w2, #0x5                   	// #5
  406154:	mov	x0, xzr
  406158:	bl	402e70 <dcgettext@plt>
  40615c:	mov	x21, x0
  406160:	mov	w0, #0x4                   	// #4
  406164:	mov	x1, x27
  406168:	bl	40d4e4 <__fxstatat@plt+0xa524>
  40616c:	mov	x3, x0
  406170:	mov	w0, wzr
  406174:	mov	w1, wzr
  406178:	b	404bd4 <__fxstatat@plt+0x1c14>
  40617c:	bl	402f10 <__errno_location@plt>
  406180:	ldr	w23, [x0]
  406184:	cmp	w23, #0x2
  406188:	b.ne	40635c <__fxstatat@plt+0x339c>  // b.any
  40618c:	str	xzr, [x19, #112]
  406190:	ldr	w6, [x19, #156]
  406194:	ldr	w10, [x19, #96]
  406198:	mov	w8, #0x1                   	// #1
  40619c:	mov	w23, #0x11                  	// #17
  4061a0:	b	404ce0 <__fxstatat@plt+0x1d20>
  4061a4:	ldrb	w8, [x21, #21]
  4061a8:	cbz	w8, 406484 <__fxstatat@plt+0x34c4>
  4061ac:	mov	x0, x22
  4061b0:	mov	w20, w10
  4061b4:	bl	402f50 <unlink@plt>
  4061b8:	cbz	w0, 4061cc <__fxstatat@plt+0x320c>
  4061bc:	bl	402f10 <__errno_location@plt>
  4061c0:	ldr	w23, [x0]
  4061c4:	cmp	w23, #0x2
  4061c8:	b.ne	406bec <__fxstatat@plt+0x3c2c>  // b.any
  4061cc:	ldrb	w8, [x21, #46]
  4061d0:	cbz	w8, 406c30 <__fxstatat@plt+0x3c70>
  4061d4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4061d8:	add	x1, x1, #0xa48
  4061dc:	mov	w2, #0x5                   	// #5
  4061e0:	mov	x0, xzr
  4061e4:	bl	402e70 <dcgettext@plt>
  4061e8:	mov	x23, x0
  4061ec:	mov	w0, #0x4                   	// #4
  4061f0:	mov	x1, x22
  4061f4:	bl	40d4e4 <__fxstatat@plt+0xa524>
  4061f8:	mov	x2, x0
  4061fc:	mov	w0, #0x1                   	// #1
  406200:	mov	w8, #0x1                   	// #1
  406204:	mov	x1, x23
  406208:	str	w8, [x19, #120]
  40620c:	bl	402a90 <__printf_chk@plt>
  406210:	mov	w23, #0x11                  	// #17
  406214:	str	xzr, [x19, #112]
  406218:	b	406c40 <__fxstatat@plt+0x3c80>
  40621c:	orr	w1, w20, #0x1c0
  406220:	mov	x0, x22
  406224:	bl	402a10 <chmod@plt>
  406228:	cbz	w0, 406574 <__fxstatat@plt+0x35b4>
  40622c:	bl	402f10 <__errno_location@plt>
  406230:	mov	x20, x22
  406234:	ldr	w22, [x0]
  406238:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40623c:	add	x1, x1, #0x76d
  406240:	b	405bac <__fxstatat@plt+0x2bec>
  406244:	bl	402f10 <__errno_location@plt>
  406248:	ldr	w23, [x0]
  40624c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406250:	add	x1, x1, #0xdf8
  406254:	mov	w2, #0x5                   	// #5
  406258:	mov	x0, xzr
  40625c:	bl	402e70 <dcgettext@plt>
  406260:	mov	x24, x0
  406264:	mov	w0, #0x4                   	// #4
  406268:	mov	x1, x27
  40626c:	bl	40d4e4 <__fxstatat@plt+0xa524>
  406270:	mov	x3, x0
  406274:	mov	w0, wzr
  406278:	mov	w1, w23
  40627c:	mov	x2, x24
  406280:	bl	402850 <error@plt>
  406284:	b	40607c <__fxstatat@plt+0x30bc>
  406288:	sub	w8, w23, #0x1, lsl #12
  40628c:	lsr	w8, w8, #12
  406290:	cmp	w8, #0xb
  406294:	b.hi	406d10 <__fxstatat@plt+0x3d50>  // b.pmore
  406298:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  40629c:	add	x9, x9, #0x814
  4062a0:	adr	x10, 4062b0 <__fxstatat@plt+0x32f0>
  4062a4:	ldrh	w11, [x9, x8, lsl #1]
  4062a8:	add	x10, x10, x11, lsl #2
  4062ac:	br	x10
  4062b0:	ldr	x2, [x19, #320]
  4062b4:	bic	w1, w12, w25
  4062b8:	mov	x0, x22
  4062bc:	bl	410164 <__fxstatat@plt+0xd1a4>
  4062c0:	cbz	w0, 4062dc <__fxstatat@plt+0x331c>
  4062c4:	mov	x20, x22
  4062c8:	bl	402f10 <__errno_location@plt>
  4062cc:	ldr	w22, [x0]
  4062d0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4062d4:	add	x1, x1, #0xc75
  4062d8:	b	405bac <__fxstatat@plt+0x2bec>
  4062dc:	str	w25, [x19, #144]
  4062e0:	mov	w27, wzr
  4062e4:	mov	w25, wzr
  4062e8:	mov	w26, wzr
  4062ec:	ldr	w9, [x19, #156]
  4062f0:	mov	w24, #0x1                   	// #1
  4062f4:	ldr	w8, [x19, #120]
  4062f8:	ldr	w20, [x19, #64]
  4062fc:	tst	w8, #0xff
  406300:	b.ne	406924 <__fxstatat@plt+0x3964>  // b.any
  406304:	b	406884 <__fxstatat@plt+0x38c4>
  406308:	ldr	x8, [x12, #8]
  40630c:	ldr	x9, [x11, #8]
  406310:	cmp	x8, x9
  406314:	b.ne	40633c <__fxstatat@plt+0x337c>  // b.any
  406318:	ldr	x8, [x12]
  40631c:	ldr	x9, [x11]
  406320:	cmp	x8, x9
  406324:	b.ne	40633c <__fxstatat@plt+0x337c>  // b.any
  406328:	ldrb	w8, [x21, #23]
  40632c:	cbz	w8, 405f08 <__fxstatat@plt+0x2f48>
  406330:	mov	x27, x20
  406334:	mov	w22, #0x1                   	// #1
  406338:	b	404f04 <__fxstatat@plt+0x1f44>
  40633c:	mov	x27, x20
  406340:	b	404f00 <__fxstatat@plt+0x1f40>
  406344:	bl	402f10 <__errno_location@plt>
  406348:	mov	w8, #0x5f                  	// #95
  40634c:	mov	w26, wzr
  406350:	mov	w25, wzr
  406354:	str	w8, [x0]
  406358:	b	4065e8 <__fxstatat@plt+0x3628>
  40635c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406360:	add	x1, x1, #0xa26
  406364:	b	406bf4 <__fxstatat@plt+0x3c34>
  406368:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40636c:	add	x1, x1, #0x98e
  406370:	mov	w2, #0x5                   	// #5
  406374:	mov	x0, xzr
  406378:	bl	402e70 <dcgettext@plt>
  40637c:	ldr	x2, [x19, #80]
  406380:	mov	x21, x0
  406384:	mov	w1, #0x3                   	// #3
  406388:	mov	w0, wzr
  40638c:	bl	40d708 <__fxstatat@plt+0xa748>
  406390:	mov	x22, x0
  406394:	mov	w1, #0x3                   	// #3
  406398:	mov	w0, wzr
  40639c:	mov	x2, x27
  4063a0:	bl	40d708 <__fxstatat@plt+0xa748>
  4063a4:	b	406bd0 <__fxstatat@plt+0x3c10>
  4063a8:	ldp	x20, x24, [x29, #-160]
  4063ac:	mov	w27, w25
  4063b0:	ldr	x25, [x19, #552]
  4063b4:	ldr	x22, [x19, #544]
  4063b8:	mov	x0, x23
  4063bc:	bl	402cf0 <free@plt>
  4063c0:	cmp	x24, x25
  4063c4:	b.ne	4063d4 <__fxstatat@plt+0x3414>  // b.any
  4063c8:	mov	w25, w27
  4063cc:	cmp	x20, x22
  4063d0:	b.eq	4059a4 <__fxstatat@plt+0x29e4>  // b.none
  4063d4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4063d8:	add	x1, x1, #0xbfb
  4063dc:	mov	w2, #0x5                   	// #5
  4063e0:	mov	x0, xzr
  4063e4:	bl	402e70 <dcgettext@plt>
  4063e8:	ldr	x2, [x19, #96]
  4063ec:	mov	x22, x0
  4063f0:	mov	w1, #0x3                   	// #3
  4063f4:	mov	w0, wzr
  4063f8:	bl	40d708 <__fxstatat@plt+0xa748>
  4063fc:	mov	x3, x0
  406400:	mov	w0, wzr
  406404:	mov	w1, wzr
  406408:	mov	x2, x22
  40640c:	bl	402850 <error@plt>
  406410:	b	40607c <__fxstatat@plt+0x30bc>
  406414:	ldr	x8, [x19, #296]
  406418:	ldr	x9, [x19, #552]
  40641c:	cmp	x8, x9
  406420:	b.ne	4064bc <__fxstatat@plt+0x34fc>  // b.any
  406424:	ldr	x8, [x19, #288]
  406428:	ldr	x9, [x19, #544]
  40642c:	cmp	x8, x9
  406430:	b.ne	4064bc <__fxstatat@plt+0x34fc>  // b.any
  406434:	ldr	w8, [x19, #120]
  406438:	and	w20, w20, #0x1ff
  40643c:	str	w25, [x19, #144]
  406440:	str	w25, [x19, #104]
  406444:	cbnz	w8, 40721c <__fxstatat@plt+0x425c>
  406448:	ldrb	w8, [x21, #35]
  40644c:	mov	x0, x22
  406450:	cmp	w8, #0x0
  406454:	mov	w8, #0x201                 	// #513
  406458:	csinc	w1, w8, wzr, ne  // ne = any
  40645c:	bl	40a5f8 <__fxstatat@plt+0x7638>
  406460:	mov	w25, w0
  406464:	bl	402f10 <__errno_location@plt>
  406468:	ldrb	w8, [x21, #33]
  40646c:	ldr	w23, [x0]
  406470:	mov	x26, x0
  406474:	str	x21, [x19, #56]
  406478:	cbz	w8, 406fa8 <__fxstatat@plt+0x3fe8>
  40647c:	tbz	w25, #31, 406fb8 <__fxstatat@plt+0x3ff8>
  406480:	b	407038 <__fxstatat@plt+0x4078>
  406484:	ldrb	w8, [x21, #34]
  406488:	cbz	w8, 406498 <__fxstatat@plt+0x34d8>
  40648c:	ldr	w8, [x19, #180]
  406490:	cmp	w8, #0x1
  406494:	b.hi	4061ac <__fxstatat@plt+0x31ec>  // b.pmore
  406498:	ldr	w8, [x21, #4]
  40649c:	ldr	x27, [x19, #80]
  4064a0:	cmp	w8, #0x2
  4064a4:	b.ne	406cac <__fxstatat@plt+0x3cec>  // b.any
  4064a8:	ldr	w8, [x19, #304]
  4064ac:	and	w8, w8, #0xf000
  4064b0:	cmp	w8, #0x8, lsl #12
  4064b4:	b.eq	405dd4 <__fxstatat@plt+0x2e14>  // b.none
  4064b8:	b	4061ac <__fxstatat@plt+0x31ec>
  4064bc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4064c0:	add	x1, x1, #0xe23
  4064c4:	mov	w2, #0x5                   	// #5
  4064c8:	mov	x0, xzr
  4064cc:	bl	402e70 <dcgettext@plt>
  4064d0:	mov	x23, x0
  4064d4:	mov	w0, #0x4                   	// #4
  4064d8:	mov	x1, x27
  4064dc:	bl	40d4e4 <__fxstatat@plt+0xa524>
  4064e0:	mov	x3, x0
  4064e4:	mov	w0, wzr
  4064e8:	mov	w1, wzr
  4064ec:	mov	x2, x23
  4064f0:	bl	402850 <error@plt>
  4064f4:	mov	w20, wzr
  4064f8:	mov	x26, xzr
  4064fc:	ldr	w0, [x19, #136]
  406500:	bl	402b80 <close@plt>
  406504:	tbnz	w0, #31, 406528 <__fxstatat@plt+0x3568>
  406508:	mov	x0, x26
  40650c:	bl	402cf0 <free@plt>
  406510:	tbz	w20, #0, 40607c <__fxstatat@plt+0x30bc>
  406514:	str	w25, [x19, #144]
  406518:	mov	w27, wzr
  40651c:	mov	w26, wzr
  406520:	mov	w25, #0x1                   	// #1
  406524:	b	4062ec <__fxstatat@plt+0x332c>
  406528:	bl	402f10 <__errno_location@plt>
  40652c:	ldr	w23, [x0]
  406530:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406534:	add	x1, x1, #0xed0
  406538:	mov	w2, #0x5                   	// #5
  40653c:	mov	x0, xzr
  406540:	bl	402e70 <dcgettext@plt>
  406544:	mov	x24, x0
  406548:	mov	w0, #0x4                   	// #4
  40654c:	mov	x1, x27
  406550:	bl	40d4e4 <__fxstatat@plt+0xa524>
  406554:	mov	x3, x0
  406558:	mov	w0, wzr
  40655c:	mov	w1, w23
  406560:	mov	x2, x24
  406564:	bl	402850 <error@plt>
  406568:	mov	x0, x26
  40656c:	bl	402cf0 <free@plt>
  406570:	b	40607c <__fxstatat@plt+0x30bc>
  406574:	mov	w26, #0x1                   	// #1
  406578:	ldr	x8, [x19, #136]
  40657c:	ldrb	w8, [x8]
  406580:	cbnz	w8, 40659c <__fxstatat@plt+0x35dc>
  406584:	ldp	x2, x1, [x19, #160]
  406588:	mov	x0, x22
  40658c:	bl	408c90 <__fxstatat@plt+0x5cd0>
  406590:	ldr	x9, [x19, #136]
  406594:	mov	w8, #0x1                   	// #1
  406598:	strb	w8, [x9]
  40659c:	ldrb	w8, [x21, #46]
  4065a0:	cbz	w8, 4065e8 <__fxstatat@plt+0x3628>
  4065a4:	ldrb	w8, [x28]
  4065a8:	str	w26, [x19, #56]
  4065ac:	cbz	w8, 406648 <__fxstatat@plt+0x3688>
  4065b0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4065b4:	add	x1, x1, #0xbe5
  4065b8:	mov	w2, #0x5                   	// #5
  4065bc:	mov	x0, xzr
  4065c0:	bl	402e70 <dcgettext@plt>
  4065c4:	mov	x26, x0
  4065c8:	mov	w0, #0x4                   	// #4
  4065cc:	mov	x1, x22
  4065d0:	bl	40d4e4 <__fxstatat@plt+0xa524>
  4065d4:	mov	x2, x0
  4065d8:	mov	w0, #0x1                   	// #1
  4065dc:	mov	x1, x26
  4065e0:	bl	402a90 <__printf_chk@plt>
  4065e4:	b	4066a8 <__fxstatat@plt+0x36e8>
  4065e8:	ldr	x9, [x19, #128]
  4065ec:	b	4066b0 <__fxstatat@plt+0x36f0>
  4065f0:	ldp	q1, q0, [x12, #32]
  4065f4:	ldp	q3, q2, [x12]
  4065f8:	stp	q1, q0, [x19, #576]
  4065fc:	stp	q3, q2, [x19, #544]
  406600:	ldp	q1, q0, [x12, #96]
  406604:	ldp	q3, q2, [x12, #64]
  406608:	stp	q1, q0, [x19, #640]
  40660c:	stp	q3, q2, [x19, #608]
  406610:	ldr	w8, [x11, #16]
  406614:	and	w8, w8, #0xf000
  406618:	cmp	w8, #0xa, lsl #12
  40661c:	b.ne	406c50 <__fxstatat@plt+0x3c90>  // b.any
  406620:	sub	x2, x29, #0xa0
  406624:	mov	w0, wzr
  406628:	mov	x1, x27
  40662c:	mov	x20, x11
  406630:	bl	402f30 <__xstat@plt>
  406634:	ldr	w6, [x19, #156]
  406638:	mov	x11, x20
  40663c:	mov	w22, wzr
  406640:	cbnz	w0, 404f04 <__fxstatat@plt+0x1f44>
  406644:	b	406c70 <__fxstatat@plt+0x3cb0>
  406648:	mov	w1, #0x4                   	// #4
  40664c:	mov	w0, wzr
  406650:	mov	x2, x27
  406654:	bl	40d44c <__fxstatat@plt+0xa48c>
  406658:	mov	x26, x0
  40665c:	mov	w0, #0x1                   	// #1
  406660:	mov	w1, #0x4                   	// #4
  406664:	mov	x2, x22
  406668:	bl	40d44c <__fxstatat@plt+0xa48c>
  40666c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406670:	mov	x3, x0
  406674:	add	x1, x1, #0x9b8
  406678:	mov	w0, #0x1                   	// #1
  40667c:	mov	x2, x26
  406680:	bl	402a90 <__printf_chk@plt>
  406684:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  406688:	ldr	x0, [x8, #1176]
  40668c:	ldp	x8, x9, [x0, #40]
  406690:	cmp	x8, x9
  406694:	b.cs	4071d8 <__fxstatat@plt+0x4218>  // b.hs, b.nlast
  406698:	add	x9, x8, #0x1
  40669c:	mov	w10, #0xa                   	// #10
  4066a0:	str	x9, [x0, #40]
  4066a4:	strb	w10, [x8]
  4066a8:	ldr	x9, [x19, #128]
  4066ac:	ldr	w26, [x19, #56]
  4066b0:	str	w25, [x19, #144]
  4066b4:	str	w23, [x19, #64]
  4066b8:	str	w20, [x19, #128]
  4066bc:	cbz	x9, 4066d8 <__fxstatat@plt+0x3718>
  4066c0:	ldrb	w8, [x21, #28]
  4066c4:	cbz	w8, 4066d8 <__fxstatat@plt+0x3718>
  4066c8:	ldr	x8, [x9]
  4066cc:	ldr	x9, [x19, #288]
  4066d0:	cmp	x8, x9
  4066d4:	b.ne	406838 <__fxstatat@plt+0x3878>  // b.any
  4066d8:	ldp	q0, q3, [x21]
  4066dc:	mov	w1, #0x2                   	// #2
  4066e0:	mov	x0, x27
  4066e4:	stp	q0, q3, [x29, #-160]
  4066e8:	ldp	q1, q0, [x21, #48]
  4066ec:	ldr	q2, [x21, #32]
  4066f0:	stp	q1, q0, [x29, #-112]
  4066f4:	stur	q2, [x29, #-128]
  4066f8:	bl	40e050 <__fxstatat@plt+0xb090>
  4066fc:	cbz	x0, 4067f0 <__fxstatat@plt+0x3830>
  406700:	ldr	w8, [x21, #4]
  406704:	cmp	w8, #0x3
  406708:	b.ne	406714 <__fxstatat@plt+0x3754>  // b.any
  40670c:	mov	w8, #0x2                   	// #2
  406710:	stur	w8, [x29, #-156]
  406714:	ldrb	w8, [x0]
  406718:	str	w26, [x19, #56]
  40671c:	str	x0, [x19, #48]
  406720:	cbz	w8, 406840 <__fxstatat@plt+0x3880>
  406724:	mov	x22, x24
  406728:	mov	w20, wzr
  40672c:	mov	w24, #0x1                   	// #1
  406730:	mov	x26, x0
  406734:	mov	x0, x27
  406738:	mov	x1, x26
  40673c:	mov	x2, xzr
  406740:	bl	40a888 <__fxstatat@plt+0x78c8>
  406744:	mov	x27, x0
  406748:	ldr	x0, [x19, #96]
  40674c:	mov	x1, x26
  406750:	mov	x2, xzr
  406754:	bl	40a888 <__fxstatat@plt+0x78c8>
  406758:	ldr	x8, [x19, #136]
  40675c:	mov	x25, x0
  406760:	add	x3, x19, #0x120
  406764:	sub	x5, x29, #0xa0
  406768:	ldrb	w8, [x8]
  40676c:	add	x7, x19, #0x1a0
  406770:	strb	w8, [x19, #416]
  406774:	add	x8, x19, #0x220
  406778:	stp	x8, xzr, [sp, #-16]!
  40677c:	ldr	w2, [x19, #120]
  406780:	ldr	x4, [x19, #104]
  406784:	mov	x0, x27
  406788:	mov	x1, x25
  40678c:	mov	w6, wzr
  406790:	bl	404aa8 <__fxstatat@plt+0x1ae8>
  406794:	add	sp, sp, #0x10
  406798:	ldrb	w23, [x19, #544]
  40679c:	ldrb	w8, [x22]
  4067a0:	and	w24, w24, w0
  4067a4:	mov	x0, x25
  4067a8:	orr	w8, w8, w23
  4067ac:	strb	w8, [x22]
  4067b0:	bl	402cf0 <free@plt>
  4067b4:	mov	x0, x27
  4067b8:	bl	402cf0 <free@plt>
  4067bc:	cbnz	w23, 406848 <__fxstatat@plt+0x3888>
  4067c0:	ldrb	w8, [x19, #416]
  4067c4:	and	w9, w20, #0x1
  4067c8:	mov	x0, x26
  4067cc:	orr	w8, w8, w9
  4067d0:	cmp	w8, #0x0
  4067d4:	cset	w20, ne  // ne = any
  4067d8:	bl	402820 <strlen@plt>
  4067dc:	add	x26, x0, x26
  4067e0:	ldrb	w8, [x26, #1]!
  4067e4:	ldr	x27, [x19, #80]
  4067e8:	cbnz	w8, 406734 <__fxstatat@plt+0x3774>
  4067ec:	b	406848 <__fxstatat@plt+0x3888>
  4067f0:	bl	402f10 <__errno_location@plt>
  4067f4:	ldr	w23, [x0]
  4067f8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4067fc:	add	x1, x1, #0xde7
  406800:	mov	w2, #0x5                   	// #5
  406804:	mov	x0, xzr
  406808:	bl	402e70 <dcgettext@plt>
  40680c:	mov	x25, x0
  406810:	mov	w0, #0x4                   	// #4
  406814:	mov	x1, x27
  406818:	bl	40d4e4 <__fxstatat@plt+0xa524>
  40681c:	mov	x3, x0
  406820:	mov	w0, wzr
  406824:	mov	w1, w23
  406828:	mov	x2, x25
  40682c:	bl	402850 <error@plt>
  406830:	mov	w24, wzr
  406834:	b	406860 <__fxstatat@plt+0x38a0>
  406838:	mov	w24, #0x1                   	// #1
  40683c:	b	406860 <__fxstatat@plt+0x38a0>
  406840:	mov	w20, wzr
  406844:	mov	w24, #0x1                   	// #1
  406848:	ldr	x0, [x19, #48]
  40684c:	bl	402cf0 <free@plt>
  406850:	ldr	x9, [x19, #136]
  406854:	ldr	w26, [x19, #56]
  406858:	and	w8, w20, #0x1
  40685c:	strb	w8, [x9]
  406860:	ldr	w9, [x19, #156]
  406864:	cmp	w26, #0x0
  406868:	mov	w27, wzr
  40686c:	mov	w25, wzr
  406870:	cset	w26, ne  // ne = any
  406874:	ldr	w8, [x19, #120]
  406878:	ldr	w20, [x19, #64]
  40687c:	tst	w8, #0xff
  406880:	b.ne	406924 <__fxstatat@plt+0x3964>  // b.any
  406884:	cmp	w20, #0x4, lsl #12
  406888:	b.eq	406924 <__fxstatat@plt+0x3964>  // b.none
  40688c:	ldrb	w8, [x21, #20]
  406890:	cbnz	w8, 406924 <__fxstatat@plt+0x3964>
  406894:	ldrb	w8, [x21, #33]
  406898:	cbnz	w8, 4068a4 <__fxstatat@plt+0x38e4>
  40689c:	ldrb	w8, [x21, #37]
  4068a0:	cbz	w8, 406924 <__fxstatat@plt+0x3964>
  4068a4:	ldrb	w8, [x21, #35]
  4068a8:	cbz	w8, 4068b4 <__fxstatat@plt+0x38f4>
  4068ac:	ldrb	w8, [x21, #38]
  4068b0:	cbz	w8, 406914 <__fxstatat@plt+0x3954>
  4068b4:	bl	402f10 <__errno_location@plt>
  4068b8:	mov	w8, #0x5f                  	// #95
  4068bc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4068c0:	str	w8, [x0]
  4068c4:	add	x1, x1, #0x851
  4068c8:	mov	w2, #0x5                   	// #5
  4068cc:	mov	x0, xzr
  4068d0:	bl	402e70 <dcgettext@plt>
  4068d4:	ldr	x2, [x19, #96]
  4068d8:	mov	w22, w24
  4068dc:	mov	x24, x0
  4068e0:	mov	w1, #0x4                   	// #4
  4068e4:	mov	w0, wzr
  4068e8:	bl	40d44c <__fxstatat@plt+0xa48c>
  4068ec:	mov	x3, x0
  4068f0:	mov	w1, #0x5f                  	// #95
  4068f4:	mov	w0, wzr
  4068f8:	mov	x2, x24
  4068fc:	mov	w24, w22
  406900:	bl	402850 <error@plt>
  406904:	ldrb	w8, [x21, #38]
  406908:	ldr	w9, [x19, #156]
  40690c:	cbnz	w8, 40607c <__fxstatat@plt+0x30bc>
  406910:	b	406924 <__fxstatat@plt+0x3964>
  406914:	bl	402f10 <__errno_location@plt>
  406918:	ldr	w9, [x19, #156]
  40691c:	mov	w8, #0x5f                  	// #95
  406920:	str	w8, [x0]
  406924:	ldr	x22, [x19, #96]
  406928:	tbz	w9, #0, 406958 <__fxstatat@plt+0x3998>
  40692c:	ldr	x8, [x21, #64]
  406930:	cbz	x8, 406958 <__fxstatat@plt+0x3998>
  406934:	sub	x2, x29, #0xa0
  406938:	mov	w0, wzr
  40693c:	mov	x1, x22
  406940:	bl	402e20 <__lxstat@plt>
  406944:	cbnz	w0, 406958 <__fxstatat@plt+0x3998>
  406948:	ldr	x0, [x21, #64]
  40694c:	sub	x2, x29, #0xa0
  406950:	mov	x1, x22
  406954:	bl	40a69c <__fxstatat@plt+0x76dc>
  406958:	ldrb	w8, [x21, #23]
  40695c:	cmp	w20, #0x4, lsl #12
  406960:	cset	w9, ne  // ne = any
  406964:	cmp	w8, #0x0
  406968:	cset	w8, ne  // ne = any
  40696c:	and	w8, w9, w8
  406970:	orr	w8, w25, w8
  406974:	tbz	w8, #0, 406980 <__fxstatat@plt+0x39c0>
  406978:	mov	w23, w24
  40697c:	b	404be0 <__fxstatat@plt+0x1c20>
  406980:	ldrb	w8, [x21, #31]
  406984:	cbz	w8, 406a18 <__fxstatat@plt+0x3a58>
  406988:	add	x8, x19, #0x120
  40698c:	ldur	q0, [x8, #72]
  406990:	ldur	q1, [x8, #88]
  406994:	sub	x1, x29, #0xa0
  406998:	mov	x0, x22
  40699c:	stp	q0, q1, [x29, #-160]
  4069a0:	cbz	w27, 4069c0 <__fxstatat@plt+0x3a00>
  4069a4:	bl	40eda0 <__fxstatat@plt+0xbde0>
  4069a8:	cbz	w0, 406a18 <__fxstatat@plt+0x3a58>
  4069ac:	bl	402f10 <__errno_location@plt>
  4069b0:	ldr	w8, [x0]
  4069b4:	cmp	w8, #0x26
  4069b8:	b.ne	4069cc <__fxstatat@plt+0x3a0c>  // b.any
  4069bc:	b	406a18 <__fxstatat@plt+0x3a58>
  4069c0:	bl	40ed8c <__fxstatat@plt+0xbdcc>
  4069c4:	cbz	w0, 406a18 <__fxstatat@plt+0x3a58>
  4069c8:	bl	402f10 <__errno_location@plt>
  4069cc:	ldr	w25, [x0]
  4069d0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4069d4:	add	x1, x1, #0xce8
  4069d8:	mov	w2, #0x5                   	// #5
  4069dc:	mov	x0, xzr
  4069e0:	bl	402e70 <dcgettext@plt>
  4069e4:	mov	w20, w24
  4069e8:	mov	x24, x0
  4069ec:	mov	w0, #0x4                   	// #4
  4069f0:	mov	x1, x22
  4069f4:	bl	40d4e4 <__fxstatat@plt+0xa524>
  4069f8:	mov	x3, x0
  4069fc:	mov	w0, wzr
  406a00:	mov	w1, w25
  406a04:	mov	x2, x24
  406a08:	mov	w24, w20
  406a0c:	bl	402850 <error@plt>
  406a10:	ldrb	w8, [x21, #36]
  406a14:	cbnz	w8, 404bdc <__fxstatat@plt+0x1c1c>
  406a18:	tbnz	w27, #0, 406a8c <__fxstatat@plt+0x3acc>
  406a1c:	ldrb	w8, [x21, #29]
  406a20:	cbz	w8, 406a8c <__fxstatat@plt+0x3acc>
  406a24:	ldr	w8, [x19, #120]
  406a28:	tst	w8, #0xff
  406a2c:	b.ne	406a50 <__fxstatat@plt+0x3a90>  // b.any
  406a30:	ldr	w8, [x19, #312]
  406a34:	ldr	w9, [x19, #184]
  406a38:	cmp	w8, w9
  406a3c:	b.ne	406a50 <__fxstatat@plt+0x3a90>  // b.any
  406a40:	ldr	w8, [x19, #316]
  406a44:	ldr	w9, [x19, #188]
  406a48:	cmp	w8, w9
  406a4c:	b.eq	406a8c <__fxstatat@plt+0x3acc>  // b.none
  406a50:	ldr	w8, [x19, #120]
  406a54:	ldr	w5, [x19, #176]
  406a58:	add	x3, x19, #0x120
  406a5c:	mov	w2, #0xffffffff            	// #-1
  406a60:	tst	w8, #0xff
  406a64:	cset	w4, ne  // ne = any
  406a68:	mov	x0, x21
  406a6c:	mov	x1, x22
  406a70:	bl	4083c4 <__fxstatat@plt+0x5404>
  406a74:	cmn	w0, #0x1
  406a78:	b.eq	404bdc <__fxstatat@plt+0x1c1c>  // b.none
  406a7c:	cbnz	w0, 406a8c <__fxstatat@plt+0x3acc>
  406a80:	ldr	w8, [x19, #72]
  406a84:	and	w8, w8, #0xfffff1ff
  406a88:	str	w8, [x19, #72]
  406a8c:	ldrb	w8, [x21, #39]
  406a90:	cbz	w8, 406b4c <__fxstatat@plt+0x3b8c>
  406a94:	ldrb	w8, [x21, #35]
  406a98:	cbz	w8, 406aa8 <__fxstatat@plt+0x3ae8>
  406a9c:	ldrb	w8, [x21, #40]
  406aa0:	cbz	w8, 406ab0 <__fxstatat@plt+0x3af0>
  406aa4:	mov	w8, wzr
  406aa8:	mov	w9, #0x1                   	// #1
  406aac:	b	406ac0 <__fxstatat@plt+0x3b00>
  406ab0:	ldrb	w8, [x21, #41]
  406ab4:	mov	w9, wzr
  406ab8:	cmp	w8, #0x0
  406abc:	cset	w8, eq  // eq = none
  406ac0:	ldrb	w10, [x21, #37]
  406ac4:	adrp	x2, 408000 <__fxstatat@plt+0x5040>
  406ac8:	add	x2, x2, #0xb94
  406acc:	cbnz	w10, 406adc <__fxstatat@plt+0x3b1c>
  406ad0:	ldrb	w10, [x21, #33]
  406ad4:	cmp	w10, #0x0
  406ad8:	csel	x2, xzr, x2, eq  // eq = none
  406adc:	adrp	x10, 408000 <__fxstatat@plt+0x5040>
  406ae0:	adrp	x11, 408000 <__fxstatat@plt+0x5040>
  406ae4:	ldr	x0, [x19, #80]
  406ae8:	add	x10, x10, #0xae0
  406aec:	add	x11, x11, #0xa58
  406af0:	cmp	w9, #0x0
  406af4:	orr	w8, w9, w8
  406af8:	adrp	x12, 408000 <__fxstatat@plt+0x5040>
  406afc:	adrp	x13, 408000 <__fxstatat@plt+0x5040>
  406b00:	sub	x9, x29, #0xa0
  406b04:	csel	x10, x11, x10, ne  // ne = any
  406b08:	cmp	w8, #0x0
  406b0c:	add	x12, x12, #0xb88
  406b10:	add	x13, x13, #0xb90
  406b14:	csel	x3, x9, xzr, ne  // ne = any
  406b18:	mov	x1, x22
  406b1c:	stp	x12, x13, [x29, #-152]
  406b20:	stur	x10, [x29, #-160]
  406b24:	bl	402dc0 <attr_copy_file@plt>
  406b28:	cbz	w0, 406b4c <__fxstatat@plt+0x3b8c>
  406b2c:	ldrb	w8, [x21, #40]
  406b30:	cmp	w8, #0x0
  406b34:	cset	w8, ne  // ne = any
  406b38:	orr	w9, w27, w8
  406b3c:	cset	w8, eq  // eq = none
  406b40:	tbz	w9, #0, 406b50 <__fxstatat@plt+0x3b90>
  406b44:	and	w23, w24, w8
  406b48:	b	404be0 <__fxstatat@plt+0x1c20>
  406b4c:	tbnz	w27, #0, 406978 <__fxstatat@plt+0x39b8>
  406b50:	ldrb	w8, [x21, #30]
  406b54:	cbnz	w8, 406b60 <__fxstatat@plt+0x3ba0>
  406b58:	ldrb	w8, [x28]
  406b5c:	cbz	w8, 406c20 <__fxstatat@plt+0x3c60>
  406b60:	ldr	x0, [x19, #80]
  406b64:	ldr	w4, [x19, #72]
  406b68:	mov	w1, #0xffffffff            	// #-1
  406b6c:	mov	w3, #0xffffffff            	// #-1
  406b70:	mov	x2, x22
  406b74:	bl	4093ec <__fxstatat@plt+0x642c>
  406b78:	cbz	w0, 406978 <__fxstatat@plt+0x39b8>
  406b7c:	ldrb	w8, [x21, #36]
  406b80:	cbnz	w8, 404bdc <__fxstatat@plt+0x1c1c>
  406b84:	b	406978 <__fxstatat@plt+0x39b8>
  406b88:	ldrb	w8, [x28]
  406b8c:	mov	x27, x20
  406b90:	cbz	w8, 40518c <__fxstatat@plt+0x21cc>
  406b94:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406b98:	add	x1, x1, #0x8e2
  406b9c:	mov	w2, #0x5                   	// #5
  406ba0:	mov	x0, xzr
  406ba4:	bl	402e70 <dcgettext@plt>
  406ba8:	ldr	x2, [x19, #80]
  406bac:	mov	x21, x0
  406bb0:	mov	w1, #0x4                   	// #4
  406bb4:	mov	w0, wzr
  406bb8:	bl	40d44c <__fxstatat@plt+0xa48c>
  406bbc:	mov	x22, x0
  406bc0:	mov	w0, #0x1                   	// #1
  406bc4:	mov	w1, #0x4                   	// #4
  406bc8:	mov	x2, x27
  406bcc:	bl	40d44c <__fxstatat@plt+0xa48c>
  406bd0:	mov	x4, x0
  406bd4:	mov	w0, wzr
  406bd8:	mov	w1, wzr
  406bdc:	mov	x2, x21
  406be0:	mov	x3, x22
  406be4:	bl	402850 <error@plt>
  406be8:	b	404bdc <__fxstatat@plt+0x1c1c>
  406bec:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406bf0:	add	x1, x1, #0xa37
  406bf4:	mov	w2, #0x5                   	// #5
  406bf8:	mov	x0, xzr
  406bfc:	bl	402e70 <dcgettext@plt>
  406c00:	mov	x21, x0
  406c04:	mov	w0, #0x4                   	// #4
  406c08:	mov	x1, x22
  406c0c:	bl	40d4e4 <__fxstatat@plt+0xa524>
  406c10:	mov	x3, x0
  406c14:	mov	w0, wzr
  406c18:	mov	w1, w23
  406c1c:	b	404bd4 <__fxstatat@plt+0x1c14>
  406c20:	ldrb	w8, [x21, #43]
  406c24:	cbz	w8, 406df0 <__fxstatat@plt+0x3e30>
  406c28:	ldr	w2, [x21, #16]
  406c2c:	b	406e48 <__fxstatat@plt+0x3e88>
  406c30:	mov	w8, #0x1                   	// #1
  406c34:	str	xzr, [x19, #112]
  406c38:	mov	w23, #0x11                  	// #17
  406c3c:	str	w8, [x19, #120]
  406c40:	ldr	x27, [x19, #80]
  406c44:	ldr	w6, [x19, #156]
  406c48:	mov	w10, w20
  406c4c:	b	404ce4 <__fxstatat@plt+0x1d24>
  406c50:	ldp	q1, q0, [x11, #32]
  406c54:	ldp	q3, q2, [x11]
  406c58:	stp	q1, q0, [x29, #-128]
  406c5c:	stp	q3, q2, [x29, #-160]
  406c60:	ldp	q1, q0, [x11, #96]
  406c64:	ldp	q3, q2, [x11, #64]
  406c68:	stp	q1, q0, [x29, #-64]
  406c6c:	stp	q3, q2, [x29, #-96]
  406c70:	ldr	x8, [x19, #552]
  406c74:	ldur	x9, [x29, #-152]
  406c78:	cmp	x8, x9
  406c7c:	b.ne	404f00 <__fxstatat@plt+0x1f40>  // b.any
  406c80:	ldr	x8, [x19, #544]
  406c84:	ldur	x9, [x29, #-160]
  406c88:	cmp	x8, x9
  406c8c:	b.ne	404f00 <__fxstatat@plt+0x1f40>  // b.any
  406c90:	ldrb	w8, [x21, #23]
  406c94:	cbz	w8, 406b94 <__fxstatat@plt+0x3bd4>
  406c98:	ldr	w8, [x11, #16]
  406c9c:	and	w8, w8, #0xf000
  406ca0:	cmp	w8, #0xa, lsl #12
  406ca4:	cset	w22, ne  // ne = any
  406ca8:	b	404f04 <__fxstatat@plt+0x1f44>
  406cac:	str	xzr, [x19, #112]
  406cb0:	mov	w23, #0x11                  	// #17
  406cb4:	b	404ce4 <__fxstatat@plt+0x1d24>
  406cb8:	bic	w23, w12, w25
  406cbc:	mov	x0, x22
  406cc0:	mov	w1, w23
  406cc4:	mov	x2, xzr
  406cc8:	str	w25, [x19, #144]
  406ccc:	bl	410164 <__fxstatat@plt+0xd1a4>
  406cd0:	cbz	w0, 4062e0 <__fxstatat@plt+0x3320>
  406cd4:	and	w1, w23, #0xffffefff
  406cd8:	mov	x0, x22
  406cdc:	bl	402960 <mkfifo@plt>
  406ce0:	cbz	w0, 4062e0 <__fxstatat@plt+0x3320>
  406ce4:	bl	402f10 <__errno_location@plt>
  406ce8:	ldr	w22, [x0]
  406cec:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406cf0:	add	x1, x1, #0xc5f
  406cf4:	mov	w2, #0x5                   	// #5
  406cf8:	mov	x0, xzr
  406cfc:	bl	402e70 <dcgettext@plt>
  406d00:	ldr	x1, [x19, #96]
  406d04:	mov	x23, x0
  406d08:	mov	w0, #0x4                   	// #4
  406d0c:	b	405bc4 <__fxstatat@plt+0x2c04>
  406d10:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406d14:	add	x1, x1, #0xccf
  406d18:	b	405908 <__fxstatat@plt+0x2948>
  406d1c:	ldr	x1, [x19, #336]
  406d20:	mov	x0, x27
  406d24:	str	w25, [x19, #144]
  406d28:	bl	409504 <__fxstatat@plt+0x6544>
  406d2c:	cbz	x0, 406ef0 <__fxstatat@plt+0x3f30>
  406d30:	ldrb	w3, [x21, #22]
  406d34:	mov	w1, #0xffffff9c            	// #-100
  406d38:	mov	w4, #0xffffffff            	// #-1
  406d3c:	mov	x2, x22
  406d40:	mov	x25, x0
  406d44:	bl	409258 <__fxstatat@plt+0x6298>
  406d48:	cmp	w0, #0x1
  406d4c:	b.lt	406f04 <__fxstatat@plt+0x3f44>  // b.tstop
  406d50:	ldr	w8, [x19, #120]
  406d54:	mov	w23, w0
  406d58:	cbnz	w8, 406db4 <__fxstatat@plt+0x3df4>
  406d5c:	ldrb	w8, [x21, #45]
  406d60:	cbz	w8, 406db4 <__fxstatat@plt+0x3df4>
  406d64:	ldr	w8, [x19, #176]
  406d68:	and	w8, w8, #0xf000
  406d6c:	cmp	w8, #0xa, lsl #12
  406d70:	b.ne	406db4 <__fxstatat@plt+0x3df4>  // b.any
  406d74:	ldr	x26, [x19, #208]
  406d78:	mov	x0, x25
  406d7c:	bl	402820 <strlen@plt>
  406d80:	cmp	x26, x0
  406d84:	b.ne	406db4 <__fxstatat@plt+0x3df4>  // b.any
  406d88:	ldr	x0, [x19, #96]
  406d8c:	mov	x1, x26
  406d90:	bl	409504 <__fxstatat@plt+0x6544>
  406d94:	cbz	x0, 406db4 <__fxstatat@plt+0x3df4>
  406d98:	mov	x1, x25
  406d9c:	mov	x26, x0
  406da0:	bl	402c80 <strcmp@plt>
  406da4:	mov	w27, w0
  406da8:	mov	x0, x26
  406dac:	bl	402cf0 <free@plt>
  406db0:	cbz	w27, 406f04 <__fxstatat@plt+0x3f44>
  406db4:	mov	x0, x25
  406db8:	bl	402cf0 <free@plt>
  406dbc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406dc0:	add	x1, x1, #0xcb0
  406dc4:	mov	w2, #0x5                   	// #5
  406dc8:	mov	x0, xzr
  406dcc:	bl	402e70 <dcgettext@plt>
  406dd0:	ldr	x1, [x19, #96]
  406dd4:	mov	x22, x0
  406dd8:	mov	w0, #0x4                   	// #4
  406ddc:	bl	40d4e4 <__fxstatat@plt+0xa524>
  406de0:	mov	x3, x0
  406de4:	mov	w0, wzr
  406de8:	mov	w1, w23
  406dec:	b	406408 <__fxstatat@plt+0x3448>
  406df0:	ldr	w8, [x19, #120]
  406df4:	tst	w8, #0xff
  406df8:	b.eq	406e5c <__fxstatat@plt+0x3e9c>  // b.none
  406dfc:	ldrb	w8, [x21, #32]
  406e00:	cbz	w8, 406e5c <__fxstatat@plt+0x3e9c>
  406e04:	ldr	w8, [x19, #72]
  406e08:	adrp	x21, 425000 <__fxstatat@plt+0x22040>
  406e0c:	mov	w10, #0x1ff                 	// #511
  406e10:	and	w8, w8, #0x7000
  406e14:	orr	w9, w8, #0x8000
  406e18:	ldr	w8, [x21, #1024]
  406e1c:	cmp	w9, #0xc, lsl #12
  406e20:	mov	w9, #0x1b6                 	// #438
  406e24:	csel	w20, w10, w9, eq  // eq = none
  406e28:	cmn	w8, #0x1
  406e2c:	b.ne	406e44 <__fxstatat@plt+0x3e84>  // b.any
  406e30:	mov	w0, wzr
  406e34:	bl	402ee0 <umask@plt>
  406e38:	str	w0, [x21, #1024]
  406e3c:	bl	402ee0 <umask@plt>
  406e40:	ldr	w8, [x21, #1024]
  406e44:	bic	w2, w20, w8
  406e48:	mov	w1, #0xffffffff            	// #-1
  406e4c:	mov	x0, x22
  406e50:	bl	409494 <__fxstatat@plt+0x64d4>
  406e54:	cbnz	w0, 404bdc <__fxstatat@plt+0x1c1c>
  406e58:	b	406978 <__fxstatat@plt+0x39b8>
  406e5c:	ldr	w8, [x19, #144]
  406e60:	mov	w25, w24
  406e64:	cbz	w8, 407028 <__fxstatat@plt+0x4068>
  406e68:	adrp	x20, 425000 <__fxstatat@plt+0x22040>
  406e6c:	ldr	w8, [x20, #1024]
  406e70:	cmn	w8, #0x1
  406e74:	b.ne	406e8c <__fxstatat@plt+0x3ecc>  // b.any
  406e78:	mov	w0, wzr
  406e7c:	bl	402ee0 <umask@plt>
  406e80:	str	w0, [x20, #1024]
  406e84:	bl	402ee0 <umask@plt>
  406e88:	ldr	w8, [x20, #1024]
  406e8c:	ldr	w10, [x19, #144]
  406e90:	bics	wzr, w10, w8
  406e94:	cset	w9, eq  // eq = none
  406e98:	orr	w9, w26, w9
  406e9c:	bic	w20, w10, w8
  406ea0:	tbnz	w9, #0, 40702c <__fxstatat@plt+0x406c>
  406ea4:	ldr	w8, [x19, #120]
  406ea8:	tst	w8, #0xff
  406eac:	b.eq	4070b4 <__fxstatat@plt+0x40f4>  // b.none
  406eb0:	ldr	x1, [x19, #96]
  406eb4:	add	x2, x19, #0xa0
  406eb8:	mov	w0, wzr
  406ebc:	bl	402e20 <__lxstat@plt>
  406ec0:	cbz	w0, 4070b4 <__fxstatat@plt+0x40f4>
  406ec4:	bl	402f10 <__errno_location@plt>
  406ec8:	ldr	w21, [x0]
  406ecc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406ed0:	add	x1, x1, #0x87a
  406ed4:	mov	w2, #0x5                   	// #5
  406ed8:	mov	x0, xzr
  406edc:	bl	402e70 <dcgettext@plt>
  406ee0:	ldr	x1, [x19, #96]
  406ee4:	mov	x22, x0
  406ee8:	mov	w0, #0x4                   	// #4
  406eec:	b	4060d4 <__fxstatat@plt+0x3114>
  406ef0:	bl	402f10 <__errno_location@plt>
  406ef4:	ldr	w23, [x0]
  406ef8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406efc:	add	x1, x1, #0xc93
  406f00:	b	406254 <__fxstatat@plt+0x3294>
  406f04:	mov	x0, x25
  406f08:	bl	402cf0 <free@plt>
  406f0c:	ldrb	w8, [x21, #37]
  406f10:	cbnz	w8, 4071e4 <__fxstatat@plt+0x4224>
  406f14:	ldrb	w8, [x21, #29]
  406f18:	mov	x20, x21
  406f1c:	cbz	w8, 406f8c <__fxstatat@plt+0x3fcc>
  406f20:	ldr	w1, [x19, #312]
  406f24:	ldr	w2, [x19, #316]
  406f28:	ldr	x0, [x19, #96]
  406f2c:	bl	402cc0 <lchown@plt>
  406f30:	cbz	w0, 406f8c <__fxstatat@plt+0x3fcc>
  406f34:	bl	402f10 <__errno_location@plt>
  406f38:	ldr	w23, [x0]
  406f3c:	cmp	w23, #0x16
  406f40:	b.eq	406f4c <__fxstatat@plt+0x3f8c>  // b.none
  406f44:	cmp	w23, #0x1
  406f48:	b.ne	406f54 <__fxstatat@plt+0x3f94>  // b.any
  406f4c:	ldrb	w8, [x20, #26]
  406f50:	cbz	w8, 406f8c <__fxstatat@plt+0x3fcc>
  406f54:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406f58:	add	x1, x1, #0x7c9
  406f5c:	mov	w2, #0x5                   	// #5
  406f60:	mov	x0, xzr
  406f64:	bl	402e70 <dcgettext@plt>
  406f68:	ldr	x3, [x19, #96]
  406f6c:	mov	x2, x0
  406f70:	mov	w0, wzr
  406f74:	mov	w1, w23
  406f78:	bl	402850 <error@plt>
  406f7c:	ldrb	w8, [x20, #36]
  406f80:	cbz	w8, 406f8c <__fxstatat@plt+0x3fcc>
  406f84:	mov	x21, x20
  406f88:	b	40607c <__fxstatat@plt+0x30bc>
  406f8c:	ldr	w9, [x19, #156]
  406f90:	mov	w25, wzr
  406f94:	mov	w26, wzr
  406f98:	mov	w27, #0x1                   	// #1
  406f9c:	mov	w24, #0x1                   	// #1
  406fa0:	mov	x21, x20
  406fa4:	b	4062f4 <__fxstatat@plt+0x3334>
  406fa8:	tbnz	w25, #31, 407034 <__fxstatat@plt+0x4074>
  406fac:	ldr	x8, [x19, #56]
  406fb0:	ldrb	w8, [x8, #37]
  406fb4:	cbz	w8, 407034 <__fxstatat@plt+0x4074>
  406fb8:	ldr	x21, [x19, #56]
  406fbc:	ldrb	w8, [x21, #35]
  406fc0:	cbz	w8, 406fcc <__fxstatat@plt+0x400c>
  406fc4:	ldrb	w8, [x21, #38]
  406fc8:	cbz	w8, 407134 <__fxstatat@plt+0x4174>
  406fcc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  406fd0:	mov	w8, #0x5f                  	// #95
  406fd4:	add	x1, x1, #0x851
  406fd8:	mov	w2, #0x5                   	// #5
  406fdc:	mov	x0, xzr
  406fe0:	str	w8, [x26]
  406fe4:	bl	402e70 <dcgettext@plt>
  406fe8:	ldr	x2, [x19, #96]
  406fec:	mov	x26, x0
  406ff0:	mov	w1, #0x4                   	// #4
  406ff4:	mov	w0, wzr
  406ff8:	bl	40d44c <__fxstatat@plt+0xa48c>
  406ffc:	mov	x3, x0
  407000:	mov	w1, #0x5f                  	// #95
  407004:	mov	w0, wzr
  407008:	mov	x2, x26
  40700c:	bl	402850 <error@plt>
  407010:	ldrb	w8, [x21, #38]
  407014:	cbz	w8, 40709c <__fxstatat@plt+0x40dc>
  407018:	mov	x26, xzr
  40701c:	str	wzr, [x19, #120]
  407020:	mov	w24, wzr
  407024:	b	4073b0 <__fxstatat@plt+0x43f0>
  407028:	mov	w20, wzr
  40702c:	cbnz	w26, 4070c4 <__fxstatat@plt+0x4104>
  407030:	b	40712c <__fxstatat@plt+0x416c>
  407034:	tbz	w25, #31, 40709c <__fxstatat@plt+0x40dc>
  407038:	ldr	x8, [x19, #56]
  40703c:	ldrb	w8, [x8, #22]
  407040:	cbz	w8, 40709c <__fxstatat@plt+0x40dc>
  407044:	ldr	x0, [x19, #96]
  407048:	bl	402f50 <unlink@plt>
  40704c:	cbz	w0, 407150 <__fxstatat@plt+0x4190>
  407050:	ldr	w23, [x26]
  407054:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407058:	add	x1, x1, #0xa37
  40705c:	mov	w2, #0x5                   	// #5
  407060:	mov	x0, xzr
  407064:	bl	402e70 <dcgettext@plt>
  407068:	ldr	x1, [x19, #96]
  40706c:	mov	x25, x0
  407070:	mov	w0, #0x4                   	// #4
  407074:	bl	40d4e4 <__fxstatat@plt+0xa524>
  407078:	mov	x3, x0
  40707c:	mov	w0, wzr
  407080:	mov	w1, w23
  407084:	mov	x2, x25
  407088:	bl	402850 <error@plt>
  40708c:	str	wzr, [x19, #120]
  407090:	mov	w20, wzr
  407094:	mov	x26, xzr
  407098:	b	407408 <__fxstatat@plt+0x4448>
  40709c:	ldr	x22, [x19, #96]
  4070a0:	ldr	x27, [x19, #80]
  4070a4:	ldr	x21, [x19, #56]
  4070a8:	str	wzr, [x19, #120]
  4070ac:	str	wzr, [x19, #104]
  4070b0:	b	4072f0 <__fxstatat@plt+0x4330>
  4070b4:	ldr	w8, [x19, #176]
  4070b8:	bics	wzr, w20, w8
  4070bc:	str	w8, [x19, #128]
  4070c0:	b.eq	40712c <__fxstatat@plt+0x416c>  // b.none
  4070c4:	ldr	w8, [x19, #128]
  4070c8:	ldr	x0, [x19, #96]
  4070cc:	orr	w1, w20, w8
  4070d0:	bl	402a10 <chmod@plt>
  4070d4:	cbz	w0, 40712c <__fxstatat@plt+0x416c>
  4070d8:	bl	402f10 <__errno_location@plt>
  4070dc:	ldr	w22, [x0]
  4070e0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4070e4:	add	x1, x1, #0xd00
  4070e8:	mov	w2, #0x5                   	// #5
  4070ec:	mov	x0, xzr
  4070f0:	bl	402e70 <dcgettext@plt>
  4070f4:	ldr	x1, [x19, #96]
  4070f8:	mov	x24, x0
  4070fc:	mov	w0, #0x4                   	// #4
  407100:	bl	40d4e4 <__fxstatat@plt+0xa524>
  407104:	mov	x3, x0
  407108:	mov	w0, wzr
  40710c:	mov	w1, w22
  407110:	mov	x2, x24
  407114:	bl	402850 <error@plt>
  407118:	ldrb	w8, [x21, #36]
  40711c:	mov	w23, wzr
  407120:	mov	w24, w25
  407124:	cbnz	w8, 404be0 <__fxstatat@plt+0x1c20>
  407128:	b	406978 <__fxstatat@plt+0x39b8>
  40712c:	mov	w23, w25
  407130:	b	404be0 <__fxstatat@plt+0x1c20>
  407134:	ldr	x22, [x19, #96]
  407138:	ldr	x27, [x19, #80]
  40713c:	mov	w8, #0x5f                  	// #95
  407140:	str	wzr, [x19, #120]
  407144:	str	wzr, [x19, #104]
  407148:	str	w8, [x26]
  40714c:	b	4072f0 <__fxstatat@plt+0x4330>
  407150:	ldr	x8, [x19, #56]
  407154:	ldrb	w8, [x8, #46]
  407158:	cbz	w8, 407190 <__fxstatat@plt+0x41d0>
  40715c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407160:	add	x1, x1, #0xa48
  407164:	mov	w2, #0x5                   	// #5
  407168:	mov	x0, xzr
  40716c:	bl	402e70 <dcgettext@plt>
  407170:	ldr	x1, [x19, #96]
  407174:	mov	x23, x0
  407178:	mov	w0, #0x4                   	// #4
  40717c:	bl	40d4e4 <__fxstatat@plt+0xa524>
  407180:	mov	x2, x0
  407184:	mov	w0, #0x1                   	// #1
  407188:	mov	x1, x23
  40718c:	bl	402a90 <__printf_chk@plt>
  407190:	ldr	x21, [x19, #56]
  407194:	ldr	w9, [x19, #144]
  407198:	ldr	x22, [x19, #96]
  40719c:	ldr	x27, [x19, #80]
  4071a0:	ldrb	w8, [x21, #33]
  4071a4:	str	w9, [x19, #104]
  4071a8:	cbz	w8, 40721c <__fxstatat@plt+0x425c>
  4071ac:	mov	w3, #0x1                   	// #1
  4071b0:	mov	w8, #0x1                   	// #1
  4071b4:	mov	x0, x27
  4071b8:	mov	x1, x22
  4071bc:	mov	x4, x21
  4071c0:	str	w8, [x19, #120]
  4071c4:	bl	40487c <__fxstatat@plt+0x18bc>
  4071c8:	ldr	w8, [x19, #144]
  4071cc:	str	w8, [x19, #104]
  4071d0:	tbnz	w0, #0, 40721c <__fxstatat@plt+0x425c>
  4071d4:	b	407214 <__fxstatat@plt+0x4254>
  4071d8:	mov	w1, #0xa                   	// #10
  4071dc:	bl	402c00 <__overflow@plt>
  4071e0:	b	4066a8 <__fxstatat@plt+0x36e8>
  4071e4:	bl	402f10 <__errno_location@plt>
  4071e8:	mov	w8, #0x5f                  	// #95
  4071ec:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4071f0:	str	w8, [x0]
  4071f4:	add	x1, x1, #0xf6f
  4071f8:	mov	w2, #0x5                   	// #5
  4071fc:	mov	x0, xzr
  407200:	bl	402e70 <dcgettext@plt>
  407204:	mov	x2, x0
  407208:	mov	w0, #0x1                   	// #1
  40720c:	mov	w1, #0x5f                  	// #95
  407210:	bl	402850 <error@plt>
  407214:	ldr	w25, [x19, #144]
  407218:	b	4064f4 <__fxstatat@plt+0x3534>
  40721c:	ldr	w8, [x19, #104]
  407220:	mov	w1, #0xc1                  	// #193
  407224:	mov	x0, x22
  407228:	bic	w26, w20, w8
  40722c:	mov	w2, w26
  407230:	bl	40a5f8 <__fxstatat@plt+0x7638>
  407234:	mov	w25, w0
  407238:	bl	402f10 <__errno_location@plt>
  40723c:	ldr	w23, [x0]
  407240:	tbz	w25, #31, 4072a4 <__fxstatat@plt+0x42e4>
  407244:	cmp	w23, #0x11
  407248:	b.ne	4072a4 <__fxstatat@plt+0x42e4>  // b.any
  40724c:	ldrb	w8, [x28]
  407250:	cbnz	w8, 4072a0 <__fxstatat@plt+0x42e0>
  407254:	mov	x27, x0
  407258:	add	x2, x19, #0x1a0
  40725c:	mov	w0, wzr
  407260:	mov	x1, x22
  407264:	bl	402e20 <__lxstat@plt>
  407268:	cbnz	w0, 4072a0 <__fxstatat@plt+0x42e0>
  40726c:	ldr	w8, [x19, #432]
  407270:	and	w8, w8, #0xf000
  407274:	cmp	w8, #0xa, lsl #12
  407278:	b.ne	4072a0 <__fxstatat@plt+0x42e0>  // b.any
  40727c:	ldrb	w8, [x21, #48]
  407280:	cbz	w8, 407774 <__fxstatat@plt+0x47b4>
  407284:	mov	w1, #0x41                  	// #65
  407288:	mov	x0, x22
  40728c:	mov	w2, w26
  407290:	bl	40a5f8 <__fxstatat@plt+0x7638>
  407294:	ldr	w23, [x27]
  407298:	mov	w25, w0
  40729c:	b	4072a4 <__fxstatat@plt+0x42e4>
  4072a0:	mov	w23, #0x11                  	// #17
  4072a4:	ldr	x27, [x19, #80]
  4072a8:	cmp	w23, #0x15
  4072ac:	mov	w8, #0x1                   	// #1
  4072b0:	str	w8, [x19, #120]
  4072b4:	b.ne	4072f0 <__fxstatat@plt+0x4330>  // b.any
  4072b8:	tbz	w25, #31, 4072f0 <__fxstatat@plt+0x4330>
  4072bc:	ldrb	w8, [x22]
  4072c0:	cbnz	w8, 4072cc <__fxstatat@plt+0x430c>
  4072c4:	mov	w23, #0x15                  	// #21
  4072c8:	b	4072e8 <__fxstatat@plt+0x4328>
  4072cc:	mov	x0, x22
  4072d0:	bl	402820 <strlen@plt>
  4072d4:	add	x8, x0, x22
  4072d8:	ldurb	w8, [x8, #-1]
  4072dc:	mov	w9, #0x14                  	// #20
  4072e0:	cmp	w8, #0x2f
  4072e4:	cinc	w23, w9, ne  // ne = any
  4072e8:	mov	w8, #0x1                   	// #1
  4072ec:	str	w8, [x19, #120]
  4072f0:	tbz	w25, #31, 40734c <__fxstatat@plt+0x438c>
  4072f4:	ldr	w8, [x19, #120]
  4072f8:	tst	w8, #0xff
  4072fc:	b.ne	407310 <__fxstatat@plt+0x4350>  // b.any
  407300:	cmp	w23, #0x2
  407304:	b.ne	407310 <__fxstatat@plt+0x4350>  // b.any
  407308:	ldrb	w8, [x28]
  40730c:	cbz	w8, 40721c <__fxstatat@plt+0x425c>
  407310:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407314:	add	x1, x1, #0xe83
  407318:	mov	w2, #0x5                   	// #5
  40731c:	mov	x0, xzr
  407320:	bl	402e70 <dcgettext@plt>
  407324:	mov	x25, x0
  407328:	mov	w0, #0x4                   	// #4
  40732c:	mov	x1, x22
  407330:	bl	40d4e4 <__fxstatat@plt+0xa524>
  407334:	mov	x3, x0
  407338:	mov	w0, wzr
  40733c:	mov	w1, w23
  407340:	mov	x2, x25
  407344:	bl	402850 <error@plt>
  407348:	b	407214 <__fxstatat@plt+0x4254>
  40734c:	sub	x2, x29, #0xa0
  407350:	mov	w0, wzr
  407354:	mov	w1, w25
  407358:	str	x21, [x19, #56]
  40735c:	str	w20, [x19, #48]
  407360:	bl	402e60 <__fxstat@plt>
  407364:	cbz	w0, 407418 <__fxstatat@plt+0x4458>
  407368:	bl	402f10 <__errno_location@plt>
  40736c:	ldr	w23, [x0]
  407370:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407374:	add	x1, x1, #0xe13
  407378:	mov	w2, #0x5                   	// #5
  40737c:	mov	x0, xzr
  407380:	bl	402e70 <dcgettext@plt>
  407384:	ldr	x1, [x19, #96]
  407388:	mov	x26, x0
  40738c:	mov	w0, #0x4                   	// #4
  407390:	bl	40d4e4 <__fxstatat@plt+0xa524>
  407394:	mov	x3, x0
  407398:	mov	w0, wzr
  40739c:	mov	w1, w23
  4073a0:	mov	x2, x26
  4073a4:	bl	402850 <error@plt>
  4073a8:	mov	w24, wzr
  4073ac:	mov	x26, xzr
  4073b0:	mov	w0, w25
  4073b4:	bl	402b80 <close@plt>
  4073b8:	tbnz	w0, #31, 4073c4 <__fxstatat@plt+0x4404>
  4073bc:	and	w20, w24, #0x1
  4073c0:	b	407408 <__fxstatat@plt+0x4448>
  4073c4:	bl	402f10 <__errno_location@plt>
  4073c8:	ldr	w23, [x0]
  4073cc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4073d0:	add	x1, x1, #0xed0
  4073d4:	mov	w2, #0x5                   	// #5
  4073d8:	mov	x0, xzr
  4073dc:	bl	402e70 <dcgettext@plt>
  4073e0:	ldr	x1, [x19, #96]
  4073e4:	mov	x25, x0
  4073e8:	mov	w0, #0x4                   	// #4
  4073ec:	bl	40d4e4 <__fxstatat@plt+0xa524>
  4073f0:	mov	x3, x0
  4073f4:	mov	w0, wzr
  4073f8:	mov	w1, w23
  4073fc:	mov	x2, x25
  407400:	bl	402850 <error@plt>
  407404:	mov	w20, wzr
  407408:	ldr	x27, [x19, #80]
  40740c:	ldr	w25, [x19, #144]
  407410:	ldr	x21, [x19, #56]
  407414:	b	4064fc <__fxstatat@plt+0x353c>
  407418:	cbz	w24, 4074b0 <__fxstatat@plt+0x44f0>
  40741c:	ldr	x8, [x19, #56]
  407420:	ldr	w8, [x8, #56]
  407424:	cbz	w8, 4075c8 <__fxstatat@plt+0x4608>
  407428:	ldr	w2, [x19, #136]
  40742c:	mov	w1, #0x9409                	// #37897
  407430:	movk	w1, #0x4004, lsl #16
  407434:	mov	w0, w25
  407438:	bl	402f90 <ioctl@plt>
  40743c:	cbz	w0, 4074b0 <__fxstatat@plt+0x44f0>
  407440:	ldr	x8, [x19, #56]
  407444:	ldr	w8, [x8, #56]
  407448:	cmp	w8, #0x2
  40744c:	b.ne	4075c8 <__fxstatat@plt+0x4608>  // b.any
  407450:	bl	402f10 <__errno_location@plt>
  407454:	ldr	w23, [x0]
  407458:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40745c:	add	x1, x1, #0xea1
  407460:	mov	w2, #0x5                   	// #5
  407464:	mov	x0, xzr
  407468:	bl	402e70 <dcgettext@plt>
  40746c:	ldr	x2, [x19, #96]
  407470:	mov	x26, x0
  407474:	mov	w1, #0x4                   	// #4
  407478:	mov	w0, wzr
  40747c:	bl	40d44c <__fxstatat@plt+0xa48c>
  407480:	ldr	x2, [x19, #80]
  407484:	mov	x27, x0
  407488:	mov	w0, #0x1                   	// #1
  40748c:	mov	w1, #0x4                   	// #4
  407490:	bl	40d44c <__fxstatat@plt+0xa48c>
  407494:	mov	x4, x0
  407498:	mov	w0, wzr
  40749c:	mov	w1, w23
  4074a0:	mov	x2, x26
  4074a4:	mov	x3, x27
  4074a8:	bl	402850 <error@plt>
  4074ac:	b	4073a8 <__fxstatat@plt+0x43e8>
  4074b0:	mov	x26, xzr
  4074b4:	ldr	x8, [x19, #56]
  4074b8:	ldrb	w8, [x8, #31]
  4074bc:	cbz	w8, 407530 <__fxstatat@plt+0x4570>
  4074c0:	add	x8, x19, #0x120
  4074c4:	ldur	q0, [x8, #72]
  4074c8:	ldur	q1, [x8, #88]
  4074cc:	ldr	x1, [x19, #96]
  4074d0:	add	x2, x19, #0x1a0
  4074d4:	mov	w0, w25
  4074d8:	stp	q0, q1, [x19, #416]
  4074dc:	bl	40e904 <__fxstatat@plt+0xb944>
  4074e0:	cbz	w0, 407530 <__fxstatat@plt+0x4570>
  4074e4:	bl	402f10 <__errno_location@plt>
  4074e8:	ldr	w23, [x0]
  4074ec:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4074f0:	add	x1, x1, #0xce8
  4074f4:	mov	w2, #0x5                   	// #5
  4074f8:	mov	x0, xzr
  4074fc:	bl	402e70 <dcgettext@plt>
  407500:	ldr	x1, [x19, #96]
  407504:	mov	x27, x0
  407508:	mov	w0, #0x4                   	// #4
  40750c:	bl	40d4e4 <__fxstatat@plt+0xa524>
  407510:	mov	x3, x0
  407514:	mov	w0, wzr
  407518:	mov	w1, w23
  40751c:	mov	x2, x27
  407520:	bl	402850 <error@plt>
  407524:	ldr	x8, [x19, #56]
  407528:	ldrb	w8, [x8, #36]
  40752c:	cbnz	w8, 407ecc <__fxstatat@plt+0x4f0c>
  407530:	ldr	x8, [x19, #56]
  407534:	ldrb	w8, [x8, #29]
  407538:	cbz	w8, 407598 <__fxstatat@plt+0x45d8>
  40753c:	ldr	w8, [x19, #312]
  407540:	ldur	w9, [x29, #-136]
  407544:	cmp	w8, w9
  407548:	b.ne	40755c <__fxstatat@plt+0x459c>  // b.any
  40754c:	ldr	w8, [x19, #316]
  407550:	ldur	w9, [x29, #-132]
  407554:	cmp	w8, w9
  407558:	b.eq	407598 <__fxstatat@plt+0x45d8>  // b.none
  40755c:	ldr	w8, [x19, #120]
  407560:	ldur	w5, [x29, #-144]
  407564:	ldr	x0, [x19, #56]
  407568:	ldr	x1, [x19, #96]
  40756c:	tst	w8, #0xff
  407570:	cset	w4, ne  // ne = any
  407574:	add	x3, x19, #0x120
  407578:	mov	w2, w25
  40757c:	bl	4083c4 <__fxstatat@plt+0x5404>
  407580:	cmn	w0, #0x1
  407584:	b.eq	407ecc <__fxstatat@plt+0x4f0c>  // b.none
  407588:	cbnz	w0, 407598 <__fxstatat@plt+0x45d8>
  40758c:	ldr	w8, [x19, #128]
  407590:	and	w8, w8, #0xfffff1ff
  407594:	str	w8, [x19, #128]
  407598:	ldr	x8, [x19, #56]
  40759c:	ldrb	w8, [x8, #39]
  4075a0:	cbz	w8, 40776c <__fxstatat@plt+0x47ac>
  4075a4:	ldurb	w8, [x29, #-144]
  4075a8:	tbnz	w8, #7, 407764 <__fxstatat@plt+0x47a4>
  4075ac:	bl	402880 <geteuid@plt>
  4075b0:	cbz	w0, 407764 <__fxstatat@plt+0x47a4>
  4075b4:	mov	w1, #0x180                 	// #384
  4075b8:	tbnz	w25, #31, 4077c8 <__fxstatat@plt+0x4808>
  4075bc:	mov	w0, w25
  4075c0:	bl	402ae0 <fchmod@plt>
  4075c4:	b	4077d0 <__fxstatat@plt+0x4810>
  4075c8:	bl	402b40 <getpagesize@plt>
  4075cc:	ldur	w8, [x29, #-104]
  4075d0:	mov	w23, w0
  4075d4:	ldr	w0, [x19, #136]
  4075d8:	mov	w9, #0x20000               	// #131072
  4075dc:	cmp	w8, #0x20, lsl #12
  4075e0:	csel	w9, w8, w9, gt
  4075e4:	str	x9, [x19, #40]
  4075e8:	cmp	w8, #0x0
  4075ec:	mov	w9, #0x200                 	// #512
  4075f0:	mov	w3, #0x2                   	// #2
  4075f4:	mov	x1, xzr
  4075f8:	mov	x2, xzr
  4075fc:	csel	w20, w8, w9, gt
  407600:	bl	40a5c0 <__fxstatat@plt+0x7600>
  407604:	ldr	w8, [x19, #560]
  407608:	ldr	x26, [x19, #592]
  40760c:	and	w27, w8, #0xf000
  407610:	cmp	w27, #0x8, lsl #12
  407614:	b.ne	407634 <__fxstatat@plt+0x4674>  // b.any
  407618:	ldr	x8, [x19, #608]
  40761c:	add	x9, x26, #0x1ff
  407620:	cmp	x26, #0x0
  407624:	csel	x9, x9, x26, lt  // lt = tstop
  407628:	cmp	x8, x9, asr #9
  40762c:	cset	w22, lt  // lt = tstop
  407630:	b	407638 <__fxstatat@plt+0x4678>
  407634:	mov	w22, wzr
  407638:	ldur	w8, [x29, #-144]
  40763c:	sxtw	x24, w23
  407640:	and	w8, w8, #0xf000
  407644:	cmp	w8, #0x8, lsl #12
  407648:	b.ne	407674 <__fxstatat@plt+0x46b4>  // b.any
  40764c:	ldr	x8, [x19, #56]
  407650:	ldr	w9, [x8, #12]
  407654:	cmp	w9, #0x2
  407658:	cset	w8, eq  // eq = none
  40765c:	cmp	w9, #0x3
  407660:	mov	w9, #0x1                   	// #1
  407664:	str	w9, [x19, #8]
  407668:	b.eq	4076d0 <__fxstatat@plt+0x4710>  // b.none
  40766c:	and	w8, w22, w8
  407670:	tbnz	w8, #0, 4076d0 <__fxstatat@plt+0x4710>
  407674:	ldr	w8, [x19, #600]
  407678:	ldr	x21, [x19, #40]
  40767c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  407680:	sub	x23, x9, x24
  407684:	cmp	w8, #0x20, lsl #12
  407688:	mov	w9, #0x20000               	// #131072
  40768c:	csel	w0, w8, w9, gt
  407690:	mov	x1, x21
  407694:	mov	x2, x23
  407698:	bl	40a170 <__fxstatat@plt+0x71b0>
  40769c:	cmp	x26, x21
  4076a0:	mov	w8, #0x8000                	// #32768
  4076a4:	ccmp	w27, w8, #0x0, cc  // cc = lo, ul, last
  4076a8:	csinc	x8, x21, x26, ne  // ne = any
  4076ac:	add	x8, x8, x0
  4076b0:	sub	x8, x8, #0x1
  4076b4:	udiv	x8, x8, x0
  4076b8:	mul	x8, x8, x0
  4076bc:	sub	x9, x8, #0x1
  4076c0:	cmp	x9, x23
  4076c4:	csel	x8, x8, x0, cc  // cc = lo, ul, last
  4076c8:	str	wzr, [x19, #8]
  4076cc:	str	x8, [x19, #40]
  4076d0:	sxtw	x8, w20
  4076d4:	str	x8, [x19]
  4076d8:	ldr	x8, [x19, #40]
  4076dc:	add	x0, x8, x24
  4076e0:	bl	40f9c0 <__fxstatat@plt+0xca00>
  4076e4:	add	x8, x0, x24
  4076e8:	sub	x8, x8, #0x1
  4076ec:	udiv	x8, x8, x24
  4076f0:	mov	x26, x0
  4076f4:	mul	x8, x8, x24
  4076f8:	str	x8, [x19, #24]
  4076fc:	cbz	w22, 407e18 <__fxstatat@plt+0x4e58>
  407700:	ldr	x8, [x19, #592]
  407704:	str	x8, [x19, #32]
  407708:	mov	w8, #0x1                   	// #1
  40770c:	str	w8, [x19, #12]
  407710:	ldr	w8, [x19, #8]
  407714:	cbz	w8, 407724 <__fxstatat@plt+0x4764>
  407718:	ldr	x8, [x19, #56]
  40771c:	ldr	w8, [x8, #12]
  407720:	str	w8, [x19, #12]
  407724:	ldr	w0, [x19, #136]
  407728:	add	x1, x19, #0x1a0
  40772c:	bl	408db4 <__fxstatat@plt+0x5df4>
  407730:	ldr	w8, [x19, #12]
  407734:	adrp	x27, 425000 <__fxstatat@plt+0x22040>
  407738:	mov	x24, xzr
  40773c:	mov	x23, xzr
  407740:	cmp	w8, #0x3
  407744:	ldr	x8, [x19]
  407748:	mov	x21, xzr
  40774c:	add	x27, x27, #0x510
  407750:	mov	w20, #0x1                   	// #1
  407754:	csel	w8, w8, wzr, eq  // eq = none
  407758:	sxtw	x8, w8
  40775c:	str	x8, [x19, #16]
  407760:	b	407a20 <__fxstatat@plt+0x4a60>
  407764:	mov	w20, wzr
  407768:	b	4077d8 <__fxstatat@plt+0x4818>
  40776c:	mov	w24, #0x1                   	// #1
  407770:	b	4078ec <__fxstatat@plt+0x492c>
  407774:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407778:	add	x1, x1, #0xe5b
  40777c:	mov	w2, #0x5                   	// #5
  407780:	mov	x0, xzr
  407784:	bl	402e70 <dcgettext@plt>
  407788:	mov	x23, x0
  40778c:	mov	w0, #0x4                   	// #4
  407790:	mov	x1, x22
  407794:	bl	40d4e4 <__fxstatat@plt+0xa524>
  407798:	mov	x3, x0
  40779c:	mov	w0, wzr
  4077a0:	mov	w1, wzr
  4077a4:	mov	x2, x23
  4077a8:	bl	402850 <error@plt>
  4077ac:	ldr	x27, [x19, #80]
  4077b0:	ldr	w25, [x19, #144]
  4077b4:	mov	w8, #0x1                   	// #1
  4077b8:	mov	w20, wzr
  4077bc:	mov	x26, xzr
  4077c0:	str	w8, [x19, #120]
  4077c4:	b	4064fc <__fxstatat@plt+0x353c>
  4077c8:	ldr	x0, [x19, #96]
  4077cc:	bl	402a10 <chmod@plt>
  4077d0:	cmp	w0, #0x0
  4077d4:	cset	w20, eq  // eq = none
  4077d8:	ldr	x8, [x19, #56]
  4077dc:	ldrb	w8, [x8, #35]
  4077e0:	cbz	w8, 4077f4 <__fxstatat@plt+0x4834>
  4077e4:	ldr	x8, [x19, #56]
  4077e8:	ldrb	w8, [x8, #40]
  4077ec:	cbz	w8, 4077fc <__fxstatat@plt+0x483c>
  4077f0:	mov	w8, wzr
  4077f4:	mov	w9, #0x1                   	// #1
  4077f8:	b	407810 <__fxstatat@plt+0x4850>
  4077fc:	ldr	x8, [x19, #56]
  407800:	mov	w9, wzr
  407804:	ldrb	w8, [x8, #41]
  407808:	cmp	w8, #0x0
  40780c:	cset	w8, eq  // eq = none
  407810:	ldr	x10, [x19, #56]
  407814:	adrp	x4, 408000 <__fxstatat@plt+0x5040>
  407818:	add	x4, x4, #0xb94
  40781c:	ldrb	w10, [x10, #37]
  407820:	cbnz	w10, 407834 <__fxstatat@plt+0x4874>
  407824:	ldr	x10, [x19, #56]
  407828:	ldrb	w10, [x10, #33]
  40782c:	cmp	w10, #0x0
  407830:	csel	x4, xzr, x4, eq  // eq = none
  407834:	ldr	w14, [x19, #136]
  407838:	adrp	x10, 408000 <__fxstatat@plt+0x5040>
  40783c:	adrp	x11, 408000 <__fxstatat@plt+0x5040>
  407840:	add	x10, x10, #0xae0
  407844:	add	x11, x11, #0xa58
  407848:	cmp	w9, #0x0
  40784c:	orr	w8, w9, w8
  407850:	adrp	x12, 408000 <__fxstatat@plt+0x5040>
  407854:	adrp	x13, 408000 <__fxstatat@plt+0x5040>
  407858:	add	x9, x19, #0x1a0
  40785c:	csel	x10, x11, x10, ne  // ne = any
  407860:	cmp	w8, #0x0
  407864:	add	x12, x12, #0xb88
  407868:	add	x13, x13, #0xb90
  40786c:	orr	w14, w25, w14
  407870:	csel	x5, x9, xzr, ne  // ne = any
  407874:	stp	x12, x13, [x19, #424]
  407878:	str	x10, [x19, #416]
  40787c:	tbnz	w14, #31, 407898 <__fxstatat@plt+0x48d8>
  407880:	ldr	x0, [x19, #80]
  407884:	ldr	w1, [x19, #136]
  407888:	ldr	x2, [x19, #96]
  40788c:	mov	w3, w25
  407890:	bl	402d30 <attr_copy_fd@plt>
  407894:	b	4078ac <__fxstatat@plt+0x48ec>
  407898:	ldr	x0, [x19, #80]
  40789c:	ldr	x1, [x19, #96]
  4078a0:	mov	x2, x4
  4078a4:	mov	x3, x5
  4078a8:	bl	402dc0 <attr_copy_file@plt>
  4078ac:	cbz	w0, 4078c0 <__fxstatat@plt+0x4900>
  4078b0:	ldr	x8, [x19, #56]
  4078b4:	ldrb	w8, [x8, #40]
  4078b8:	eor	w24, w8, #0x1
  4078bc:	b	4078c4 <__fxstatat@plt+0x4904>
  4078c0:	mov	w24, #0x1                   	// #1
  4078c4:	cbz	w20, 4078ec <__fxstatat@plt+0x492c>
  4078c8:	ldr	w8, [x19, #48]
  4078cc:	ldr	w9, [x19, #104]
  4078d0:	bic	w1, w8, w9
  4078d4:	tbnz	w25, #31, 4078e4 <__fxstatat@plt+0x4924>
  4078d8:	mov	w0, w25
  4078dc:	bl	402ae0 <fchmod@plt>
  4078e0:	b	4078ec <__fxstatat@plt+0x492c>
  4078e4:	ldr	x0, [x19, #96]
  4078e8:	bl	402a10 <chmod@plt>
  4078ec:	ldr	x8, [x19, #56]
  4078f0:	ldrb	w8, [x8, #30]
  4078f4:	cbnz	w8, 407900 <__fxstatat@plt+0x4940>
  4078f8:	ldrb	w8, [x28]
  4078fc:	cbz	w8, 407930 <__fxstatat@plt+0x4970>
  407900:	ldr	x0, [x19, #80]
  407904:	ldr	w1, [x19, #136]
  407908:	ldr	x2, [x19, #96]
  40790c:	ldr	w4, [x19, #128]
  407910:	mov	w3, w25
  407914:	bl	4093ec <__fxstatat@plt+0x642c>
  407918:	cbz	w0, 4073b0 <__fxstatat@plt+0x43f0>
  40791c:	ldr	x8, [x19, #56]
  407920:	ldrb	w8, [x8, #36]
  407924:	cmp	w8, #0x0
  407928:	csel	w24, w24, wzr, eq  // eq = none
  40792c:	b	4073b0 <__fxstatat@plt+0x43f0>
  407930:	ldr	x8, [x19, #56]
  407934:	ldrb	w8, [x8, #43]
  407938:	cbz	w8, 407948 <__fxstatat@plt+0x4988>
  40793c:	ldr	x8, [x19, #56]
  407940:	ldr	w2, [x8, #16]
  407944:	b	40798c <__fxstatat@plt+0x49cc>
  407948:	ldr	w8, [x19, #120]
  40794c:	tst	w8, #0xff
  407950:	b.eq	4079a0 <__fxstatat@plt+0x49e0>  // b.none
  407954:	ldr	x8, [x19, #56]
  407958:	ldrb	w8, [x8, #32]
  40795c:	cbz	w8, 4079a0 <__fxstatat@plt+0x49e0>
  407960:	adrp	x20, 425000 <__fxstatat@plt+0x22040>
  407964:	ldr	w8, [x20, #1024]
  407968:	cmn	w8, #0x1
  40796c:	b.ne	407984 <__fxstatat@plt+0x49c4>  // b.any
  407970:	mov	w0, wzr
  407974:	bl	402ee0 <umask@plt>
  407978:	str	w0, [x20, #1024]
  40797c:	bl	402ee0 <umask@plt>
  407980:	ldr	w8, [x20, #1024]
  407984:	mov	w9, #0x1b6                 	// #438
  407988:	bic	w2, w9, w8
  40798c:	ldr	x0, [x19, #96]
  407990:	mov	w1, w25
  407994:	bl	409494 <__fxstatat@plt+0x64d4>
  407998:	cmp	w0, #0x0
  40799c:	b	407928 <__fxstatat@plt+0x4968>
  4079a0:	ldr	w8, [x19, #104]
  4079a4:	cbz	w8, 4073b0 <__fxstatat@plt+0x43f0>
  4079a8:	adrp	x20, 425000 <__fxstatat@plt+0x22040>
  4079ac:	ldr	w8, [x20, #1024]
  4079b0:	cmn	w8, #0x1
  4079b4:	b.ne	4079cc <__fxstatat@plt+0x4a0c>  // b.any
  4079b8:	mov	w0, wzr
  4079bc:	bl	402ee0 <umask@plt>
  4079c0:	str	w0, [x20, #1024]
  4079c4:	bl	402ee0 <umask@plt>
  4079c8:	ldr	w8, [x20, #1024]
  4079cc:	ldr	w9, [x19, #104]
  4079d0:	bics	wzr, w9, w8
  4079d4:	b.eq	4073b0 <__fxstatat@plt+0x43f0>  // b.none
  4079d8:	tbnz	w25, #31, 407f60 <__fxstatat@plt+0x4fa0>
  4079dc:	ldr	w1, [x19, #48]
  4079e0:	mov	w0, w25
  4079e4:	bl	402ae0 <fchmod@plt>
  4079e8:	b	407f6c <__fxstatat@plt+0x4fac>
  4079ec:	mov	w22, wzr
  4079f0:	ldr	x23, [x19, #32]
  4079f4:	cmp	x8, #0x0
  4079f8:	csel	w8, w22, w9, eq  // eq = none
  4079fc:	mov	w9, #0x1                   	// #1
  407a00:	strb	w9, [x19, #449]
  407a04:	and	w20, w8, #0x1
  407a08:	ldr	x0, [x19, #456]
  407a0c:	bl	402cf0 <free@plt>
  407a10:	ldrb	w8, [x19, #449]
  407a14:	str	xzr, [x19, #456]
  407a18:	str	xzr, [x19, #440]
  407a1c:	cbnz	w8, 407d24 <__fxstatat@plt+0x4d64>
  407a20:	add	x0, x19, #0x1a0
  407a24:	bl	408dd4 <__fxstatat@plt+0x5e14>
  407a28:	tbz	w0, #0, 407d1c <__fxstatat@plt+0x4d5c>
  407a2c:	ldr	x8, [x19, #440]
  407a30:	cbz	x8, 407a08 <__fxstatat@plt+0x4a48>
  407a34:	ldr	w8, [x19, #12]
  407a38:	cmp	w8, #0x1
  407a3c:	b.ne	407b8c <__fxstatat@plt+0x4bcc>  // b.any
  407a40:	mov	x20, xzr
  407a44:	ldr	x8, [x19, #456]
  407a48:	mov	w9, #0x18                  	// #24
  407a4c:	ldr	x14, [x19, #32]
  407a50:	mov	x11, x21
  407a54:	madd	x8, x20, x9, x8
  407a58:	ldp	x9, x8, [x8]
  407a5c:	mov	x10, x24
  407a60:	add	x12, x8, x9
  407a64:	cmp	x9, x14
  407a68:	csel	x13, x14, x9, gt
  407a6c:	cmp	x12, x14
  407a70:	sub	x12, x14, x13
  407a74:	csel	x9, x13, x9, gt
  407a78:	csel	x24, x12, x8, gt
  407a7c:	sub	x8, x9, x11
  407a80:	mov	x21, x9
  407a84:	subs	x22, x8, x10
  407a88:	b.eq	407b20 <__fxstatat@plt+0x4b60>  // b.none
  407a8c:	ldr	w0, [x19, #136]
  407a90:	mov	x1, x21
  407a94:	mov	w2, wzr
  407a98:	bl	402950 <lseek@plt>
  407a9c:	tbnz	x0, #63, 407cc4 <__fxstatat@plt+0x4d04>
  407aa0:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  407aa4:	ldr	x8, [x8, #1320]
  407aa8:	cbnz	x8, 407ae0 <__fxstatat@plt+0x4b20>
  407aac:	ldrb	w8, [x27]
  407ab0:	mov	w9, #0x400                 	// #1024
  407ab4:	mov	w1, #0x1                   	// #1
  407ab8:	cmp	w8, #0x0
  407abc:	mov	w8, #0x20000               	// #131072
  407ac0:	csel	x0, x9, x8, ne  // ne = any
  407ac4:	bl	40ff84 <__fxstatat@plt+0xcfc4>
  407ac8:	str	x0, [x27, #24]
  407acc:	cbnz	x0, 407ae0 <__fxstatat@plt+0x4b20>
  407ad0:	add	x8, x27, #0x20
  407ad4:	str	x8, [x27, #24]
  407ad8:	mov	w8, #0x1                   	// #1
  407adc:	strb	w8, [x27]
  407ae0:	cbz	x22, 407b20 <__fxstatat@plt+0x4b60>
  407ae4:	ldrb	w8, [x27]
  407ae8:	mov	w9, #0x400                 	// #1024
  407aec:	ldr	x1, [x27, #24]
  407af0:	mov	w0, w25
  407af4:	cmp	w8, #0x0
  407af8:	mov	w8, #0x20000               	// #131072
  407afc:	csel	x8, x9, x8, ne  // ne = any
  407b00:	cmp	x8, x22
  407b04:	csel	x23, x8, x22, cc  // cc = lo, ul, last
  407b08:	mov	x2, x23
  407b0c:	bl	40a9a0 <__fxstatat@plt+0x79e0>
  407b10:	cmp	x0, x23
  407b14:	sub	x22, x22, x23
  407b18:	b.eq	407ae0 <__fxstatat@plt+0x4b20>  // b.none
  407b1c:	b	407c90 <__fxstatat@plt+0x4cd0>
  407b20:	sub	sp, sp, #0x20
  407b24:	ldr	w0, [x19, #136]
  407b28:	ldp	x4, x2, [x19, #16]
  407b2c:	ldr	x3, [x19, #40]
  407b30:	ldr	x6, [x19, #80]
  407b34:	ldr	x7, [x19, #96]
  407b38:	sub	x8, x29, #0x1c
  407b3c:	str	x8, [sp, #16]
  407b40:	sub	x8, x29, #0x18
  407b44:	mov	w5, #0x1                   	// #1
  407b48:	mov	w1, w25
  407b4c:	stp	x24, x8, [sp]
  407b50:	bl	4085a4 <__fxstatat@plt+0x55e4>
  407b54:	add	sp, sp, #0x20
  407b58:	tbz	w0, #0, 407d04 <__fxstatat@plt+0x4d44>
  407b5c:	ldur	x8, [x29, #-24]
  407b60:	ldr	x10, [x19, #32]
  407b64:	ldurb	w9, [x29, #-28]
  407b68:	add	x23, x8, x21
  407b6c:	cmp	x23, x10
  407b70:	b.eq	4079ec <__fxstatat@plt+0x4a2c>  // b.none
  407b74:	ldr	x10, [x19, #440]
  407b78:	add	w20, w20, #0x1
  407b7c:	cmp	x10, x20
  407b80:	b.hi	407a44 <__fxstatat@plt+0x4a84>  // b.pmore
  407b84:	mov	w22, wzr
  407b88:	b	407c84 <__fxstatat@plt+0x4cc4>
  407b8c:	mov	x10, xzr
  407b90:	mov	w20, #0x1                   	// #1
  407b94:	ldr	x8, [x19, #456]
  407b98:	mov	w9, #0x18                  	// #24
  407b9c:	ldr	x14, [x19, #32]
  407ba0:	mov	x11, x21
  407ba4:	madd	x8, x10, x9, x8
  407ba8:	ldp	x9, x8, [x8]
  407bac:	mov	x10, x24
  407bb0:	add	x12, x8, x9
  407bb4:	cmp	x9, x14
  407bb8:	csel	x13, x14, x9, gt
  407bbc:	cmp	x12, x14
  407bc0:	sub	x12, x14, x13
  407bc4:	csel	x9, x13, x9, gt
  407bc8:	csel	x24, x12, x8, gt
  407bcc:	sub	x8, x9, x11
  407bd0:	mov	x21, x9
  407bd4:	subs	x23, x8, x10
  407bd8:	b.eq	407c18 <__fxstatat@plt+0x4c58>  // b.none
  407bdc:	ldr	w0, [x19, #136]
  407be0:	mov	x1, x21
  407be4:	mov	w2, wzr
  407be8:	bl	402950 <lseek@plt>
  407bec:	tbnz	x0, #63, 407cc4 <__fxstatat@plt+0x4d04>
  407bf0:	ldr	w8, [x19, #12]
  407bf4:	ldr	x1, [x19, #96]
  407bf8:	mov	w0, w25
  407bfc:	mov	x3, x23
  407c00:	cmp	w8, #0x3
  407c04:	cset	w2, eq  // eq = none
  407c08:	bl	408968 <__fxstatat@plt+0x59a8>
  407c0c:	tbz	w0, #0, 407d04 <__fxstatat@plt+0x4d44>
  407c10:	mov	w22, #0x1                   	// #1
  407c14:	b	407c1c <__fxstatat@plt+0x4c5c>
  407c18:	mov	w22, wzr
  407c1c:	sub	sp, sp, #0x20
  407c20:	ldr	w0, [x19, #136]
  407c24:	ldp	x4, x2, [x19, #16]
  407c28:	ldr	x3, [x19, #40]
  407c2c:	ldr	x6, [x19, #80]
  407c30:	ldr	x7, [x19, #96]
  407c34:	sub	x8, x29, #0x1c
  407c38:	str	x8, [sp, #16]
  407c3c:	sub	x8, x29, #0x18
  407c40:	mov	w5, #0x1                   	// #1
  407c44:	mov	w1, w25
  407c48:	stp	x24, x8, [sp]
  407c4c:	bl	4085a4 <__fxstatat@plt+0x55e4>
  407c50:	add	sp, sp, #0x20
  407c54:	tbz	w0, #0, 407d04 <__fxstatat@plt+0x4d44>
  407c58:	ldur	x8, [x29, #-24]
  407c5c:	ldr	x10, [x19, #32]
  407c60:	ldurb	w9, [x29, #-28]
  407c64:	add	x23, x8, x21
  407c68:	cmp	x23, x10
  407c6c:	b.eq	4079f0 <__fxstatat@plt+0x4a30>  // b.none
  407c70:	ldr	x11, [x19, #440]
  407c74:	mov	w10, w20
  407c78:	add	w20, w20, #0x1
  407c7c:	cmp	x11, x10
  407c80:	b.hi	407b94 <__fxstatat@plt+0x4bd4>  // b.pmore
  407c84:	cmp	x8, #0x0
  407c88:	csel	w8, w22, w9, eq  // eq = none
  407c8c:	b	407a04 <__fxstatat@plt+0x4a44>
  407c90:	bl	402f10 <__errno_location@plt>
  407c94:	ldr	w23, [x0]
  407c98:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407c9c:	add	x1, x1, #0xf12
  407ca0:	mov	w2, #0x5                   	// #5
  407ca4:	mov	x0, xzr
  407ca8:	bl	402e70 <dcgettext@plt>
  407cac:	ldr	x2, [x19, #96]
  407cb0:	mov	x27, x0
  407cb4:	mov	w1, #0x3                   	// #3
  407cb8:	mov	w0, wzr
  407cbc:	bl	40d708 <__fxstatat@plt+0xa748>
  407cc0:	b	407cf0 <__fxstatat@plt+0x4d30>
  407cc4:	bl	402f10 <__errno_location@plt>
  407cc8:	ldr	w23, [x0]
  407ccc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407cd0:	add	x1, x1, #0xf02
  407cd4:	mov	w2, #0x5                   	// #5
  407cd8:	mov	x0, xzr
  407cdc:	bl	402e70 <dcgettext@plt>
  407ce0:	ldr	x1, [x19, #80]
  407ce4:	mov	x27, x0
  407ce8:	mov	w0, #0x4                   	// #4
  407cec:	bl	40d4e4 <__fxstatat@plt+0xa524>
  407cf0:	mov	x3, x0
  407cf4:	mov	w0, wzr
  407cf8:	mov	w1, w23
  407cfc:	mov	x2, x27
  407d00:	bl	402850 <error@plt>
  407d04:	ldr	x0, [x19, #456]
  407d08:	bl	402cf0 <free@plt>
  407d0c:	str	xzr, [x19, #456]
  407d10:	str	xzr, [x19, #440]
  407d14:	mov	w24, wzr
  407d18:	b	4073b0 <__fxstatat@plt+0x43f0>
  407d1c:	ldrb	w8, [x19, #449]
  407d20:	cbz	w8, 407e10 <__fxstatat@plt+0x4e50>
  407d24:	ldr	x8, [x19, #32]
  407d28:	subs	x22, x8, x23
  407d2c:	b.gt	407d84 <__fxstatat@plt+0x4dc4>
  407d30:	tbnz	w20, #0, 407d84 <__fxstatat@plt+0x4dc4>
  407d34:	ldr	w8, [x19, #12]
  407d38:	cmp	w8, #0x3
  407d3c:	b.ne	4074b4 <__fxstatat@plt+0x44f4>  // b.any
  407d40:	ldr	x8, [x19, #32]
  407d44:	subs	x3, x8, x23
  407d48:	b.le	4074b4 <__fxstatat@plt+0x44f4>
  407d4c:	mov	w1, #0x3                   	// #3
  407d50:	mov	w0, w25
  407d54:	mov	x2, x23
  407d58:	bl	402ec0 <fallocate@plt>
  407d5c:	tbz	w0, #31, 4074b4 <__fxstatat@plt+0x44f4>
  407d60:	bl	402f10 <__errno_location@plt>
  407d64:	ldr	w23, [x0]
  407d68:	cmp	w23, #0x26
  407d6c:	b.eq	4074b4 <__fxstatat@plt+0x44f4>  // b.none
  407d70:	cmp	w23, #0x5f
  407d74:	b.eq	4074b4 <__fxstatat@plt+0x44f4>  // b.none
  407d78:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407d7c:	add	x1, x1, #0xf23
  407d80:	b	407ef4 <__fxstatat@plt+0x4f34>
  407d84:	ldr	w8, [x19, #12]
  407d88:	cmp	w8, #0x1
  407d8c:	b.ne	407ed4 <__fxstatat@plt+0x4f14>  // b.any
  407d90:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  407d94:	ldr	x8, [x8, #1320]
  407d98:	cbnz	x8, 407dd0 <__fxstatat@plt+0x4e10>
  407d9c:	ldrb	w8, [x27]
  407da0:	mov	w9, #0x20000               	// #131072
  407da4:	mov	w1, #0x1                   	// #1
  407da8:	mov	w20, #0x1                   	// #1
  407dac:	cmp	w8, #0x0
  407db0:	mov	w8, #0x400                 	// #1024
  407db4:	csel	x0, x8, x9, ne  // ne = any
  407db8:	bl	40ff84 <__fxstatat@plt+0xcfc4>
  407dbc:	str	x0, [x27, #24]
  407dc0:	cbnz	x0, 407dd0 <__fxstatat@plt+0x4e10>
  407dc4:	add	x8, x27, #0x20
  407dc8:	str	x8, [x27, #24]
  407dcc:	strb	w20, [x27]
  407dd0:	mov	w20, #0x20000               	// #131072
  407dd4:	mov	w24, #0x400                 	// #1024
  407dd8:	cbz	x22, 407d34 <__fxstatat@plt+0x4d74>
  407ddc:	ldrb	w8, [x27]
  407de0:	ldr	x1, [x27, #24]
  407de4:	mov	w0, w25
  407de8:	cmp	w8, #0x0
  407dec:	csel	x8, x24, x20, ne  // ne = any
  407df0:	cmp	x8, x22
  407df4:	csel	x21, x8, x22, cc  // cc = lo, ul, last
  407df8:	mov	x2, x21
  407dfc:	bl	40a9a0 <__fxstatat@plt+0x79e0>
  407e00:	cmp	x0, x21
  407e04:	sub	x22, x22, x21
  407e08:	b.eq	407dd8 <__fxstatat@plt+0x4e18>  // b.none
  407e0c:	b	407ee4 <__fxstatat@plt+0x4f24>
  407e10:	ldrb	w8, [x19, #448]
  407e14:	cbz	w8, 407f14 <__fxstatat@plt+0x4f54>
  407e18:	ldr	x8, [x19, #56]
  407e1c:	ldr	w9, [x19, #8]
  407e20:	ldr	w8, [x8, #12]
  407e24:	cmp	w9, #0x0
  407e28:	ldr	x9, [x19]
  407e2c:	csel	x4, x9, xzr, ne  // ne = any
  407e30:	cmp	w8, #0x3
  407e34:	cset	w5, eq  // eq = none
  407e38:	sub	sp, sp, #0x20
  407e3c:	ldr	w0, [x19, #136]
  407e40:	ldr	x2, [x19, #24]
  407e44:	ldr	x3, [x19, #40]
  407e48:	ldr	x6, [x19, #80]
  407e4c:	ldr	x7, [x19, #96]
  407e50:	sub	x8, x29, #0x18
  407e54:	add	x9, x19, #0x1a0
  407e58:	mov	x10, #0xffffffffffffffff    	// #-1
  407e5c:	mov	w1, w25
  407e60:	stp	x9, x8, [sp, #8]
  407e64:	str	x10, [sp]
  407e68:	bl	4085a4 <__fxstatat@plt+0x55e4>
  407e6c:	add	sp, sp, #0x20
  407e70:	tbz	w0, #0, 407ecc <__fxstatat@plt+0x4f0c>
  407e74:	ldurb	w8, [x29, #-24]
  407e78:	cbz	w8, 4074b4 <__fxstatat@plt+0x44f4>
  407e7c:	ldr	x1, [x19, #416]
  407e80:	mov	w0, w25
  407e84:	bl	402ea0 <ftruncate@plt>
  407e88:	tbz	w0, #31, 4074b4 <__fxstatat@plt+0x44f4>
  407e8c:	bl	402f10 <__errno_location@plt>
  407e90:	ldr	w23, [x0]
  407e94:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407e98:	add	x1, x1, #0xebc
  407e9c:	mov	w2, #0x5                   	// #5
  407ea0:	mov	x0, xzr
  407ea4:	bl	402e70 <dcgettext@plt>
  407ea8:	ldr	x1, [x19, #96]
  407eac:	mov	x27, x0
  407eb0:	mov	w0, #0x4                   	// #4
  407eb4:	bl	40d4e4 <__fxstatat@plt+0xa524>
  407eb8:	mov	x3, x0
  407ebc:	mov	w0, wzr
  407ec0:	mov	w1, w23
  407ec4:	mov	x2, x27
  407ec8:	bl	402850 <error@plt>
  407ecc:	mov	w24, wzr
  407ed0:	b	4073b0 <__fxstatat@plt+0x43f0>
  407ed4:	ldr	x1, [x19, #32]
  407ed8:	mov	w0, w25
  407edc:	bl	402ea0 <ftruncate@plt>
  407ee0:	cbz	w0, 407d34 <__fxstatat@plt+0x4d74>
  407ee4:	bl	402f10 <__errno_location@plt>
  407ee8:	ldr	w23, [x0]
  407eec:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407ef0:	add	x1, x1, #0xebc
  407ef4:	mov	w2, #0x5                   	// #5
  407ef8:	mov	x0, xzr
  407efc:	bl	402e70 <dcgettext@plt>
  407f00:	ldr	x1, [x19, #96]
  407f04:	mov	x27, x0
  407f08:	mov	w0, #0x4                   	// #4
  407f0c:	bl	40d4e4 <__fxstatat@plt+0xa524>
  407f10:	b	407f44 <__fxstatat@plt+0x4f84>
  407f14:	bl	402f10 <__errno_location@plt>
  407f18:	ldr	w23, [x0]
  407f1c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407f20:	add	x1, x1, #0xee3
  407f24:	mov	w2, #0x5                   	// #5
  407f28:	mov	x0, xzr
  407f2c:	bl	402e70 <dcgettext@plt>
  407f30:	ldr	x2, [x19, #80]
  407f34:	mov	x27, x0
  407f38:	mov	w1, #0x3                   	// #3
  407f3c:	mov	w0, wzr
  407f40:	bl	40d708 <__fxstatat@plt+0xa748>
  407f44:	mov	x3, x0
  407f48:	mov	w0, wzr
  407f4c:	mov	w1, w23
  407f50:	mov	x2, x27
  407f54:	bl	402850 <error@plt>
  407f58:	mov	w24, wzr
  407f5c:	b	4073b0 <__fxstatat@plt+0x43f0>
  407f60:	ldr	x0, [x19, #96]
  407f64:	ldr	w1, [x19, #48]
  407f68:	bl	402a10 <chmod@plt>
  407f6c:	cbz	w0, 4073b0 <__fxstatat@plt+0x43f0>
  407f70:	bl	402f10 <__errno_location@plt>
  407f74:	ldr	w23, [x0]
  407f78:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  407f7c:	add	x1, x1, #0xd00
  407f80:	mov	w2, #0x5                   	// #5
  407f84:	mov	x0, xzr
  407f88:	bl	402e70 <dcgettext@plt>
  407f8c:	ldr	x1, [x19, #96]
  407f90:	mov	x27, x0
  407f94:	mov	w0, #0x4                   	// #4
  407f98:	bl	40d4e4 <__fxstatat@plt+0xa524>
  407f9c:	mov	x3, x0
  407fa0:	mov	w0, wzr
  407fa4:	mov	w1, w23
  407fa8:	mov	x2, x27
  407fac:	bl	402850 <error@plt>
  407fb0:	b	40791c <__fxstatat@plt+0x495c>
  407fb4:	stp	x29, x30, [sp, #-32]!
  407fb8:	movi	v0.2d, #0x0
  407fbc:	str	x19, [sp, #16]
  407fc0:	mov	x29, sp
  407fc4:	mov	x19, x0
  407fc8:	stp	q0, q0, [x0, #48]
  407fcc:	stp	q0, q0, [x0, #16]
  407fd0:	str	q0, [x0]
  407fd4:	bl	402880 <geteuid@plt>
  407fd8:	cmp	w0, #0x0
  407fdc:	mov	w8, #0xffffffff            	// #-1
  407fe0:	cset	w9, eq  // eq = none
  407fe4:	strb	w9, [x19, #27]
  407fe8:	strb	w9, [x19, #26]
  407fec:	str	w8, [x19, #52]
  407ff0:	ldr	x19, [sp, #16]
  407ff4:	ldp	x29, x30, [sp], #32
  407ff8:	ret
  407ffc:	stp	x29, x30, [sp, #-32]!
  408000:	str	x19, [sp, #16]
  408004:	mov	x29, sp
  408008:	mov	x19, x0
  40800c:	bl	402f10 <__errno_location@plt>
  408010:	ldr	w8, [x0]
  408014:	cmp	w8, #0x16
  408018:	b.eq	408024 <__fxstatat@plt+0x5064>  // b.none
  40801c:	cmp	w8, #0x1
  408020:	b.ne	40803c <__fxstatat@plt+0x507c>  // b.any
  408024:	ldrb	w8, [x19, #26]
  408028:	cmp	w8, #0x0
  40802c:	cset	w0, eq  // eq = none
  408030:	ldr	x19, [sp, #16]
  408034:	ldp	x29, x30, [sp], #32
  408038:	ret
  40803c:	mov	w0, wzr
  408040:	ldr	x19, [sp, #16]
  408044:	ldp	x29, x30, [sp], #32
  408048:	ret
  40804c:	stp	x29, x30, [sp, #-32]!
  408050:	str	x19, [sp, #16]
  408054:	adrp	x19, 425000 <__fxstatat@plt+0x22040>
  408058:	ldr	w0, [x19, #1024]
  40805c:	mov	x29, sp
  408060:	cmn	w0, #0x1
  408064:	b.eq	408074 <__fxstatat@plt+0x50b4>  // b.none
  408068:	ldr	x19, [sp, #16]
  40806c:	ldp	x29, x30, [sp], #32
  408070:	ret
  408074:	mov	w0, wzr
  408078:	bl	402ee0 <umask@plt>
  40807c:	str	w0, [x19, #1024]
  408080:	bl	402ee0 <umask@plt>
  408084:	ldr	w0, [x19, #1024]
  408088:	ldr	x19, [sp, #16]
  40808c:	ldp	x29, x30, [sp], #32
  408090:	ret
  408094:	stp	x29, x30, [sp, #-48]!
  408098:	stp	x20, x19, [sp, #32]
  40809c:	mov	x19, x1
  4080a0:	mov	x20, x0
  4080a4:	tst	w4, #0x1
  4080a8:	mov	w8, #0x400                 	// #1024
  4080ac:	stp	x22, x21, [sp, #16]
  4080b0:	mov	w22, w3
  4080b4:	csel	w4, w8, wzr, ne  // ne = any
  4080b8:	and	w5, w2, #0x1
  4080bc:	mov	w0, #0xffffff9c            	// #-100
  4080c0:	mov	w2, #0xffffff9c            	// #-100
  4080c4:	mov	w6, #0xffffffff            	// #-1
  4080c8:	mov	x1, x20
  4080cc:	mov	x3, x19
  4080d0:	mov	x29, sp
  4080d4:	bl	4090ac <__fxstatat@plt+0x60ec>
  4080d8:	mov	w21, w0
  4080dc:	cmp	w0, #0x1
  4080e0:	b.lt	408140 <__fxstatat@plt+0x5180>  // b.tstop
  4080e4:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4080e8:	add	x1, x1, #0xd47
  4080ec:	mov	w2, #0x5                   	// #5
  4080f0:	mov	x0, xzr
  4080f4:	bl	402e70 <dcgettext@plt>
  4080f8:	mov	x22, x0
  4080fc:	mov	w1, #0x4                   	// #4
  408100:	mov	w0, wzr
  408104:	mov	x2, x19
  408108:	bl	40d44c <__fxstatat@plt+0xa48c>
  40810c:	mov	x19, x0
  408110:	mov	w0, #0x1                   	// #1
  408114:	mov	w1, #0x4                   	// #4
  408118:	mov	x2, x20
  40811c:	bl	40d44c <__fxstatat@plt+0xa48c>
  408120:	mov	x4, x0
  408124:	mov	w0, wzr
  408128:	mov	w1, w21
  40812c:	mov	x2, x22
  408130:	mov	x3, x19
  408134:	bl	402850 <error@plt>
  408138:	mov	w20, wzr
  40813c:	b	408184 <__fxstatat@plt+0x51c4>
  408140:	mov	w20, #0x1                   	// #1
  408144:	cbz	w21, 408184 <__fxstatat@plt+0x51c4>
  408148:	tbz	w22, #0, 408184 <__fxstatat@plt+0x51c4>
  40814c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408150:	add	x1, x1, #0xa48
  408154:	mov	w2, #0x5                   	// #5
  408158:	mov	x0, xzr
  40815c:	bl	402e70 <dcgettext@plt>
  408160:	mov	x21, x0
  408164:	mov	w0, #0x4                   	// #4
  408168:	mov	x1, x19
  40816c:	bl	40d4e4 <__fxstatat@plt+0xa524>
  408170:	mov	x2, x0
  408174:	mov	w0, #0x1                   	// #1
  408178:	mov	x1, x21
  40817c:	mov	w20, #0x1                   	// #1
  408180:	bl	402a90 <__printf_chk@plt>
  408184:	mov	w0, w20
  408188:	ldp	x20, x19, [sp, #32]
  40818c:	ldp	x22, x21, [sp, #16]
  408190:	ldp	x29, x30, [sp], #48
  408194:	ret
  408198:	sub	sp, sp, #0x50
  40819c:	stp	x29, x30, [sp, #16]
  4081a0:	stp	x24, x23, [sp, #32]
  4081a4:	stp	x22, x21, [sp, #48]
  4081a8:	stp	x20, x19, [sp, #64]
  4081ac:	ldr	w8, [x2, #16]
  4081b0:	mov	x19, x1
  4081b4:	add	x29, sp, #0x10
  4081b8:	and	w8, w8, #0xf000
  4081bc:	cmp	w8, #0xa, lsl #12
  4081c0:	b.eq	408214 <__fxstatat@plt+0x5254>  // b.none
  4081c4:	mov	x20, x2
  4081c8:	mov	x22, x0
  4081cc:	bl	40f920 <__fxstatat@plt+0xc960>
  4081d0:	tbnz	w0, #0, 408214 <__fxstatat@plt+0x5254>
  4081d4:	mov	w1, #0x2                   	// #2
  4081d8:	mov	x0, x19
  4081dc:	bl	402940 <euidaccess@plt>
  4081e0:	cbz	w0, 408214 <__fxstatat@plt+0x5254>
  4081e4:	ldr	w0, [x20, #16]
  4081e8:	add	x1, sp, #0x4
  4081ec:	add	x24, sp, #0x4
  4081f0:	bl	40a75c <__fxstatat@plt+0x779c>
  4081f4:	strb	wzr, [sp, #14]
  4081f8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4081fc:	ldrb	w9, [x22, #24]
  408200:	ldr	x21, [x8, #1152]
  408204:	cbz	w9, 408280 <__fxstatat@plt+0x52c0>
  408208:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40820c:	add	x1, x1, #0xd68
  408210:	b	4082a4 <__fxstatat@plt+0x52e4>
  408214:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  408218:	ldr	x20, [x8, #1152]
  40821c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408220:	add	x1, x1, #0xdc6
  408224:	mov	w2, #0x5                   	// #5
  408228:	mov	x0, xzr
  40822c:	bl	402e70 <dcgettext@plt>
  408230:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  408234:	ldr	x21, [x8, #2392]
  408238:	mov	x22, x0
  40823c:	mov	w0, #0x4                   	// #4
  408240:	mov	x1, x19
  408244:	bl	40d4e4 <__fxstatat@plt+0xa524>
  408248:	mov	x4, x0
  40824c:	mov	w1, #0x1                   	// #1
  408250:	mov	x0, x20
  408254:	mov	x2, x22
  408258:	mov	x3, x21
  40825c:	bl	402c70 <__fprintf_chk@plt>
  408260:	bl	40ff04 <__fxstatat@plt+0xcf44>
  408264:	ldp	x20, x19, [sp, #64]
  408268:	ldp	x22, x21, [sp, #48]
  40826c:	ldp	x24, x23, [sp, #32]
  408270:	ldp	x29, x30, [sp, #16]
  408274:	and	w0, w0, #0x1
  408278:	add	sp, sp, #0x50
  40827c:	ret
  408280:	ldrb	w8, [x22, #21]
  408284:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408288:	add	x1, x1, #0xd68
  40828c:	cbnz	w8, 4082a4 <__fxstatat@plt+0x52e4>
  408290:	ldrb	w8, [x22, #22]
  408294:	adrp	x9, 413000 <__fxstatat@plt+0x10040>
  408298:	add	x9, x9, #0xd95
  40829c:	cmp	w8, #0x0
  4082a0:	csel	x1, x9, x1, eq  // eq = none
  4082a4:	mov	w2, #0x5                   	// #5
  4082a8:	mov	x0, xzr
  4082ac:	bl	402e70 <dcgettext@plt>
  4082b0:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  4082b4:	ldr	x22, [x8, #2392]
  4082b8:	mov	x23, x0
  4082bc:	mov	w0, #0x4                   	// #4
  4082c0:	mov	x1, x19
  4082c4:	bl	40d4e4 <__fxstatat@plt+0xa524>
  4082c8:	ldr	w8, [x20, #16]
  4082cc:	mov	x4, x0
  4082d0:	orr	x6, x24, #0x1
  4082d4:	mov	w1, #0x1                   	// #1
  4082d8:	and	x5, x8, #0xfff
  4082dc:	mov	x0, x21
  4082e0:	mov	x2, x23
  4082e4:	mov	x3, x22
  4082e8:	bl	402c70 <__fprintf_chk@plt>
  4082ec:	b	408260 <__fxstatat@plt+0x52a0>
  4082f0:	stp	x29, x30, [sp, #-48]!
  4082f4:	stp	x20, x19, [sp, #32]
  4082f8:	mov	x19, x2
  4082fc:	mov	x20, x1
  408300:	mov	x2, x0
  408304:	mov	w1, #0x4                   	// #4
  408308:	mov	w0, wzr
  40830c:	str	x21, [sp, #16]
  408310:	mov	x29, sp
  408314:	bl	40d44c <__fxstatat@plt+0xa48c>
  408318:	mov	x21, x0
  40831c:	mov	w0, #0x1                   	// #1
  408320:	mov	w1, #0x4                   	// #4
  408324:	mov	x2, x20
  408328:	bl	40d44c <__fxstatat@plt+0xa48c>
  40832c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408330:	mov	x3, x0
  408334:	add	x1, x1, #0x9b8
  408338:	mov	w0, #0x1                   	// #1
  40833c:	mov	x2, x21
  408340:	bl	402a90 <__printf_chk@plt>
  408344:	cbz	x19, 40837c <__fxstatat@plt+0x53bc>
  408348:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40834c:	add	x1, x1, #0xdd9
  408350:	mov	w2, #0x5                   	// #5
  408354:	mov	x0, xzr
  408358:	bl	402e70 <dcgettext@plt>
  40835c:	mov	x20, x0
  408360:	mov	w0, #0x4                   	// #4
  408364:	mov	x1, x19
  408368:	bl	40d4e4 <__fxstatat@plt+0xa524>
  40836c:	mov	x2, x0
  408370:	mov	w0, #0x1                   	// #1
  408374:	mov	x1, x20
  408378:	bl	402a90 <__printf_chk@plt>
  40837c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  408380:	ldr	x0, [x8, #1176]
  408384:	ldp	x8, x9, [x0, #40]
  408388:	cmp	x8, x9
  40838c:	b.cs	4083b0 <__fxstatat@plt+0x53f0>  // b.hs, b.nlast
  408390:	add	x9, x8, #0x1
  408394:	mov	w10, #0xa                   	// #10
  408398:	str	x9, [x0, #40]
  40839c:	strb	w10, [x8]
  4083a0:	ldp	x20, x19, [sp, #32]
  4083a4:	ldr	x21, [sp, #16]
  4083a8:	ldp	x29, x30, [sp], #48
  4083ac:	ret
  4083b0:	ldp	x20, x19, [sp, #32]
  4083b4:	ldr	x21, [sp, #16]
  4083b8:	mov	w1, #0xa                   	// #10
  4083bc:	ldp	x29, x30, [sp], #48
  4083c0:	b	402c00 <__overflow@plt>
  4083c4:	stp	x29, x30, [sp, #-64]!
  4083c8:	stp	x24, x23, [sp, #16]
  4083cc:	stp	x22, x21, [sp, #32]
  4083d0:	stp	x20, x19, [sp, #48]
  4083d4:	ldp	w22, w21, [x3, #24]
  4083d8:	mov	w23, w2
  4083dc:	mov	x20, x1
  4083e0:	mov	x19, x0
  4083e4:	mov	x29, sp
  4083e8:	tbnz	w4, #0, 408490 <__fxstatat@plt+0x54d0>
  4083ec:	ldrb	w8, [x19, #30]
  4083f0:	cbnz	w8, 4083fc <__fxstatat@plt+0x543c>
  4083f4:	ldrb	w8, [x19, #24]
  4083f8:	cbz	w8, 408480 <__fxstatat@plt+0x54c0>
  4083fc:	add	x8, x3, #0x10
  408400:	ldr	w8, [x8]
  408404:	mov	x0, x20
  408408:	mov	w1, w23
  40840c:	and	w8, w5, w8
  408410:	and	w2, w8, #0x1c0
  408414:	bl	40be78 <__fxstatat@plt+0x8eb8>
  408418:	cbz	w0, 408490 <__fxstatat@plt+0x54d0>
  40841c:	bl	402f10 <__errno_location@plt>
  408420:	ldr	w21, [x0]
  408424:	cmp	w21, #0x16
  408428:	b.eq	408434 <__fxstatat@plt+0x5474>  // b.none
  40842c:	cmp	w21, #0x1
  408430:	b.ne	40843c <__fxstatat@plt+0x547c>  // b.any
  408434:	ldrb	w8, [x19, #27]
  408438:	cbz	w8, 408474 <__fxstatat@plt+0x54b4>
  40843c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408440:	add	x1, x1, #0xfa3
  408444:	mov	w2, #0x5                   	// #5
  408448:	mov	x0, xzr
  40844c:	bl	402e70 <dcgettext@plt>
  408450:	mov	x22, x0
  408454:	mov	w0, #0x4                   	// #4
  408458:	mov	x1, x20
  40845c:	bl	40d4e4 <__fxstatat@plt+0xa524>
  408460:	mov	x3, x0
  408464:	mov	w0, wzr
  408468:	mov	w1, w21
  40846c:	mov	x2, x22
  408470:	bl	402850 <error@plt>
  408474:	ldrb	w8, [x19, #36]
  408478:	neg	w0, w8
  40847c:	b	408590 <__fxstatat@plt+0x55d0>
  408480:	ldrb	w8, [x19, #43]
  408484:	cbz	w8, 408490 <__fxstatat@plt+0x54d0>
  408488:	add	x8, x19, #0x10
  40848c:	b	408400 <__fxstatat@plt+0x5440>
  408490:	cmn	w23, #0x1
  408494:	b.eq	4084e0 <__fxstatat@plt+0x5520>  // b.none
  408498:	mov	w0, w23
  40849c:	mov	w1, w22
  4084a0:	mov	w2, w21
  4084a4:	bl	402f60 <fchown@plt>
  4084a8:	cbz	w0, 408584 <__fxstatat@plt+0x55c4>
  4084ac:	bl	402f10 <__errno_location@plt>
  4084b0:	ldr	w22, [x0]
  4084b4:	mov	x24, x0
  4084b8:	cmp	w22, #0x16
  4084bc:	b.eq	4084c8 <__fxstatat@plt+0x5508>  // b.none
  4084c0:	cmp	w22, #0x1
  4084c4:	b.ne	408524 <__fxstatat@plt+0x5564>  // b.any
  4084c8:	mov	w1, #0xffffffff            	// #-1
  4084cc:	mov	w0, w23
  4084d0:	mov	w2, w21
  4084d4:	bl	402f60 <fchown@plt>
  4084d8:	str	w22, [x24]
  4084dc:	b	408524 <__fxstatat@plt+0x5564>
  4084e0:	mov	x0, x20
  4084e4:	mov	w1, w22
  4084e8:	mov	w2, w21
  4084ec:	bl	402cc0 <lchown@plt>
  4084f0:	cbz	w0, 408584 <__fxstatat@plt+0x55c4>
  4084f4:	bl	402f10 <__errno_location@plt>
  4084f8:	ldr	w22, [x0]
  4084fc:	mov	x23, x0
  408500:	cmp	w22, #0x16
  408504:	b.eq	408510 <__fxstatat@plt+0x5550>  // b.none
  408508:	cmp	w22, #0x1
  40850c:	b.ne	408524 <__fxstatat@plt+0x5564>  // b.any
  408510:	mov	w1, #0xffffffff            	// #-1
  408514:	mov	x0, x20
  408518:	mov	w2, w21
  40851c:	bl	402cc0 <lchown@plt>
  408520:	str	w22, [x23]
  408524:	cmp	w22, #0x16
  408528:	b.eq	408534 <__fxstatat@plt+0x5574>  // b.none
  40852c:	cmp	w22, #0x1
  408530:	b.ne	40853c <__fxstatat@plt+0x557c>  // b.any
  408534:	ldrb	w8, [x19, #26]
  408538:	cbz	w8, 40858c <__fxstatat@plt+0x55cc>
  40853c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408540:	add	x1, x1, #0x7c9
  408544:	mov	w2, #0x5                   	// #5
  408548:	mov	x0, xzr
  40854c:	bl	402e70 <dcgettext@plt>
  408550:	mov	x21, x0
  408554:	mov	w0, #0x4                   	// #4
  408558:	mov	x1, x20
  40855c:	bl	40d4e4 <__fxstatat@plt+0xa524>
  408560:	mov	x3, x0
  408564:	mov	w0, wzr
  408568:	mov	w1, w22
  40856c:	mov	x2, x21
  408570:	bl	402850 <error@plt>
  408574:	ldrb	w8, [x19, #36]
  408578:	cbz	w8, 40858c <__fxstatat@plt+0x55cc>
  40857c:	mov	w0, #0xffffffff            	// #-1
  408580:	b	408590 <__fxstatat@plt+0x55d0>
  408584:	mov	w0, #0x1                   	// #1
  408588:	b	408590 <__fxstatat@plt+0x55d0>
  40858c:	mov	w0, wzr
  408590:	ldp	x20, x19, [sp, #48]
  408594:	ldp	x22, x21, [sp, #32]
  408598:	ldp	x24, x23, [sp, #16]
  40859c:	ldp	x29, x30, [sp], #64
  4085a0:	ret
  4085a4:	sub	sp, sp, #0xc0
  4085a8:	stp	x29, x30, [sp, #96]
  4085ac:	add	x29, sp, #0x60
  4085b0:	stp	x28, x27, [sp, #112]
  4085b4:	stp	x26, x25, [sp, #128]
  4085b8:	ldp	x25, x8, [x29, #104]
  4085bc:	ldr	x27, [x29, #96]
  4085c0:	stp	x24, x23, [sp, #144]
  4085c4:	stp	x22, x21, [sp, #160]
  4085c8:	stp	x20, x19, [sp, #176]
  4085cc:	stur	x7, [x29, #-16]
  4085d0:	stur	w5, [x29, #-20]
  4085d4:	stur	w1, [x29, #-4]
  4085d8:	str	x8, [sp, #48]
  4085dc:	strb	wzr, [x8]
  4085e0:	str	xzr, [x25]
  4085e4:	cbz	x27, 408890 <__fxstatat@plt+0x58d0>
  4085e8:	mov	x21, x4
  4085ec:	mov	x22, x3
  4085f0:	mov	x23, x2
  4085f4:	mov	w24, w0
  4085f8:	mov	w26, wzr
  4085fc:	mov	x19, xzr
  408600:	stp	x6, x25, [sp]
  408604:	stp	x2, x3, [sp, #24]
  408608:	str	x4, [sp, #40]
  40860c:	str	w0, [sp, #20]
  408610:	cmp	x27, x22
  408614:	csel	x2, x27, x22, cc  // cc = lo, ul, last
  408618:	mov	w0, w24
  40861c:	mov	x1, x23
  408620:	bl	402e30 <read@plt>
  408624:	tbnz	x0, #63, 408794 <__fxstatat@plt+0x57d4>
  408628:	cbz	x0, 408870 <__fxstatat@plt+0x58b0>
  40862c:	ldr	x8, [x25]
  408630:	add	x8, x8, x0
  408634:	str	x8, [x25]
  408638:	stp	x0, x27, [x29, #-40]
  40863c:	cbz	x21, 4087ac <__fxstatat@plt+0x57ec>
  408640:	mov	x20, x23
  408644:	mov	x25, x23
  408648:	mov	x28, x0
  40864c:	b	408678 <__fxstatat@plt+0x56b8>
  408650:	cmp	x27, #0x0
  408654:	csel	x28, x28, xzr, ne  // ne = any
  408658:	cmp	w21, #0x0
  40865c:	csel	x19, x27, xzr, ne  // ne = any
  408660:	mov	x27, x24
  408664:	mov	x20, x25
  408668:	subs	x28, x28, x27
  40866c:	add	x25, x25, x27
  408670:	mov	x21, x27
  408674:	b.eq	40884c <__fxstatat@plt+0x588c>  // b.none
  408678:	cmp	x21, x28
  40867c:	csel	x27, x21, x28, cc  // cc = lo, ul, last
  408680:	mov	w23, w26
  408684:	cbz	x27, 4086d8 <__fxstatat@plt+0x5718>
  408688:	add	x8, x27, #0xf
  40868c:	and	x9, x8, #0xf
  408690:	orr	x8, x8, #0xfffffffffffffff0
  408694:	add	x9, x9, x25
  408698:	eor	x8, x8, #0xf
  40869c:	add	x1, x9, #0x1
  4086a0:	add	x2, x8, x27
  4086a4:	sub	x8, x27, #0x1
  4086a8:	mov	x9, x25
  4086ac:	ldrb	w10, [x9]
  4086b0:	cbnz	w10, 408784 <__fxstatat@plt+0x57c4>
  4086b4:	cbz	x8, 40878c <__fxstatat@plt+0x57cc>
  4086b8:	add	x9, x9, #0x1
  4086bc:	and	x10, x8, #0xf
  4086c0:	sub	x8, x8, #0x1
  4086c4:	cbnz	x10, 4086ac <__fxstatat@plt+0x56ec>
  4086c8:	mov	x0, x25
  4086cc:	bl	402b00 <bcmp@plt>
  4086d0:	cmp	w0, #0x0
  4086d4:	cset	w26, eq  // eq = none
  4086d8:	cmp	x27, #0x0
  4086dc:	cset	w9, ne  // ne = any
  4086e0:	cmp	x21, x28
  4086e4:	cset	w10, cc  // cc = lo, ul, last
  4086e8:	cmp	x19, #0x0
  4086ec:	eor	w8, w23, w26
  4086f0:	cset	w11, ne  // ne = any
  4086f4:	and	w21, w11, w8
  4086f8:	orr	w8, w10, w26
  4086fc:	and	w22, w9, w8
  408700:	tbnz	w21, #0, 408730 <__fxstatat@plt+0x5770>
  408704:	cbz	w22, 408730 <__fxstatat@plt+0x5770>
  408708:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40870c:	sub	x8, x8, x27
  408710:	cmp	x19, x8
  408714:	b.hi	408898 <__fxstatat@plt+0x58d8>  // b.pmore
  408718:	add	x19, x27, x19
  40871c:	subs	x28, x28, x27
  408720:	add	x25, x25, x27
  408724:	mov	x21, x27
  408728:	b.ne	408678 <__fxstatat@plt+0x56b8>  // b.any
  40872c:	b	40884c <__fxstatat@plt+0x588c>
  408730:	cmp	w21, #0x0
  408734:	csel	x24, xzr, x27, ne  // ne = any
  408738:	add	x19, x24, x19
  40873c:	tbz	w23, #0, 408760 <__fxstatat@plt+0x57a0>
  408740:	ldur	w8, [x29, #-20]
  408744:	ldur	w0, [x29, #-4]
  408748:	ldur	x1, [x29, #-16]
  40874c:	mov	x3, x19
  408750:	and	w2, w8, #0x1
  408754:	bl	408968 <__fxstatat@plt+0x59a8>
  408758:	tbnz	w0, #0, 408778 <__fxstatat@plt+0x57b8>
  40875c:	b	408910 <__fxstatat@plt+0x5950>
  408760:	ldur	w0, [x29, #-4]
  408764:	mov	x1, x20
  408768:	mov	x2, x19
  40876c:	bl	40a9a0 <__fxstatat@plt+0x79e0>
  408770:	cmp	x0, x19
  408774:	b.ne	4088d0 <__fxstatat@plt+0x5910>  // b.any
  408778:	tbz	w22, #0, 408650 <__fxstatat@plt+0x5690>
  40877c:	mov	x19, x27
  408780:	b	408664 <__fxstatat@plt+0x56a4>
  408784:	mov	w26, wzr
  408788:	b	4086d8 <__fxstatat@plt+0x5718>
  40878c:	mov	w26, #0x1                   	// #1
  408790:	b	4086d8 <__fxstatat@plt+0x5718>
  408794:	bl	402f10 <__errno_location@plt>
  408798:	ldr	w20, [x0]
  40879c:	cmp	w20, #0x4
  4087a0:	b.ne	408934 <__fxstatat@plt+0x5974>  // b.any
  4087a4:	cbnz	x27, 408610 <__fxstatat@plt+0x5650>
  4087a8:	b	408870 <__fxstatat@plt+0x58b0>
  4087ac:	mov	x1, x23
  4087b0:	mov	x21, x0
  4087b4:	b	4087f0 <__fxstatat@plt+0x5830>
  4087b8:	ldur	w8, [x29, #-20]
  4087bc:	ldur	w0, [x29, #-4]
  4087c0:	ldur	x1, [x29, #-16]
  4087c4:	mov	x3, x20
  4087c8:	and	w2, w8, #0x1
  4087cc:	bl	408968 <__fxstatat@plt+0x59a8>
  4087d0:	tbz	w0, #0, 408910 <__fxstatat@plt+0x5950>
  4087d4:	cmp	x22, #0x0
  4087d8:	mov	x19, xzr
  4087dc:	csel	x21, x21, xzr, ne  // ne = any
  4087e0:	mov	x1, x23
  4087e4:	subs	x21, x21, x22
  4087e8:	add	x23, x23, x22
  4087ec:	b.eq	40884c <__fxstatat@plt+0x588c>  // b.none
  4087f0:	cmp	x22, x21
  4087f4:	csel	x22, x22, x21, cc  // cc = lo, ul, last
  4087f8:	cset	w8, cc  // cc = lo, ul, last
  4087fc:	cbz	x22, 40882c <__fxstatat@plt+0x586c>
  408800:	orr	w8, w8, w26
  408804:	tbz	w8, #0, 40882c <__fxstatat@plt+0x586c>
  408808:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40880c:	sub	x8, x8, x22
  408810:	cmp	x19, x8
  408814:	b.hi	408898 <__fxstatat@plt+0x58d8>  // b.pmore
  408818:	add	x19, x22, x19
  40881c:	subs	x21, x21, x22
  408820:	add	x23, x23, x22
  408824:	b.ne	4087f0 <__fxstatat@plt+0x5830>  // b.any
  408828:	b	40884c <__fxstatat@plt+0x588c>
  40882c:	add	x20, x22, x19
  408830:	tbnz	w26, #0, 4087b8 <__fxstatat@plt+0x57f8>
  408834:	ldur	w0, [x29, #-4]
  408838:	mov	x2, x20
  40883c:	bl	40a9a0 <__fxstatat@plt+0x79e0>
  408840:	cmp	x0, x20
  408844:	b.eq	4087d4 <__fxstatat@plt+0x5814>  // b.none
  408848:	b	4088d0 <__fxstatat@plt+0x5910>
  40884c:	ldp	x8, x27, [x29, #-40]
  408850:	ldp	x21, x9, [sp, #40]
  408854:	ldr	w24, [sp, #20]
  408858:	ldr	x25, [sp, #8]
  40885c:	sub	x27, x27, x8
  408860:	and	w8, w26, #0x1
  408864:	strb	w8, [x9]
  408868:	ldp	x23, x22, [sp, #24]
  40886c:	cbnz	x27, 408610 <__fxstatat@plt+0x5650>
  408870:	tbz	w26, #0, 408890 <__fxstatat@plt+0x58d0>
  408874:	ldur	w8, [x29, #-20]
  408878:	ldur	w0, [x29, #-4]
  40887c:	ldur	x1, [x29, #-16]
  408880:	mov	x3, x19
  408884:	and	w2, w8, #0x1
  408888:	bl	408968 <__fxstatat@plt+0x59a8>
  40888c:	tbz	w0, #0, 408910 <__fxstatat@plt+0x5950>
  408890:	mov	w0, #0x1                   	// #1
  408894:	b	408914 <__fxstatat@plt+0x5954>
  408898:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  40889c:	add	x1, x1, #0xf5b
  4088a0:	mov	w2, #0x5                   	// #5
  4088a4:	mov	x0, xzr
  4088a8:	bl	402e70 <dcgettext@plt>
  4088ac:	ldr	x1, [sp]
  4088b0:	mov	x19, x0
  4088b4:	mov	w0, #0x4                   	// #4
  4088b8:	bl	40d4e4 <__fxstatat@plt+0xa524>
  4088bc:	mov	x3, x0
  4088c0:	mov	w0, wzr
  4088c4:	mov	w1, wzr
  4088c8:	mov	x2, x19
  4088cc:	b	40890c <__fxstatat@plt+0x594c>
  4088d0:	bl	402f10 <__errno_location@plt>
  4088d4:	ldr	w20, [x0]
  4088d8:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4088dc:	add	x1, x1, #0xf4a
  4088e0:	mov	w2, #0x5                   	// #5
  4088e4:	mov	x0, xzr
  4088e8:	bl	402e70 <dcgettext@plt>
  4088ec:	ldur	x1, [x29, #-16]
  4088f0:	mov	x21, x0
  4088f4:	mov	w0, #0x4                   	// #4
  4088f8:	bl	40d4e4 <__fxstatat@plt+0xa524>
  4088fc:	mov	x3, x0
  408900:	mov	w0, wzr
  408904:	mov	w1, w20
  408908:	mov	x2, x21
  40890c:	bl	402850 <error@plt>
  408910:	mov	w0, wzr
  408914:	ldp	x20, x19, [sp, #176]
  408918:	ldp	x22, x21, [sp, #160]
  40891c:	ldp	x24, x23, [sp, #144]
  408920:	ldp	x26, x25, [sp, #128]
  408924:	ldp	x28, x27, [sp, #112]
  408928:	ldp	x29, x30, [sp, #96]
  40892c:	add	sp, sp, #0xc0
  408930:	ret
  408934:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408938:	add	x1, x1, #0xf39
  40893c:	mov	w2, #0x5                   	// #5
  408940:	mov	x0, xzr
  408944:	bl	402e70 <dcgettext@plt>
  408948:	ldr	x1, [sp]
  40894c:	mov	x19, x0
  408950:	mov	w0, #0x4                   	// #4
  408954:	bl	40d4e4 <__fxstatat@plt+0xa524>
  408958:	mov	x3, x0
  40895c:	mov	w0, wzr
  408960:	mov	w1, w20
  408964:	b	4088c8 <__fxstatat@plt+0x5908>
  408968:	stp	x29, x30, [sp, #-48]!
  40896c:	stp	x22, x21, [sp, #16]
  408970:	stp	x20, x19, [sp, #32]
  408974:	mov	w22, w2
  408978:	mov	x19, x1
  40897c:	mov	w2, #0x1                   	// #1
  408980:	mov	x1, x3
  408984:	mov	x29, sp
  408988:	mov	x20, x3
  40898c:	mov	w21, w0
  408990:	bl	402950 <lseek@plt>
  408994:	tbnz	x0, #63, 4089c8 <__fxstatat@plt+0x5a08>
  408998:	tbz	w22, #0, 408a1c <__fxstatat@plt+0x5a5c>
  40899c:	sub	x2, x0, x20
  4089a0:	mov	w1, #0x3                   	// #3
  4089a4:	mov	w0, w21
  4089a8:	mov	x3, x20
  4089ac:	bl	402ec0 <fallocate@plt>
  4089b0:	tbnz	w0, #31, 408a30 <__fxstatat@plt+0x5a70>
  4089b4:	mov	w0, #0x1                   	// #1
  4089b8:	ldp	x20, x19, [sp, #32]
  4089bc:	ldp	x22, x21, [sp, #16]
  4089c0:	ldp	x29, x30, [sp], #48
  4089c4:	ret
  4089c8:	bl	402f10 <__errno_location@plt>
  4089cc:	ldr	w20, [x0]
  4089d0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4089d4:	add	x1, x1, #0xf02
  4089d8:	mov	w2, #0x5                   	// #5
  4089dc:	mov	x0, xzr
  4089e0:	bl	402e70 <dcgettext@plt>
  4089e4:	mov	x21, x0
  4089e8:	mov	w0, #0x4                   	// #4
  4089ec:	mov	x1, x19
  4089f0:	bl	40d4e4 <__fxstatat@plt+0xa524>
  4089f4:	mov	x3, x0
  4089f8:	mov	w0, wzr
  4089fc:	mov	w1, w20
  408a00:	mov	x2, x21
  408a04:	bl	402850 <error@plt>
  408a08:	mov	w0, wzr
  408a0c:	ldp	x20, x19, [sp, #32]
  408a10:	ldp	x22, x21, [sp, #16]
  408a14:	ldp	x29, x30, [sp], #48
  408a18:	ret
  408a1c:	mov	w0, #0x1                   	// #1
  408a20:	ldp	x20, x19, [sp, #32]
  408a24:	ldp	x22, x21, [sp, #16]
  408a28:	ldp	x29, x30, [sp], #48
  408a2c:	ret
  408a30:	bl	402f10 <__errno_location@plt>
  408a34:	ldr	w20, [x0]
  408a38:	mov	w0, #0x1                   	// #1
  408a3c:	cmp	w20, #0x26
  408a40:	b.eq	4089b8 <__fxstatat@plt+0x59f8>  // b.none
  408a44:	cmp	w20, #0x5f
  408a48:	b.eq	4089b8 <__fxstatat@plt+0x59f8>  // b.none
  408a4c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408a50:	add	x1, x1, #0xf23
  408a54:	b	4089d8 <__fxstatat@plt+0x5a18>
  408a58:	sub	sp, sp, #0x110
  408a5c:	stp	x29, x30, [sp, #240]
  408a60:	add	x29, sp, #0xf0
  408a64:	stp	x28, x19, [sp, #256]
  408a68:	mov	x19, x1
  408a6c:	stp	x2, x3, [x29, #-112]
  408a70:	stp	x4, x5, [x29, #-96]
  408a74:	stp	x6, x7, [x29, #-80]
  408a78:	stp	q1, q2, [sp, #16]
  408a7c:	stp	q3, q4, [sp, #48]
  408a80:	str	q0, [sp]
  408a84:	stp	q5, q6, [sp, #80]
  408a88:	str	q7, [sp, #112]
  408a8c:	bl	402f10 <__errno_location@plt>
  408a90:	mov	x8, #0xffffffffffffffd0    	// #-48
  408a94:	mov	x9, sp
  408a98:	movk	x8, #0xff80, lsl #32
  408a9c:	sub	x10, x29, #0x70
  408aa0:	add	x9, x9, #0x80
  408aa4:	ldr	w1, [x0]
  408aa8:	stp	x9, x8, [x29, #-16]
  408aac:	add	x8, x29, #0x20
  408ab0:	add	x9, x10, #0x30
  408ab4:	stp	x8, x9, [x29, #-32]
  408ab8:	ldp	q0, q1, [x29, #-32]
  408abc:	sub	x3, x29, #0x40
  408ac0:	mov	w0, wzr
  408ac4:	mov	x2, x19
  408ac8:	stp	q0, q1, [x29, #-64]
  408acc:	bl	40f0b0 <__fxstatat@plt+0xc0f0>
  408ad0:	ldp	x28, x19, [sp, #256]
  408ad4:	ldp	x29, x30, [sp, #240]
  408ad8:	add	sp, sp, #0x110
  408adc:	ret
  408ae0:	sub	sp, sp, #0x110
  408ae4:	stp	x29, x30, [sp, #240]
  408ae8:	add	x29, sp, #0xf0
  408aec:	stp	x28, x19, [sp, #256]
  408af0:	mov	x19, x1
  408af4:	stp	x2, x3, [x29, #-112]
  408af8:	stp	x4, x5, [x29, #-96]
  408afc:	stp	x6, x7, [x29, #-80]
  408b00:	stp	q1, q2, [sp, #16]
  408b04:	stp	q3, q4, [sp, #48]
  408b08:	str	q0, [sp]
  408b0c:	stp	q5, q6, [sp, #80]
  408b10:	str	q7, [sp, #112]
  408b14:	bl	402f10 <__errno_location@plt>
  408b18:	ldr	w1, [x0]
  408b1c:	cmp	w1, #0x3d
  408b20:	b.eq	408b2c <__fxstatat@plt+0x5b6c>  // b.none
  408b24:	cmp	w1, #0x5f
  408b28:	b.ne	408b3c <__fxstatat@plt+0x5b7c>  // b.any
  408b2c:	ldp	x28, x19, [sp, #256]
  408b30:	ldp	x29, x30, [sp, #240]
  408b34:	add	sp, sp, #0x110
  408b38:	ret
  408b3c:	mov	x8, #0xffffffffffffffd0    	// #-48
  408b40:	mov	x10, sp
  408b44:	sub	x11, x29, #0x70
  408b48:	movk	x8, #0xff80, lsl #32
  408b4c:	add	x9, x29, #0x20
  408b50:	add	x10, x10, #0x80
  408b54:	add	x11, x11, #0x30
  408b58:	stp	x10, x8, [x29, #-16]
  408b5c:	stp	x9, x11, [x29, #-32]
  408b60:	ldp	q0, q1, [x29, #-32]
  408b64:	sub	x3, x29, #0x40
  408b68:	mov	w0, wzr
  408b6c:	mov	x2, x19
  408b70:	stp	q0, q1, [x29, #-64]
  408b74:	bl	40f0b0 <__fxstatat@plt+0xc0f0>
  408b78:	ldp	x28, x19, [sp, #256]
  408b7c:	ldp	x29, x30, [sp, #240]
  408b80:	add	sp, sp, #0x110
  408b84:	ret
  408b88:	mov	w0, #0x4                   	// #4
  408b8c:	b	40d4e4 <__fxstatat@plt+0xa524>
  408b90:	ret
  408b94:	stp	x29, x30, [sp, #-32]!
  408b98:	stp	x20, x19, [sp, #16]
  408b9c:	mov	x19, x1
  408ba0:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  408ba4:	add	x1, x1, #0xfbf
  408ba8:	mov	w2, #0x10                  	// #16
  408bac:	mov	x29, sp
  408bb0:	mov	x20, x0
  408bb4:	bl	402a60 <strncmp@plt>
  408bb8:	cbz	w0, 408bd0 <__fxstatat@plt+0x5c10>
  408bbc:	mov	x0, x20
  408bc0:	mov	x1, x19
  408bc4:	bl	402de0 <attr_copy_check_permissions@plt>
  408bc8:	cmp	w0, #0x0
  408bcc:	cset	w0, ne  // ne = any
  408bd0:	ldp	x20, x19, [sp, #16]
  408bd4:	ldp	x29, x30, [sp], #32
  408bd8:	ret
  408bdc:	sub	sp, sp, #0x40
  408be0:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  408be4:	ldr	x8, [x8, #2352]
  408be8:	stp	x0, x1, [sp, #8]
  408bec:	add	x1, sp, #0x8
  408bf0:	stp	x29, x30, [sp, #32]
  408bf4:	mov	x0, x8
  408bf8:	str	x19, [sp, #48]
  408bfc:	add	x29, sp, #0x20
  408c00:	str	xzr, [sp, #24]
  408c04:	bl	40b9b8 <__fxstatat@plt+0x89f8>
  408c08:	cbz	x0, 408c20 <__fxstatat@plt+0x5c60>
  408c0c:	mov	x19, x0
  408c10:	ldr	x0, [x0, #16]
  408c14:	bl	402cf0 <free@plt>
  408c18:	mov	x0, x19
  408c1c:	bl	402cf0 <free@plt>
  408c20:	ldr	x19, [sp, #48]
  408c24:	ldp	x29, x30, [sp, #32]
  408c28:	add	sp, sp, #0x40
  408c2c:	ret
  408c30:	stp	x29, x30, [sp, #-32]!
  408c34:	str	x19, [sp, #16]
  408c38:	mov	x19, x0
  408c3c:	ldr	x0, [x0, #16]
  408c40:	mov	x29, sp
  408c44:	bl	402cf0 <free@plt>
  408c48:	mov	x0, x19
  408c4c:	ldr	x19, [sp, #16]
  408c50:	ldp	x29, x30, [sp], #32
  408c54:	b	402cf0 <free@plt>
  408c58:	sub	sp, sp, #0x30
  408c5c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  408c60:	ldr	x8, [x8, #2352]
  408c64:	stp	x0, x1, [sp, #8]
  408c68:	add	x1, sp, #0x8
  408c6c:	stp	x29, x30, [sp, #32]
  408c70:	mov	x0, x8
  408c74:	add	x29, sp, #0x20
  408c78:	bl	40abd8 <__fxstatat@plt+0x7c18>
  408c7c:	cbz	x0, 408c84 <__fxstatat@plt+0x5cc4>
  408c80:	ldr	x0, [x0, #16]
  408c84:	ldp	x29, x30, [sp, #32]
  408c88:	add	sp, sp, #0x30
  408c8c:	ret
  408c90:	stp	x29, x30, [sp, #-48]!
  408c94:	stp	x22, x21, [sp, #16]
  408c98:	mov	x22, x0
  408c9c:	mov	w0, #0x18                  	// #24
  408ca0:	stp	x20, x19, [sp, #32]
  408ca4:	mov	x29, sp
  408ca8:	mov	x20, x2
  408cac:	mov	x21, x1
  408cb0:	bl	40f9c0 <__fxstatat@plt+0xca00>
  408cb4:	mov	x19, x0
  408cb8:	mov	x0, x22
  408cbc:	bl	40fca4 <__fxstatat@plt+0xcce4>
  408cc0:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  408cc4:	ldr	x8, [x8, #2352]
  408cc8:	stp	x20, x0, [x19, #8]
  408ccc:	mov	x1, x19
  408cd0:	str	x21, [x19]
  408cd4:	mov	x0, x8
  408cd8:	bl	40b980 <__fxstatat@plt+0x89c0>
  408cdc:	cbz	x0, 408d24 <__fxstatat@plt+0x5d64>
  408ce0:	mov	x20, x0
  408ce4:	cmp	x0, x19
  408ce8:	b.eq	408d10 <__fxstatat@plt+0x5d50>  // b.none
  408cec:	ldr	x0, [x19, #16]
  408cf0:	bl	402cf0 <free@plt>
  408cf4:	mov	x0, x19
  408cf8:	bl	402cf0 <free@plt>
  408cfc:	ldr	x0, [x20, #16]
  408d00:	ldp	x20, x19, [sp, #32]
  408d04:	ldp	x22, x21, [sp, #16]
  408d08:	ldp	x29, x30, [sp], #48
  408d0c:	ret
  408d10:	mov	x0, xzr
  408d14:	ldp	x20, x19, [sp, #32]
  408d18:	ldp	x22, x21, [sp, #16]
  408d1c:	ldp	x29, x30, [sp], #48
  408d20:	ret
  408d24:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  408d28:	stp	x29, x30, [sp, #-16]!
  408d2c:	adrp	x2, 408000 <__fxstatat@plt+0x5040>
  408d30:	adrp	x3, 408000 <__fxstatat@plt+0x5040>
  408d34:	adrp	x4, 408000 <__fxstatat@plt+0x5040>
  408d38:	add	x2, x2, #0xd6c
  408d3c:	add	x3, x3, #0xd7c
  408d40:	add	x4, x4, #0xc30
  408d44:	mov	w0, #0x67                  	// #103
  408d48:	mov	x1, xzr
  408d4c:	mov	x29, sp
  408d50:	bl	40aee0 <__fxstatat@plt+0x7f20>
  408d54:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  408d58:	str	x0, [x8, #2352]
  408d5c:	cbz	x0, 408d68 <__fxstatat@plt+0x5da8>
  408d60:	ldp	x29, x30, [sp], #16
  408d64:	ret
  408d68:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  408d6c:	ldr	x8, [x0]
  408d70:	udiv	x9, x8, x1
  408d74:	msub	x0, x9, x1, x8
  408d78:	ret
  408d7c:	ldr	x8, [x0]
  408d80:	ldr	x9, [x1]
  408d84:	cmp	x8, x9
  408d88:	b.ne	408da0 <__fxstatat@plt+0x5de0>  // b.any
  408d8c:	ldr	x8, [x0, #8]
  408d90:	ldr	x9, [x1, #8]
  408d94:	cmp	x8, x9
  408d98:	cset	w0, eq  // eq = none
  408d9c:	ret
  408da0:	mov	w0, wzr
  408da4:	ret
  408da8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  408dac:	ldr	x0, [x8, #2352]
  408db0:	b	40b18c <__fxstatat@plt+0x81cc>
  408db4:	mov	w8, #0x1                   	// #1
  408db8:	str	w0, [x1]
  408dbc:	str	xzr, [x1, #24]
  408dc0:	str	xzr, [x1, #40]
  408dc4:	str	xzr, [x1, #8]
  408dc8:	strh	wzr, [x1, #32]
  408dcc:	str	w8, [x1, #16]
  408dd0:	ret
  408dd4:	stp	x29, x30, [sp, #-96]!
  408dd8:	stp	x28, x27, [sp, #16]
  408ddc:	stp	x26, x25, [sp, #32]
  408de0:	stp	x24, x23, [sp, #48]
  408de4:	stp	x22, x21, [sp, #64]
  408de8:	stp	x20, x19, [sp, #80]
  408dec:	mov	x29, sp
  408df0:	sub	sp, sp, #0x1, lsl #12
  408df4:	sub	sp, sp, #0x10
  408df8:	ldr	x23, [x0, #40]
  408dfc:	mov	x19, x0
  408e00:	add	x0, sp, #0x8
  408e04:	mov	w2, #0x1000                	// #4096
  408e08:	mov	w1, wzr
  408e0c:	add	x20, sp, #0x8
  408e10:	bl	402ab0 <memset@plt>
  408e14:	ldr	x8, [x19, #8]
  408e18:	mov	w21, #0x48                  	// #72
  408e1c:	mov	w1, #0x660b                	// #26123
  408e20:	add	x2, sp, #0x8
  408e24:	str	x8, [sp, #8]
  408e28:	ldr	w9, [x19, #16]
  408e2c:	mvn	x8, x8
  408e30:	str	w21, [sp, #32]
  408e34:	str	x8, [sp, #16]
  408e38:	str	w9, [sp, #24]
  408e3c:	ldr	w0, [x19]
  408e40:	movk	w1, #0xc020, lsl #16
  408e44:	bl	402f90 <ioctl@plt>
  408e48:	tbnz	w0, #31, 409000 <__fxstatat@plt+0x6040>
  408e4c:	mov	x24, #0x5555555555555555    	// #6148914691236517205
  408e50:	movk	x24, #0x5556
  408e54:	mov	w22, wzr
  408e58:	movk	x24, #0x555, lsl #48
  408e5c:	mov	w25, #0x18                  	// #24
  408e60:	mov	w27, #0x38                  	// #56
  408e64:	mov	x28, #0x7fffffffffffffff    	// #9223372036854775807
  408e68:	ldr	w8, [sp, #28]
  408e6c:	cbz	w8, 409020 <__fxstatat@plt+0x6060>
  408e70:	ldr	x9, [x19, #24]
  408e74:	mvn	x10, x8
  408e78:	cmp	x9, x10
  408e7c:	b.hi	409088 <__fxstatat@plt+0x60c8>  // b.pmore
  408e80:	add	x8, x9, x8
  408e84:	cmp	x8, x24
  408e88:	str	x8, [x19, #24]
  408e8c:	b.cs	4090a8 <__fxstatat@plt+0x60e8>  // b.hs, b.nlast
  408e90:	ldr	x0, [x19, #40]
  408e94:	add	x8, x8, x8, lsl #1
  408e98:	lsl	x1, x8, #3
  408e9c:	sub	x23, x23, x0
  408ea0:	bl	40fa40 <__fxstatat@plt+0xca80>
  408ea4:	str	x0, [x19, #40]
  408ea8:	ldr	w8, [sp, #28]
  408eac:	add	x23, x0, x23
  408eb0:	cbz	w8, 408f70 <__fxstatat@plt+0x5fb0>
  408eb4:	mov	w9, wzr
  408eb8:	b	408ed4 <__fxstatat@plt+0x5f14>
  408ebc:	add	x10, x16, x10
  408ec0:	str	x10, [x23, #8]
  408ec4:	str	w14, [x23, #16]
  408ec8:	add	w9, w9, #0x1
  408ecc:	cmp	w9, w8
  408ed0:	b.cs	408f70 <__fxstatat@plt+0x5fb0>  // b.hs, b.nlast
  408ed4:	umaddl	x12, w9, w27, x20
  408ed8:	ldr	x11, [x12, #32]!
  408edc:	mov	x13, x12
  408ee0:	ldr	x10, [x13, #16]!
  408ee4:	sub	x14, x28, x10
  408ee8:	cmp	x11, x14
  408eec:	b.hi	409068 <__fxstatat@plt+0x60a8>  // b.pmore
  408ef0:	mov	w14, w9
  408ef4:	cbz	w22, 408f2c <__fxstatat@plt+0x5f6c>
  408ef8:	madd	x14, x14, x27, x20
  408efc:	ldr	w14, [x14, #72]
  408f00:	ldr	w15, [x23, #16]
  408f04:	ldp	x17, x16, [x23]
  408f08:	and	w18, w14, #0xfffffffe
  408f0c:	cmp	w15, w18
  408f10:	add	x15, x16, x17
  408f14:	b.ne	408f20 <__fxstatat@plt+0x5f60>  // b.any
  408f18:	cmp	x15, x11
  408f1c:	b.eq	408ebc <__fxstatat@plt+0x5efc>  // b.none
  408f20:	cmp	x15, x11
  408f24:	b.hi	408f38 <__fxstatat@plt+0x5f78>  // b.pmore
  408f28:	b	408f5c <__fxstatat@plt+0x5f9c>
  408f2c:	ldr	x15, [x19, #8]
  408f30:	cmp	x15, x11
  408f34:	b.ls	408f54 <__fxstatat@plt+0x5f94>  // b.plast
  408f38:	sub	x11, x15, x11
  408f3c:	subs	x10, x10, x11
  408f40:	b.hi	409000 <__fxstatat@plt+0x6040>  // b.pmore
  408f44:	sub	w9, w9, #0x1
  408f48:	str	x15, [x12]
  408f4c:	str	x10, [x13]
  408f50:	b	408ec8 <__fxstatat@plt+0x5f08>
  408f54:	madd	x12, x14, x27, x20
  408f58:	ldr	w14, [x12, #72]
  408f5c:	umaddl	x23, w22, w25, x0
  408f60:	stp	x11, x10, [x23]
  408f64:	str	w14, [x23, #16]
  408f68:	add	w22, w22, #0x1
  408f6c:	b	408ec8 <__fxstatat@plt+0x5f08>
  408f70:	ldrb	w8, [x23, #16]
  408f74:	tbz	w8, #0, 408f80 <__fxstatat@plt+0x5fc0>
  408f78:	mov	w8, #0x1                   	// #1
  408f7c:	strb	w8, [x19, #33]
  408f80:	ldrb	w8, [x19, #33]
  408f84:	cmp	w22, #0x49
  408f88:	b.cc	408fa4 <__fxstatat@plt+0x5fe4>  // b.lo, b.ul, b.last
  408f8c:	cbnz	w8, 409038 <__fxstatat@plt+0x6078>
  408f90:	sub	w22, w22, #0x1
  408f94:	umaddl	x8, w22, w25, x0
  408f98:	sub	x23, x8, #0x18
  408f9c:	str	x22, [x19, #24]
  408fa0:	b	408fb0 <__fxstatat@plt+0x5ff0>
  408fa4:	mov	w9, w22
  408fa8:	str	x9, [x19, #24]
  408fac:	cbnz	w8, 409040 <__fxstatat@plt+0x6080>
  408fb0:	ldp	x8, x9, [x23]
  408fb4:	cmp	w22, #0x47
  408fb8:	add	x26, x9, x8
  408fbc:	str	x26, [x19, #8]
  408fc0:	b.hi	409040 <__fxstatat@plt+0x6080>  // b.pmore
  408fc4:	add	x0, sp, #0x8
  408fc8:	mov	w2, #0x1000                	// #4096
  408fcc:	mov	w1, wzr
  408fd0:	bl	402ab0 <memset@plt>
  408fd4:	ldr	w8, [x19, #16]
  408fd8:	mvn	x9, x26
  408fdc:	str	w21, [sp, #32]
  408fe0:	stp	x26, x9, [sp, #8]
  408fe4:	str	w8, [sp, #24]
  408fe8:	ldr	w0, [x19]
  408fec:	mov	w1, #0x660b                	// #26123
  408ff0:	add	x2, sp, #0x8
  408ff4:	movk	w1, #0xc020, lsl #16
  408ff8:	bl	402f90 <ioctl@plt>
  408ffc:	tbz	w0, #31, 408e68 <__fxstatat@plt+0x5ea8>
  409000:	ldr	x8, [x19, #8]
  409004:	cbz	x8, 409010 <__fxstatat@plt+0x6050>
  409008:	mov	w0, wzr
  40900c:	b	409044 <__fxstatat@plt+0x6084>
  409010:	mov	w0, wzr
  409014:	mov	w8, #0x1                   	// #1
  409018:	strb	w8, [x19, #32]
  40901c:	b	409044 <__fxstatat@plt+0x6084>
  409020:	ldr	x8, [x19, #8]
  409024:	mov	w9, #0x1                   	// #1
  409028:	strb	w9, [x19, #33]
  40902c:	cmp	x8, #0x0
  409030:	cset	w0, ne  // ne = any
  409034:	b	409044 <__fxstatat@plt+0x6084>
  409038:	mov	w8, w22
  40903c:	str	x8, [x19, #24]
  409040:	mov	w0, #0x1                   	// #1
  409044:	add	sp, sp, #0x1, lsl #12
  409048:	add	sp, sp, #0x10
  40904c:	ldp	x20, x19, [sp, #80]
  409050:	ldp	x22, x21, [sp, #64]
  409054:	ldp	x24, x23, [sp, #48]
  409058:	ldp	x26, x25, [sp, #32]
  40905c:	ldp	x28, x27, [sp, #16]
  409060:	ldp	x29, x30, [sp], #96
  409064:	ret
  409068:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40906c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  409070:	adrp	x3, 414000 <__fxstatat@plt+0x11040>
  409074:	add	x0, x0, #0x46
  409078:	add	x1, x1, #0x7
  40907c:	add	x3, x3, #0x19
  409080:	mov	w2, #0x8d                  	// #141
  409084:	bl	402f00 <__assert_fail@plt>
  409088:	adrp	x0, 413000 <__fxstatat@plt+0x10040>
  40908c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  409090:	adrp	x3, 414000 <__fxstatat@plt+0x11040>
  409094:	add	x0, x0, #0xfd0
  409098:	add	x1, x1, #0x7
  40909c:	add	x3, x3, #0x19
  4090a0:	mov	w2, #0x7e                  	// #126
  4090a4:	bl	402f00 <__assert_fail@plt>
  4090a8:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  4090ac:	sub	sp, sp, #0x170
  4090b0:	stp	x28, x25, [sp, #304]
  4090b4:	stp	x24, x23, [sp, #320]
  4090b8:	stp	x22, x21, [sp, #336]
  4090bc:	stp	x20, x19, [sp, #352]
  4090c0:	mov	w25, w6
  4090c4:	mov	w21, w5
  4090c8:	mov	w22, w4
  4090cc:	mov	x20, x3
  4090d0:	mov	w19, w2
  4090d4:	mov	x23, x1
  4090d8:	mov	w24, w0
  4090dc:	stp	x29, x30, [sp, #288]
  4090e0:	add	x29, sp, #0x120
  4090e4:	tbnz	w6, #31, 4090f4 <__fxstatat@plt+0x6134>
  4090e8:	cmp	w25, #0x11
  4090ec:	b.eq	409120 <__fxstatat@plt+0x6160>  // b.none
  4090f0:	b	40921c <__fxstatat@plt+0x625c>
  4090f4:	mov	w0, w24
  4090f8:	mov	x1, x23
  4090fc:	mov	w2, w19
  409100:	mov	x3, x20
  409104:	mov	w4, w22
  409108:	bl	4028a0 <linkat@plt>
  40910c:	cbz	w0, 4091bc <__fxstatat@plt+0x61fc>
  409110:	bl	402f10 <__errno_location@plt>
  409114:	ldr	w25, [x0]
  409118:	cmp	w25, #0x11
  40911c:	b.ne	40921c <__fxstatat@plt+0x625c>  // b.any
  409120:	tbz	w21, #0, 40921c <__fxstatat@plt+0x625c>
  409124:	mov	x0, x20
  409128:	bl	40a4d8 <__fxstatat@plt+0x7518>
  40912c:	sub	x25, x0, x20
  409130:	add	x0, x25, #0x9
  409134:	cmp	x0, #0x101
  409138:	b.cs	409144 <__fxstatat@plt+0x6184>  // b.hs, b.nlast
  40913c:	add	x21, sp, #0x20
  409140:	b	409150 <__fxstatat@plt+0x6190>
  409144:	bl	4029f0 <malloc@plt>
  409148:	mov	x21, x0
  40914c:	cbz	x0, 4091e8 <__fxstatat@plt+0x6228>
  409150:	mov	x3, #0xffffffffffffffff    	// #-1
  409154:	mov	x0, x21
  409158:	mov	x1, x20
  40915c:	mov	x2, x25
  409160:	bl	402e40 <__mempcpy_chk@plt>
  409164:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  409168:	add	x8, x8, #0x86
  40916c:	ldr	x8, [x8]
  409170:	adrp	x3, 409000 <__fxstatat@plt+0x6040>
  409174:	strb	wzr, [x0, #8]
  409178:	add	x3, x3, #0x23c
  40917c:	str	x8, [x0]
  409180:	add	x2, sp, #0x8
  409184:	mov	w4, #0x6                   	// #6
  409188:	mov	x0, x21
  40918c:	mov	w1, wzr
  409190:	str	w24, [sp, #8]
  409194:	str	x23, [sp, #16]
  409198:	stp	w19, w22, [sp, #24]
  40919c:	bl	40e0e4 <__fxstatat@plt+0xb124>
  4091a0:	cbz	w0, 4091c4 <__fxstatat@plt+0x6204>
  4091a4:	bl	402f10 <__errno_location@plt>
  4091a8:	ldr	w25, [x0]
  4091ac:	add	x8, sp, #0x20
  4091b0:	cmp	x21, x8
  4091b4:	b.ne	409214 <__fxstatat@plt+0x6254>  // b.any
  4091b8:	b	40921c <__fxstatat@plt+0x625c>
  4091bc:	mov	w25, wzr
  4091c0:	b	40921c <__fxstatat@plt+0x625c>
  4091c4:	mov	w0, w19
  4091c8:	mov	x1, x21
  4091cc:	mov	w2, w19
  4091d0:	mov	x3, x20
  4091d4:	bl	402d40 <renameat@plt>
  4091d8:	cbz	w0, 4091f4 <__fxstatat@plt+0x6234>
  4091dc:	bl	402f10 <__errno_location@plt>
  4091e0:	ldr	w25, [x0]
  4091e4:	b	4091f8 <__fxstatat@plt+0x6238>
  4091e8:	bl	402f10 <__errno_location@plt>
  4091ec:	ldr	w25, [x0]
  4091f0:	b	40921c <__fxstatat@plt+0x625c>
  4091f4:	mov	w25, #0xffffffff            	// #-1
  4091f8:	mov	w0, w19
  4091fc:	mov	x1, x21
  409200:	mov	w2, wzr
  409204:	bl	4028f0 <unlinkat@plt>
  409208:	add	x8, sp, #0x20
  40920c:	cmp	x21, x8
  409210:	b.eq	40921c <__fxstatat@plt+0x625c>  // b.none
  409214:	mov	x0, x21
  409218:	bl	402cf0 <free@plt>
  40921c:	mov	w0, w25
  409220:	ldp	x20, x19, [sp, #352]
  409224:	ldp	x22, x21, [sp, #336]
  409228:	ldp	x24, x23, [sp, #320]
  40922c:	ldp	x28, x25, [sp, #304]
  409230:	ldp	x29, x30, [sp, #288]
  409234:	add	sp, sp, #0x170
  409238:	ret
  40923c:	ldr	w8, [x1]
  409240:	ldr	x9, [x1, #8]
  409244:	ldp	w2, w4, [x1, #16]
  409248:	mov	x3, x0
  40924c:	mov	w0, w8
  409250:	mov	x1, x9
  409254:	b	4028a0 <linkat@plt>
  409258:	sub	sp, sp, #0x150
  40925c:	stp	x28, x23, [sp, #288]
  409260:	stp	x22, x21, [sp, #304]
  409264:	stp	x20, x19, [sp, #320]
  409268:	mov	w23, w4
  40926c:	mov	w21, w3
  409270:	mov	x20, x2
  409274:	mov	w19, w1
  409278:	mov	x22, x0
  40927c:	stp	x29, x30, [sp, #272]
  409280:	add	x29, sp, #0x110
  409284:	tbnz	w4, #31, 409294 <__fxstatat@plt+0x62d4>
  409288:	cmp	w23, #0x11
  40928c:	b.eq	4092b8 <__fxstatat@plt+0x62f8>  // b.none
  409290:	b	4093bc <__fxstatat@plt+0x63fc>
  409294:	mov	x0, x22
  409298:	mov	w1, w19
  40929c:	mov	x2, x20
  4092a0:	bl	402eb0 <symlinkat@plt>
  4092a4:	cbz	w0, 409350 <__fxstatat@plt+0x6390>
  4092a8:	bl	402f10 <__errno_location@plt>
  4092ac:	ldr	w23, [x0]
  4092b0:	cmp	w23, #0x11
  4092b4:	b.ne	4093bc <__fxstatat@plt+0x63fc>  // b.any
  4092b8:	tbz	w21, #0, 4093bc <__fxstatat@plt+0x63fc>
  4092bc:	mov	x0, x20
  4092c0:	bl	40a4d8 <__fxstatat@plt+0x7518>
  4092c4:	sub	x23, x0, x20
  4092c8:	add	x0, x23, #0x9
  4092cc:	cmp	x0, #0x101
  4092d0:	b.cs	4092dc <__fxstatat@plt+0x631c>  // b.hs, b.nlast
  4092d4:	add	x21, sp, #0x10
  4092d8:	b	4092e8 <__fxstatat@plt+0x6328>
  4092dc:	bl	4029f0 <malloc@plt>
  4092e0:	mov	x21, x0
  4092e4:	cbz	x0, 409398 <__fxstatat@plt+0x63d8>
  4092e8:	mov	x3, #0xffffffffffffffff    	// #-1
  4092ec:	mov	x0, x21
  4092f0:	mov	x1, x20
  4092f4:	mov	x2, x23
  4092f8:	bl	402e40 <__mempcpy_chk@plt>
  4092fc:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  409300:	add	x8, x8, #0x86
  409304:	ldr	x8, [x8]
  409308:	adrp	x3, 409000 <__fxstatat@plt+0x6040>
  40930c:	strb	wzr, [x0, #8]
  409310:	add	x3, x3, #0x3d8
  409314:	str	x8, [x0]
  409318:	mov	x2, sp
  40931c:	mov	w4, #0x6                   	// #6
  409320:	mov	x0, x21
  409324:	mov	w1, wzr
  409328:	str	x22, [sp]
  40932c:	str	w19, [sp, #8]
  409330:	bl	40e0e4 <__fxstatat@plt+0xb124>
  409334:	cbz	w0, 409358 <__fxstatat@plt+0x6398>
  409338:	bl	402f10 <__errno_location@plt>
  40933c:	ldr	w23, [x0]
  409340:	add	x8, sp, #0x10
  409344:	cmp	x21, x8
  409348:	b.ne	4093b4 <__fxstatat@plt+0x63f4>  // b.any
  40934c:	b	4093bc <__fxstatat@plt+0x63fc>
  409350:	mov	w23, wzr
  409354:	b	4093bc <__fxstatat@plt+0x63fc>
  409358:	mov	w0, w19
  40935c:	mov	x1, x21
  409360:	mov	w2, w19
  409364:	mov	x3, x20
  409368:	bl	402d40 <renameat@plt>
  40936c:	cbz	w0, 4093a4 <__fxstatat@plt+0x63e4>
  409370:	bl	402f10 <__errno_location@plt>
  409374:	ldr	w23, [x0]
  409378:	mov	w0, w19
  40937c:	mov	x1, x21
  409380:	mov	w2, wzr
  409384:	bl	4028f0 <unlinkat@plt>
  409388:	add	x8, sp, #0x10
  40938c:	cmp	x21, x8
  409390:	b.ne	4093b4 <__fxstatat@plt+0x63f4>  // b.any
  409394:	b	4093bc <__fxstatat@plt+0x63fc>
  409398:	bl	402f10 <__errno_location@plt>
  40939c:	ldr	w23, [x0]
  4093a0:	b	4093bc <__fxstatat@plt+0x63fc>
  4093a4:	mov	w23, #0xffffffff            	// #-1
  4093a8:	add	x8, sp, #0x10
  4093ac:	cmp	x21, x8
  4093b0:	b.eq	4093bc <__fxstatat@plt+0x63fc>  // b.none
  4093b4:	mov	x0, x21
  4093b8:	bl	402cf0 <free@plt>
  4093bc:	mov	w0, w23
  4093c0:	ldp	x20, x19, [sp, #320]
  4093c4:	ldp	x22, x21, [sp, #304]
  4093c8:	ldp	x28, x23, [sp, #288]
  4093cc:	ldp	x29, x30, [sp, #272]
  4093d0:	add	sp, sp, #0x150
  4093d4:	ret
  4093d8:	ldr	x8, [x1]
  4093dc:	ldr	w1, [x1, #8]
  4093e0:	mov	x2, x0
  4093e4:	mov	x0, x8
  4093e8:	b	402eb0 <symlinkat@plt>
  4093ec:	stp	x29, x30, [sp, #-48]!
  4093f0:	stp	x22, x21, [sp, #16]
  4093f4:	stp	x20, x19, [sp, #32]
  4093f8:	mov	x29, sp
  4093fc:	mov	x20, x2
  409400:	mov	x21, x0
  409404:	bl	40be18 <__fxstatat@plt+0x8e58>
  409408:	mov	w19, w0
  40940c:	cmn	w0, #0x1
  409410:	b.eq	409444 <__fxstatat@plt+0x6484>  // b.none
  409414:	cmn	w19, #0x2
  409418:	b.ne	409480 <__fxstatat@plt+0x64c0>  // b.any
  40941c:	bl	402f10 <__errno_location@plt>
  409420:	ldr	w20, [x0]
  409424:	mov	x0, x21
  409428:	bl	40d948 <__fxstatat@plt+0xa988>
  40942c:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  409430:	mov	x3, x0
  409434:	add	x2, x2, #0xb4a
  409438:	mov	w0, wzr
  40943c:	mov	w1, w20
  409440:	b	40947c <__fxstatat@plt+0x64bc>
  409444:	bl	402f10 <__errno_location@plt>
  409448:	ldr	w21, [x0]
  40944c:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  409450:	add	x1, x1, #0xd00
  409454:	mov	w2, #0x5                   	// #5
  409458:	mov	x0, xzr
  40945c:	bl	402e70 <dcgettext@plt>
  409460:	mov	x22, x0
  409464:	mov	x0, x20
  409468:	bl	40d948 <__fxstatat@plt+0xa988>
  40946c:	mov	x3, x0
  409470:	mov	w0, wzr
  409474:	mov	w1, w21
  409478:	mov	x2, x22
  40947c:	bl	402850 <error@plt>
  409480:	mov	w0, w19
  409484:	ldp	x20, x19, [sp, #32]
  409488:	ldp	x22, x21, [sp, #16]
  40948c:	ldp	x29, x30, [sp], #48
  409490:	ret
  409494:	stp	x29, x30, [sp, #-48]!
  409498:	stp	x22, x21, [sp, #16]
  40949c:	stp	x20, x19, [sp, #32]
  4094a0:	mov	x29, sp
  4094a4:	mov	x20, x0
  4094a8:	bl	40be78 <__fxstatat@plt+0x8eb8>
  4094ac:	mov	w19, w0
  4094b0:	cbz	w0, 4094f0 <__fxstatat@plt+0x6530>
  4094b4:	bl	402f10 <__errno_location@plt>
  4094b8:	ldr	w21, [x0]
  4094bc:	adrp	x1, 413000 <__fxstatat@plt+0x10040>
  4094c0:	add	x1, x1, #0x76d
  4094c4:	mov	w2, #0x5                   	// #5
  4094c8:	mov	x0, xzr
  4094cc:	bl	402e70 <dcgettext@plt>
  4094d0:	mov	x22, x0
  4094d4:	mov	x0, x20
  4094d8:	bl	40d948 <__fxstatat@plt+0xa988>
  4094dc:	mov	x3, x0
  4094e0:	mov	w0, wzr
  4094e4:	mov	w1, w21
  4094e8:	mov	x2, x22
  4094ec:	bl	402850 <error@plt>
  4094f0:	mov	w0, w19
  4094f4:	ldp	x20, x19, [sp, #32]
  4094f8:	ldp	x22, x21, [sp, #16]
  4094fc:	ldp	x29, x30, [sp], #48
  409500:	ret
  409504:	stp	x29, x30, [sp, #-64]!
  409508:	cmp	x1, #0x401
  40950c:	mov	w8, #0x401                 	// #1025
  409510:	stp	x20, x19, [sp, #48]
  409514:	mov	x19, x0
  409518:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  40951c:	stp	x24, x23, [sp, #16]
  409520:	stp	x22, x21, [sp, #32]
  409524:	mov	x29, sp
  409528:	b	409530 <__fxstatat@plt+0x6570>
  40952c:	lsl	x20, x20, #1
  409530:	mov	x0, x20
  409534:	bl	4029f0 <malloc@plt>
  409538:	mov	x21, x0
  40953c:	cbz	x0, 4095c0 <__fxstatat@plt+0x6600>
  409540:	mov	x0, x19
  409544:	mov	x1, x21
  409548:	mov	x2, x20
  40954c:	bl	4028b0 <readlink@plt>
  409550:	mov	x22, x0
  409554:	tbz	x0, #63, 409568 <__fxstatat@plt+0x65a8>
  409558:	bl	402f10 <__errno_location@plt>
  40955c:	ldr	w24, [x0]
  409560:	cmp	w24, #0x22
  409564:	b.ne	4095ac <__fxstatat@plt+0x65ec>  // b.any
  409568:	cmp	x22, x20
  40956c:	b.cc	4095a4 <__fxstatat@plt+0x65e4>  // b.lo, b.ul, b.last
  409570:	mov	x0, x21
  409574:	bl	402cf0 <free@plt>
  409578:	lsr	x8, x20, #62
  40957c:	cbz	x8, 40952c <__fxstatat@plt+0x656c>
  409580:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409584:	cmp	x20, x8
  409588:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  40958c:	b.cc	409530 <__fxstatat@plt+0x6570>  // b.lo, b.ul, b.last
  409590:	bl	402f10 <__errno_location@plt>
  409594:	mov	x21, xzr
  409598:	mov	w8, #0xc                   	// #12
  40959c:	str	w8, [x0]
  4095a0:	b	4095c0 <__fxstatat@plt+0x6600>
  4095a4:	strb	wzr, [x21, x22]
  4095a8:	b	4095c0 <__fxstatat@plt+0x6600>
  4095ac:	mov	x23, x0
  4095b0:	mov	x0, x21
  4095b4:	bl	402cf0 <free@plt>
  4095b8:	mov	x21, xzr
  4095bc:	str	w24, [x23]
  4095c0:	mov	x0, x21
  4095c4:	ldp	x20, x19, [sp, #48]
  4095c8:	ldp	x22, x21, [sp, #32]
  4095cc:	ldp	x24, x23, [sp, #16]
  4095d0:	ldp	x29, x30, [sp], #64
  4095d4:	ret
  4095d8:	mov	w0, #0x1                   	// #1
  4095dc:	b	4030dc <__fxstatat@plt+0x11c>
  4095e0:	stp	x29, x30, [sp, #-96]!
  4095e4:	stp	x28, x27, [sp, #16]
  4095e8:	stp	x26, x25, [sp, #32]
  4095ec:	stp	x24, x23, [sp, #48]
  4095f0:	stp	x22, x21, [sp, #64]
  4095f4:	stp	x20, x19, [sp, #80]
  4095f8:	mov	x29, sp
  4095fc:	mov	x22, x3
  409600:	mov	x23, x2
  409604:	mov	x25, x1
  409608:	mov	x19, x0
  40960c:	bl	402820 <strlen@plt>
  409610:	ldr	x24, [x25]
  409614:	cbz	x24, 409698 <__fxstatat@plt+0x66d8>
  409618:	mov	x20, x0
  40961c:	mov	w26, wzr
  409620:	mov	x21, xzr
  409624:	cbz	x23, 4096a4 <__fxstatat@plt+0x66e4>
  409628:	add	x28, x25, #0x8
  40962c:	mov	x27, #0xffffffffffffffff    	// #-1
  409630:	mov	x25, x23
  409634:	b	409664 <__fxstatat@plt+0x66a4>
  409638:	madd	x0, x27, x22, x23
  40963c:	mov	x1, x25
  409640:	mov	x2, x22
  409644:	bl	402b00 <bcmp@plt>
  409648:	cmp	w0, #0x0
  40964c:	cset	w8, ne  // ne = any
  409650:	orr	w26, w26, w8
  409654:	ldr	x24, [x28, x21, lsl #3]
  409658:	add	x21, x21, #0x1
  40965c:	add	x25, x25, x22
  409660:	cbz	x24, 4096f4 <__fxstatat@plt+0x6734>
  409664:	mov	x0, x24
  409668:	mov	x1, x19
  40966c:	mov	x2, x20
  409670:	bl	402a60 <strncmp@plt>
  409674:	cbnz	w0, 409654 <__fxstatat@plt+0x6694>
  409678:	mov	x0, x24
  40967c:	bl	402820 <strlen@plt>
  409680:	cmp	x0, x20
  409684:	b.eq	40969c <__fxstatat@plt+0x66dc>  // b.none
  409688:	cmn	x27, #0x1
  40968c:	b.ne	409638 <__fxstatat@plt+0x6678>  // b.any
  409690:	mov	x27, x21
  409694:	b	409654 <__fxstatat@plt+0x6694>
  409698:	mov	x21, #0xffffffffffffffff    	// #-1
  40969c:	mov	x0, x21
  4096a0:	b	409700 <__fxstatat@plt+0x6740>
  4096a4:	add	x22, x25, #0x8
  4096a8:	mov	x27, #0xffffffffffffffff    	// #-1
  4096ac:	b	4096cc <__fxstatat@plt+0x670c>
  4096b0:	cmn	x27, #0x1
  4096b4:	cset	w8, ne  // ne = any
  4096b8:	csel	x27, x21, x27, eq  // eq = none
  4096bc:	orr	w26, w26, w8
  4096c0:	ldr	x24, [x22, x21, lsl #3]
  4096c4:	add	x21, x21, #0x1
  4096c8:	cbz	x24, 4096f4 <__fxstatat@plt+0x6734>
  4096cc:	mov	x0, x24
  4096d0:	mov	x1, x19
  4096d4:	mov	x2, x20
  4096d8:	bl	402a60 <strncmp@plt>
  4096dc:	cbnz	w0, 4096c0 <__fxstatat@plt+0x6700>
  4096e0:	mov	x0, x24
  4096e4:	bl	402820 <strlen@plt>
  4096e8:	cmp	x0, x20
  4096ec:	b.ne	4096b0 <__fxstatat@plt+0x66f0>  // b.any
  4096f0:	b	40969c <__fxstatat@plt+0x66dc>
  4096f4:	tst	w26, #0x1
  4096f8:	mov	x8, #0xfffffffffffffffe    	// #-2
  4096fc:	csel	x0, x8, x27, ne  // ne = any
  409700:	ldp	x20, x19, [sp, #80]
  409704:	ldp	x22, x21, [sp, #64]
  409708:	ldp	x24, x23, [sp, #48]
  40970c:	ldp	x26, x25, [sp, #32]
  409710:	ldp	x28, x27, [sp, #16]
  409714:	ldp	x29, x30, [sp], #96
  409718:	ret
  40971c:	stp	x29, x30, [sp, #-48]!
  409720:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  409724:	adrp	x9, 414000 <__fxstatat@plt+0x11040>
  409728:	add	x8, x8, #0xaf
  40972c:	add	x9, x9, #0x94
  409730:	cmn	x2, #0x1
  409734:	stp	x20, x19, [sp, #32]
  409738:	mov	x19, x1
  40973c:	mov	x20, x0
  409740:	csel	x1, x9, x8, eq  // eq = none
  409744:	mov	w2, #0x5                   	// #5
  409748:	mov	x0, xzr
  40974c:	str	x21, [sp, #16]
  409750:	mov	x29, sp
  409754:	bl	402e70 <dcgettext@plt>
  409758:	mov	x21, x0
  40975c:	mov	w1, #0x8                   	// #8
  409760:	mov	w0, wzr
  409764:	mov	x2, x19
  409768:	bl	40d44c <__fxstatat@plt+0xa48c>
  40976c:	mov	x19, x0
  409770:	mov	w0, #0x1                   	// #1
  409774:	mov	x1, x20
  409778:	bl	40d938 <__fxstatat@plt+0xa978>
  40977c:	mov	x2, x21
  409780:	mov	x3, x19
  409784:	ldp	x20, x19, [sp, #32]
  409788:	ldr	x21, [sp, #16]
  40978c:	mov	x4, x0
  409790:	mov	w0, wzr
  409794:	mov	w1, wzr
  409798:	ldp	x29, x30, [sp], #48
  40979c:	b	402850 <error@plt>
  4097a0:	stp	x29, x30, [sp, #-96]!
  4097a4:	stp	x20, x19, [sp, #80]
  4097a8:	mov	x20, x1
  4097ac:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4097b0:	stp	x22, x21, [sp, #64]
  4097b4:	mov	x19, x2
  4097b8:	mov	x21, x0
  4097bc:	add	x1, x1, #0xcc
  4097c0:	mov	w2, #0x5                   	// #5
  4097c4:	mov	x0, xzr
  4097c8:	stp	x28, x27, [sp, #16]
  4097cc:	stp	x26, x25, [sp, #32]
  4097d0:	stp	x24, x23, [sp, #48]
  4097d4:	mov	x29, sp
  4097d8:	bl	402e70 <dcgettext@plt>
  4097dc:	adrp	x26, 425000 <__fxstatat@plt+0x22040>
  4097e0:	ldr	x1, [x26, #1152]
  4097e4:	bl	402e80 <fputs_unlocked@plt>
  4097e8:	ldr	x24, [x21]
  4097ec:	cbz	x24, 409894 <__fxstatat@plt+0x68d4>
  4097f0:	add	x28, x21, #0x8
  4097f4:	adrp	x21, 414000 <__fxstatat@plt+0x11040>
  4097f8:	mov	x27, xzr
  4097fc:	mov	x23, xzr
  409800:	mov	x22, xzr
  409804:	add	x21, x21, #0xe1
  409808:	b	409844 <__fxstatat@plt+0x6884>
  40980c:	mov	x25, xzr
  409810:	ldr	x23, [x26, #1152]
  409814:	mov	x0, x24
  409818:	bl	40d948 <__fxstatat@plt+0xa988>
  40981c:	mov	x3, x0
  409820:	mov	w1, #0x1                   	// #1
  409824:	mov	x0, x23
  409828:	mov	x2, x21
  40982c:	bl	402c70 <__fprintf_chk@plt>
  409830:	add	x23, x20, x25
  409834:	ldr	x24, [x28, x22, lsl #3]
  409838:	add	x22, x22, #0x1
  40983c:	add	x27, x27, x19
  409840:	cbz	x24, 409894 <__fxstatat@plt+0x68d4>
  409844:	cbz	x22, 40980c <__fxstatat@plt+0x684c>
  409848:	add	x1, x20, x27
  40984c:	mov	x0, x23
  409850:	mov	x2, x19
  409854:	bl	402b00 <bcmp@plt>
  409858:	mov	x25, x27
  40985c:	cbnz	w0, 409810 <__fxstatat@plt+0x6850>
  409860:	ldr	x25, [x26, #1152]
  409864:	mov	x0, x24
  409868:	bl	40d948 <__fxstatat@plt+0xa988>
  40986c:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  409870:	mov	x3, x0
  409874:	mov	w1, #0x1                   	// #1
  409878:	mov	x0, x25
  40987c:	add	x2, x2, #0xb48
  409880:	bl	402c70 <__fprintf_chk@plt>
  409884:	ldr	x24, [x28, x22, lsl #3]
  409888:	add	x22, x22, #0x1
  40988c:	add	x27, x27, x19
  409890:	cbnz	x24, 409844 <__fxstatat@plt+0x6884>
  409894:	ldr	x0, [x26, #1152]
  409898:	ldp	x8, x9, [x0, #40]
  40989c:	cmp	x8, x9
  4098a0:	b.cs	4098d0 <__fxstatat@plt+0x6910>  // b.hs, b.nlast
  4098a4:	add	x9, x8, #0x1
  4098a8:	mov	w10, #0xa                   	// #10
  4098ac:	str	x9, [x0, #40]
  4098b0:	strb	w10, [x8]
  4098b4:	ldp	x20, x19, [sp, #80]
  4098b8:	ldp	x22, x21, [sp, #64]
  4098bc:	ldp	x24, x23, [sp, #48]
  4098c0:	ldp	x26, x25, [sp, #32]
  4098c4:	ldp	x28, x27, [sp, #16]
  4098c8:	ldp	x29, x30, [sp], #96
  4098cc:	ret
  4098d0:	ldp	x20, x19, [sp, #80]
  4098d4:	ldp	x22, x21, [sp, #64]
  4098d8:	ldp	x24, x23, [sp, #48]
  4098dc:	ldp	x26, x25, [sp, #32]
  4098e0:	ldp	x28, x27, [sp, #16]
  4098e4:	mov	w1, #0xa                   	// #10
  4098e8:	ldp	x29, x30, [sp], #96
  4098ec:	b	402c00 <__overflow@plt>
  4098f0:	stp	x29, x30, [sp, #-80]!
  4098f4:	stp	x24, x23, [sp, #32]
  4098f8:	stp	x22, x21, [sp, #48]
  4098fc:	mov	x21, x3
  409900:	mov	x22, x2
  409904:	mov	x24, x1
  409908:	mov	x23, x0
  40990c:	mov	x0, x1
  409910:	mov	x1, x2
  409914:	mov	x2, x3
  409918:	mov	x3, x4
  40991c:	str	x25, [sp, #16]
  409920:	stp	x20, x19, [sp, #64]
  409924:	mov	x29, sp
  409928:	mov	x19, x5
  40992c:	mov	x20, x4
  409930:	bl	4095e0 <__fxstatat@plt+0x6620>
  409934:	tbz	x0, #63, 4099b0 <__fxstatat@plt+0x69f0>
  409938:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  40993c:	adrp	x9, 414000 <__fxstatat@plt+0x11040>
  409940:	add	x8, x8, #0xaf
  409944:	add	x9, x9, #0x94
  409948:	cmn	x0, #0x1
  40994c:	csel	x1, x9, x8, eq  // eq = none
  409950:	mov	w2, #0x5                   	// #5
  409954:	mov	x0, xzr
  409958:	bl	402e70 <dcgettext@plt>
  40995c:	mov	x25, x0
  409960:	mov	w1, #0x8                   	// #8
  409964:	mov	w0, wzr
  409968:	mov	x2, x24
  40996c:	bl	40d44c <__fxstatat@plt+0xa48c>
  409970:	mov	x24, x0
  409974:	mov	w0, #0x1                   	// #1
  409978:	mov	x1, x23
  40997c:	bl	40d938 <__fxstatat@plt+0xa978>
  409980:	mov	x4, x0
  409984:	mov	w0, wzr
  409988:	mov	w1, wzr
  40998c:	mov	x2, x25
  409990:	mov	x3, x24
  409994:	bl	402850 <error@plt>
  409998:	mov	x0, x22
  40999c:	mov	x1, x21
  4099a0:	mov	x2, x20
  4099a4:	bl	4097a0 <__fxstatat@plt+0x67e0>
  4099a8:	blr	x19
  4099ac:	mov	x0, #0xffffffffffffffff    	// #-1
  4099b0:	ldp	x20, x19, [sp, #64]
  4099b4:	ldp	x22, x21, [sp, #48]
  4099b8:	ldp	x24, x23, [sp, #32]
  4099bc:	ldr	x25, [sp, #16]
  4099c0:	ldp	x29, x30, [sp], #80
  4099c4:	ret
  4099c8:	stp	x29, x30, [sp, #-64]!
  4099cc:	stp	x22, x21, [sp, #32]
  4099d0:	stp	x20, x19, [sp, #48]
  4099d4:	ldr	x20, [x1]
  4099d8:	str	x23, [sp, #16]
  4099dc:	mov	x29, sp
  4099e0:	cbz	x20, 409a30 <__fxstatat@plt+0x6a70>
  4099e4:	mov	x22, x2
  4099e8:	mov	x23, x1
  4099ec:	mov	x1, x2
  4099f0:	mov	x2, x3
  4099f4:	mov	x19, x3
  4099f8:	mov	x21, x0
  4099fc:	bl	402b00 <bcmp@plt>
  409a00:	cbz	w0, 409a30 <__fxstatat@plt+0x6a70>
  409a04:	add	x22, x22, x19
  409a08:	add	x23, x23, #0x8
  409a0c:	ldr	x20, [x23]
  409a10:	cbz	x20, 409a30 <__fxstatat@plt+0x6a70>
  409a14:	mov	x0, x21
  409a18:	mov	x1, x22
  409a1c:	mov	x2, x19
  409a20:	bl	402b00 <bcmp@plt>
  409a24:	add	x22, x22, x19
  409a28:	add	x23, x23, #0x8
  409a2c:	cbnz	w0, 409a0c <__fxstatat@plt+0x6a4c>
  409a30:	mov	x0, x20
  409a34:	ldp	x20, x19, [sp, #48]
  409a38:	ldp	x22, x21, [sp, #32]
  409a3c:	ldr	x23, [sp, #16]
  409a40:	ldp	x29, x30, [sp], #64
  409a44:	ret
  409a48:	stp	x29, x30, [sp, #-32]!
  409a4c:	stp	x20, x19, [sp, #16]
  409a50:	mov	x19, x0
  409a54:	mov	x29, sp
  409a58:	cbnz	x0, 409a70 <__fxstatat@plt+0x6ab0>
  409a5c:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  409a60:	add	x0, x0, #0xe9
  409a64:	bl	402f20 <getenv@plt>
  409a68:	mov	x19, x0
  409a6c:	cbz	x0, 409a94 <__fxstatat@plt+0x6ad4>
  409a70:	ldrb	w8, [x19]
  409a74:	adrp	x20, 414000 <__fxstatat@plt+0x11040>
  409a78:	add	x20, x20, #0x101
  409a7c:	cbz	w8, 409a9c <__fxstatat@plt+0x6adc>
  409a80:	mov	x0, x19
  409a84:	bl	40a4d8 <__fxstatat@plt+0x7518>
  409a88:	cmp	x19, x0
  409a8c:	csel	x20, x19, x20, eq  // eq = none
  409a90:	b	409a9c <__fxstatat@plt+0x6adc>
  409a94:	adrp	x20, 414000 <__fxstatat@plt+0x11040>
  409a98:	add	x20, x20, #0x101
  409a9c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  409aa0:	str	x20, [x8, #2360]
  409aa4:	ldp	x20, x19, [sp, #16]
  409aa8:	ldp	x29, x30, [sp], #32
  409aac:	ret
  409ab0:	sub	sp, sp, #0xe0
  409ab4:	str	w0, [sp, #28]
  409ab8:	mov	x0, x1
  409abc:	stp	x29, x30, [sp, #128]
  409ac0:	stp	x28, x27, [sp, #144]
  409ac4:	stp	x26, x25, [sp, #160]
  409ac8:	stp	x24, x23, [sp, #176]
  409acc:	stp	x22, x21, [sp, #192]
  409ad0:	stp	x20, x19, [sp, #208]
  409ad4:	add	x29, sp, #0x80
  409ad8:	mov	w22, w3
  409adc:	mov	w21, w2
  409ae0:	mov	x26, x1
  409ae4:	bl	40a4d8 <__fxstatat@plt+0x7518>
  409ae8:	sub	x25, x0, x26
  409aec:	bl	402820 <strlen@plt>
  409af0:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  409af4:	ldr	x19, [x8, #2360]
  409af8:	add	x28, x25, x0
  409afc:	cbnz	x19, 409b50 <__fxstatat@plt+0x6b90>
  409b00:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  409b04:	add	x0, x0, #0xe9
  409b08:	mov	w20, w21
  409b0c:	bl	402f20 <getenv@plt>
  409b10:	cbz	x0, 409b3c <__fxstatat@plt+0x6b7c>
  409b14:	ldrb	w8, [x0]
  409b18:	adrp	x19, 414000 <__fxstatat@plt+0x11040>
  409b1c:	mov	x21, x0
  409b20:	add	x19, x19, #0x101
  409b24:	cbz	w8, 409b44 <__fxstatat@plt+0x6b84>
  409b28:	mov	x0, x21
  409b2c:	bl	40a4d8 <__fxstatat@plt+0x7518>
  409b30:	cmp	x21, x0
  409b34:	csel	x19, x21, x19, eq  // eq = none
  409b38:	b	409b44 <__fxstatat@plt+0x6b84>
  409b3c:	adrp	x19, 414000 <__fxstatat@plt+0x11040>
  409b40:	add	x19, x19, #0x101
  409b44:	mov	w21, w20
  409b48:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  409b4c:	str	x19, [x8, #2360]
  409b50:	mov	x0, x19
  409b54:	bl	402820 <strlen@plt>
  409b58:	add	x9, x0, #0x1
  409b5c:	mov	w8, #0x9                   	// #9
  409b60:	cmp	x9, #0x9
  409b64:	stur	x9, [x29, #-48]
  409b68:	csinc	x8, x8, x0, ls  // ls = plast
  409b6c:	add	x9, x28, #0x1
  409b70:	add	x0, x9, x8
  409b74:	stur	x9, [x29, #-24]
  409b78:	str	x0, [sp, #56]
  409b7c:	bl	4029f0 <malloc@plt>
  409b80:	mov	x23, x0
  409b84:	cbz	x0, 40a03c <__fxstatat@plt+0x707c>
  409b88:	mov	x27, xzr
  409b8c:	mov	w8, #0xffffffff            	// #-1
  409b90:	add	x9, x28, #0x4
  409b94:	stp	x9, xzr, [sp, #8]
  409b98:	stur	w8, [x29, #-12]
  409b9c:	str	w22, [sp, #52]
  409ba0:	str	x26, [sp, #32]
  409ba4:	stur	x28, [x29, #-40]
  409ba8:	ldur	x2, [x29, #-24]
  409bac:	mov	x0, x23
  409bb0:	mov	x1, x26
  409bb4:	bl	402800 <memcpy@plt>
  409bb8:	cmp	w21, #0x1
  409bbc:	b.ne	409bd8 <__fxstatat@plt+0x6c18>  // b.any
  409bc0:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  409bc4:	ldr	x1, [x8, #2360]
  409bc8:	ldur	x2, [x29, #-48]
  409bcc:	add	x0, x23, x28
  409bd0:	bl	402800 <memcpy@plt>
  409bd4:	b	409f44 <__fxstatat@plt+0x6f84>
  409bd8:	add	x19, x23, x25
  409bdc:	mov	x0, x19
  409be0:	bl	40a538 <__fxstatat@plt+0x7578>
  409be4:	mov	x28, x0
  409be8:	cbz	x27, 409c2c <__fxstatat@plt+0x6c6c>
  409bec:	mov	x0, x27
  409bf0:	bl	402ca0 <rewinddir@plt>
  409bf4:	mov	w8, #0x2                   	// #2
  409bf8:	stur	w8, [x29, #-28]
  409bfc:	mov	x0, x27
  409c00:	bl	402b10 <readdir@plt>
  409c04:	cbz	x0, 409e58 <__fxstatat@plt+0x6e98>
  409c08:	ldr	x8, [sp, #56]
  409c0c:	mov	x24, x0
  409c10:	stur	w21, [x29, #-60]
  409c14:	add	x26, x28, #0x4
  409c18:	add	x21, x28, #0x2
  409c1c:	str	x8, [sp, #40]
  409c20:	mov	w8, #0x1                   	// #1
  409c24:	stur	x8, [x29, #-56]
  409c28:	b	409c80 <__fxstatat@plt+0x6cc0>
  409c2c:	ldrh	w8, [x19]
  409c30:	ldr	w0, [sp, #28]
  409c34:	mov	w9, #0x2e                  	// #46
  409c38:	sub	x3, x29, #0xc
  409c3c:	mov	x1, x23
  409c40:	mov	w2, wzr
  409c44:	strh	w9, [x19]
  409c48:	sturh	w8, [x29, #-8]
  409c4c:	bl	40bce4 <__fxstatat@plt+0x8d24>
  409c50:	mov	x27, x0
  409c54:	cbz	x0, 409e14 <__fxstatat@plt+0x6e54>
  409c58:	mov	w10, #0x2                   	// #2
  409c5c:	b	409e28 <__fxstatat@plt+0x6e68>
  409c60:	add	w9, w9, #0x1
  409c64:	strb	w9, [x8]
  409c68:	mov	w8, w22
  409c6c:	stur	w22, [x29, #-28]
  409c70:	mov	x0, x27
  409c74:	bl	402b10 <readdir@plt>
  409c78:	mov	x24, x0
  409c7c:	cbz	x0, 409df4 <__fxstatat@plt+0x6e34>
  409c80:	add	x19, x24, #0x13
  409c84:	mov	x0, x19
  409c88:	bl	402820 <strlen@plt>
  409c8c:	cmp	x0, x26
  409c90:	b.cc	409c70 <__fxstatat@plt+0x6cb0>  // b.lo, b.ul, b.last
  409c94:	add	x0, x23, x25
  409c98:	mov	x1, x19
  409c9c:	mov	x2, x21
  409ca0:	bl	402b00 <bcmp@plt>
  409ca4:	cbnz	w0, 409c70 <__fxstatat@plt+0x6cb0>
  409ca8:	add	x19, x24, x28
  409cac:	ldrb	w9, [x19, #21]!
  409cb0:	sub	w8, w9, #0x31
  409cb4:	cmp	w8, #0x8
  409cb8:	b.hi	409c70 <__fxstatat@plt+0x6cb0>  // b.pmore
  409cbc:	sub	x8, x19, #0x2
  409cc0:	ldrb	w8, [x8, #3]
  409cc4:	cmp	w9, #0x39
  409cc8:	cset	w22, eq  // eq = none
  409ccc:	sub	w9, w8, #0x30
  409cd0:	cmp	w9, #0x9
  409cd4:	b.hi	409d14 <__fxstatat@plt+0x6d54>  // b.pmore
  409cd8:	add	x9, x24, x28
  409cdc:	mov	w10, #0x17                  	// #23
  409ce0:	and	w11, w8, #0xff
  409ce4:	ldrb	w8, [x9, x10]
  409ce8:	cmp	w11, #0x39
  409cec:	cset	w11, eq  // eq = none
  409cf0:	and	w22, w11, w22
  409cf4:	sub	w11, w8, #0x30
  409cf8:	cmp	w11, #0xa
  409cfc:	add	x10, x10, #0x1
  409d00:	b.cc	409ce0 <__fxstatat@plt+0x6d20>  // b.lo, b.ul, b.last
  409d04:	sub	x20, x10, #0x16
  409d08:	cmp	w8, #0x7e
  409d0c:	b.ne	409c70 <__fxstatat@plt+0x6cb0>  // b.any
  409d10:	b	409d20 <__fxstatat@plt+0x6d60>
  409d14:	mov	w20, #0x1                   	// #1
  409d18:	cmp	w8, #0x7e
  409d1c:	b.ne	409c70 <__fxstatat@plt+0x6cb0>  // b.any
  409d20:	add	x8, x20, x19
  409d24:	ldrb	w8, [x8, #1]
  409d28:	cbnz	w8, 409c70 <__fxstatat@plt+0x6cb0>
  409d2c:	ldur	x8, [x29, #-56]
  409d30:	cmp	x8, x20
  409d34:	b.cs	409dcc <__fxstatat@plt+0x6e0c>  // b.hs, b.nlast
  409d38:	ldr	x8, [sp, #8]
  409d3c:	add	x9, x20, x22
  409d40:	stur	x9, [x29, #-56]
  409d44:	add	x8, x8, x9
  409d48:	ldr	x9, [sp, #40]
  409d4c:	cmp	x9, x8
  409d50:	b.cs	409d78 <__fxstatat@plt+0x6db8>  // b.hs, b.nlast
  409d54:	lsr	x9, x8, #62
  409d58:	cmp	x9, #0x0
  409d5c:	cset	w9, eq  // eq = none
  409d60:	lsl	x1, x8, x9
  409d64:	mov	x0, x23
  409d68:	str	x1, [sp, #40]
  409d6c:	bl	402b20 <realloc@plt>
  409d70:	cbz	x0, 40a024 <__fxstatat@plt+0x7064>
  409d74:	mov	x23, x0
  409d78:	ldur	x9, [x29, #-40]
  409d7c:	mov	w10, #0x7e2e                	// #32302
  409d80:	add	x2, x20, #0x2
  409d84:	mov	x1, x19
  409d88:	add	x8, x23, x9
  409d8c:	strh	w10, [x23, x9]
  409d90:	mov	w9, #0x30                  	// #48
  409d94:	strb	w9, [x8, #2]!
  409d98:	add	x24, x8, x22
  409d9c:	mov	x0, x24
  409da0:	bl	402800 <memcpy@plt>
  409da4:	add	x8, x24, x20
  409da8:	ldrb	w9, [x8, #-1]!
  409dac:	cmp	w9, #0x39
  409db0:	b.ne	409c60 <__fxstatat@plt+0x6ca0>  // b.any
  409db4:	mov	w10, #0x30                  	// #48
  409db8:	strb	w10, [x8]
  409dbc:	ldrb	w9, [x8, #-1]!
  409dc0:	cmp	w9, #0x39
  409dc4:	b.eq	409db8 <__fxstatat@plt+0x6df8>  // b.none
  409dc8:	b	409c60 <__fxstatat@plt+0x6ca0>
  409dcc:	b.ne	409c70 <__fxstatat@plt+0x6cb0>  // b.any
  409dd0:	ldur	x8, [x29, #-40]
  409dd4:	ldur	x2, [x29, #-56]
  409dd8:	mov	x1, x19
  409ddc:	add	x8, x23, x8
  409de0:	add	x0, x8, #0x2
  409de4:	bl	402c40 <memcmp@plt>
  409de8:	cmp	w0, #0x0
  409dec:	b.gt	409c70 <__fxstatat@plt+0x6cb0>
  409df0:	b	409d38 <__fxstatat@plt+0x6d78>
  409df4:	ldr	w22, [sp, #52]
  409df8:	ldr	x26, [sp, #32]
  409dfc:	ldur	x28, [x29, #-40]
  409e00:	ldur	w21, [x29, #-60]
  409e04:	ldur	w10, [x29, #-28]
  409e08:	cmp	w10, #0x1
  409e0c:	b.ne	409e78 <__fxstatat@plt+0x6eb8>  // b.any
  409e10:	b	409eac <__fxstatat@plt+0x6eec>
  409e14:	bl	402f10 <__errno_location@plt>
  409e18:	ldr	w8, [x0]
  409e1c:	cmp	w8, #0xc
  409e20:	mov	w8, #0x2                   	// #2
  409e24:	cinc	w10, w8, eq  // eq = none
  409e28:	ldurh	w8, [x29, #-8]
  409e2c:	add	x9, x19, x28
  409e30:	strh	w8, [x19]
  409e34:	mov	w8, #0x7e2e                	// #32302
  409e38:	movk	w8, #0x7e31, lsl #16
  409e3c:	strb	wzr, [x9, #4]
  409e40:	str	w8, [x9]
  409e44:	cbz	x27, 409e6c <__fxstatat@plt+0x6eac>
  409e48:	stur	w10, [x29, #-28]
  409e4c:	mov	x0, x27
  409e50:	bl	402b10 <readdir@plt>
  409e54:	cbnz	x0, 409c08 <__fxstatat@plt+0x6c48>
  409e58:	ldur	x28, [x29, #-40]
  409e5c:	ldur	w10, [x29, #-28]
  409e60:	cmp	w10, #0x1
  409e64:	b.ne	409e78 <__fxstatat@plt+0x6eb8>  // b.any
  409e68:	b	409eac <__fxstatat@plt+0x6eec>
  409e6c:	ldur	x28, [x29, #-40]
  409e70:	cmp	w10, #0x1
  409e74:	b.eq	409eac <__fxstatat@plt+0x6eec>  // b.none
  409e78:	cmp	w10, #0x2
  409e7c:	b.eq	409e8c <__fxstatat@plt+0x6ecc>  // b.none
  409e80:	cmp	w10, #0x3
  409e84:	b.ne	409f44 <__fxstatat@plt+0x6f84>  // b.any
  409e88:	b	40a024 <__fxstatat@plt+0x7064>
  409e8c:	cmp	w21, #0x2
  409e90:	b.ne	409eac <__fxstatat@plt+0x6eec>  // b.any
  409e94:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  409e98:	ldr	x1, [x8, #2360]
  409e9c:	ldur	x2, [x29, #-48]
  409ea0:	add	x0, x23, x28
  409ea4:	bl	402800 <memcpy@plt>
  409ea8:	mov	w21, #0x1                   	// #1
  409eac:	ldur	w24, [x29, #-12]
  409eb0:	mov	x0, x23
  409eb4:	mov	w20, w21
  409eb8:	bl	40a4d8 <__fxstatat@plt+0x7518>
  409ebc:	mov	x19, x0
  409ec0:	bl	40a538 <__fxstatat@plt+0x7578>
  409ec4:	mov	x21, x0
  409ec8:	cmp	x0, #0xf
  409ecc:	b.cc	409f18 <__fxstatat@plt+0x6f58>  // b.lo, b.ul, b.last
  409ed0:	ldr	x9, [sp, #16]
  409ed4:	mov	x8, x9
  409ed8:	cbnz	x9, 409f1c <__fxstatat@plt+0x6f5c>
  409edc:	tbnz	w24, #31, 409f8c <__fxstatat@plt+0x6fcc>
  409ee0:	bl	402f10 <__errno_location@plt>
  409ee4:	mov	x22, x26
  409ee8:	mov	x26, x0
  409eec:	str	wzr, [x0]
  409ef0:	mov	w1, #0x3                   	// #3
  409ef4:	mov	w0, w24
  409ef8:	bl	402c10 <fpathconf@plt>
  409efc:	ldr	w8, [x26]
  409f00:	mov	x26, x22
  409f04:	ldr	w22, [sp, #52]
  409f08:	cmp	w8, #0x0
  409f0c:	cset	w8, eq  // eq = none
  409f10:	sub	x8, x0, x8
  409f14:	b	409fcc <__fxstatat@plt+0x700c>
  409f18:	mov	w8, #0xff                  	// #255
  409f1c:	cmp	x8, x21
  409f20:	b.cs	409f40 <__fxstatat@plt+0x6f80>  // b.hs, b.nlast
  409f24:	add	x9, x23, x28
  409f28:	sub	x9, x9, x19
  409f2c:	sub	x10, x8, #0x1
  409f30:	cmp	x8, x9
  409f34:	csel	x8, x9, x10, hi  // hi = pmore
  409f38:	mov	w9, #0x7e                  	// #126
  409f3c:	strh	w9, [x19, x8]
  409f40:	mov	w21, w20
  409f44:	tbz	w22, #0, 409ff0 <__fxstatat@plt+0x7030>
  409f48:	ldur	w2, [x29, #-12]
  409f4c:	tbz	w2, #31, 409f5c <__fxstatat@plt+0x6f9c>
  409f50:	mov	x25, xzr
  409f54:	mov	w2, #0xffffff9c            	// #-100
  409f58:	stur	w2, [x29, #-12]
  409f5c:	cmp	w21, #0x1
  409f60:	cset	w4, ne  // ne = any
  409f64:	add	x3, x23, x25
  409f68:	mov	w0, #0xffffff9c            	// #-100
  409f6c:	mov	x1, x26
  409f70:	bl	40d960 <__fxstatat@plt+0xa9a0>
  409f74:	cbz	w0, 409ff0 <__fxstatat@plt+0x7030>
  409f78:	bl	402f10 <__errno_location@plt>
  409f7c:	ldr	w20, [x0]
  409f80:	cmp	w20, #0x11
  409f84:	b.eq	409ba8 <__fxstatat@plt+0x6be8>  // b.none
  409f88:	b	40a000 <__fxstatat@plt+0x7040>
  409f8c:	ldrh	w8, [x19]
  409f90:	sturh	w8, [x29, #-4]
  409f94:	mov	w8, #0x2e                  	// #46
  409f98:	strh	w8, [x19]
  409f9c:	bl	402f10 <__errno_location@plt>
  409fa0:	mov	x24, x0
  409fa4:	str	wzr, [x0]
  409fa8:	mov	w1, #0x3                   	// #3
  409fac:	mov	x0, x23
  409fb0:	bl	402930 <pathconf@plt>
  409fb4:	ldr	w8, [x24]
  409fb8:	ldurh	w9, [x29, #-4]
  409fbc:	cmp	w8, #0x0
  409fc0:	cset	w8, eq  // eq = none
  409fc4:	sub	x8, x0, x8
  409fc8:	strh	w9, [x19]
  409fcc:	cmn	x8, #0x1
  409fd0:	mov	w9, #0xe                   	// #14
  409fd4:	csinv	x9, x9, xzr, ne  // ne = any
  409fd8:	cmp	x8, #0x0
  409fdc:	csel	x8, x8, x9, ge  // ge = tcont
  409fe0:	str	x8, [sp, #16]
  409fe4:	cmp	x8, x21
  409fe8:	b.cc	409f24 <__fxstatat@plt+0x6f64>  // b.lo, b.ul, b.last
  409fec:	b	409f40 <__fxstatat@plt+0x6f80>
  409ff0:	cbz	x27, 40a03c <__fxstatat@plt+0x707c>
  409ff4:	mov	x0, x27
  409ff8:	bl	402b70 <closedir@plt>
  409ffc:	b	40a03c <__fxstatat@plt+0x707c>
  40a000:	mov	x19, x0
  40a004:	cbz	x27, 40a010 <__fxstatat@plt+0x7050>
  40a008:	mov	x0, x27
  40a00c:	bl	402b70 <closedir@plt>
  40a010:	mov	x0, x23
  40a014:	bl	402cf0 <free@plt>
  40a018:	mov	x23, xzr
  40a01c:	str	w20, [x19]
  40a020:	b	40a03c <__fxstatat@plt+0x707c>
  40a024:	mov	x0, x23
  40a028:	bl	402cf0 <free@plt>
  40a02c:	bl	402f10 <__errno_location@plt>
  40a030:	mov	w8, #0xc                   	// #12
  40a034:	mov	x23, xzr
  40a038:	str	w8, [x0]
  40a03c:	mov	x0, x23
  40a040:	ldp	x20, x19, [sp, #208]
  40a044:	ldp	x22, x21, [sp, #192]
  40a048:	ldp	x24, x23, [sp, #176]
  40a04c:	ldp	x26, x25, [sp, #160]
  40a050:	ldp	x28, x27, [sp, #144]
  40a054:	ldp	x29, x30, [sp, #128]
  40a058:	add	sp, sp, #0xe0
  40a05c:	ret
  40a060:	mov	w3, #0x1                   	// #1
  40a064:	b	409ab0 <__fxstatat@plt+0x6af0>
  40a068:	stp	x29, x30, [sp, #-16]!
  40a06c:	mov	w3, wzr
  40a070:	mov	x29, sp
  40a074:	bl	409ab0 <__fxstatat@plt+0x6af0>
  40a078:	cbz	x0, 40a084 <__fxstatat@plt+0x70c4>
  40a07c:	ldp	x29, x30, [sp], #16
  40a080:	ret
  40a084:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  40a088:	stp	x29, x30, [sp, #-32]!
  40a08c:	str	x19, [sp, #16]
  40a090:	mov	x29, sp
  40a094:	cbz	x1, 40a0d4 <__fxstatat@plt+0x7114>
  40a098:	ldrb	w8, [x1]
  40a09c:	cbz	w8, 40a0d4 <__fxstatat@plt+0x7114>
  40a0a0:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a0a4:	ldr	x5, [x8, #1040]
  40a0a8:	adrp	x19, 414000 <__fxstatat@plt+0x11040>
  40a0ac:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40a0b0:	add	x19, x19, #0x108
  40a0b4:	add	x2, x2, #0x128
  40a0b8:	mov	w4, #0x4                   	// #4
  40a0bc:	mov	x3, x19
  40a0c0:	bl	4098f0 <__fxstatat@plt+0x6930>
  40a0c4:	ldr	w0, [x19, x0, lsl #2]
  40a0c8:	ldr	x19, [sp, #16]
  40a0cc:	ldp	x29, x30, [sp], #32
  40a0d0:	ret
  40a0d4:	mov	w0, #0x2                   	// #2
  40a0d8:	ldr	x19, [sp, #16]
  40a0dc:	ldp	x29, x30, [sp], #32
  40a0e0:	ret
  40a0e4:	stp	x29, x30, [sp, #-32]!
  40a0e8:	str	x19, [sp, #16]
  40a0ec:	mov	x29, sp
  40a0f0:	cbz	x1, 40a108 <__fxstatat@plt+0x7148>
  40a0f4:	ldrb	w8, [x1]
  40a0f8:	cbz	w8, 40a108 <__fxstatat@plt+0x7148>
  40a0fc:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a100:	ldr	x5, [x8, #1040]
  40a104:	b	40a134 <__fxstatat@plt+0x7174>
  40a108:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40a10c:	add	x0, x0, #0x171
  40a110:	bl	402f20 <getenv@plt>
  40a114:	cbz	x0, 40a160 <__fxstatat@plt+0x71a0>
  40a118:	ldrb	w8, [x0]
  40a11c:	mov	x1, x0
  40a120:	cbz	w8, 40a160 <__fxstatat@plt+0x71a0>
  40a124:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a128:	ldr	x5, [x8, #1040]
  40a12c:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40a130:	add	x0, x0, #0x170
  40a134:	adrp	x19, 414000 <__fxstatat@plt+0x11040>
  40a138:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40a13c:	add	x19, x19, #0x108
  40a140:	add	x2, x2, #0x128
  40a144:	mov	w4, #0x4                   	// #4
  40a148:	mov	x3, x19
  40a14c:	bl	4098f0 <__fxstatat@plt+0x6930>
  40a150:	ldr	w0, [x19, x0, lsl #2]
  40a154:	ldr	x19, [sp, #16]
  40a158:	ldp	x29, x30, [sp], #32
  40a15c:	ret
  40a160:	mov	w0, #0x2                   	// #2
  40a164:	ldr	x19, [sp, #16]
  40a168:	ldp	x29, x30, [sp], #32
  40a16c:	ret
  40a170:	cbz	x0, 40a1bc <__fxstatat@plt+0x71fc>
  40a174:	cbz	x1, 40a1c8 <__fxstatat@plt+0x7208>
  40a178:	mov	x9, x0
  40a17c:	mov	x10, x1
  40a180:	mov	x8, x10
  40a184:	udiv	x10, x9, x10
  40a188:	msub	x10, x10, x8, x9
  40a18c:	mov	x9, x8
  40a190:	cbnz	x10, 40a180 <__fxstatat@plt+0x71c0>
  40a194:	udiv	x8, x0, x8
  40a198:	umulh	x9, x1, x8
  40a19c:	mul	x8, x1, x8
  40a1a0:	cmp	xzr, x9
  40a1a4:	cset	w9, ne  // ne = any
  40a1a8:	cmp	x8, x2
  40a1ac:	b.hi	40a1c8 <__fxstatat@plt+0x7208>  // b.pmore
  40a1b0:	cbnz	w9, 40a1c8 <__fxstatat@plt+0x7208>
  40a1b4:	mov	x0, x8
  40a1b8:	ret
  40a1bc:	cmp	x1, #0x0
  40a1c0:	mov	w8, #0x2000                	// #8192
  40a1c4:	csel	x0, x1, x8, ne  // ne = any
  40a1c8:	cmp	x0, x2
  40a1cc:	csel	x8, x2, x0, hi  // hi = pmore
  40a1d0:	mov	x0, x8
  40a1d4:	ret
  40a1d8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a1dc:	str	x0, [x8, #2368]
  40a1e0:	ret
  40a1e4:	stp	x29, x30, [sp, #-48]!
  40a1e8:	stp	x20, x19, [sp, #32]
  40a1ec:	adrp	x20, 425000 <__fxstatat@plt+0x22040>
  40a1f0:	ldr	x19, [x20, #1184]
  40a1f4:	str	x21, [sp, #16]
  40a1f8:	mov	x29, sp
  40a1fc:	mov	x0, x19
  40a200:	bl	410018 <__fxstatat@plt+0xd058>
  40a204:	cbz	x0, 40a21c <__fxstatat@plt+0x725c>
  40a208:	mov	w2, #0x1                   	// #1
  40a20c:	mov	x0, x19
  40a210:	mov	x1, xzr
  40a214:	bl	410058 <__fxstatat@plt+0xd098>
  40a218:	cbz	w0, 40a230 <__fxstatat@plt+0x7270>
  40a21c:	mov	w19, wzr
  40a220:	ldr	x0, [x20, #1184]
  40a224:	bl	410610 <__fxstatat@plt+0xd650>
  40a228:	tbz	w19, #0, 40a24c <__fxstatat@plt+0x728c>
  40a22c:	b	40a260 <__fxstatat@plt+0x72a0>
  40a230:	ldr	x0, [x20, #1184]
  40a234:	bl	40ffd0 <__fxstatat@plt+0xd010>
  40a238:	cmp	w0, #0x0
  40a23c:	cset	w19, ne  // ne = any
  40a240:	ldr	x0, [x20, #1184]
  40a244:	bl	410610 <__fxstatat@plt+0xd650>
  40a248:	tbnz	w19, #0, 40a260 <__fxstatat@plt+0x72a0>
  40a24c:	cbnz	w0, 40a260 <__fxstatat@plt+0x72a0>
  40a250:	ldp	x20, x19, [sp, #32]
  40a254:	ldr	x21, [sp, #16]
  40a258:	ldp	x29, x30, [sp], #48
  40a25c:	b	40a2f8 <__fxstatat@plt+0x7338>
  40a260:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40a264:	add	x1, x1, #0x1a7
  40a268:	mov	w2, #0x5                   	// #5
  40a26c:	mov	x0, xzr
  40a270:	bl	402e70 <dcgettext@plt>
  40a274:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a278:	ldr	x21, [x8, #2368]
  40a27c:	mov	x19, x0
  40a280:	bl	402f10 <__errno_location@plt>
  40a284:	ldr	w20, [x0]
  40a288:	cbnz	x21, 40a2a8 <__fxstatat@plt+0x72e8>
  40a28c:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40a290:	add	x2, x2, #0xb4a
  40a294:	mov	w0, wzr
  40a298:	mov	w1, w20
  40a29c:	mov	x3, x19
  40a2a0:	bl	402850 <error@plt>
  40a2a4:	b	40a2cc <__fxstatat@plt+0x730c>
  40a2a8:	mov	x0, x21
  40a2ac:	bl	40d660 <__fxstatat@plt+0xa6a0>
  40a2b0:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40a2b4:	mov	x3, x0
  40a2b8:	add	x2, x2, #0x1ba
  40a2bc:	mov	w0, wzr
  40a2c0:	mov	w1, w20
  40a2c4:	mov	x4, x19
  40a2c8:	bl	402850 <error@plt>
  40a2cc:	bl	40a2f8 <__fxstatat@plt+0x7338>
  40a2d0:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a2d4:	ldr	w0, [x8, #1048]
  40a2d8:	bl	402810 <_exit@plt>
  40a2dc:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a2e0:	str	x0, [x8, #2384]
  40a2e4:	ret
  40a2e8:	and	w8, w0, #0x1
  40a2ec:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40a2f0:	strb	w8, [x9, #2376]
  40a2f4:	ret
  40a2f8:	stp	x29, x30, [sp, #-48]!
  40a2fc:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a300:	ldr	x0, [x8, #1176]
  40a304:	str	x21, [sp, #16]
  40a308:	stp	x20, x19, [sp, #32]
  40a30c:	mov	x29, sp
  40a310:	bl	410610 <__fxstatat@plt+0xd650>
  40a314:	cbz	w0, 40a334 <__fxstatat@plt+0x7374>
  40a318:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a31c:	ldrb	w8, [x8, #2376]
  40a320:	cbz	w8, 40a354 <__fxstatat@plt+0x7394>
  40a324:	bl	402f10 <__errno_location@plt>
  40a328:	ldr	w8, [x0]
  40a32c:	cmp	w8, #0x20
  40a330:	b.ne	40a354 <__fxstatat@plt+0x7394>  // b.any
  40a334:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a338:	ldr	x0, [x8, #1152]
  40a33c:	bl	410610 <__fxstatat@plt+0xd650>
  40a340:	cbnz	w0, 40a3c0 <__fxstatat@plt+0x7400>
  40a344:	ldp	x20, x19, [sp, #32]
  40a348:	ldr	x21, [sp, #16]
  40a34c:	ldp	x29, x30, [sp], #48
  40a350:	ret
  40a354:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40a358:	add	x1, x1, #0x1c1
  40a35c:	mov	w2, #0x5                   	// #5
  40a360:	mov	x0, xzr
  40a364:	bl	402e70 <dcgettext@plt>
  40a368:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a36c:	ldr	x21, [x8, #2384]
  40a370:	mov	x19, x0
  40a374:	bl	402f10 <__errno_location@plt>
  40a378:	ldr	w20, [x0]
  40a37c:	cbnz	x21, 40a39c <__fxstatat@plt+0x73dc>
  40a380:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40a384:	add	x2, x2, #0xb4a
  40a388:	mov	w0, wzr
  40a38c:	mov	w1, w20
  40a390:	mov	x3, x19
  40a394:	bl	402850 <error@plt>
  40a398:	b	40a3c0 <__fxstatat@plt+0x7400>
  40a39c:	mov	x0, x21
  40a3a0:	bl	40d660 <__fxstatat@plt+0xa6a0>
  40a3a4:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40a3a8:	mov	x3, x0
  40a3ac:	add	x2, x2, #0x1ba
  40a3b0:	mov	w0, wzr
  40a3b4:	mov	w1, w20
  40a3b8:	mov	x4, x19
  40a3bc:	bl	402850 <error@plt>
  40a3c0:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40a3c4:	ldr	w0, [x8, #1048]
  40a3c8:	bl	402810 <_exit@plt>
  40a3cc:	stp	x29, x30, [sp, #-16]!
  40a3d0:	mov	x29, sp
  40a3d4:	bl	40a440 <__fxstatat@plt+0x7480>
  40a3d8:	cbz	x0, 40a3e4 <__fxstatat@plt+0x7424>
  40a3dc:	ldp	x29, x30, [sp], #16
  40a3e0:	ret
  40a3e4:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  40a3e8:	stp	x29, x30, [sp, #-48]!
  40a3ec:	str	x21, [sp, #16]
  40a3f0:	stp	x20, x19, [sp, #32]
  40a3f4:	mov	x20, x0
  40a3f8:	ldrb	w8, [x20], #-1
  40a3fc:	mov	x29, sp
  40a400:	mov	x19, x0
  40a404:	cmp	w8, #0x2f
  40a408:	cset	w21, eq  // eq = none
  40a40c:	bl	40a4d8 <__fxstatat@plt+0x7518>
  40a410:	sub	x8, x0, x19
  40a414:	mov	x0, x8
  40a418:	cmp	x8, x21
  40a41c:	b.ls	40a430 <__fxstatat@plt+0x7470>  // b.plast
  40a420:	ldrb	w8, [x20, x0]
  40a424:	cmp	w8, #0x2f
  40a428:	sub	x8, x0, #0x1
  40a42c:	b.eq	40a414 <__fxstatat@plt+0x7454>  // b.none
  40a430:	ldp	x20, x19, [sp, #32]
  40a434:	ldr	x21, [sp, #16]
  40a438:	ldp	x29, x30, [sp], #48
  40a43c:	ret
  40a440:	stp	x29, x30, [sp, #-48]!
  40a444:	stp	x22, x21, [sp, #16]
  40a448:	stp	x20, x19, [sp, #32]
  40a44c:	mov	x21, x0
  40a450:	ldrb	w8, [x21], #-1
  40a454:	mov	x29, sp
  40a458:	mov	x19, x0
  40a45c:	cmp	w8, #0x2f
  40a460:	cset	w22, eq  // eq = none
  40a464:	bl	40a4d8 <__fxstatat@plt+0x7518>
  40a468:	sub	x8, x0, x19
  40a46c:	mov	x20, x8
  40a470:	cmp	x8, x22
  40a474:	b.ls	40a488 <__fxstatat@plt+0x74c8>  // b.plast
  40a478:	ldrb	w8, [x21, x20]
  40a47c:	cmp	w8, #0x2f
  40a480:	sub	x8, x20, #0x1
  40a484:	b.eq	40a46c <__fxstatat@plt+0x74ac>  // b.none
  40a488:	cmp	x20, #0x0
  40a48c:	cinc	x8, x20, eq  // eq = none
  40a490:	add	x0, x8, #0x1
  40a494:	bl	4029f0 <malloc@plt>
  40a498:	mov	x21, x0
  40a49c:	cbz	x0, 40a4c4 <__fxstatat@plt+0x7504>
  40a4a0:	mov	x0, x21
  40a4a4:	mov	x1, x19
  40a4a8:	mov	x2, x20
  40a4ac:	bl	402800 <memcpy@plt>
  40a4b0:	cbnz	x20, 40a4c0 <__fxstatat@plt+0x7500>
  40a4b4:	mov	w8, #0x2e                  	// #46
  40a4b8:	mov	w20, #0x1                   	// #1
  40a4bc:	strb	w8, [x21]
  40a4c0:	strb	wzr, [x21, x20]
  40a4c4:	mov	x0, x21
  40a4c8:	ldp	x20, x19, [sp, #32]
  40a4cc:	ldp	x22, x21, [sp, #16]
  40a4d0:	ldp	x29, x30, [sp], #48
  40a4d4:	ret
  40a4d8:	sub	x0, x0, #0x1
  40a4dc:	ldrb	w10, [x0, #1]!
  40a4e0:	cmp	w10, #0x2f
  40a4e4:	b.eq	40a4dc <__fxstatat@plt+0x751c>  // b.none
  40a4e8:	mov	w8, wzr
  40a4ec:	mov	x9, x0
  40a4f0:	and	w10, w10, #0xff
  40a4f4:	cmp	w10, #0x2f
  40a4f8:	b.ne	40a510 <__fxstatat@plt+0x7550>  // b.any
  40a4fc:	ldrb	w10, [x9, #1]!
  40a500:	mov	w8, #0x1                   	// #1
  40a504:	and	w10, w10, #0xff
  40a508:	cmp	w10, #0x2f
  40a50c:	b.eq	40a4fc <__fxstatat@plt+0x753c>  // b.none
  40a510:	cbz	w10, 40a534 <__fxstatat@plt+0x7574>
  40a514:	tst	w8, #0x1
  40a518:	csel	x0, x9, x0, ne  // ne = any
  40a51c:	ldrb	w10, [x9, #1]!
  40a520:	mov	w8, wzr
  40a524:	and	w10, w10, #0xff
  40a528:	cmp	w10, #0x2f
  40a52c:	b.ne	40a510 <__fxstatat@plt+0x7550>  // b.any
  40a530:	b	40a4fc <__fxstatat@plt+0x753c>
  40a534:	ret
  40a538:	stp	x29, x30, [sp, #-32]!
  40a53c:	str	x19, [sp, #16]
  40a540:	mov	x29, sp
  40a544:	mov	x19, x0
  40a548:	bl	402820 <strlen@plt>
  40a54c:	mov	x8, x0
  40a550:	sub	x9, x19, #0x1
  40a554:	mov	x0, x8
  40a558:	cmp	x8, #0x2
  40a55c:	b.cc	40a570 <__fxstatat@plt+0x75b0>  // b.lo, b.ul, b.last
  40a560:	ldrb	w8, [x9, x0]
  40a564:	cmp	w8, #0x2f
  40a568:	sub	x8, x0, #0x1
  40a56c:	b.eq	40a554 <__fxstatat@plt+0x7594>  // b.none
  40a570:	ldr	x19, [sp, #16]
  40a574:	ldp	x29, x30, [sp], #32
  40a578:	ret
  40a57c:	stp	x29, x30, [sp, #-32]!
  40a580:	str	x19, [sp, #16]
  40a584:	mov	x29, sp
  40a588:	mov	x19, x0
  40a58c:	bl	40a4d8 <__fxstatat@plt+0x7518>
  40a590:	ldrb	w8, [x0]
  40a594:	cmp	w8, #0x0
  40a598:	csel	x19, x19, x0, eq  // eq = none
  40a59c:	mov	x0, x19
  40a5a0:	bl	40a538 <__fxstatat@plt+0x7578>
  40a5a4:	ldrb	w8, [x19, x0]
  40a5a8:	strb	wzr, [x19, x0]
  40a5ac:	ldr	x19, [sp, #16]
  40a5b0:	cmp	w8, #0x0
  40a5b4:	cset	w0, ne  // ne = any
  40a5b8:	ldp	x29, x30, [sp], #32
  40a5bc:	ret
  40a5c0:	b	402be0 <posix_fadvise@plt>
  40a5c4:	cbz	x0, 40a5f4 <__fxstatat@plt+0x7634>
  40a5c8:	stp	x29, x30, [sp, #-32]!
  40a5cc:	str	x19, [sp, #16]
  40a5d0:	mov	x29, sp
  40a5d4:	mov	w19, w1
  40a5d8:	bl	402990 <fileno@plt>
  40a5dc:	mov	w3, w19
  40a5e0:	ldr	x19, [sp, #16]
  40a5e4:	mov	x1, xzr
  40a5e8:	mov	x2, xzr
  40a5ec:	ldp	x29, x30, [sp], #32
  40a5f0:	b	402be0 <posix_fadvise@plt>
  40a5f4:	ret
  40a5f8:	sub	sp, sp, #0xe0
  40a5fc:	stp	x29, x30, [sp, #208]
  40a600:	add	x29, sp, #0xd0
  40a604:	stp	x2, x3, [x29, #-80]
  40a608:	stp	x4, x5, [x29, #-64]
  40a60c:	stp	x6, x7, [x29, #-48]
  40a610:	stp	q1, q2, [sp, #16]
  40a614:	stp	q3, q4, [sp, #48]
  40a618:	str	q0, [sp]
  40a61c:	stp	q5, q6, [sp, #80]
  40a620:	str	q7, [sp, #112]
  40a624:	tbnz	w1, #6, 40a630 <__fxstatat@plt+0x7670>
  40a628:	mov	w2, wzr
  40a62c:	b	40a688 <__fxstatat@plt+0x76c8>
  40a630:	mov	x9, #0xffffffffffffffd0    	// #-48
  40a634:	mov	x11, sp
  40a638:	sub	x12, x29, #0x50
  40a63c:	movk	x9, #0xff80, lsl #32
  40a640:	add	x10, x29, #0x10
  40a644:	mov	x8, #0xffffffffffffffd0    	// #-48
  40a648:	add	x11, x11, #0x80
  40a64c:	add	x12, x12, #0x30
  40a650:	stp	x11, x9, [x29, #-16]
  40a654:	stp	x10, x12, [x29, #-32]
  40a658:	tbz	w8, #31, 40a678 <__fxstatat@plt+0x76b8>
  40a65c:	add	w9, w8, #0x8
  40a660:	cmn	w8, #0x8
  40a664:	stur	w9, [x29, #-8]
  40a668:	b.gt	40a678 <__fxstatat@plt+0x76b8>
  40a66c:	ldur	x9, [x29, #-24]
  40a670:	add	x8, x9, x8
  40a674:	b	40a684 <__fxstatat@plt+0x76c4>
  40a678:	ldur	x8, [x29, #-32]
  40a67c:	add	x9, x8, #0x8
  40a680:	stur	x9, [x29, #-32]
  40a684:	ldr	w2, [x8]
  40a688:	bl	402a20 <open@plt>
  40a68c:	bl	40e3b4 <__fxstatat@plt+0xb3f4>
  40a690:	ldp	x29, x30, [sp, #208]
  40a694:	add	sp, sp, #0xe0
  40a698:	ret
  40a69c:	stp	x29, x30, [sp, #-48]!
  40a6a0:	stp	x22, x21, [sp, #16]
  40a6a4:	stp	x20, x19, [sp, #32]
  40a6a8:	mov	x29, sp
  40a6ac:	cbz	x0, 40a70c <__fxstatat@plt+0x774c>
  40a6b0:	mov	x20, x0
  40a6b4:	mov	w0, #0x18                  	// #24
  40a6b8:	mov	x21, x2
  40a6bc:	mov	x22, x1
  40a6c0:	bl	40f9c0 <__fxstatat@plt+0xca00>
  40a6c4:	mov	x19, x0
  40a6c8:	mov	x0, x22
  40a6cc:	bl	40fca4 <__fxstatat@plt+0xcce4>
  40a6d0:	str	x0, [x19]
  40a6d4:	ldr	q0, [x21]
  40a6d8:	mov	x0, x20
  40a6dc:	mov	x1, x19
  40a6e0:	ext	v0.16b, v0.16b, v0.16b, #8
  40a6e4:	stur	q0, [x19, #8]
  40a6e8:	bl	40b980 <__fxstatat@plt+0x89c0>
  40a6ec:	cbz	x0, 40a71c <__fxstatat@plt+0x775c>
  40a6f0:	cmp	x0, x19
  40a6f4:	b.eq	40a70c <__fxstatat@plt+0x774c>  // b.none
  40a6f8:	mov	x0, x19
  40a6fc:	ldp	x20, x19, [sp, #32]
  40a700:	ldp	x22, x21, [sp, #16]
  40a704:	ldp	x29, x30, [sp], #48
  40a708:	b	40bcbc <__fxstatat@plt+0x8cfc>
  40a70c:	ldp	x20, x19, [sp, #32]
  40a710:	ldp	x22, x21, [sp, #16]
  40a714:	ldp	x29, x30, [sp], #48
  40a718:	ret
  40a71c:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  40a720:	cbz	x0, 40a758 <__fxstatat@plt+0x7798>
  40a724:	sub	sp, sp, #0x30
  40a728:	stp	x29, x30, [sp, #32]
  40a72c:	str	x1, [sp, #8]
  40a730:	ldr	q0, [x2]
  40a734:	add	x1, sp, #0x8
  40a738:	add	x29, sp, #0x20
  40a73c:	ext	v0.16b, v0.16b, v0.16b, #8
  40a740:	stur	q0, [sp, #16]
  40a744:	bl	40abd8 <__fxstatat@plt+0x7c18>
  40a748:	ldp	x29, x30, [sp, #32]
  40a74c:	cmp	x0, #0x0
  40a750:	cset	w0, ne  // ne = any
  40a754:	add	sp, sp, #0x30
  40a758:	ret
  40a75c:	and	w8, w0, #0xf000
  40a760:	sub	w8, w8, #0x1, lsl #12
  40a764:	lsr	w8, w8, #12
  40a768:	cmp	w8, #0xb
  40a76c:	b.hi	40a79c <__fxstatat@plt+0x77dc>  // b.pmore
  40a770:	adrp	x9, 414000 <__fxstatat@plt+0x11040>
  40a774:	add	x9, x9, #0x1cd
  40a778:	adr	x10, 40a78c <__fxstatat@plt+0x77cc>
  40a77c:	ldrb	w11, [x9, x8]
  40a780:	add	x10, x10, x11, lsl #2
  40a784:	mov	w8, #0x2d                  	// #45
  40a788:	br	x10
  40a78c:	mov	w8, #0x70                  	// #112
  40a790:	b	40a7c0 <__fxstatat@plt+0x7800>
  40a794:	mov	w8, #0x63                  	// #99
  40a798:	b	40a7c0 <__fxstatat@plt+0x7800>
  40a79c:	mov	w8, #0x3f                  	// #63
  40a7a0:	b	40a7c0 <__fxstatat@plt+0x7800>
  40a7a4:	mov	w8, #0x64                  	// #100
  40a7a8:	b	40a7c0 <__fxstatat@plt+0x7800>
  40a7ac:	mov	w8, #0x6c                  	// #108
  40a7b0:	b	40a7c0 <__fxstatat@plt+0x7800>
  40a7b4:	mov	w8, #0x73                  	// #115
  40a7b8:	b	40a7c0 <__fxstatat@plt+0x7800>
  40a7bc:	mov	w8, #0x62                  	// #98
  40a7c0:	strb	w8, [x1]
  40a7c4:	tst	w0, #0x100
  40a7c8:	mov	w8, #0x72                  	// #114
  40a7cc:	mov	w9, #0x2d                  	// #45
  40a7d0:	mov	w10, #0x77                  	// #119
  40a7d4:	csel	w14, w9, w8, eq  // eq = none
  40a7d8:	tst	w0, #0x80
  40a7dc:	mov	w11, #0x53                  	// #83
  40a7e0:	mov	w12, #0x73                  	// #115
  40a7e4:	mov	w13, #0x78                  	// #120
  40a7e8:	strb	w14, [x1, #1]
  40a7ec:	csel	w14, w9, w10, eq  // eq = none
  40a7f0:	tst	w0, #0x40
  40a7f4:	strb	w14, [x1, #2]
  40a7f8:	csel	w14, w12, w11, ne  // ne = any
  40a7fc:	csel	w15, w13, w9, ne  // ne = any
  40a800:	tst	w0, #0x800
  40a804:	csel	w14, w15, w14, eq  // eq = none
  40a808:	tst	w0, #0x20
  40a80c:	strb	w14, [x1, #3]
  40a810:	csel	w14, w9, w8, eq  // eq = none
  40a814:	tst	w0, #0x10
  40a818:	strb	w14, [x1, #4]
  40a81c:	csel	w14, w9, w10, eq  // eq = none
  40a820:	tst	w0, #0x8
  40a824:	csel	w11, w12, w11, ne  // ne = any
  40a828:	csel	w12, w13, w9, ne  // ne = any
  40a82c:	tst	w0, #0x400
  40a830:	csel	w11, w12, w11, eq  // eq = none
  40a834:	tst	w0, #0x4
  40a838:	csel	w8, w9, w8, eq  // eq = none
  40a83c:	tst	w0, #0x2
  40a840:	mov	w15, #0x54                  	// #84
  40a844:	strb	w14, [x1, #5]
  40a848:	mov	w14, #0x74                  	// #116
  40a84c:	strb	w8, [x1, #7]
  40a850:	csel	w8, w9, w10, eq  // eq = none
  40a854:	tst	w0, #0x1
  40a858:	strb	w8, [x1, #8]
  40a85c:	csel	w8, w14, w15, ne  // ne = any
  40a860:	csel	w9, w13, w9, ne  // ne = any
  40a864:	tst	w0, #0x200
  40a868:	mov	w12, #0x20                  	// #32
  40a86c:	csel	w8, w9, w8, eq  // eq = none
  40a870:	strb	w11, [x1, #6]
  40a874:	strb	w8, [x1, #9]
  40a878:	strh	w12, [x1, #10]
  40a87c:	ret
  40a880:	ldr	w0, [x0, #16]
  40a884:	b	40a75c <__fxstatat@plt+0x779c>
  40a888:	stp	x29, x30, [sp, #-16]!
  40a88c:	mov	x29, sp
  40a890:	bl	40a8a4 <__fxstatat@plt+0x78e4>
  40a894:	cbz	x0, 40a8a0 <__fxstatat@plt+0x78e0>
  40a898:	ldp	x29, x30, [sp], #16
  40a89c:	ret
  40a8a0:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  40a8a4:	stp	x29, x30, [sp, #-80]!
  40a8a8:	stp	x26, x25, [sp, #16]
  40a8ac:	stp	x24, x23, [sp, #32]
  40a8b0:	stp	x22, x21, [sp, #48]
  40a8b4:	stp	x20, x19, [sp, #64]
  40a8b8:	mov	x29, sp
  40a8bc:	mov	x20, x2
  40a8c0:	mov	x19, x1
  40a8c4:	mov	x21, x0
  40a8c8:	bl	40a4d8 <__fxstatat@plt+0x7518>
  40a8cc:	mov	x22, x0
  40a8d0:	bl	40a538 <__fxstatat@plt+0x7578>
  40a8d4:	sub	x8, x22, x21
  40a8d8:	mov	x24, x0
  40a8dc:	add	x23, x8, x0
  40a8e0:	mov	x0, x19
  40a8e4:	bl	402820 <strlen@plt>
  40a8e8:	mov	x22, x0
  40a8ec:	cbz	x24, 40a908 <__fxstatat@plt+0x7948>
  40a8f0:	add	x8, x23, x21
  40a8f4:	ldurb	w8, [x8, #-1]
  40a8f8:	cmp	w8, #0x2f
  40a8fc:	b.ne	40a91c <__fxstatat@plt+0x795c>  // b.any
  40a900:	mov	w25, wzr
  40a904:	b	40a92c <__fxstatat@plt+0x796c>
  40a908:	ldrb	w8, [x19]
  40a90c:	cmp	w8, #0x2f
  40a910:	mov	w8, #0x2e                  	// #46
  40a914:	csel	w25, w8, wzr, eq  // eq = none
  40a918:	b	40a92c <__fxstatat@plt+0x796c>
  40a91c:	ldrb	w8, [x19]
  40a920:	cmp	w8, #0x2f
  40a924:	mov	w8, #0x2f                  	// #47
  40a928:	csel	w25, wzr, w8, eq  // eq = none
  40a92c:	cmp	w25, #0x0
  40a930:	add	x8, x22, x23
  40a934:	cinc	x8, x8, ne  // ne = any
  40a938:	add	x0, x8, #0x1
  40a93c:	cset	w26, ne  // ne = any
  40a940:	bl	4029f0 <malloc@plt>
  40a944:	mov	x24, x0
  40a948:	cbz	x0, 40a984 <__fxstatat@plt+0x79c4>
  40a94c:	mov	x3, #0xffffffffffffffff    	// #-1
  40a950:	mov	x0, x24
  40a954:	mov	x1, x21
  40a958:	mov	x2, x23
  40a95c:	bl	402e40 <__mempcpy_chk@plt>
  40a960:	strb	w25, [x0]
  40a964:	add	x0, x0, x26
  40a968:	cbz	x20, 40a970 <__fxstatat@plt+0x79b0>
  40a96c:	str	x0, [x20]
  40a970:	mov	x3, #0xffffffffffffffff    	// #-1
  40a974:	mov	x1, x19
  40a978:	mov	x2, x22
  40a97c:	bl	402e40 <__mempcpy_chk@plt>
  40a980:	strb	wzr, [x0]
  40a984:	mov	x0, x24
  40a988:	ldp	x20, x19, [sp, #64]
  40a98c:	ldp	x22, x21, [sp, #48]
  40a990:	ldp	x24, x23, [sp, #32]
  40a994:	ldp	x26, x25, [sp, #16]
  40a998:	ldp	x29, x30, [sp], #80
  40a99c:	ret
  40a9a0:	stp	x29, x30, [sp, #-48]!
  40a9a4:	stp	x22, x21, [sp, #16]
  40a9a8:	stp	x20, x19, [sp, #32]
  40a9ac:	mov	x29, sp
  40a9b0:	cbz	x2, 40a9f4 <__fxstatat@plt+0x7a34>
  40a9b4:	mov	x20, x2
  40a9b8:	mov	x21, x1
  40a9bc:	mov	w22, w0
  40a9c0:	mov	x19, xzr
  40a9c4:	mov	w0, w22
  40a9c8:	mov	x1, x21
  40a9cc:	mov	x2, x20
  40a9d0:	bl	40db30 <__fxstatat@plt+0xab70>
  40a9d4:	cmn	x0, #0x1
  40a9d8:	b.eq	40aa08 <__fxstatat@plt+0x7a48>  // b.none
  40a9dc:	cbz	x0, 40a9fc <__fxstatat@plt+0x7a3c>
  40a9e0:	add	x19, x0, x19
  40a9e4:	subs	x20, x20, x0
  40a9e8:	add	x21, x21, x0
  40a9ec:	b.ne	40a9c4 <__fxstatat@plt+0x7a04>  // b.any
  40a9f0:	b	40aa08 <__fxstatat@plt+0x7a48>
  40a9f4:	mov	x19, xzr
  40a9f8:	b	40aa08 <__fxstatat@plt+0x7a48>
  40a9fc:	bl	402f10 <__errno_location@plt>
  40aa00:	mov	w8, #0x1c                  	// #28
  40aa04:	str	w8, [x0]
  40aa08:	mov	x0, x19
  40aa0c:	ldp	x20, x19, [sp, #32]
  40aa10:	ldp	x22, x21, [sp, #16]
  40aa14:	ldp	x29, x30, [sp], #48
  40aa18:	ret
  40aa1c:	ldr	x0, [x0, #16]
  40aa20:	ret
  40aa24:	ldr	x0, [x0, #24]
  40aa28:	ret
  40aa2c:	ldr	x0, [x0, #32]
  40aa30:	ret
  40aa34:	ldp	x8, x9, [x0]
  40aa38:	cmp	x8, x9
  40aa3c:	b.cs	40aa7c <__fxstatat@plt+0x7abc>  // b.hs, b.nlast
  40aa40:	mov	x0, xzr
  40aa44:	b	40aa54 <__fxstatat@plt+0x7a94>
  40aa48:	add	x8, x8, #0x10
  40aa4c:	cmp	x8, x9
  40aa50:	b.cs	40aa80 <__fxstatat@plt+0x7ac0>  // b.hs, b.nlast
  40aa54:	ldr	x10, [x8]
  40aa58:	cbz	x10, 40aa48 <__fxstatat@plt+0x7a88>
  40aa5c:	mov	x10, xzr
  40aa60:	mov	x11, x8
  40aa64:	ldr	x11, [x11, #8]
  40aa68:	add	x10, x10, #0x1
  40aa6c:	cbnz	x11, 40aa64 <__fxstatat@plt+0x7aa4>
  40aa70:	cmp	x10, x0
  40aa74:	csel	x0, x10, x0, hi  // hi = pmore
  40aa78:	b	40aa48 <__fxstatat@plt+0x7a88>
  40aa7c:	mov	x0, xzr
  40aa80:	ret
  40aa84:	ldp	x9, x10, [x0]
  40aa88:	cmp	x9, x10
  40aa8c:	b.cs	40aac8 <__fxstatat@plt+0x7b08>  // b.hs, b.nlast
  40aa90:	mov	x8, xzr
  40aa94:	mov	x11, xzr
  40aa98:	b	40aaa8 <__fxstatat@plt+0x7ae8>
  40aa9c:	add	x9, x9, #0x10
  40aaa0:	cmp	x9, x10
  40aaa4:	b.cs	40aad0 <__fxstatat@plt+0x7b10>  // b.hs, b.nlast
  40aaa8:	ldr	x12, [x9]
  40aaac:	cbz	x12, 40aa9c <__fxstatat@plt+0x7adc>
  40aab0:	mov	x12, x9
  40aab4:	ldr	x12, [x12, #8]
  40aab8:	add	x8, x8, #0x1
  40aabc:	cbnz	x12, 40aab4 <__fxstatat@plt+0x7af4>
  40aac0:	add	x11, x11, #0x1
  40aac4:	b	40aa9c <__fxstatat@plt+0x7adc>
  40aac8:	mov	x11, xzr
  40aacc:	mov	x8, xzr
  40aad0:	ldr	x9, [x0, #24]
  40aad4:	cmp	x11, x9
  40aad8:	b.ne	40aaf0 <__fxstatat@plt+0x7b30>  // b.any
  40aadc:	ldr	x9, [x0, #32]
  40aae0:	cmp	x8, x9
  40aae4:	b.ne	40aaf0 <__fxstatat@plt+0x7b30>  // b.any
  40aae8:	mov	w0, #0x1                   	// #1
  40aaec:	ret
  40aaf0:	mov	w0, wzr
  40aaf4:	ret
  40aaf8:	stp	x29, x30, [sp, #-48]!
  40aafc:	stp	x22, x21, [sp, #16]
  40ab00:	stp	x20, x19, [sp, #32]
  40ab04:	ldp	x8, x9, [x0]
  40ab08:	ldp	x20, x3, [x0, #24]
  40ab0c:	ldr	x22, [x0, #16]
  40ab10:	mov	x19, x1
  40ab14:	cmp	x8, x9
  40ab18:	mov	x21, xzr
  40ab1c:	mov	x29, sp
  40ab20:	b.cc	40abb0 <__fxstatat@plt+0x7bf0>  // b.lo, b.ul, b.last
  40ab24:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40ab28:	add	x2, x2, #0x1d9
  40ab2c:	mov	w1, #0x1                   	// #1
  40ab30:	mov	x0, x19
  40ab34:	bl	402c70 <__fprintf_chk@plt>
  40ab38:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40ab3c:	add	x2, x2, #0x1f1
  40ab40:	mov	w1, #0x1                   	// #1
  40ab44:	mov	x0, x19
  40ab48:	mov	x3, x22
  40ab4c:	bl	402c70 <__fprintf_chk@plt>
  40ab50:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40ab54:	ucvtf	d0, x20
  40ab58:	fmov	d1, x8
  40ab5c:	fmul	d0, d0, d1
  40ab60:	ucvtf	d1, x22
  40ab64:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40ab68:	fdiv	d0, d0, d1
  40ab6c:	add	x2, x2, #0x209
  40ab70:	mov	w1, #0x1                   	// #1
  40ab74:	mov	x0, x19
  40ab78:	mov	x3, x20
  40ab7c:	bl	402c70 <__fprintf_chk@plt>
  40ab80:	mov	x0, x19
  40ab84:	mov	x3, x21
  40ab88:	ldp	x20, x19, [sp, #32]
  40ab8c:	ldp	x22, x21, [sp, #16]
  40ab90:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40ab94:	add	x2, x2, #0x22a
  40ab98:	mov	w1, #0x1                   	// #1
  40ab9c:	ldp	x29, x30, [sp], #48
  40aba0:	b	402c70 <__fprintf_chk@plt>
  40aba4:	add	x8, x8, #0x10
  40aba8:	cmp	x8, x9
  40abac:	b.cs	40ab24 <__fxstatat@plt+0x7b64>  // b.hs, b.nlast
  40abb0:	ldr	x10, [x8]
  40abb4:	cbz	x10, 40aba4 <__fxstatat@plt+0x7be4>
  40abb8:	mov	x10, xzr
  40abbc:	mov	x11, x8
  40abc0:	ldr	x11, [x11, #8]
  40abc4:	add	x10, x10, #0x1
  40abc8:	cbnz	x11, 40abc0 <__fxstatat@plt+0x7c00>
  40abcc:	cmp	x10, x21
  40abd0:	csel	x21, x10, x21, hi  // hi = pmore
  40abd4:	b	40aba4 <__fxstatat@plt+0x7be4>
  40abd8:	stp	x29, x30, [sp, #-48]!
  40abdc:	stp	x20, x19, [sp, #32]
  40abe0:	ldr	x8, [x0, #16]
  40abe4:	ldr	x9, [x0, #48]
  40abe8:	mov	x19, x0
  40abec:	mov	x20, x1
  40abf0:	mov	x0, x1
  40abf4:	mov	x1, x8
  40abf8:	str	x21, [sp, #16]
  40abfc:	mov	x29, sp
  40ac00:	blr	x9
  40ac04:	ldr	x8, [x19, #16]
  40ac08:	cmp	x0, x8
  40ac0c:	b.cs	40ac90 <__fxstatat@plt+0x7cd0>  // b.hs, b.nlast
  40ac10:	ldr	x8, [x19]
  40ac14:	add	x21, x8, x0, lsl #4
  40ac18:	ldr	x1, [x21]
  40ac1c:	mov	x0, xzr
  40ac20:	cbz	x1, 40ac58 <__fxstatat@plt+0x7c98>
  40ac24:	cbz	x8, 40ac58 <__fxstatat@plt+0x7c98>
  40ac28:	cmp	x1, x20
  40ac2c:	b.eq	40ac54 <__fxstatat@plt+0x7c94>  // b.none
  40ac30:	ldr	x8, [x19, #56]
  40ac34:	mov	x0, x20
  40ac38:	blr	x8
  40ac3c:	tbnz	w0, #0, 40ac68 <__fxstatat@plt+0x7ca8>
  40ac40:	ldr	x21, [x21, #8]
  40ac44:	cbz	x21, 40ac7c <__fxstatat@plt+0x7cbc>
  40ac48:	ldr	x1, [x21]
  40ac4c:	cmp	x1, x20
  40ac50:	b.ne	40ac30 <__fxstatat@plt+0x7c70>  // b.any
  40ac54:	mov	x0, x20
  40ac58:	ldp	x20, x19, [sp, #32]
  40ac5c:	ldr	x21, [sp, #16]
  40ac60:	ldp	x29, x30, [sp], #48
  40ac64:	ret
  40ac68:	ldr	x0, [x21]
  40ac6c:	ldp	x20, x19, [sp, #32]
  40ac70:	ldr	x21, [sp, #16]
  40ac74:	ldp	x29, x30, [sp], #48
  40ac78:	ret
  40ac7c:	mov	x0, xzr
  40ac80:	ldp	x20, x19, [sp, #32]
  40ac84:	ldr	x21, [sp, #16]
  40ac88:	ldp	x29, x30, [sp], #48
  40ac8c:	ret
  40ac90:	bl	402bd0 <abort@plt>
  40ac94:	stp	x29, x30, [sp, #-16]!
  40ac98:	ldr	x8, [x0, #32]
  40ac9c:	mov	x29, sp
  40aca0:	cbz	x8, 40acc0 <__fxstatat@plt+0x7d00>
  40aca4:	ldp	x8, x9, [x0]
  40aca8:	cmp	x8, x9
  40acac:	b.cs	40accc <__fxstatat@plt+0x7d0c>  // b.hs, b.nlast
  40acb0:	ldr	x0, [x8], #16
  40acb4:	cbz	x0, 40aca8 <__fxstatat@plt+0x7ce8>
  40acb8:	ldp	x29, x30, [sp], #16
  40acbc:	ret
  40acc0:	mov	x0, xzr
  40acc4:	ldp	x29, x30, [sp], #16
  40acc8:	ret
  40accc:	bl	402bd0 <abort@plt>
  40acd0:	stp	x29, x30, [sp, #-32]!
  40acd4:	stp	x20, x19, [sp, #16]
  40acd8:	ldr	x8, [x0, #16]
  40acdc:	ldr	x9, [x0, #48]
  40ace0:	mov	x19, x0
  40ace4:	mov	x20, x1
  40ace8:	mov	x0, x1
  40acec:	mov	x1, x8
  40acf0:	mov	x29, sp
  40acf4:	blr	x9
  40acf8:	ldr	x8, [x19, #16]
  40acfc:	cmp	x0, x8
  40ad00:	b.cs	40ad64 <__fxstatat@plt+0x7da4>  // b.hs, b.nlast
  40ad04:	ldr	x8, [x19]
  40ad08:	add	x9, x8, x0, lsl #4
  40ad0c:	ldp	x10, x9, [x9]
  40ad10:	cmp	x10, x20
  40ad14:	b.eq	40ad20 <__fxstatat@plt+0x7d60>  // b.none
  40ad18:	cbnz	x9, 40ad0c <__fxstatat@plt+0x7d4c>
  40ad1c:	b	40ad34 <__fxstatat@plt+0x7d74>
  40ad20:	cbz	x9, 40ad34 <__fxstatat@plt+0x7d74>
  40ad24:	ldr	x0, [x9]
  40ad28:	ldp	x20, x19, [sp, #16]
  40ad2c:	ldp	x29, x30, [sp], #32
  40ad30:	ret
  40ad34:	ldr	x9, [x19, #8]
  40ad38:	add	x8, x8, x0, lsl #4
  40ad3c:	add	x8, x8, #0x10
  40ad40:	cmp	x8, x9
  40ad44:	b.cs	40ad54 <__fxstatat@plt+0x7d94>  // b.hs, b.nlast
  40ad48:	ldr	x0, [x8], #16
  40ad4c:	cbz	x0, 40ad40 <__fxstatat@plt+0x7d80>
  40ad50:	b	40ad28 <__fxstatat@plt+0x7d68>
  40ad54:	mov	x0, xzr
  40ad58:	ldp	x20, x19, [sp, #16]
  40ad5c:	ldp	x29, x30, [sp], #32
  40ad60:	ret
  40ad64:	bl	402bd0 <abort@plt>
  40ad68:	ldp	x9, x10, [x0]
  40ad6c:	cmp	x9, x10
  40ad70:	b.cs	40addc <__fxstatat@plt+0x7e1c>  // b.hs, b.nlast
  40ad74:	mov	x11, xzr
  40ad78:	ldr	x8, [x9]
  40ad7c:	cbz	x8, 40adc0 <__fxstatat@plt+0x7e00>
  40ad80:	cbz	x9, 40adc0 <__fxstatat@plt+0x7e00>
  40ad84:	mov	x10, x9
  40ad88:	cmp	x11, x2
  40ad8c:	b.cs	40ade4 <__fxstatat@plt+0x7e24>  // b.hs, b.nlast
  40ad90:	ldr	x8, [x10]
  40ad94:	str	x8, [x1, x11, lsl #3]
  40ad98:	ldr	x10, [x10, #8]
  40ad9c:	add	x8, x11, #0x1
  40ada0:	mov	x11, x8
  40ada4:	cbnz	x10, 40ad88 <__fxstatat@plt+0x7dc8>
  40ada8:	ldr	x10, [x0, #8]
  40adac:	add	x9, x9, #0x10
  40adb0:	cmp	x9, x10
  40adb4:	mov	x11, x8
  40adb8:	b.cc	40ad78 <__fxstatat@plt+0x7db8>  // b.lo, b.ul, b.last
  40adbc:	b	40add4 <__fxstatat@plt+0x7e14>
  40adc0:	mov	x8, x11
  40adc4:	add	x9, x9, #0x10
  40adc8:	cmp	x9, x10
  40adcc:	mov	x11, x8
  40add0:	b.cc	40ad78 <__fxstatat@plt+0x7db8>  // b.lo, b.ul, b.last
  40add4:	mov	x0, x8
  40add8:	ret
  40addc:	mov	x0, xzr
  40ade0:	ret
  40ade4:	mov	x0, x11
  40ade8:	ret
  40adec:	stp	x29, x30, [sp, #-64]!
  40adf0:	stp	x24, x23, [sp, #16]
  40adf4:	stp	x22, x21, [sp, #32]
  40adf8:	stp	x20, x19, [sp, #48]
  40adfc:	ldp	x23, x8, [x0]
  40ae00:	mov	x29, sp
  40ae04:	cmp	x23, x8
  40ae08:	b.cs	40ae20 <__fxstatat@plt+0x7e60>  // b.hs, b.nlast
  40ae0c:	mov	x19, x2
  40ae10:	mov	x20, x0
  40ae14:	mov	x21, x1
  40ae18:	mov	x22, xzr
  40ae1c:	b	40ae38 <__fxstatat@plt+0x7e78>
  40ae20:	mov	x22, xzr
  40ae24:	b	40ae70 <__fxstatat@plt+0x7eb0>
  40ae28:	ldr	x8, [x20, #8]
  40ae2c:	add	x23, x23, #0x10
  40ae30:	cmp	x23, x8
  40ae34:	b.cs	40ae70 <__fxstatat@plt+0x7eb0>  // b.hs, b.nlast
  40ae38:	ldr	x0, [x23]
  40ae3c:	cbz	x0, 40ae2c <__fxstatat@plt+0x7e6c>
  40ae40:	cbz	x23, 40ae2c <__fxstatat@plt+0x7e6c>
  40ae44:	mov	x1, x19
  40ae48:	blr	x21
  40ae4c:	tbz	w0, #0, 40ae70 <__fxstatat@plt+0x7eb0>
  40ae50:	mov	x24, x23
  40ae54:	ldr	x24, [x24, #8]
  40ae58:	add	x22, x22, #0x1
  40ae5c:	cbz	x24, 40ae28 <__fxstatat@plt+0x7e68>
  40ae60:	ldr	x0, [x24]
  40ae64:	mov	x1, x19
  40ae68:	blr	x21
  40ae6c:	tbnz	w0, #0, 40ae54 <__fxstatat@plt+0x7e94>
  40ae70:	mov	x0, x22
  40ae74:	ldp	x20, x19, [sp, #48]
  40ae78:	ldp	x22, x21, [sp, #32]
  40ae7c:	ldp	x24, x23, [sp, #16]
  40ae80:	ldp	x29, x30, [sp], #64
  40ae84:	ret
  40ae88:	ldrb	w9, [x0]
  40ae8c:	cbz	w9, 40aebc <__fxstatat@plt+0x7efc>
  40ae90:	mov	x8, x0
  40ae94:	mov	x0, xzr
  40ae98:	add	x8, x8, #0x1
  40ae9c:	lsl	x10, x0, #5
  40aea0:	sub	x10, x10, x0
  40aea4:	add	x10, x10, w9, uxtb
  40aea8:	ldrb	w9, [x8], #1
  40aeac:	udiv	x11, x10, x1
  40aeb0:	msub	x0, x11, x1, x10
  40aeb4:	cbnz	w9, 40ae9c <__fxstatat@plt+0x7edc>
  40aeb8:	ret
  40aebc:	mov	x0, xzr
  40aec0:	ret
  40aec4:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  40aec8:	add	x8, x8, #0x244
  40aecc:	ldr	w9, [x8, #16]
  40aed0:	ldr	q0, [x8]
  40aed4:	str	w9, [x0, #16]
  40aed8:	str	q0, [x0]
  40aedc:	ret
  40aee0:	stp	x29, x30, [sp, #-64]!
  40aee4:	adrp	x8, 40b000 <__fxstatat@plt+0x8040>
  40aee8:	add	x8, x8, #0xc8
  40aeec:	cmp	x2, #0x0
  40aef0:	adrp	x9, 40b000 <__fxstatat@plt+0x8040>
  40aef4:	stp	x24, x23, [sp, #16]
  40aef8:	stp	x22, x21, [sp, #32]
  40aefc:	mov	x21, x0
  40af00:	add	x9, x9, #0xd8
  40af04:	csel	x23, x8, x2, eq  // eq = none
  40af08:	cmp	x3, #0x0
  40af0c:	mov	w0, #0x50                  	// #80
  40af10:	stp	x20, x19, [sp, #48]
  40af14:	mov	x29, sp
  40af18:	mov	x19, x4
  40af1c:	mov	x22, x1
  40af20:	csel	x24, x9, x3, eq  // eq = none
  40af24:	bl	4029f0 <malloc@plt>
  40af28:	mov	x20, x0
  40af2c:	cbz	x0, 40b0b0 <__fxstatat@plt+0x80f0>
  40af30:	adrp	x9, 414000 <__fxstatat@plt+0x11040>
  40af34:	add	x9, x9, #0x244
  40af38:	cmp	x22, #0x0
  40af3c:	csel	x8, x9, x22, eq  // eq = none
  40af40:	cmp	x8, x9
  40af44:	str	x8, [x20, #40]
  40af48:	b.eq	40afcc <__fxstatat@plt+0x800c>  // b.none
  40af4c:	ldr	s0, [x8, #8]
  40af50:	mov	w9, #0xcccd                	// #52429
  40af54:	movk	w9, #0x3dcc, lsl #16
  40af58:	fmov	s1, w9
  40af5c:	fcmp	s0, s1
  40af60:	b.le	40b0a4 <__fxstatat@plt+0x80e4>
  40af64:	mov	w9, #0x6666                	// #26214
  40af68:	movk	w9, #0x3f66, lsl #16
  40af6c:	fmov	s1, w9
  40af70:	fcmp	s0, s1
  40af74:	b.pl	40b0a4 <__fxstatat@plt+0x80e4>  // b.nfrst
  40af78:	ldr	s1, [x8, #12]
  40af7c:	mov	w9, #0xcccd                	// #52429
  40af80:	movk	w9, #0x3f8c, lsl #16
  40af84:	fmov	s2, w9
  40af88:	fcmp	s1, s2
  40af8c:	b.le	40b0a4 <__fxstatat@plt+0x80e4>
  40af90:	ldr	s1, [x8]
  40af94:	fcmp	s1, #0.0
  40af98:	b.lt	40b0a4 <__fxstatat@plt+0x80e4>  // b.tstop
  40af9c:	mov	w9, #0xcccd                	// #52429
  40afa0:	movk	w9, #0x3dcc, lsl #16
  40afa4:	fmov	s2, w9
  40afa8:	fadd	s1, s1, s2
  40afac:	fcmp	s1, s0
  40afb0:	b.pl	40b0a4 <__fxstatat@plt+0x80e4>  // b.nfrst
  40afb4:	ldr	s0, [x8, #4]
  40afb8:	fmov	s2, #1.000000000000000000e+00
  40afbc:	fcmp	s0, s2
  40afc0:	b.hi	40b0a4 <__fxstatat@plt+0x80e4>  // b.pmore
  40afc4:	fcmp	s1, s0
  40afc8:	b.pl	40b0a4 <__fxstatat@plt+0x80e4>  // b.nfrst
  40afcc:	ldrb	w9, [x8, #16]
  40afd0:	cbnz	w9, 40aff4 <__fxstatat@plt+0x8034>
  40afd4:	ldr	s0, [x8, #8]
  40afd8:	ucvtf	s1, x21
  40afdc:	mov	w8, #0x5f800000            	// #1602224128
  40afe0:	fdiv	s0, s1, s0
  40afe4:	fmov	s1, w8
  40afe8:	fcmp	s0, s1
  40afec:	b.ge	40b0a4 <__fxstatat@plt+0x80e4>  // b.tcont
  40aff0:	fcvtzu	x21, s0
  40aff4:	cmp	x21, #0xa
  40aff8:	mov	w8, #0xa                   	// #10
  40affc:	csel	x8, x21, x8, hi  // hi = pmore
  40b000:	orr	x21, x8, #0x1
  40b004:	cmn	x21, #0x1
  40b008:	b.eq	40b0a4 <__fxstatat@plt+0x80e4>  // b.none
  40b00c:	cmp	x21, #0xa
  40b010:	b.cc	40b048 <__fxstatat@plt+0x8088>  // b.lo, b.ul, b.last
  40b014:	mov	w9, #0xc                   	// #12
  40b018:	mov	w10, #0x9                   	// #9
  40b01c:	mov	w8, #0x3                   	// #3
  40b020:	udiv	x11, x21, x8
  40b024:	msub	x11, x11, x8, x21
  40b028:	cbz	x11, 40b04c <__fxstatat@plt+0x808c>
  40b02c:	add	x10, x10, x9
  40b030:	add	x10, x10, #0x4
  40b034:	add	x8, x8, #0x2
  40b038:	cmp	x10, x21
  40b03c:	add	x9, x9, #0x8
  40b040:	b.cc	40b020 <__fxstatat@plt+0x8060>  // b.lo, b.ul, b.last
  40b044:	b	40b04c <__fxstatat@plt+0x808c>
  40b048:	mov	w8, #0x3                   	// #3
  40b04c:	udiv	x9, x21, x8
  40b050:	msub	x8, x9, x8, x21
  40b054:	cbnz	x8, 40b068 <__fxstatat@plt+0x80a8>
  40b058:	add	x21, x21, #0x2
  40b05c:	cmn	x21, #0x1
  40b060:	b.ne	40b00c <__fxstatat@plt+0x804c>  // b.any
  40b064:	b	40b0a4 <__fxstatat@plt+0x80e4>
  40b068:	lsr	x8, x21, #60
  40b06c:	cbnz	x8, 40b0a4 <__fxstatat@plt+0x80e4>
  40b070:	str	x21, [x20, #16]
  40b074:	cbz	x21, 40b0a4 <__fxstatat@plt+0x80e4>
  40b078:	mov	w1, #0x10                  	// #16
  40b07c:	mov	x0, x21
  40b080:	bl	40ff84 <__fxstatat@plt+0xcfc4>
  40b084:	str	x0, [x20]
  40b088:	cbz	x0, 40b0a4 <__fxstatat@plt+0x80e4>
  40b08c:	add	x8, x0, x21, lsl #4
  40b090:	stp	xzr, xzr, [x20, #24]
  40b094:	stp	x23, x24, [x20, #48]
  40b098:	str	x8, [x20, #8]
  40b09c:	stp	x19, xzr, [x20, #64]
  40b0a0:	b	40b0b0 <__fxstatat@plt+0x80f0>
  40b0a4:	mov	x0, x20
  40b0a8:	bl	402cf0 <free@plt>
  40b0ac:	mov	x20, xzr
  40b0b0:	mov	x0, x20
  40b0b4:	ldp	x20, x19, [sp, #48]
  40b0b8:	ldp	x22, x21, [sp, #32]
  40b0bc:	ldp	x24, x23, [sp, #16]
  40b0c0:	ldp	x29, x30, [sp], #64
  40b0c4:	ret
  40b0c8:	ror	x8, x0, #3
  40b0cc:	udiv	x9, x8, x1
  40b0d0:	msub	x0, x9, x1, x8
  40b0d4:	ret
  40b0d8:	cmp	x0, x1
  40b0dc:	cset	w0, eq  // eq = none
  40b0e0:	ret
  40b0e4:	stp	x29, x30, [sp, #-48]!
  40b0e8:	str	x21, [sp, #16]
  40b0ec:	stp	x20, x19, [sp, #32]
  40b0f0:	ldp	x20, x8, [x0]
  40b0f4:	mov	x19, x0
  40b0f8:	mov	x29, sp
  40b0fc:	b	40b10c <__fxstatat@plt+0x814c>
  40b100:	stp	xzr, xzr, [x20]
  40b104:	ldr	x8, [x19, #8]
  40b108:	add	x20, x20, #0x10
  40b10c:	cmp	x20, x8
  40b110:	b.cs	40b178 <__fxstatat@plt+0x81b8>  // b.hs, b.nlast
  40b114:	ldr	x9, [x20]
  40b118:	cbz	x9, 40b108 <__fxstatat@plt+0x8148>
  40b11c:	ldr	x8, [x19, #64]
  40b120:	ldr	x21, [x20, #8]
  40b124:	cmp	x8, #0x0
  40b128:	cset	w9, ne  // ne = any
  40b12c:	cbnz	x21, 40b164 <__fxstatat@plt+0x81a4>
  40b130:	cbz	w9, 40b100 <__fxstatat@plt+0x8140>
  40b134:	ldr	x0, [x20]
  40b138:	blr	x8
  40b13c:	b	40b100 <__fxstatat@plt+0x8140>
  40b140:	str	xzr, [x21]
  40b144:	ldr	x9, [x19, #72]
  40b148:	ldr	x10, [x21, #8]
  40b14c:	cmp	x8, #0x0
  40b150:	str	x9, [x21, #8]
  40b154:	str	x21, [x19, #72]
  40b158:	cset	w9, ne  // ne = any
  40b15c:	mov	x21, x10
  40b160:	cbz	x10, 40b130 <__fxstatat@plt+0x8170>
  40b164:	tbz	w9, #0, 40b140 <__fxstatat@plt+0x8180>
  40b168:	ldr	x0, [x21]
  40b16c:	blr	x8
  40b170:	ldr	x8, [x19, #64]
  40b174:	b	40b140 <__fxstatat@plt+0x8180>
  40b178:	stp	xzr, xzr, [x19, #24]
  40b17c:	ldp	x20, x19, [sp, #32]
  40b180:	ldr	x21, [sp, #16]
  40b184:	ldp	x29, x30, [sp], #48
  40b188:	ret
  40b18c:	stp	x29, x30, [sp, #-48]!
  40b190:	stp	x20, x19, [sp, #32]
  40b194:	ldr	x8, [x0, #64]
  40b198:	mov	x19, x0
  40b19c:	str	x21, [sp, #16]
  40b1a0:	mov	x29, sp
  40b1a4:	cbz	x8, 40b1fc <__fxstatat@plt+0x823c>
  40b1a8:	ldr	x8, [x19, #32]
  40b1ac:	cbz	x8, 40b1fc <__fxstatat@plt+0x823c>
  40b1b0:	ldp	x20, x8, [x19]
  40b1b4:	b	40b1c0 <__fxstatat@plt+0x8200>
  40b1b8:	ldr	x8, [x19, #8]
  40b1bc:	add	x20, x20, #0x10
  40b1c0:	cmp	x20, x8
  40b1c4:	b.cs	40b1fc <__fxstatat@plt+0x823c>  // b.hs, b.nlast
  40b1c8:	ldr	x0, [x20]
  40b1cc:	cbz	x0, 40b1bc <__fxstatat@plt+0x81fc>
  40b1d0:	cbz	x20, 40b1bc <__fxstatat@plt+0x81fc>
  40b1d4:	ldr	x8, [x19, #64]
  40b1d8:	blr	x8
  40b1dc:	ldr	x21, [x20, #8]
  40b1e0:	cbz	x21, 40b1b8 <__fxstatat@plt+0x81f8>
  40b1e4:	ldr	x0, [x21]
  40b1e8:	ldr	x8, [x19, #64]
  40b1ec:	blr	x8
  40b1f0:	ldr	x21, [x21, #8]
  40b1f4:	cbnz	x21, 40b1e4 <__fxstatat@plt+0x8224>
  40b1f8:	b	40b1b8 <__fxstatat@plt+0x81f8>
  40b1fc:	ldp	x20, x8, [x19]
  40b200:	b	40b208 <__fxstatat@plt+0x8248>
  40b204:	add	x20, x20, #0x10
  40b208:	cmp	x20, x8
  40b20c:	b.cs	40b230 <__fxstatat@plt+0x8270>  // b.hs, b.nlast
  40b210:	ldr	x0, [x20, #8]
  40b214:	cbz	x0, 40b204 <__fxstatat@plt+0x8244>
  40b218:	ldr	x21, [x0, #8]
  40b21c:	bl	402cf0 <free@plt>
  40b220:	mov	x0, x21
  40b224:	cbnz	x21, 40b218 <__fxstatat@plt+0x8258>
  40b228:	ldr	x8, [x19, #8]
  40b22c:	b	40b204 <__fxstatat@plt+0x8244>
  40b230:	ldr	x0, [x19, #72]
  40b234:	cbz	x0, 40b248 <__fxstatat@plt+0x8288>
  40b238:	ldr	x20, [x0, #8]
  40b23c:	bl	402cf0 <free@plt>
  40b240:	mov	x0, x20
  40b244:	cbnz	x20, 40b238 <__fxstatat@plt+0x8278>
  40b248:	ldr	x0, [x19]
  40b24c:	bl	402cf0 <free@plt>
  40b250:	mov	x0, x19
  40b254:	ldp	x20, x19, [sp, #32]
  40b258:	ldr	x21, [sp, #16]
  40b25c:	ldp	x29, x30, [sp], #48
  40b260:	b	402cf0 <free@plt>
  40b264:	sub	sp, sp, #0x90
  40b268:	stp	x29, x30, [sp, #80]
  40b26c:	stp	x24, x23, [sp, #96]
  40b270:	stp	x22, x21, [sp, #112]
  40b274:	stp	x20, x19, [sp, #128]
  40b278:	ldr	x8, [x0, #40]
  40b27c:	mov	x19, x0
  40b280:	add	x29, sp, #0x50
  40b284:	ldrb	w9, [x8, #16]
  40b288:	cbnz	w9, 40b2ac <__fxstatat@plt+0x82ec>
  40b28c:	ldr	s0, [x8, #8]
  40b290:	ucvtf	s1, x1
  40b294:	mov	w8, #0x5f800000            	// #1602224128
  40b298:	fdiv	s0, s1, s0
  40b29c:	fmov	s1, w8
  40b2a0:	fcmp	s0, s1
  40b2a4:	b.ge	40b330 <__fxstatat@plt+0x8370>  // b.tcont
  40b2a8:	fcvtzu	x1, s0
  40b2ac:	cmp	x1, #0xa
  40b2b0:	mov	w8, #0xa                   	// #10
  40b2b4:	csel	x8, x1, x8, hi  // hi = pmore
  40b2b8:	orr	x20, x8, #0x1
  40b2bc:	cmn	x20, #0x1
  40b2c0:	b.eq	40b330 <__fxstatat@plt+0x8370>  // b.none
  40b2c4:	cmp	x20, #0xa
  40b2c8:	b.cc	40b300 <__fxstatat@plt+0x8340>  // b.lo, b.ul, b.last
  40b2cc:	mov	w9, #0xc                   	// #12
  40b2d0:	mov	w10, #0x9                   	// #9
  40b2d4:	mov	w8, #0x3                   	// #3
  40b2d8:	udiv	x11, x20, x8
  40b2dc:	msub	x11, x11, x8, x20
  40b2e0:	cbz	x11, 40b304 <__fxstatat@plt+0x8344>
  40b2e4:	add	x10, x10, x9
  40b2e8:	add	x10, x10, #0x4
  40b2ec:	add	x8, x8, #0x2
  40b2f0:	cmp	x10, x20
  40b2f4:	add	x9, x9, #0x8
  40b2f8:	b.cc	40b2d8 <__fxstatat@plt+0x8318>  // b.lo, b.ul, b.last
  40b2fc:	b	40b304 <__fxstatat@plt+0x8344>
  40b300:	mov	w8, #0x3                   	// #3
  40b304:	udiv	x9, x20, x8
  40b308:	msub	x8, x9, x8, x20
  40b30c:	cbnz	x8, 40b320 <__fxstatat@plt+0x8360>
  40b310:	add	x20, x20, #0x2
  40b314:	cmn	x20, #0x1
  40b318:	b.ne	40b2c4 <__fxstatat@plt+0x8304>  // b.any
  40b31c:	b	40b330 <__fxstatat@plt+0x8370>
  40b320:	sub	x8, x20, #0x1
  40b324:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  40b328:	cmp	x8, x9
  40b32c:	b.ls	40b34c <__fxstatat@plt+0x838c>  // b.plast
  40b330:	mov	w0, wzr
  40b334:	ldp	x20, x19, [sp, #128]
  40b338:	ldp	x22, x21, [sp, #112]
  40b33c:	ldp	x24, x23, [sp, #96]
  40b340:	ldp	x29, x30, [sp, #80]
  40b344:	add	sp, sp, #0x90
  40b348:	ret
  40b34c:	ldr	x8, [x19, #16]
  40b350:	cmp	x20, x8
  40b354:	b.ne	40b360 <__fxstatat@plt+0x83a0>  // b.any
  40b358:	mov	w0, #0x1                   	// #1
  40b35c:	b	40b334 <__fxstatat@plt+0x8374>
  40b360:	mov	w1, #0x10                  	// #16
  40b364:	mov	x0, x20
  40b368:	bl	40ff84 <__fxstatat@plt+0xcfc4>
  40b36c:	str	x0, [sp]
  40b370:	cbz	x0, 40b334 <__fxstatat@plt+0x8374>
  40b374:	add	x8, x0, x20, lsl #4
  40b378:	stp	x8, x20, [sp, #8]
  40b37c:	stp	xzr, xzr, [sp, #24]
  40b380:	ldur	q0, [x19, #40]
  40b384:	mov	x21, x19
  40b388:	mov	x0, sp
  40b38c:	mov	x1, x19
  40b390:	stur	q0, [sp, #40]
  40b394:	ldur	q0, [x19, #56]
  40b398:	mov	w2, wzr
  40b39c:	stur	q0, [sp, #56]
  40b3a0:	ldr	x8, [x21, #72]!
  40b3a4:	str	x8, [sp, #72]
  40b3a8:	bl	40b498 <__fxstatat@plt+0x84d8>
  40b3ac:	tbz	w0, #0, 40b3d8 <__fxstatat@plt+0x8418>
  40b3b0:	ldr	x0, [x19]
  40b3b4:	bl	402cf0 <free@plt>
  40b3b8:	ldr	q0, [sp]
  40b3bc:	mov	w0, #0x1                   	// #1
  40b3c0:	str	q0, [x19]
  40b3c4:	ldr	q0, [sp, #16]
  40b3c8:	str	q0, [x19, #16]
  40b3cc:	ldr	x8, [sp, #72]
  40b3d0:	str	x8, [x19, #72]
  40b3d4:	b	40b334 <__fxstatat@plt+0x8374>
  40b3d8:	ldr	x8, [sp, #72]
  40b3dc:	str	x8, [x21]
  40b3e0:	ldp	x22, x23, [sp]
  40b3e4:	b	40b3f0 <__fxstatat@plt+0x8430>
  40b3e8:	str	xzr, [x22, #8]
  40b3ec:	add	x22, x22, #0x10
  40b3f0:	cmp	x22, x23
  40b3f4:	b.cs	40b474 <__fxstatat@plt+0x84b4>  // b.hs, b.nlast
  40b3f8:	ldr	x8, [x22]
  40b3fc:	cbz	x8, 40b3ec <__fxstatat@plt+0x842c>
  40b400:	ldr	x24, [x22, #8]
  40b404:	cbz	x24, 40b3e8 <__fxstatat@plt+0x8428>
  40b408:	ldr	x1, [x19, #16]
  40b40c:	b	40b43c <__fxstatat@plt+0x847c>
  40b410:	str	x20, [x9]
  40b414:	ldr	x9, [x19, #24]
  40b418:	add	x9, x9, #0x1
  40b41c:	str	x9, [x19, #24]
  40b420:	mov	x9, x21
  40b424:	str	xzr, [x24]
  40b428:	ldr	x10, [x9]
  40b42c:	str	x10, [x24, #8]
  40b430:	str	x24, [x9]
  40b434:	mov	x24, x8
  40b438:	cbz	x8, 40b3e8 <__fxstatat@plt+0x8428>
  40b43c:	ldr	x20, [x24]
  40b440:	ldr	x8, [x19, #48]
  40b444:	mov	x0, x20
  40b448:	blr	x8
  40b44c:	ldr	x1, [x19, #16]
  40b450:	cmp	x0, x1
  40b454:	b.cs	40b494 <__fxstatat@plt+0x84d4>  // b.hs, b.nlast
  40b458:	ldr	x8, [x19]
  40b45c:	add	x9, x8, x0, lsl #4
  40b460:	ldr	x10, [x9]
  40b464:	ldr	x8, [x24, #8]
  40b468:	cbz	x10, 40b410 <__fxstatat@plt+0x8450>
  40b46c:	add	x9, x9, #0x8
  40b470:	b	40b428 <__fxstatat@plt+0x8468>
  40b474:	mov	x1, sp
  40b478:	mov	x0, x19
  40b47c:	mov	w2, wzr
  40b480:	bl	40b498 <__fxstatat@plt+0x84d8>
  40b484:	tbz	w0, #0, 40b494 <__fxstatat@plt+0x84d4>
  40b488:	ldr	x0, [sp]
  40b48c:	bl	402cf0 <free@plt>
  40b490:	b	40b330 <__fxstatat@plt+0x8370>
  40b494:	bl	402bd0 <abort@plt>
  40b498:	stp	x29, x30, [sp, #-80]!
  40b49c:	str	x25, [sp, #16]
  40b4a0:	stp	x24, x23, [sp, #32]
  40b4a4:	stp	x22, x21, [sp, #48]
  40b4a8:	stp	x20, x19, [sp, #64]
  40b4ac:	ldp	x23, x8, [x1]
  40b4b0:	mov	x29, sp
  40b4b4:	cmp	x23, x8
  40b4b8:	b.cs	40b678 <__fxstatat@plt+0x86b8>  // b.hs, b.nlast
  40b4bc:	mov	x19, x1
  40b4c0:	mov	x20, x0
  40b4c4:	add	x24, x0, #0x48
  40b4c8:	tbz	w2, #0, 40b590 <__fxstatat@plt+0x85d0>
  40b4cc:	b	40b4e4 <__fxstatat@plt+0x8524>
  40b4d0:	ldr	x8, [x19, #8]
  40b4d4:	str	xzr, [x23, #8]
  40b4d8:	add	x23, x23, #0x10
  40b4dc:	cmp	x23, x8
  40b4e0:	b.cs	40b678 <__fxstatat@plt+0x86b8>  // b.hs, b.nlast
  40b4e4:	ldr	x9, [x23]
  40b4e8:	cbz	x9, 40b4d8 <__fxstatat@plt+0x8518>
  40b4ec:	ldr	x22, [x23, #8]
  40b4f0:	cbz	x22, 40b4d4 <__fxstatat@plt+0x8514>
  40b4f4:	ldr	x1, [x20, #16]
  40b4f8:	b	40b528 <__fxstatat@plt+0x8568>
  40b4fc:	str	x21, [x9]
  40b500:	ldr	x9, [x20, #24]
  40b504:	add	x9, x9, #0x1
  40b508:	str	x9, [x20, #24]
  40b50c:	mov	x9, x24
  40b510:	str	xzr, [x22]
  40b514:	ldr	x10, [x9]
  40b518:	str	x10, [x22, #8]
  40b51c:	str	x22, [x9]
  40b520:	mov	x22, x8
  40b524:	cbz	x8, 40b4d0 <__fxstatat@plt+0x8510>
  40b528:	ldr	x21, [x22]
  40b52c:	ldr	x8, [x20, #48]
  40b530:	mov	x0, x21
  40b534:	blr	x8
  40b538:	ldr	x1, [x20, #16]
  40b53c:	cmp	x0, x1
  40b540:	b.cs	40b694 <__fxstatat@plt+0x86d4>  // b.hs, b.nlast
  40b544:	ldr	x8, [x20]
  40b548:	add	x9, x8, x0, lsl #4
  40b54c:	ldr	x10, [x9]
  40b550:	ldr	x8, [x22, #8]
  40b554:	cbz	x10, 40b4fc <__fxstatat@plt+0x853c>
  40b558:	add	x9, x9, #0x8
  40b55c:	b	40b514 <__fxstatat@plt+0x8554>
  40b560:	str	x21, [x8]
  40b564:	ldr	x8, [x20, #24]
  40b568:	add	x8, x8, #0x1
  40b56c:	str	x8, [x20, #24]
  40b570:	str	xzr, [x23]
  40b574:	ldr	x9, [x19, #24]
  40b578:	ldr	x8, [x19, #8]
  40b57c:	sub	x9, x9, #0x1
  40b580:	str	x9, [x19, #24]
  40b584:	add	x23, x23, #0x10
  40b588:	cmp	x23, x8
  40b58c:	b.cs	40b678 <__fxstatat@plt+0x86b8>  // b.hs, b.nlast
  40b590:	ldr	x21, [x23]
  40b594:	cbz	x21, 40b584 <__fxstatat@plt+0x85c4>
  40b598:	ldr	x22, [x23, #8]
  40b59c:	ldr	x1, [x20, #16]
  40b5a0:	cbnz	x22, 40b5c0 <__fxstatat@plt+0x8600>
  40b5a4:	b	40b610 <__fxstatat@plt+0x8650>
  40b5a8:	add	x9, x9, #0x8
  40b5ac:	ldr	x10, [x9]
  40b5b0:	str	x10, [x22, #8]
  40b5b4:	str	x22, [x9]
  40b5b8:	mov	x22, x8
  40b5bc:	cbz	x8, 40b60c <__fxstatat@plt+0x864c>
  40b5c0:	ldr	x21, [x22]
  40b5c4:	ldr	x8, [x20, #48]
  40b5c8:	mov	x0, x21
  40b5cc:	blr	x8
  40b5d0:	ldr	x1, [x20, #16]
  40b5d4:	cmp	x0, x1
  40b5d8:	b.cs	40b694 <__fxstatat@plt+0x86d4>  // b.hs, b.nlast
  40b5dc:	ldr	x8, [x20]
  40b5e0:	add	x9, x8, x0, lsl #4
  40b5e4:	ldr	x10, [x9]
  40b5e8:	ldr	x8, [x22, #8]
  40b5ec:	cbnz	x10, 40b5a8 <__fxstatat@plt+0x85e8>
  40b5f0:	str	x21, [x9]
  40b5f4:	ldr	x9, [x20, #24]
  40b5f8:	add	x9, x9, #0x1
  40b5fc:	str	x9, [x20, #24]
  40b600:	mov	x9, x24
  40b604:	str	xzr, [x22]
  40b608:	b	40b5ac <__fxstatat@plt+0x85ec>
  40b60c:	ldr	x21, [x23]
  40b610:	str	xzr, [x23, #8]
  40b614:	ldr	x8, [x20, #48]
  40b618:	mov	x0, x21
  40b61c:	blr	x8
  40b620:	ldr	x8, [x20, #16]
  40b624:	cmp	x0, x8
  40b628:	b.cs	40b694 <__fxstatat@plt+0x86d4>  // b.hs, b.nlast
  40b62c:	ldr	x25, [x20]
  40b630:	mov	x22, x0
  40b634:	add	x8, x25, x0, lsl #4
  40b638:	ldr	x9, [x8]
  40b63c:	cbz	x9, 40b560 <__fxstatat@plt+0x85a0>
  40b640:	ldr	x0, [x24]
  40b644:	cbz	x0, 40b654 <__fxstatat@plt+0x8694>
  40b648:	ldr	x8, [x0, #8]
  40b64c:	str	x8, [x24]
  40b650:	b	40b660 <__fxstatat@plt+0x86a0>
  40b654:	mov	w0, #0x10                  	// #16
  40b658:	bl	4029f0 <malloc@plt>
  40b65c:	cbz	x0, 40b67c <__fxstatat@plt+0x86bc>
  40b660:	str	x21, [x0]
  40b664:	add	x8, x25, x22, lsl #4
  40b668:	ldr	x9, [x8, #8]
  40b66c:	str	x9, [x0, #8]
  40b670:	str	x0, [x8, #8]
  40b674:	b	40b570 <__fxstatat@plt+0x85b0>
  40b678:	mov	w0, #0x1                   	// #1
  40b67c:	ldp	x20, x19, [sp, #64]
  40b680:	ldp	x22, x21, [sp, #48]
  40b684:	ldp	x24, x23, [sp, #32]
  40b688:	ldr	x25, [sp, #16]
  40b68c:	ldp	x29, x30, [sp], #80
  40b690:	ret
  40b694:	bl	402bd0 <abort@plt>
  40b698:	stp	x29, x30, [sp, #-80]!
  40b69c:	str	x25, [sp, #16]
  40b6a0:	stp	x24, x23, [sp, #32]
  40b6a4:	stp	x22, x21, [sp, #48]
  40b6a8:	stp	x20, x19, [sp, #64]
  40b6ac:	mov	x29, sp
  40b6b0:	cbz	x1, 40b97c <__fxstatat@plt+0x89bc>
  40b6b4:	mov	x20, x1
  40b6b8:	ldr	x8, [x0, #48]
  40b6bc:	ldr	x1, [x0, #16]
  40b6c0:	mov	x19, x0
  40b6c4:	mov	x0, x20
  40b6c8:	mov	x21, x2
  40b6cc:	blr	x8
  40b6d0:	ldr	x8, [x19, #16]
  40b6d4:	cmp	x0, x8
  40b6d8:	b.cs	40b97c <__fxstatat@plt+0x89bc>  // b.hs, b.nlast
  40b6dc:	ldr	x25, [x19]
  40b6e0:	mov	x22, x0
  40b6e4:	add	x23, x25, x0, lsl #4
  40b6e8:	ldr	x1, [x23]
  40b6ec:	cbz	x1, 40b714 <__fxstatat@plt+0x8754>
  40b6f0:	cmp	x1, x20
  40b6f4:	b.eq	40b888 <__fxstatat@plt+0x88c8>  // b.none
  40b6f8:	ldr	x8, [x19, #56]
  40b6fc:	mov	x0, x20
  40b700:	blr	x8
  40b704:	mov	x24, x23
  40b708:	tbz	w0, #0, 40b89c <__fxstatat@plt+0x88dc>
  40b70c:	ldr	x8, [x24]
  40b710:	cbnz	x8, 40b88c <__fxstatat@plt+0x88cc>
  40b714:	ldr	x8, [x19, #40]
  40b718:	ldp	x10, x9, [x19, #16]
  40b71c:	ldr	s1, [x8, #8]
  40b720:	ucvtf	s0, x10
  40b724:	ucvtf	s2, x9
  40b728:	fmul	s3, s1, s0
  40b72c:	fcmp	s3, s2
  40b730:	b.pl	40b86c <__fxstatat@plt+0x88ac>  // b.nfrst
  40b734:	adrp	x9, 414000 <__fxstatat@plt+0x11040>
  40b738:	add	x9, x9, #0x244
  40b73c:	cmp	x8, x9
  40b740:	b.eq	40b7d0 <__fxstatat@plt+0x8810>  // b.none
  40b744:	mov	w10, #0xcccd                	// #52429
  40b748:	movk	w10, #0x3dcc, lsl #16
  40b74c:	fmov	s3, w10
  40b750:	fcmp	s1, s3
  40b754:	b.le	40b7c0 <__fxstatat@plt+0x8800>
  40b758:	mov	w10, #0x6666                	// #26214
  40b75c:	movk	w10, #0x3f66, lsl #16
  40b760:	fmov	s3, w10
  40b764:	fcmp	s1, s3
  40b768:	b.pl	40b7c0 <__fxstatat@plt+0x8800>  // b.nfrst
  40b76c:	ldr	s3, [x8, #12]
  40b770:	mov	w10, #0xcccd                	// #52429
  40b774:	movk	w10, #0x3f8c, lsl #16
  40b778:	fmov	s4, w10
  40b77c:	fcmp	s3, s4
  40b780:	b.le	40b7c0 <__fxstatat@plt+0x8800>
  40b784:	ldr	s3, [x8]
  40b788:	fcmp	s3, #0.0
  40b78c:	b.lt	40b7c0 <__fxstatat@plt+0x8800>  // b.tstop
  40b790:	mov	w10, #0xcccd                	// #52429
  40b794:	movk	w10, #0x3dcc, lsl #16
  40b798:	fmov	s4, w10
  40b79c:	fadd	s3, s3, s4
  40b7a0:	fcmp	s3, s1
  40b7a4:	b.pl	40b7c0 <__fxstatat@plt+0x8800>  // b.nfrst
  40b7a8:	ldr	s4, [x8, #4]
  40b7ac:	fmov	s5, #1.000000000000000000e+00
  40b7b0:	fcmp	s4, s5
  40b7b4:	b.hi	40b7c0 <__fxstatat@plt+0x8800>  // b.pmore
  40b7b8:	fcmp	s3, s4
  40b7bc:	b.mi	40b7d4 <__fxstatat@plt+0x8814>  // b.first
  40b7c0:	mov	w8, #0xcccd                	// #52429
  40b7c4:	movk	w8, #0x3f4c, lsl #16
  40b7c8:	fmov	s1, w8
  40b7cc:	str	x9, [x19, #40]
  40b7d0:	mov	x8, x9
  40b7d4:	fmul	s3, s1, s0
  40b7d8:	fcmp	s3, s2
  40b7dc:	b.pl	40b86c <__fxstatat@plt+0x88ac>  // b.nfrst
  40b7e0:	ldr	s2, [x8, #12]
  40b7e4:	ldrb	w8, [x8, #16]
  40b7e8:	fmul	s0, s2, s0
  40b7ec:	cmp	w8, #0x0
  40b7f0:	fmul	s1, s1, s0
  40b7f4:	mov	w8, #0x5f800000            	// #1602224128
  40b7f8:	fcsel	s0, s1, s0, eq  // eq = none
  40b7fc:	fmov	s1, w8
  40b800:	fcmp	s0, s1
  40b804:	b.ge	40b918 <__fxstatat@plt+0x8958>  // b.tcont
  40b808:	fcvtzu	x1, s0
  40b80c:	mov	x0, x19
  40b810:	bl	40b264 <__fxstatat@plt+0x82a4>
  40b814:	tbz	w0, #0, 40b918 <__fxstatat@plt+0x8958>
  40b818:	ldr	x8, [x19, #48]
  40b81c:	ldr	x1, [x19, #16]
  40b820:	mov	x0, x20
  40b824:	blr	x8
  40b828:	ldr	x8, [x19, #16]
  40b82c:	cmp	x0, x8
  40b830:	b.cs	40b97c <__fxstatat@plt+0x89bc>  // b.hs, b.nlast
  40b834:	ldr	x22, [x19]
  40b838:	mov	x21, x0
  40b83c:	add	x23, x22, x0, lsl #4
  40b840:	ldr	x1, [x23]
  40b844:	cbz	x1, 40b86c <__fxstatat@plt+0x88ac>
  40b848:	cmp	x1, x20
  40b84c:	mov	x8, x20
  40b850:	b.eq	40b868 <__fxstatat@plt+0x88a8>  // b.none
  40b854:	ldr	x8, [x19, #56]
  40b858:	mov	x0, x20
  40b85c:	blr	x8
  40b860:	tbz	w0, #0, 40b940 <__fxstatat@plt+0x8980>
  40b864:	ldr	x8, [x23]
  40b868:	cbnz	x8, 40b97c <__fxstatat@plt+0x89bc>
  40b86c:	ldr	x8, [x23]
  40b870:	cbz	x8, 40b8cc <__fxstatat@plt+0x890c>
  40b874:	ldr	x0, [x19, #72]
  40b878:	cbz	x0, 40b8e8 <__fxstatat@plt+0x8928>
  40b87c:	ldr	x8, [x0, #8]
  40b880:	str	x8, [x19, #72]
  40b884:	b	40b8f4 <__fxstatat@plt+0x8934>
  40b888:	mov	x8, x20
  40b88c:	mov	w0, wzr
  40b890:	cbz	x21, 40b91c <__fxstatat@plt+0x895c>
  40b894:	str	x8, [x21]
  40b898:	b	40b91c <__fxstatat@plt+0x895c>
  40b89c:	add	x24, x25, x22, lsl #4
  40b8a0:	ldr	x8, [x24, #8]!
  40b8a4:	cbz	x8, 40b714 <__fxstatat@plt+0x8754>
  40b8a8:	ldr	x1, [x8]
  40b8ac:	cmp	x1, x20
  40b8b0:	b.eq	40b934 <__fxstatat@plt+0x8974>  // b.none
  40b8b4:	ldr	x8, [x19, #56]
  40b8b8:	mov	x0, x20
  40b8bc:	blr	x8
  40b8c0:	ldr	x24, [x24]
  40b8c4:	tbz	w0, #0, 40b8a0 <__fxstatat@plt+0x88e0>
  40b8c8:	b	40b70c <__fxstatat@plt+0x874c>
  40b8cc:	str	x20, [x23]
  40b8d0:	ldur	q0, [x19, #24]
  40b8d4:	mov	w0, #0x1                   	// #1
  40b8d8:	dup	v1.2d, x0
  40b8dc:	add	v0.2d, v0.2d, v1.2d
  40b8e0:	stur	q0, [x19, #24]
  40b8e4:	b	40b91c <__fxstatat@plt+0x895c>
  40b8e8:	mov	w0, #0x10                  	// #16
  40b8ec:	bl	4029f0 <malloc@plt>
  40b8f0:	cbz	x0, 40b918 <__fxstatat@plt+0x8958>
  40b8f4:	str	x20, [x0]
  40b8f8:	ldr	x8, [x23, #8]
  40b8fc:	str	x8, [x0, #8]
  40b900:	str	x0, [x23, #8]
  40b904:	ldr	x8, [x19, #32]
  40b908:	mov	w0, #0x1                   	// #1
  40b90c:	add	x8, x8, #0x1
  40b910:	str	x8, [x19, #32]
  40b914:	b	40b91c <__fxstatat@plt+0x895c>
  40b918:	mov	w0, #0xffffffff            	// #-1
  40b91c:	ldp	x20, x19, [sp, #64]
  40b920:	ldp	x22, x21, [sp, #48]
  40b924:	ldp	x24, x23, [sp, #32]
  40b928:	ldr	x25, [sp, #16]
  40b92c:	ldp	x29, x30, [sp], #80
  40b930:	ret
  40b934:	mov	x8, x20
  40b938:	cbnz	x8, 40b88c <__fxstatat@plt+0x88cc>
  40b93c:	b	40b714 <__fxstatat@plt+0x8754>
  40b940:	add	x21, x22, x21, lsl #4
  40b944:	ldr	x8, [x21, #8]!
  40b948:	cbz	x8, 40b86c <__fxstatat@plt+0x88ac>
  40b94c:	ldr	x1, [x8]
  40b950:	cmp	x1, x20
  40b954:	b.eq	40b974 <__fxstatat@plt+0x89b4>  // b.none
  40b958:	ldr	x8, [x19, #56]
  40b95c:	mov	x0, x20
  40b960:	blr	x8
  40b964:	ldr	x21, [x21]
  40b968:	tbz	w0, #0, 40b944 <__fxstatat@plt+0x8984>
  40b96c:	ldr	x8, [x21]
  40b970:	b	40b868 <__fxstatat@plt+0x88a8>
  40b974:	mov	x8, x20
  40b978:	b	40b868 <__fxstatat@plt+0x88a8>
  40b97c:	bl	402bd0 <abort@plt>
  40b980:	stp	x29, x30, [sp, #-32]!
  40b984:	mov	x29, sp
  40b988:	add	x2, x29, #0x18
  40b98c:	str	x19, [sp, #16]
  40b990:	mov	x19, x1
  40b994:	bl	40b698 <__fxstatat@plt+0x86d8>
  40b998:	ldr	x8, [x29, #24]
  40b99c:	cmp	w0, #0x0
  40b9a0:	csel	x8, x8, x19, eq  // eq = none
  40b9a4:	ldr	x19, [sp, #16]
  40b9a8:	cmn	w0, #0x1
  40b9ac:	csel	x0, xzr, x8, eq  // eq = none
  40b9b0:	ldp	x29, x30, [sp], #32
  40b9b4:	ret
  40b9b8:	stp	x29, x30, [sp, #-64]!
  40b9bc:	stp	x22, x21, [sp, #32]
  40b9c0:	stp	x20, x19, [sp, #48]
  40b9c4:	ldr	x8, [x0, #16]
  40b9c8:	ldr	x9, [x0, #48]
  40b9cc:	mov	x20, x0
  40b9d0:	mov	x19, x1
  40b9d4:	mov	x0, x1
  40b9d8:	mov	x1, x8
  40b9dc:	str	x23, [sp, #16]
  40b9e0:	mov	x29, sp
  40b9e4:	blr	x9
  40b9e8:	ldr	x8, [x20, #16]
  40b9ec:	cmp	x0, x8
  40b9f0:	b.cs	40bbec <__fxstatat@plt+0x8c2c>  // b.hs, b.nlast
  40b9f4:	ldr	x23, [x20]
  40b9f8:	mov	x21, x0
  40b9fc:	add	x22, x23, x0, lsl #4
  40ba00:	ldr	x1, [x22]
  40ba04:	cbz	x1, 40ba74 <__fxstatat@plt+0x8ab4>
  40ba08:	cmp	x1, x19
  40ba0c:	b.eq	40ba24 <__fxstatat@plt+0x8a64>  // b.none
  40ba10:	ldr	x8, [x20, #56]
  40ba14:	mov	x0, x19
  40ba18:	blr	x8
  40ba1c:	tbz	w0, #0, 40ba3c <__fxstatat@plt+0x8a7c>
  40ba20:	ldr	x19, [x22]
  40ba24:	add	x8, x23, x21, lsl #4
  40ba28:	ldr	x8, [x8, #8]
  40ba2c:	cbz	x8, 40ba7c <__fxstatat@plt+0x8abc>
  40ba30:	ldr	q0, [x8]
  40ba34:	str	q0, [x22]
  40ba38:	b	40ba9c <__fxstatat@plt+0x8adc>
  40ba3c:	add	x21, x23, x21, lsl #4
  40ba40:	ldr	x9, [x21, #8]!
  40ba44:	cbz	x9, 40ba74 <__fxstatat@plt+0x8ab4>
  40ba48:	ldr	x1, [x9]
  40ba4c:	cmp	x1, x19
  40ba50:	b.eq	40ba88 <__fxstatat@plt+0x8ac8>  // b.none
  40ba54:	ldr	x8, [x20, #56]
  40ba58:	mov	x0, x19
  40ba5c:	blr	x8
  40ba60:	ldr	x8, [x21]
  40ba64:	tbnz	w0, #0, 40ba90 <__fxstatat@plt+0x8ad0>
  40ba68:	ldr	x9, [x8, #8]!
  40ba6c:	mov	x21, x8
  40ba70:	cbnz	x9, 40ba48 <__fxstatat@plt+0x8a88>
  40ba74:	mov	x19, xzr
  40ba78:	b	40bbd4 <__fxstatat@plt+0x8c14>
  40ba7c:	str	xzr, [x22]
  40ba80:	cbnz	x19, 40bab0 <__fxstatat@plt+0x8af0>
  40ba84:	b	40bbd4 <__fxstatat@plt+0x8c14>
  40ba88:	mov	x8, x9
  40ba8c:	b	40ba94 <__fxstatat@plt+0x8ad4>
  40ba90:	ldr	x19, [x8]
  40ba94:	ldr	x9, [x8, #8]
  40ba98:	str	x9, [x21]
  40ba9c:	str	xzr, [x8]
  40baa0:	ldr	x9, [x20, #72]
  40baa4:	str	x9, [x8, #8]
  40baa8:	str	x8, [x20, #72]
  40baac:	cbz	x19, 40bbd4 <__fxstatat@plt+0x8c14>
  40bab0:	ldr	x8, [x20, #32]
  40bab4:	sub	x8, x8, #0x1
  40bab8:	str	x8, [x20, #32]
  40babc:	ldr	x8, [x22]
  40bac0:	cbnz	x8, 40bbd4 <__fxstatat@plt+0x8c14>
  40bac4:	ldp	x10, x9, [x20, #16]
  40bac8:	ldr	x8, [x20, #40]
  40bacc:	sub	x9, x9, #0x1
  40bad0:	str	x9, [x20, #24]
  40bad4:	ldr	s2, [x8]
  40bad8:	ucvtf	s0, x10
  40badc:	ucvtf	s1, x9
  40bae0:	fmul	s3, s2, s0
  40bae4:	fcmp	s3, s1
  40bae8:	b.le	40bbd4 <__fxstatat@plt+0x8c14>
  40baec:	adrp	x9, 414000 <__fxstatat@plt+0x11040>
  40baf0:	add	x9, x9, #0x244
  40baf4:	cmp	x8, x9
  40baf8:	b.eq	40bb80 <__fxstatat@plt+0x8bc0>  // b.none
  40bafc:	ldr	s3, [x8, #8]
  40bb00:	mov	w10, #0xcccd                	// #52429
  40bb04:	movk	w10, #0x3dcc, lsl #16
  40bb08:	fmov	s4, w10
  40bb0c:	fcmp	s3, s4
  40bb10:	b.le	40bb78 <__fxstatat@plt+0x8bb8>
  40bb14:	mov	w10, #0x6666                	// #26214
  40bb18:	movk	w10, #0x3f66, lsl #16
  40bb1c:	fmov	s4, w10
  40bb20:	fcmp	s3, s4
  40bb24:	b.pl	40bb78 <__fxstatat@plt+0x8bb8>  // b.nfrst
  40bb28:	fcmp	s2, #0.0
  40bb2c:	b.lt	40bb78 <__fxstatat@plt+0x8bb8>  // b.tstop
  40bb30:	ldr	s4, [x8, #12]
  40bb34:	mov	w10, #0xcccd                	// #52429
  40bb38:	movk	w10, #0x3f8c, lsl #16
  40bb3c:	fmov	s5, w10
  40bb40:	fcmp	s4, s5
  40bb44:	b.le	40bb78 <__fxstatat@plt+0x8bb8>
  40bb48:	mov	w10, #0xcccd                	// #52429
  40bb4c:	movk	w10, #0x3dcc, lsl #16
  40bb50:	fmov	s4, w10
  40bb54:	fadd	s4, s2, s4
  40bb58:	fcmp	s4, s3
  40bb5c:	b.pl	40bb78 <__fxstatat@plt+0x8bb8>  // b.nfrst
  40bb60:	ldr	s3, [x8, #4]
  40bb64:	fmov	s5, #1.000000000000000000e+00
  40bb68:	fcmp	s3, s5
  40bb6c:	b.hi	40bb78 <__fxstatat@plt+0x8bb8>  // b.pmore
  40bb70:	fcmp	s4, s3
  40bb74:	b.mi	40bb84 <__fxstatat@plt+0x8bc4>  // b.first
  40bb78:	fmov	s2, wzr
  40bb7c:	str	x9, [x20, #40]
  40bb80:	mov	x8, x9
  40bb84:	fmul	s2, s2, s0
  40bb88:	fcmp	s2, s1
  40bb8c:	b.le	40bbd4 <__fxstatat@plt+0x8c14>
  40bb90:	ldr	s1, [x8, #4]
  40bb94:	ldrb	w9, [x8, #16]
  40bb98:	fmul	s0, s1, s0
  40bb9c:	cbnz	w9, 40bba8 <__fxstatat@plt+0x8be8>
  40bba0:	ldr	s1, [x8, #8]
  40bba4:	fmul	s0, s0, s1
  40bba8:	fcvtzu	x1, s0
  40bbac:	mov	x0, x20
  40bbb0:	bl	40b264 <__fxstatat@plt+0x82a4>
  40bbb4:	tbnz	w0, #0, 40bbd4 <__fxstatat@plt+0x8c14>
  40bbb8:	ldr	x0, [x20, #72]
  40bbbc:	cbz	x0, 40bbd0 <__fxstatat@plt+0x8c10>
  40bbc0:	ldr	x21, [x0, #8]
  40bbc4:	bl	402cf0 <free@plt>
  40bbc8:	mov	x0, x21
  40bbcc:	cbnz	x21, 40bbc0 <__fxstatat@plt+0x8c00>
  40bbd0:	str	xzr, [x20, #72]
  40bbd4:	mov	x0, x19
  40bbd8:	ldp	x20, x19, [sp, #48]
  40bbdc:	ldp	x22, x21, [sp, #32]
  40bbe0:	ldr	x23, [sp, #16]
  40bbe4:	ldp	x29, x30, [sp], #64
  40bbe8:	ret
  40bbec:	bl	402bd0 <abort@plt>
  40bbf0:	stp	x29, x30, [sp, #-32]!
  40bbf4:	stp	x20, x19, [sp, #16]
  40bbf8:	mov	x19, x0
  40bbfc:	ldr	x0, [x0]
  40bc00:	mov	x29, sp
  40bc04:	mov	x20, x1
  40bc08:	bl	4107c4 <__fxstatat@plt+0xd804>
  40bc0c:	ldr	x8, [x19, #8]
  40bc10:	eor	x8, x8, x0
  40bc14:	udiv	x9, x8, x20
  40bc18:	msub	x0, x9, x20, x8
  40bc1c:	ldp	x20, x19, [sp, #16]
  40bc20:	ldp	x29, x30, [sp], #32
  40bc24:	ret
  40bc28:	ldr	x8, [x0, #8]
  40bc2c:	udiv	x9, x8, x1
  40bc30:	msub	x0, x9, x1, x8
  40bc34:	ret
  40bc38:	ldr	x8, [x0, #8]
  40bc3c:	ldr	x9, [x1, #8]
  40bc40:	cmp	x8, x9
  40bc44:	b.ne	40bc64 <__fxstatat@plt+0x8ca4>  // b.any
  40bc48:	ldr	x8, [x0, #16]
  40bc4c:	ldr	x9, [x1, #16]
  40bc50:	cmp	x8, x9
  40bc54:	b.ne	40bc64 <__fxstatat@plt+0x8ca4>  // b.any
  40bc58:	ldr	x0, [x0]
  40bc5c:	ldr	x1, [x1]
  40bc60:	b	40dbac <__fxstatat@plt+0xabec>
  40bc64:	mov	w0, wzr
  40bc68:	ret
  40bc6c:	stp	x29, x30, [sp, #-16]!
  40bc70:	ldr	x8, [x0, #8]
  40bc74:	ldr	x9, [x1, #8]
  40bc78:	mov	x29, sp
  40bc7c:	cmp	x8, x9
  40bc80:	b.ne	40bcb0 <__fxstatat@plt+0x8cf0>  // b.any
  40bc84:	ldr	x8, [x0, #16]
  40bc88:	ldr	x9, [x1, #16]
  40bc8c:	cmp	x8, x9
  40bc90:	b.ne	40bcb0 <__fxstatat@plt+0x8cf0>  // b.any
  40bc94:	ldr	x0, [x0]
  40bc98:	ldr	x1, [x1]
  40bc9c:	bl	402c80 <strcmp@plt>
  40bca0:	cmp	w0, #0x0
  40bca4:	cset	w0, eq  // eq = none
  40bca8:	ldp	x29, x30, [sp], #16
  40bcac:	ret
  40bcb0:	mov	w0, wzr
  40bcb4:	ldp	x29, x30, [sp], #16
  40bcb8:	ret
  40bcbc:	stp	x29, x30, [sp, #-32]!
  40bcc0:	str	x19, [sp, #16]
  40bcc4:	mov	x19, x0
  40bcc8:	ldr	x0, [x0]
  40bccc:	mov	x29, sp
  40bcd0:	bl	402cf0 <free@plt>
  40bcd4:	mov	x0, x19
  40bcd8:	ldr	x19, [sp, #16]
  40bcdc:	ldp	x29, x30, [sp], #32
  40bce0:	b	402cf0 <free@plt>
  40bce4:	stp	x29, x30, [sp, #-48]!
  40bce8:	mov	w8, #0x4900                	// #18688
  40bcec:	movk	w8, #0x8, lsl #16
  40bcf0:	orr	w2, w2, w8
  40bcf4:	str	x21, [sp, #16]
  40bcf8:	stp	x20, x19, [sp, #32]
  40bcfc:	mov	x29, sp
  40bd00:	mov	x19, x3
  40bd04:	bl	41083c <__fxstatat@plt+0xd87c>
  40bd08:	tbnz	w0, #31, 40bd2c <__fxstatat@plt+0x8d6c>
  40bd0c:	mov	w20, w0
  40bd10:	bl	402bb0 <fdopendir@plt>
  40bd14:	cbz	x0, 40bd40 <__fxstatat@plt+0x8d80>
  40bd18:	str	w20, [x19]
  40bd1c:	ldp	x20, x19, [sp, #32]
  40bd20:	ldr	x21, [sp, #16]
  40bd24:	ldp	x29, x30, [sp], #48
  40bd28:	ret
  40bd2c:	mov	x0, xzr
  40bd30:	ldp	x20, x19, [sp, #32]
  40bd34:	ldr	x21, [sp, #16]
  40bd38:	ldp	x29, x30, [sp], #48
  40bd3c:	ret
  40bd40:	bl	402f10 <__errno_location@plt>
  40bd44:	ldr	w21, [x0]
  40bd48:	mov	x19, x0
  40bd4c:	mov	w0, w20
  40bd50:	bl	402b80 <close@plt>
  40bd54:	mov	x0, xzr
  40bd58:	str	w21, [x19]
  40bd5c:	ldp	x20, x19, [sp, #32]
  40bd60:	ldr	x21, [sp, #16]
  40bd64:	ldp	x29, x30, [sp], #48
  40bd68:	ret
  40bd6c:	stp	x29, x30, [sp, #-32]!
  40bd70:	stp	x20, x19, [sp, #16]
  40bd74:	mov	x29, sp
  40bd78:	cbz	x0, 40bdf8 <__fxstatat@plt+0x8e38>
  40bd7c:	mov	w1, #0x2f                  	// #47
  40bd80:	mov	x19, x0
  40bd84:	bl	402b90 <strrchr@plt>
  40bd88:	cmp	x0, #0x0
  40bd8c:	csinc	x20, x19, x0, eq  // eq = none
  40bd90:	sub	x8, x20, x19
  40bd94:	cmp	x8, #0x7
  40bd98:	b.lt	40bddc <__fxstatat@plt+0x8e1c>  // b.tstop
  40bd9c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40bda0:	sub	x0, x20, #0x7
  40bda4:	add	x1, x1, #0x290
  40bda8:	mov	w2, #0x7                   	// #7
  40bdac:	bl	402a60 <strncmp@plt>
  40bdb0:	cbnz	w0, 40bddc <__fxstatat@plt+0x8e1c>
  40bdb4:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40bdb8:	add	x1, x1, #0x298
  40bdbc:	mov	w2, #0x3                   	// #3
  40bdc0:	mov	x0, x20
  40bdc4:	bl	402a60 <strncmp@plt>
  40bdc8:	mov	x19, x20
  40bdcc:	cbnz	w0, 40bddc <__fxstatat@plt+0x8e1c>
  40bdd0:	add	x19, x20, #0x3
  40bdd4:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bdd8:	str	x19, [x8, #1192]
  40bddc:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bde0:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40bde4:	str	x19, [x8, #2392]
  40bde8:	str	x19, [x9, #1144]
  40bdec:	ldp	x20, x19, [sp, #16]
  40bdf0:	ldp	x29, x30, [sp], #32
  40bdf4:	ret
  40bdf8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bdfc:	ldr	x3, [x8, #1152]
  40be00:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40be04:	add	x0, x0, #0x258
  40be08:	mov	w1, #0x37                  	// #55
  40be0c:	mov	w2, #0x1                   	// #1
  40be10:	bl	402da0 <fwrite@plt>
  40be14:	bl	402bd0 <abort@plt>
  40be18:	sub	sp, sp, #0x40
  40be1c:	stp	x20, x19, [sp, #48]
  40be20:	mov	w19, w3
  40be24:	mov	x20, x2
  40be28:	mov	x3, sp
  40be2c:	mov	w2, w4
  40be30:	stp	x29, x30, [sp, #32]
  40be34:	add	x29, sp, #0x20
  40be38:	bl	4102a8 <__fxstatat@plt+0xd2e8>
  40be3c:	cbz	w0, 40be48 <__fxstatat@plt+0x8e88>
  40be40:	mov	w19, #0xfffffffe            	// #-2
  40be44:	b	40be64 <__fxstatat@plt+0x8ea4>
  40be48:	mov	x0, sp
  40be4c:	mov	x1, x20
  40be50:	mov	w2, w19
  40be54:	bl	410380 <__fxstatat@plt+0xd3c0>
  40be58:	mov	w19, w0
  40be5c:	mov	x0, sp
  40be60:	bl	41026c <__fxstatat@plt+0xd2ac>
  40be64:	mov	w0, w19
  40be68:	ldp	x20, x19, [sp, #48]
  40be6c:	ldp	x29, x30, [sp, #32]
  40be70:	add	sp, sp, #0x40
  40be74:	ret
  40be78:	mov	w8, w1
  40be7c:	movi	v0.2d, #0x0
  40be80:	mov	x1, x0
  40be84:	stp	q0, q0, [sp, #-64]!
  40be88:	str	w2, [sp]
  40be8c:	mov	x0, sp
  40be90:	mov	w2, w8
  40be94:	stp	x29, x30, [sp, #32]
  40be98:	str	x19, [sp, #48]
  40be9c:	add	x29, sp, #0x20
  40bea0:	bl	410380 <__fxstatat@plt+0xd3c0>
  40bea4:	mov	w19, w0
  40bea8:	mov	x0, sp
  40beac:	bl	41026c <__fxstatat@plt+0xd2ac>
  40beb0:	mov	w0, w19
  40beb4:	ldr	x19, [sp, #48]
  40beb8:	ldp	x29, x30, [sp, #32]
  40bebc:	add	sp, sp, #0x40
  40bec0:	ret
  40bec4:	stp	x29, x30, [sp, #-48]!
  40bec8:	str	x21, [sp, #16]
  40becc:	stp	x20, x19, [sp, #32]
  40bed0:	mov	x29, sp
  40bed4:	mov	x19, x0
  40bed8:	bl	402f10 <__errno_location@plt>
  40bedc:	ldr	w21, [x0]
  40bee0:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bee4:	add	x8, x8, #0x960
  40bee8:	cmp	x19, #0x0
  40beec:	mov	x20, x0
  40bef0:	csel	x0, x8, x19, eq  // eq = none
  40bef4:	mov	w1, #0x38                  	// #56
  40bef8:	bl	40fc50 <__fxstatat@plt+0xcc90>
  40befc:	str	w21, [x20]
  40bf00:	ldp	x20, x19, [sp, #32]
  40bf04:	ldr	x21, [sp, #16]
  40bf08:	ldp	x29, x30, [sp], #48
  40bf0c:	ret
  40bf10:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bf14:	add	x8, x8, #0x960
  40bf18:	cmp	x0, #0x0
  40bf1c:	csel	x8, x8, x0, eq  // eq = none
  40bf20:	ldr	w0, [x8]
  40bf24:	ret
  40bf28:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bf2c:	add	x8, x8, #0x960
  40bf30:	cmp	x0, #0x0
  40bf34:	csel	x8, x8, x0, eq  // eq = none
  40bf38:	str	w1, [x8]
  40bf3c:	ret
  40bf40:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bf44:	add	x8, x8, #0x960
  40bf48:	cmp	x0, #0x0
  40bf4c:	ubfx	w9, w1, #5, #3
  40bf50:	csel	x8, x8, x0, eq  // eq = none
  40bf54:	add	x8, x8, w9, uxtw #2
  40bf58:	ldr	w9, [x8, #8]
  40bf5c:	lsr	w10, w9, w1
  40bf60:	and	w0, w10, #0x1
  40bf64:	and	w10, w2, #0x1
  40bf68:	eor	w10, w0, w10
  40bf6c:	lsl	w10, w10, w1
  40bf70:	eor	w9, w10, w9
  40bf74:	str	w9, [x8, #8]
  40bf78:	ret
  40bf7c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bf80:	add	x8, x8, #0x960
  40bf84:	cmp	x0, #0x0
  40bf88:	csel	x8, x8, x0, eq  // eq = none
  40bf8c:	ldr	w0, [x8, #4]
  40bf90:	str	w1, [x8, #4]
  40bf94:	ret
  40bf98:	stp	x29, x30, [sp, #-16]!
  40bf9c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bfa0:	add	x8, x8, #0x960
  40bfa4:	cmp	x0, #0x0
  40bfa8:	csel	x8, x8, x0, eq  // eq = none
  40bfac:	mov	w9, #0xa                   	// #10
  40bfb0:	mov	x29, sp
  40bfb4:	str	w9, [x8]
  40bfb8:	cbz	x1, 40bfcc <__fxstatat@plt+0x900c>
  40bfbc:	cbz	x2, 40bfcc <__fxstatat@plt+0x900c>
  40bfc0:	stp	x1, x2, [x8, #40]
  40bfc4:	ldp	x29, x30, [sp], #16
  40bfc8:	ret
  40bfcc:	bl	402bd0 <abort@plt>
  40bfd0:	sub	sp, sp, #0x60
  40bfd4:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40bfd8:	add	x8, x8, #0x960
  40bfdc:	cmp	x4, #0x0
  40bfe0:	stp	x29, x30, [sp, #16]
  40bfe4:	str	x25, [sp, #32]
  40bfe8:	stp	x24, x23, [sp, #48]
  40bfec:	stp	x22, x21, [sp, #64]
  40bff0:	stp	x20, x19, [sp, #80]
  40bff4:	add	x29, sp, #0x10
  40bff8:	mov	x19, x3
  40bffc:	mov	x20, x2
  40c000:	mov	x21, x1
  40c004:	mov	x22, x0
  40c008:	csel	x24, x8, x4, eq  // eq = none
  40c00c:	bl	402f10 <__errno_location@plt>
  40c010:	ldp	w4, w5, [x24]
  40c014:	ldp	x7, x8, [x24, #40]
  40c018:	ldr	w25, [x0]
  40c01c:	mov	x23, x0
  40c020:	add	x6, x24, #0x8
  40c024:	mov	x0, x22
  40c028:	mov	x1, x21
  40c02c:	mov	x2, x20
  40c030:	mov	x3, x19
  40c034:	str	x8, [sp]
  40c038:	bl	40c05c <__fxstatat@plt+0x909c>
  40c03c:	str	w25, [x23]
  40c040:	ldp	x20, x19, [sp, #80]
  40c044:	ldp	x22, x21, [sp, #64]
  40c048:	ldp	x24, x23, [sp, #48]
  40c04c:	ldr	x25, [sp, #32]
  40c050:	ldp	x29, x30, [sp, #16]
  40c054:	add	sp, sp, #0x60
  40c058:	ret
  40c05c:	sub	sp, sp, #0x120
  40c060:	stp	x29, x30, [sp, #192]
  40c064:	add	x29, sp, #0xc0
  40c068:	ldr	x8, [x29, #96]
  40c06c:	stp	x28, x27, [sp, #208]
  40c070:	stp	x26, x25, [sp, #224]
  40c074:	stp	x24, x23, [sp, #240]
  40c078:	stp	x22, x21, [sp, #256]
  40c07c:	stp	x20, x19, [sp, #272]
  40c080:	str	x7, [sp, #96]
  40c084:	stur	x6, [x29, #-40]
  40c088:	mov	w20, w5
  40c08c:	mov	w24, w4
  40c090:	mov	x22, x3
  40c094:	mov	x19, x2
  40c098:	mov	x23, x1
  40c09c:	stur	x8, [x29, #-88]
  40c0a0:	mov	x28, x0
  40c0a4:	bl	402d10 <__ctype_get_mb_cur_max@plt>
  40c0a8:	mov	w8, wzr
  40c0ac:	mov	w15, wzr
  40c0b0:	stp	wzr, w20, [sp, #84]
  40c0b4:	ubfx	w21, w20, #1, #1
  40c0b8:	mov	w20, w24
  40c0bc:	add	x9, x19, #0x1
  40c0c0:	mov	w14, #0x1                   	// #1
  40c0c4:	str	x0, [sp, #32]
  40c0c8:	str	xzr, [sp, #72]
  40c0cc:	stur	xzr, [x29, #-64]
  40c0d0:	stur	xzr, [x29, #-32]
  40c0d4:	stur	x9, [x29, #-80]
  40c0d8:	cmp	w20, #0xa
  40c0dc:	b.hi	40d008 <__fxstatat@plt+0xa048>  // b.pmore
  40c0e0:	adrp	x12, 414000 <__fxstatat@plt+0x11040>
  40c0e4:	mov	w9, w20
  40c0e8:	add	x12, x12, #0x2a0
  40c0ec:	adr	x10, 40c110 <__fxstatat@plt+0x9150>
  40c0f0:	ldrb	w11, [x12, x9]
  40c0f4:	add	x10, x10, x11, lsl #2
  40c0f8:	mov	x24, x23
  40c0fc:	mov	x27, xzr
  40c100:	mov	w17, wzr
  40c104:	mov	w16, #0x1                   	// #1
  40c108:	mov	x23, x22
  40c10c:	br	x10
  40c110:	adrp	x25, 414000 <__fxstatat@plt+0x11040>
  40c114:	add	x25, x25, #0x3fc
  40c118:	mov	w2, #0x5                   	// #5
  40c11c:	mov	x0, xzr
  40c120:	mov	x1, x25
  40c124:	mov	w27, w15
  40c128:	mov	w26, w14
  40c12c:	mov	w22, w20
  40c130:	bl	402e70 <dcgettext@plt>
  40c134:	mov	x20, x0
  40c138:	cmp	x0, x25
  40c13c:	b.ne	40c30c <__fxstatat@plt+0x934c>  // b.any
  40c140:	bl	410800 <__fxstatat@plt+0xd840>
  40c144:	ldrb	w8, [x0]
  40c148:	and	w8, w8, #0xffffffdf
  40c14c:	cmp	w8, #0x47
  40c150:	b.eq	40c29c <__fxstatat@plt+0x92dc>  // b.none
  40c154:	cmp	w8, #0x55
  40c158:	mov	w9, w22
  40c15c:	b.ne	40c2f4 <__fxstatat@plt+0x9334>  // b.any
  40c160:	ldrb	w8, [x0, #1]
  40c164:	and	w8, w8, #0xffffffdf
  40c168:	cmp	w8, #0x54
  40c16c:	b.ne	40c2f4 <__fxstatat@plt+0x9334>  // b.any
  40c170:	ldrb	w8, [x0, #2]
  40c174:	and	w8, w8, #0xffffffdf
  40c178:	cmp	w8, #0x46
  40c17c:	b.ne	40c2f4 <__fxstatat@plt+0x9334>  // b.any
  40c180:	ldrb	w8, [x0, #3]
  40c184:	cmp	w8, #0x2d
  40c188:	b.ne	40c2f4 <__fxstatat@plt+0x9334>  // b.any
  40c18c:	ldrb	w8, [x0, #4]
  40c190:	cmp	w8, #0x38
  40c194:	b.ne	40c2f4 <__fxstatat@plt+0x9334>  // b.any
  40c198:	ldrb	w8, [x0, #5]
  40c19c:	cbnz	w8, 40c2f4 <__fxstatat@plt+0x9334>
  40c1a0:	adrp	x20, 414000 <__fxstatat@plt+0x11040>
  40c1a4:	add	x20, x20, #0x400
  40c1a8:	b	40c30c <__fxstatat@plt+0x934c>
  40c1ac:	mov	w8, #0x1                   	// #1
  40c1b0:	b	40c230 <__fxstatat@plt+0x9270>
  40c1b4:	tbnz	w21, #0, 40c230 <__fxstatat@plt+0x9270>
  40c1b8:	mov	w16, w8
  40c1bc:	mov	w17, wzr
  40c1c0:	cbz	x24, 40c1cc <__fxstatat@plt+0x920c>
  40c1c4:	mov	w8, #0x27                  	// #39
  40c1c8:	strb	w8, [x28]
  40c1cc:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  40c1d0:	add	x8, x8, #0x3fe
  40c1d4:	stur	x8, [x29, #-64]
  40c1d8:	mov	w8, #0x1                   	// #1
  40c1dc:	mov	w20, #0x2                   	// #2
  40c1e0:	mov	w27, #0x1                   	// #1
  40c1e4:	stur	x8, [x29, #-32]
  40c1e8:	b	40c49c <__fxstatat@plt+0x94dc>
  40c1ec:	tbz	w21, #0, 40c258 <__fxstatat@plt+0x9298>
  40c1f0:	mov	w8, #0x1                   	// #1
  40c1f4:	stur	x8, [x29, #-32]
  40c1f8:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  40c1fc:	add	x8, x8, #0x488
  40c200:	mov	x27, xzr
  40c204:	mov	w20, #0x5                   	// #5
  40c208:	stur	x8, [x29, #-64]
  40c20c:	mov	w16, #0x1                   	// #1
  40c210:	mov	w17, #0x1                   	// #1
  40c214:	b	40c49c <__fxstatat@plt+0x94dc>
  40c218:	mov	w20, wzr
  40c21c:	mov	x27, xzr
  40c220:	mov	w17, wzr
  40c224:	mov	w16, w8
  40c228:	b	40c49c <__fxstatat@plt+0x94dc>
  40c22c:	tbz	w21, #0, 40c28c <__fxstatat@plt+0x92cc>
  40c230:	mov	w9, #0x1                   	// #1
  40c234:	stur	x9, [x29, #-32]
  40c238:	adrp	x9, 414000 <__fxstatat@plt+0x11040>
  40c23c:	add	x9, x9, #0x3fe
  40c240:	mov	x27, xzr
  40c244:	mov	w20, #0x2                   	// #2
  40c248:	stur	x9, [x29, #-64]
  40c24c:	mov	w16, w8
  40c250:	mov	w17, #0x1                   	// #1
  40c254:	b	40c49c <__fxstatat@plt+0x94dc>
  40c258:	mov	w17, wzr
  40c25c:	cbz	x24, 40c268 <__fxstatat@plt+0x92a8>
  40c260:	mov	w8, #0x22                  	// #34
  40c264:	strb	w8, [x28]
  40c268:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  40c26c:	add	x8, x8, #0x488
  40c270:	stur	x8, [x29, #-64]
  40c274:	mov	w8, #0x1                   	// #1
  40c278:	mov	w27, #0x1                   	// #1
  40c27c:	mov	w20, #0x5                   	// #5
  40c280:	stur	x8, [x29, #-32]
  40c284:	mov	w16, #0x1                   	// #1
  40c288:	b	40c49c <__fxstatat@plt+0x94dc>
  40c28c:	mov	w16, #0x1                   	// #1
  40c290:	mov	w17, wzr
  40c294:	cbnz	x24, 40c1c4 <__fxstatat@plt+0x9204>
  40c298:	b	40c1cc <__fxstatat@plt+0x920c>
  40c29c:	ldrb	w8, [x0, #1]
  40c2a0:	mov	w9, w22
  40c2a4:	and	w8, w8, #0xffffffdf
  40c2a8:	cmp	w8, #0x42
  40c2ac:	b.ne	40c2f4 <__fxstatat@plt+0x9334>  // b.any
  40c2b0:	ldrb	w8, [x0, #2]
  40c2b4:	cmp	w8, #0x31
  40c2b8:	b.ne	40c2f4 <__fxstatat@plt+0x9334>  // b.any
  40c2bc:	ldrb	w8, [x0, #3]
  40c2c0:	cmp	w8, #0x38
  40c2c4:	b.ne	40c2f4 <__fxstatat@plt+0x9334>  // b.any
  40c2c8:	ldrb	w8, [x0, #4]
  40c2cc:	cmp	w8, #0x30
  40c2d0:	b.ne	40c2f4 <__fxstatat@plt+0x9334>  // b.any
  40c2d4:	ldrb	w8, [x0, #5]
  40c2d8:	cmp	w8, #0x33
  40c2dc:	b.ne	40c2f4 <__fxstatat@plt+0x9334>  // b.any
  40c2e0:	ldrb	w8, [x0, #6]
  40c2e4:	cmp	w8, #0x30
  40c2e8:	b.ne	40c2f4 <__fxstatat@plt+0x9334>  // b.any
  40c2ec:	ldrb	w8, [x0, #7]
  40c2f0:	cbz	w8, 40ced4 <__fxstatat@plt+0x9f14>
  40c2f4:	cmp	w9, #0x9
  40c2f8:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  40c2fc:	adrp	x9, 414000 <__fxstatat@plt+0x11040>
  40c300:	add	x8, x8, #0x3fe
  40c304:	add	x9, x9, #0x488
  40c308:	csel	x20, x9, x8, eq  // eq = none
  40c30c:	adrp	x25, 414000 <__fxstatat@plt+0x11040>
  40c310:	add	x25, x25, #0x3fe
  40c314:	mov	w2, #0x5                   	// #5
  40c318:	mov	x0, xzr
  40c31c:	mov	x1, x25
  40c320:	bl	402e70 <dcgettext@plt>
  40c324:	cmp	x0, x25
  40c328:	stur	x0, [x29, #-88]
  40c32c:	str	x20, [sp, #96]
  40c330:	b.eq	40c33c <__fxstatat@plt+0x937c>  // b.none
  40c334:	mov	w20, w22
  40c338:	b	40c420 <__fxstatat@plt+0x9460>
  40c33c:	bl	410800 <__fxstatat@plt+0xd840>
  40c340:	ldrb	w8, [x0]
  40c344:	and	w8, w8, #0xffffffdf
  40c348:	cmp	w8, #0x47
  40c34c:	b.eq	40c3ac <__fxstatat@plt+0x93ec>  // b.none
  40c350:	cmp	w8, #0x55
  40c354:	b.ne	40c400 <__fxstatat@plt+0x9440>  // b.any
  40c358:	ldrb	w8, [x0, #1]
  40c35c:	and	w8, w8, #0xffffffdf
  40c360:	cmp	w8, #0x54
  40c364:	b.ne	40c400 <__fxstatat@plt+0x9440>  // b.any
  40c368:	ldrb	w8, [x0, #2]
  40c36c:	and	w8, w8, #0xffffffdf
  40c370:	cmp	w8, #0x46
  40c374:	b.ne	40c400 <__fxstatat@plt+0x9440>  // b.any
  40c378:	ldrb	w8, [x0, #3]
  40c37c:	cmp	w8, #0x2d
  40c380:	b.ne	40c400 <__fxstatat@plt+0x9440>  // b.any
  40c384:	ldrb	w8, [x0, #4]
  40c388:	cmp	w8, #0x38
  40c38c:	b.ne	40c400 <__fxstatat@plt+0x9440>  // b.any
  40c390:	ldrb	w8, [x0, #5]
  40c394:	cbnz	w8, 40c400 <__fxstatat@plt+0x9440>
  40c398:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  40c39c:	add	x8, x8, #0x404
  40c3a0:	stur	x8, [x29, #-88]
  40c3a4:	mov	w20, w22
  40c3a8:	b	40c420 <__fxstatat@plt+0x9460>
  40c3ac:	ldrb	w8, [x0, #1]
  40c3b0:	and	w8, w8, #0xffffffdf
  40c3b4:	cmp	w8, #0x42
  40c3b8:	b.ne	40c400 <__fxstatat@plt+0x9440>  // b.any
  40c3bc:	ldrb	w8, [x0, #2]
  40c3c0:	cmp	w8, #0x31
  40c3c4:	b.ne	40c400 <__fxstatat@plt+0x9440>  // b.any
  40c3c8:	ldrb	w8, [x0, #3]
  40c3cc:	cmp	w8, #0x38
  40c3d0:	b.ne	40c400 <__fxstatat@plt+0x9440>  // b.any
  40c3d4:	ldrb	w8, [x0, #4]
  40c3d8:	cmp	w8, #0x30
  40c3dc:	b.ne	40c400 <__fxstatat@plt+0x9440>  // b.any
  40c3e0:	ldrb	w8, [x0, #5]
  40c3e4:	cmp	w8, #0x33
  40c3e8:	b.ne	40c400 <__fxstatat@plt+0x9440>  // b.any
  40c3ec:	ldrb	w8, [x0, #6]
  40c3f0:	cmp	w8, #0x30
  40c3f4:	b.ne	40c400 <__fxstatat@plt+0x9440>  // b.any
  40c3f8:	ldrb	w8, [x0, #7]
  40c3fc:	cbz	w8, 40cee0 <__fxstatat@plt+0x9f20>
  40c400:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  40c404:	adrp	x9, 414000 <__fxstatat@plt+0x11040>
  40c408:	cmp	w22, #0x9
  40c40c:	add	x8, x8, #0x3fe
  40c410:	add	x9, x9, #0x488
  40c414:	mov	w20, w22
  40c418:	csel	x8, x9, x8, eq  // eq = none
  40c41c:	stur	x8, [x29, #-88]
  40c420:	mov	w14, w26
  40c424:	mov	w15, w27
  40c428:	tbnz	w21, #0, 40c46c <__fxstatat@plt+0x94ac>
  40c42c:	ldr	x8, [sp, #96]
  40c430:	ldrb	w9, [x8]
  40c434:	cbz	w9, 40c46c <__fxstatat@plt+0x94ac>
  40c438:	mov	w26, w15
  40c43c:	mov	w22, w14
  40c440:	mov	x10, xzr
  40c444:	add	x8, x8, #0x1
  40c448:	b	40c45c <__fxstatat@plt+0x949c>
  40c44c:	ldrb	w9, [x8, x10]
  40c450:	add	x27, x10, #0x1
  40c454:	mov	x10, x27
  40c458:	cbz	w9, 40c478 <__fxstatat@plt+0x94b8>
  40c45c:	cmp	x10, x24
  40c460:	b.cs	40c44c <__fxstatat@plt+0x948c>  // b.hs, b.nlast
  40c464:	strb	w9, [x28, x10]
  40c468:	b	40c44c <__fxstatat@plt+0x948c>
  40c46c:	mov	w26, w15
  40c470:	mov	w22, w14
  40c474:	mov	x27, xzr
  40c478:	ldur	x25, [x29, #-88]
  40c47c:	mov	x0, x25
  40c480:	bl	402820 <strlen@plt>
  40c484:	stur	x0, [x29, #-32]
  40c488:	mov	w16, #0x1                   	// #1
  40c48c:	stur	x25, [x29, #-64]
  40c490:	mov	w17, w21
  40c494:	mov	w14, w22
  40c498:	mov	w15, w26
  40c49c:	ldp	x8, x9, [x29, #-40]
  40c4a0:	eor	w18, w17, #0x1
  40c4a4:	stur	w18, [x29, #-68]
  40c4a8:	mov	x22, xzr
  40c4ac:	cmp	x8, #0x0
  40c4b0:	cset	w8, eq  // eq = none
  40c4b4:	cmp	x9, #0x0
  40c4b8:	cset	w9, ne  // ne = any
  40c4bc:	cmp	w20, #0x2
  40c4c0:	cset	w10, ne  // ne = any
  40c4c4:	and	w13, w10, w16
  40c4c8:	and	w12, w9, w17
  40c4cc:	orr	w10, w10, w18
  40c4d0:	and	w18, w9, w13
  40c4d4:	orr	w9, w13, w17
  40c4d8:	eor	w9, w9, #0x1
  40c4dc:	cset	w11, eq  // eq = none
  40c4e0:	orr	w8, w8, w9
  40c4e4:	and	w12, w16, w12
  40c4e8:	str	w10, [sp, #92]
  40c4ec:	and	w10, w11, w17
  40c4f0:	stur	w8, [x29, #-24]
  40c4f4:	eor	w8, w16, #0x1
  40c4f8:	stp	w10, w12, [sp, #60]
  40c4fc:	stur	w16, [x29, #-72]
  40c500:	str	w8, [sp, #68]
  40c504:	stp	w17, w20, [x29, #-48]
  40c508:	stur	w18, [x29, #-52]
  40c50c:	cmn	x23, #0x1
  40c510:	b.eq	40c520 <__fxstatat@plt+0x9560>  // b.none
  40c514:	cmp	x22, x23
  40c518:	b.ne	40c528 <__fxstatat@plt+0x9568>  // b.any
  40c51c:	b	40ce64 <__fxstatat@plt+0x9ea4>
  40c520:	ldrb	w8, [x19, x22]
  40c524:	cbz	w8, 40ce6c <__fxstatat@plt+0x9eac>
  40c528:	cbz	w18, 40c570 <__fxstatat@plt+0x95b0>
  40c52c:	ldur	x8, [x29, #-32]
  40c530:	cmp	x8, #0x2
  40c534:	add	x20, x22, x8
  40c538:	b.cc	40c564 <__fxstatat@plt+0x95a4>  // b.lo, b.ul, b.last
  40c53c:	cmn	x23, #0x1
  40c540:	b.ne	40c564 <__fxstatat@plt+0x95a4>  // b.any
  40c544:	mov	x0, x19
  40c548:	mov	w21, w14
  40c54c:	mov	w25, w15
  40c550:	bl	402820 <strlen@plt>
  40c554:	ldp	w18, w17, [x29, #-52]
  40c558:	mov	x23, x0
  40c55c:	mov	w15, w25
  40c560:	mov	w14, w21
  40c564:	cmp	x20, x23
  40c568:	b.ls	40c584 <__fxstatat@plt+0x95c4>  // b.plast
  40c56c:	ldur	w20, [x29, #-44]
  40c570:	mov	w25, wzr
  40c574:	ldrb	w21, [x19, x22]
  40c578:	cmp	w21, #0x7e
  40c57c:	b.ls	40c5d0 <__fxstatat@plt+0x9610>  // b.plast
  40c580:	b	40c820 <__fxstatat@plt+0x9860>
  40c584:	ldur	x1, [x29, #-64]
  40c588:	ldur	x2, [x29, #-32]
  40c58c:	add	x0, x19, x22
  40c590:	mov	w26, w15
  40c594:	mov	w21, w14
  40c598:	bl	402b00 <bcmp@plt>
  40c59c:	ldur	w9, [x29, #-68]
  40c5a0:	ldur	w20, [x29, #-44]
  40c5a4:	cmp	w0, #0x0
  40c5a8:	cset	w8, ne  // ne = any
  40c5ac:	orr	w8, w8, w9
  40c5b0:	cset	w25, eq  // eq = none
  40c5b4:	tbz	w8, #0, 40cf2c <__fxstatat@plt+0x9f6c>
  40c5b8:	ldp	w18, w17, [x29, #-52]
  40c5bc:	mov	w14, w21
  40c5c0:	mov	w15, w26
  40c5c4:	ldrb	w21, [x19, x22]
  40c5c8:	cmp	w21, #0x7e
  40c5cc:	b.hi	40c820 <__fxstatat@plt+0x9860>  // b.pmore
  40c5d0:	adrp	x13, 414000 <__fxstatat@plt+0x11040>
  40c5d4:	add	x13, x13, #0x2ab
  40c5d8:	adr	x12, 40c5fc <__fxstatat@plt+0x963c>
  40c5dc:	ldrb	w9, [x13, x21]
  40c5e0:	add	x12, x12, x9, lsl #2
  40c5e4:	mov	w10, wzr
  40c5e8:	mov	w8, wzr
  40c5ec:	mov	w26, #0x1                   	// #1
  40c5f0:	mov	w11, #0x6e                  	// #110
  40c5f4:	mov	w9, #0x61                  	// #97
  40c5f8:	br	x12
  40c5fc:	ldur	w9, [x29, #-24]
  40c600:	tbnz	w9, #0, 40c620 <__fxstatat@plt+0x9660>
  40c604:	ldur	x10, [x29, #-40]
  40c608:	lsr	w9, w21, #5
  40c60c:	ldr	w9, [x10, w9, uxtw #2]
  40c610:	lsr	w9, w9, w21
  40c614:	tbz	w9, #0, 40c620 <__fxstatat@plt+0x9660>
  40c618:	mov	w9, w21
  40c61c:	b	40c628 <__fxstatat@plt+0x9668>
  40c620:	mov	w9, w21
  40c624:	cbz	w25, 40c860 <__fxstatat@plt+0x98a0>
  40c628:	tbnz	w17, #0, 40ceec <__fxstatat@plt+0x9f2c>
  40c62c:	cmp	w20, #0x2
  40c630:	cset	w8, ne  // ne = any
  40c634:	orr	w8, w8, w15
  40c638:	tbnz	w8, #0, 40c674 <__fxstatat@plt+0x96b4>
  40c63c:	cmp	x27, x24
  40c640:	b.cs	40c6ac <__fxstatat@plt+0x96ec>  // b.hs, b.nlast
  40c644:	mov	w8, #0x27                  	// #39
  40c648:	strb	w8, [x28, x27]
  40c64c:	add	x8, x27, #0x1
  40c650:	cmp	x8, x24
  40c654:	b.cc	40c6b8 <__fxstatat@plt+0x96f8>  // b.lo, b.ul, b.last
  40c658:	add	x8, x27, #0x2
  40c65c:	cmp	x8, x24
  40c660:	b.cs	40c66c <__fxstatat@plt+0x96ac>  // b.hs, b.nlast
  40c664:	mov	w10, #0x27                  	// #39
  40c668:	strb	w10, [x28, x8]
  40c66c:	add	x27, x27, #0x3
  40c670:	mov	w15, #0x1                   	// #1
  40c674:	cmp	x27, x24
  40c678:	b.cs	40c684 <__fxstatat@plt+0x96c4>  // b.hs, b.nlast
  40c67c:	mov	w8, #0x5c                  	// #92
  40c680:	strb	w8, [x28, x27]
  40c684:	add	x27, x27, #0x1
  40c688:	cmp	x27, x24
  40c68c:	b.cs	40c694 <__fxstatat@plt+0x96d4>  // b.hs, b.nlast
  40c690:	strb	w9, [x28, x27]
  40c694:	add	x27, x27, #0x1
  40c698:	and	w14, w14, w26
  40c69c:	add	x22, x22, #0x1
  40c6a0:	cmn	x23, #0x1
  40c6a4:	b.ne	40c514 <__fxstatat@plt+0x9554>  // b.any
  40c6a8:	b	40c520 <__fxstatat@plt+0x9560>
  40c6ac:	add	x8, x27, #0x1
  40c6b0:	cmp	x8, x24
  40c6b4:	b.cs	40c658 <__fxstatat@plt+0x9698>  // b.hs, b.nlast
  40c6b8:	mov	w10, #0x24                  	// #36
  40c6bc:	strb	w10, [x28, x8]
  40c6c0:	add	x8, x27, #0x2
  40c6c4:	cmp	x8, x24
  40c6c8:	b.cc	40c664 <__fxstatat@plt+0x96a4>  // b.lo, b.ul, b.last
  40c6cc:	b	40c66c <__fxstatat@plt+0x96ac>
  40c6d0:	cmp	x23, #0x1
  40c6d4:	b.eq	40c6f8 <__fxstatat@plt+0x9738>  // b.none
  40c6d8:	cmn	x23, #0x1
  40c6dc:	b.ne	40c6fc <__fxstatat@plt+0x973c>  // b.any
  40c6e0:	ldrb	w8, [x19, #1]
  40c6e4:	cbz	w8, 40c6f8 <__fxstatat@plt+0x9738>
  40c6e8:	mov	w8, wzr
  40c6ec:	mov	w26, wzr
  40c6f0:	mov	x23, #0xffffffffffffffff    	// #-1
  40c6f4:	b	40c5fc <__fxstatat@plt+0x963c>
  40c6f8:	cbz	x22, 40c708 <__fxstatat@plt+0x9748>
  40c6fc:	mov	w8, wzr
  40c700:	mov	w26, wzr
  40c704:	b	40c5fc <__fxstatat@plt+0x963c>
  40c708:	mov	w10, #0x1                   	// #1
  40c70c:	cmp	w20, #0x2
  40c710:	b.ne	40c718 <__fxstatat@plt+0x9758>  // b.any
  40c714:	tbnz	w17, #0, 40ceec <__fxstatat@plt+0x9f2c>
  40c718:	mov	w8, wzr
  40c71c:	mov	w26, w10
  40c720:	b	40c5fc <__fxstatat@plt+0x963c>
  40c724:	cmp	w20, #0x2
  40c728:	b.ne	40c848 <__fxstatat@plt+0x9888>  // b.any
  40c72c:	tbz	w17, #0, 40c854 <__fxstatat@plt+0x9894>
  40c730:	b	40ceec <__fxstatat@plt+0x9f2c>
  40c734:	mov	w9, #0x66                  	// #102
  40c738:	b	40c8a4 <__fxstatat@plt+0x98e4>
  40c73c:	mov	w11, #0x74                  	// #116
  40c740:	b	40c750 <__fxstatat@plt+0x9790>
  40c744:	mov	w9, #0x62                  	// #98
  40c748:	b	40c8a4 <__fxstatat@plt+0x98e4>
  40c74c:	mov	w11, #0x72                  	// #114
  40c750:	ldr	w8, [sp, #92]
  40c754:	mov	w9, w11
  40c758:	tbnz	w8, #0, 40c8a4 <__fxstatat@plt+0x98e4>
  40c75c:	b	40ceec <__fxstatat@plt+0x9f2c>
  40c760:	ldur	w8, [x29, #-72]
  40c764:	tbz	w8, #0, 40c8b8 <__fxstatat@plt+0x98f8>
  40c768:	cmp	w20, #0x2
  40c76c:	tbnz	w17, #0, 40cffc <__fxstatat@plt+0xa03c>
  40c770:	cset	w8, ne  // ne = any
  40c774:	orr	w8, w8, w15
  40c778:	tbz	w8, #0, 40ca8c <__fxstatat@plt+0x9acc>
  40c77c:	mov	x8, x27
  40c780:	cmp	x8, x24
  40c784:	b.cc	40cacc <__fxstatat@plt+0x9b0c>  // b.lo, b.ul, b.last
  40c788:	b	40cad4 <__fxstatat@plt+0x9b14>
  40c78c:	cmp	w20, #0x5
  40c790:	b.eq	40c9ec <__fxstatat@plt+0x9a2c>  // b.none
  40c794:	cmp	w20, #0x2
  40c798:	b.ne	40ca7c <__fxstatat@plt+0x9abc>  // b.any
  40c79c:	tbz	w17, #0, 40ca7c <__fxstatat@plt+0x9abc>
  40c7a0:	b	40ceec <__fxstatat@plt+0x9f2c>
  40c7a4:	mov	w9, #0x76                  	// #118
  40c7a8:	b	40c8a4 <__fxstatat@plt+0x98e4>
  40c7ac:	cmp	w20, #0x2
  40c7b0:	b.ne	40c8c8 <__fxstatat@plt+0x9908>  // b.any
  40c7b4:	tbnz	w17, #0, 40ceec <__fxstatat@plt+0x9f2c>
  40c7b8:	ldr	x10, [sp, #72]
  40c7bc:	cmp	x24, #0x0
  40c7c0:	cset	w8, eq  // eq = none
  40c7c4:	cmp	x10, #0x0
  40c7c8:	cset	w9, ne  // ne = any
  40c7cc:	orr	w8, w9, w8
  40c7d0:	cmp	w8, #0x0
  40c7d4:	csel	x10, x10, x24, ne  // ne = any
  40c7d8:	csel	x24, x24, xzr, ne  // ne = any
  40c7dc:	cmp	x27, x24
  40c7e0:	str	x10, [sp, #72]
  40c7e4:	b.cs	40c9c8 <__fxstatat@plt+0x9a08>  // b.hs, b.nlast
  40c7e8:	mov	w8, #0x27                  	// #39
  40c7ec:	strb	w8, [x28, x27]
  40c7f0:	add	x8, x27, #0x1
  40c7f4:	cmp	x8, x24
  40c7f8:	b.cc	40c9d4 <__fxstatat@plt+0x9a14>  // b.lo, b.ul, b.last
  40c7fc:	add	x8, x27, #0x2
  40c800:	cmp	x8, x24
  40c804:	b.cs	40c810 <__fxstatat@plt+0x9850>  // b.hs, b.nlast
  40c808:	mov	w9, #0x27                  	// #39
  40c80c:	strb	w9, [x28, x8]
  40c810:	mov	w15, wzr
  40c814:	mov	w8, wzr
  40c818:	add	x27, x27, #0x3
  40c81c:	b	40c8cc <__fxstatat@plt+0x990c>
  40c820:	ldr	x8, [sp, #32]
  40c824:	stp	w15, w14, [sp, #24]
  40c828:	cmp	x8, #0x1
  40c82c:	b.ne	40c8e0 <__fxstatat@plt+0x9920>  // b.any
  40c830:	bl	402c90 <__ctype_b_loc@plt>
  40c834:	ldr	x8, [x0]
  40c838:	mov	w20, #0x1                   	// #1
  40c83c:	ldrh	w8, [x8, x21, lsl #1]
  40c840:	ubfx	w26, w8, #14, #1
  40c844:	b	40cc3c <__fxstatat@plt+0x9c7c>
  40c848:	ldr	w8, [sp, #64]
  40c84c:	mov	w9, #0x5c                  	// #92
  40c850:	tbz	w8, #0, 40c8a4 <__fxstatat@plt+0x98e4>
  40c854:	mov	w8, wzr
  40c858:	mov	w26, wzr
  40c85c:	mov	w21, #0x5c                  	// #92
  40c860:	tbnz	w8, #0, 40c894 <__fxstatat@plt+0x98d4>
  40c864:	tbz	w15, #0, 40c894 <__fxstatat@plt+0x98d4>
  40c868:	cmp	x27, x24
  40c86c:	b.cs	40c878 <__fxstatat@plt+0x98b8>  // b.hs, b.nlast
  40c870:	mov	w8, #0x27                  	// #39
  40c874:	strb	w8, [x28, x27]
  40c878:	add	x8, x27, #0x1
  40c87c:	cmp	x8, x24
  40c880:	b.cs	40c88c <__fxstatat@plt+0x98cc>  // b.hs, b.nlast
  40c884:	mov	w9, #0x27                  	// #39
  40c888:	strb	w9, [x28, x8]
  40c88c:	mov	w15, wzr
  40c890:	add	x27, x27, #0x2
  40c894:	mov	w9, w21
  40c898:	cmp	x27, x24
  40c89c:	b.cc	40c690 <__fxstatat@plt+0x96d0>  // b.lo, b.ul, b.last
  40c8a0:	b	40c694 <__fxstatat@plt+0x96d4>
  40c8a4:	ldur	w10, [x29, #-72]
  40c8a8:	mov	w8, wzr
  40c8ac:	mov	w26, wzr
  40c8b0:	tbz	w10, #0, 40c5fc <__fxstatat@plt+0x963c>
  40c8b4:	b	40c628 <__fxstatat@plt+0x9668>
  40c8b8:	ldr	w8, [sp, #88]
  40c8bc:	tbnz	w8, #0, 40c69c <__fxstatat@plt+0x96dc>
  40c8c0:	mov	w21, wzr
  40c8c4:	b	40c6fc <__fxstatat@plt+0x973c>
  40c8c8:	mov	w8, wzr
  40c8cc:	mov	w9, #0x1                   	// #1
  40c8d0:	mov	w21, #0x27                  	// #39
  40c8d4:	str	w9, [sp, #84]
  40c8d8:	mov	w26, #0x1                   	// #1
  40c8dc:	b	40c5fc <__fxstatat@plt+0x963c>
  40c8e0:	cmn	x23, #0x1
  40c8e4:	stur	xzr, [x29, #-16]
  40c8e8:	b.eq	40cb60 <__fxstatat@plt+0x9ba0>  // b.none
  40c8ec:	ldr	w8, [sp, #60]
  40c8f0:	stp	x23, x19, [sp, #40]
  40c8f4:	tbz	w8, #0, 40cb78 <__fxstatat@plt+0x9bb8>
  40c8f8:	ldur	x8, [x29, #-80]
  40c8fc:	mov	x20, xzr
  40c900:	mov	w26, #0x1                   	// #1
  40c904:	add	x8, x8, x22
  40c908:	str	x8, [sp, #16]
  40c90c:	b	40c938 <__fxstatat@plt+0x9978>
  40c910:	ldur	w0, [x29, #-20]
  40c914:	bl	402ed0 <iswprint@plt>
  40c918:	cmp	w0, #0x0
  40c91c:	cset	w8, ne  // ne = any
  40c920:	sub	x0, x29, #0x10
  40c924:	and	w26, w26, w8
  40c928:	add	x20, x23, x20
  40c92c:	bl	402bf0 <mbsinit@plt>
  40c930:	ldr	x23, [sp, #40]
  40c934:	cbnz	w0, 40cc38 <__fxstatat@plt+0x9c78>
  40c938:	ldr	x8, [sp, #48]
  40c93c:	mov	x19, x28
  40c940:	add	x28, x20, x22
  40c944:	sub	x2, x23, x28
  40c948:	add	x1, x8, x28
  40c94c:	sub	x0, x29, #0x14
  40c950:	sub	x3, x29, #0x10
  40c954:	bl	4100f4 <__fxstatat@plt+0xd134>
  40c958:	cmn	x0, #0x2
  40c95c:	b.eq	40cbf8 <__fxstatat@plt+0x9c38>  // b.none
  40c960:	mov	x23, x0
  40c964:	cmn	x0, #0x1
  40c968:	b.eq	40cbe8 <__fxstatat@plt+0x9c28>  // b.none
  40c96c:	mov	x28, x19
  40c970:	cbz	x23, 40cbf0 <__fxstatat@plt+0x9c30>
  40c974:	ldr	x19, [sp, #48]
  40c978:	cmp	x23, #0x2
  40c97c:	b.cc	40c910 <__fxstatat@plt+0x9950>  // b.lo, b.ul, b.last
  40c980:	ldr	x9, [sp, #16]
  40c984:	sub	x8, x23, #0x1
  40c988:	add	x9, x9, x20
  40c98c:	b	40c99c <__fxstatat@plt+0x99dc>
  40c990:	subs	x8, x8, #0x1
  40c994:	add	x9, x9, #0x1
  40c998:	b.eq	40c910 <__fxstatat@plt+0x9950>  // b.none
  40c99c:	ldrb	w10, [x9]
  40c9a0:	sub	w10, w10, #0x5b
  40c9a4:	cmp	w10, #0x21
  40c9a8:	b.hi	40c990 <__fxstatat@plt+0x99d0>  // b.pmore
  40c9ac:	mov	w11, #0x1                   	// #1
  40c9b0:	lsl	x10, x11, x10
  40c9b4:	mov	x11, #0x2b                  	// #43
  40c9b8:	movk	x11, #0x2, lsl #32
  40c9bc:	tst	x10, x11
  40c9c0:	b.eq	40c990 <__fxstatat@plt+0x99d0>  // b.none
  40c9c4:	b	40cf14 <__fxstatat@plt+0x9f54>
  40c9c8:	add	x8, x27, #0x1
  40c9cc:	cmp	x8, x24
  40c9d0:	b.cs	40c7fc <__fxstatat@plt+0x983c>  // b.hs, b.nlast
  40c9d4:	mov	w9, #0x5c                  	// #92
  40c9d8:	strb	w9, [x28, x8]
  40c9dc:	add	x8, x27, #0x2
  40c9e0:	cmp	x8, x24
  40c9e4:	b.cc	40c808 <__fxstatat@plt+0x9848>  // b.lo, b.ul, b.last
  40c9e8:	b	40c810 <__fxstatat@plt+0x9850>
  40c9ec:	ldr	w8, [sp, #88]
  40c9f0:	tbz	w8, #2, 40ca7c <__fxstatat@plt+0x9abc>
  40c9f4:	add	x9, x22, #0x2
  40c9f8:	cmp	x9, x23
  40c9fc:	b.cs	40ca7c <__fxstatat@plt+0x9abc>  // b.hs, b.nlast
  40ca00:	add	x8, x22, x19
  40ca04:	ldrb	w8, [x8, #1]
  40ca08:	cmp	w8, #0x3f
  40ca0c:	b.ne	40ca7c <__fxstatat@plt+0x9abc>  // b.any
  40ca10:	ldrb	w21, [x19, x9]
  40ca14:	mov	w8, wzr
  40ca18:	cmp	w21, #0x3e
  40ca1c:	b.hi	40ce58 <__fxstatat@plt+0x9e98>  // b.pmore
  40ca20:	mov	w10, #0x1                   	// #1
  40ca24:	mov	x11, #0xa38200000000        	// #179778741075968
  40ca28:	lsl	x10, x10, x21
  40ca2c:	movk	x11, #0x7000, lsl #48
  40ca30:	tst	x10, x11
  40ca34:	b.eq	40ce58 <__fxstatat@plt+0x9e98>  // b.none
  40ca38:	tbnz	w17, #0, 40ceec <__fxstatat@plt+0x9f2c>
  40ca3c:	cmp	x27, x24
  40ca40:	b.cs	40ce10 <__fxstatat@plt+0x9e50>  // b.hs, b.nlast
  40ca44:	mov	w8, #0x3f                  	// #63
  40ca48:	strb	w8, [x28, x27]
  40ca4c:	add	x8, x27, #0x1
  40ca50:	cmp	x8, x24
  40ca54:	b.cc	40ce1c <__fxstatat@plt+0x9e5c>  // b.lo, b.ul, b.last
  40ca58:	add	x8, x27, #0x2
  40ca5c:	cmp	x8, x24
  40ca60:	b.cs	40ce30 <__fxstatat@plt+0x9e70>  // b.hs, b.nlast
  40ca64:	mov	w10, #0x22                  	// #34
  40ca68:	strb	w10, [x28, x8]
  40ca6c:	add	x8, x27, #0x3
  40ca70:	cmp	x8, x24
  40ca74:	b.cc	40ce3c <__fxstatat@plt+0x9e7c>  // b.lo, b.ul, b.last
  40ca78:	b	40ce44 <__fxstatat@plt+0x9e84>
  40ca7c:	mov	w8, wzr
  40ca80:	mov	w26, wzr
  40ca84:	mov	w21, #0x3f                  	// #63
  40ca88:	b	40c5fc <__fxstatat@plt+0x963c>
  40ca8c:	cmp	x27, x24
  40ca90:	b.cs	40cb3c <__fxstatat@plt+0x9b7c>  // b.hs, b.nlast
  40ca94:	mov	w8, #0x27                  	// #39
  40ca98:	strb	w8, [x28, x27]
  40ca9c:	add	x8, x27, #0x1
  40caa0:	cmp	x8, x24
  40caa4:	b.cc	40cb48 <__fxstatat@plt+0x9b88>  // b.lo, b.ul, b.last
  40caa8:	add	x8, x27, #0x2
  40caac:	cmp	x8, x24
  40cab0:	b.cs	40cabc <__fxstatat@plt+0x9afc>  // b.hs, b.nlast
  40cab4:	mov	w9, #0x27                  	// #39
  40cab8:	strb	w9, [x28, x8]
  40cabc:	add	x8, x27, #0x3
  40cac0:	mov	w15, #0x1                   	// #1
  40cac4:	cmp	x8, x24
  40cac8:	b.cs	40cad4 <__fxstatat@plt+0x9b14>  // b.hs, b.nlast
  40cacc:	mov	w9, #0x5c                  	// #92
  40cad0:	strb	w9, [x28, x8]
  40cad4:	cmp	w20, #0x2
  40cad8:	add	x27, x8, #0x1
  40cadc:	b.eq	40cb2c <__fxstatat@plt+0x9b6c>  // b.none
  40cae0:	add	x9, x22, #0x1
  40cae4:	cmp	x9, x23
  40cae8:	b.cs	40cb2c <__fxstatat@plt+0x9b6c>  // b.hs, b.nlast
  40caec:	ldrb	w9, [x19, x9]
  40caf0:	sub	w9, w9, #0x30
  40caf4:	cmp	w9, #0x9
  40caf8:	b.hi	40cb2c <__fxstatat@plt+0x9b6c>  // b.pmore
  40cafc:	cmp	x27, x24
  40cb00:	b.cs	40cb0c <__fxstatat@plt+0x9b4c>  // b.hs, b.nlast
  40cb04:	mov	w9, #0x30                  	// #48
  40cb08:	strb	w9, [x28, x27]
  40cb0c:	add	x9, x8, #0x2
  40cb10:	cmp	x9, x24
  40cb14:	b.cs	40cb20 <__fxstatat@plt+0x9b60>  // b.hs, b.nlast
  40cb18:	mov	w10, #0x30                  	// #48
  40cb1c:	strb	w10, [x28, x9]
  40cb20:	mov	w26, wzr
  40cb24:	add	x27, x8, #0x3
  40cb28:	b	40cb30 <__fxstatat@plt+0x9b70>
  40cb2c:	mov	w26, wzr
  40cb30:	mov	w8, #0x1                   	// #1
  40cb34:	mov	w21, #0x30                  	// #48
  40cb38:	b	40c5fc <__fxstatat@plt+0x963c>
  40cb3c:	add	x8, x27, #0x1
  40cb40:	cmp	x8, x24
  40cb44:	b.cs	40caa8 <__fxstatat@plt+0x9ae8>  // b.hs, b.nlast
  40cb48:	mov	w9, #0x24                  	// #36
  40cb4c:	strb	w9, [x28, x8]
  40cb50:	add	x8, x27, #0x2
  40cb54:	cmp	x8, x24
  40cb58:	b.cc	40cab4 <__fxstatat@plt+0x9af4>  // b.lo, b.ul, b.last
  40cb5c:	b	40cabc <__fxstatat@plt+0x9afc>
  40cb60:	mov	x0, x19
  40cb64:	bl	402820 <strlen@plt>
  40cb68:	mov	x23, x0
  40cb6c:	ldr	w8, [sp, #60]
  40cb70:	stp	x23, x19, [sp, #40]
  40cb74:	tbnz	w8, #0, 40c8f8 <__fxstatat@plt+0x9938>
  40cb78:	mov	x20, xzr
  40cb7c:	mov	w26, #0x1                   	// #1
  40cb80:	ldr	x8, [sp, #48]
  40cb84:	mov	x19, x28
  40cb88:	add	x28, x20, x22
  40cb8c:	sub	x2, x23, x28
  40cb90:	add	x1, x8, x28
  40cb94:	sub	x0, x29, #0x14
  40cb98:	sub	x3, x29, #0x10
  40cb9c:	bl	4100f4 <__fxstatat@plt+0xd134>
  40cba0:	cmn	x0, #0x2
  40cba4:	b.eq	40cbf8 <__fxstatat@plt+0x9c38>  // b.none
  40cba8:	mov	x23, x0
  40cbac:	cmn	x0, #0x1
  40cbb0:	b.eq	40cbe8 <__fxstatat@plt+0x9c28>  // b.none
  40cbb4:	mov	x28, x19
  40cbb8:	cbz	x23, 40cbf0 <__fxstatat@plt+0x9c30>
  40cbbc:	ldur	w0, [x29, #-20]
  40cbc0:	bl	402ed0 <iswprint@plt>
  40cbc4:	cmp	w0, #0x0
  40cbc8:	cset	w8, ne  // ne = any
  40cbcc:	sub	x0, x29, #0x10
  40cbd0:	and	w26, w26, w8
  40cbd4:	add	x20, x23, x20
  40cbd8:	bl	402bf0 <mbsinit@plt>
  40cbdc:	ldr	x23, [sp, #40]
  40cbe0:	cbz	w0, 40cb80 <__fxstatat@plt+0x9bc0>
  40cbe4:	b	40cc38 <__fxstatat@plt+0x9c78>
  40cbe8:	mov	w26, wzr
  40cbec:	mov	x28, x19
  40cbf0:	ldr	x23, [sp, #40]
  40cbf4:	b	40cc38 <__fxstatat@plt+0x9c78>
  40cbf8:	ldr	x23, [sp, #40]
  40cbfc:	cmp	x28, x23
  40cc00:	b.cs	40cc30 <__fxstatat@plt+0x9c70>  // b.hs, b.nlast
  40cc04:	sub	x8, x23, x22
  40cc08:	ldr	x9, [sp, #48]
  40cc0c:	ldrb	w9, [x9, x28]
  40cc10:	cbz	w9, 40cc30 <__fxstatat@plt+0x9c70>
  40cc14:	add	x20, x20, #0x1
  40cc18:	add	x28, x20, x22
  40cc1c:	cmp	x28, x23
  40cc20:	b.cc	40cc08 <__fxstatat@plt+0x9c48>  // b.lo, b.ul, b.last
  40cc24:	mov	w26, wzr
  40cc28:	mov	x20, x8
  40cc2c:	b	40cc34 <__fxstatat@plt+0x9c74>
  40cc30:	mov	w26, wzr
  40cc34:	mov	x28, x19
  40cc38:	ldr	x19, [sp, #48]
  40cc3c:	ldr	w8, [sp, #68]
  40cc40:	ldp	w15, w14, [sp, #24]
  40cc44:	ldp	w18, w17, [x29, #-52]
  40cc48:	cmp	x20, #0x1
  40cc4c:	orr	w8, w26, w8
  40cc50:	b.hi	40cc64 <__fxstatat@plt+0x9ca4>  // b.pmore
  40cc54:	tbz	w8, #0, 40cc64 <__fxstatat@plt+0x9ca4>
  40cc58:	ldur	w20, [x29, #-44]
  40cc5c:	mov	w8, wzr
  40cc60:	b	40c5fc <__fxstatat@plt+0x963c>
  40cc64:	add	x9, x20, x22
  40cc68:	ldur	w20, [x29, #-44]
  40cc6c:	mov	w10, wzr
  40cc70:	b	40cc84 <__fxstatat@plt+0x9cc4>
  40cc74:	ldur	x12, [x29, #-80]
  40cc78:	add	x27, x27, #0x1
  40cc7c:	ldrb	w21, [x12, x22]
  40cc80:	mov	x22, x11
  40cc84:	tbz	w8, #0, 40ccb4 <__fxstatat@plt+0x9cf4>
  40cc88:	tbz	w25, #0, 40cd20 <__fxstatat@plt+0x9d60>
  40cc8c:	cmp	x27, x24
  40cc90:	b.cs	40cc9c <__fxstatat@plt+0x9cdc>  // b.hs, b.nlast
  40cc94:	mov	w11, #0x5c                  	// #92
  40cc98:	strb	w11, [x28, x27]
  40cc9c:	mov	w25, wzr
  40cca0:	add	x27, x27, #0x1
  40cca4:	add	x11, x22, #0x1
  40cca8:	cmp	x9, x11
  40ccac:	b.hi	40cd30 <__fxstatat@plt+0x9d70>  // b.pmore
  40ccb0:	b	40ce04 <__fxstatat@plt+0x9e44>
  40ccb4:	tbnz	w17, #0, 40ceec <__fxstatat@plt+0x9f2c>
  40ccb8:	cmp	w20, #0x2
  40ccbc:	cset	w10, ne  // ne = any
  40ccc0:	orr	w10, w10, w15
  40ccc4:	tbz	w10, #0, 40cd78 <__fxstatat@plt+0x9db8>
  40ccc8:	cmp	x27, x24
  40cccc:	b.cs	40cdb8 <__fxstatat@plt+0x9df8>  // b.hs, b.nlast
  40ccd0:	mov	w10, #0x5c                  	// #92
  40ccd4:	strb	w10, [x28, x27]
  40ccd8:	add	x10, x27, #0x1
  40ccdc:	cmp	x10, x24
  40cce0:	b.cc	40cdc4 <__fxstatat@plt+0x9e04>  // b.lo, b.ul, b.last
  40cce4:	add	x10, x27, #0x2
  40cce8:	cmp	x10, x24
  40ccec:	b.cs	40ccfc <__fxstatat@plt+0x9d3c>  // b.hs, b.nlast
  40ccf0:	mov	w11, #0x30                  	// #48
  40ccf4:	bfxil	w11, w21, #3, #3
  40ccf8:	strb	w11, [x28, x10]
  40ccfc:	mov	w11, #0x30                  	// #48
  40cd00:	bfxil	w11, w21, #0, #3
  40cd04:	add	x27, x27, #0x3
  40cd08:	mov	w10, #0x1                   	// #1
  40cd0c:	mov	w21, w11
  40cd10:	add	x11, x22, #0x1
  40cd14:	cmp	x9, x11
  40cd18:	b.hi	40cd30 <__fxstatat@plt+0x9d70>  // b.pmore
  40cd1c:	b	40ce04 <__fxstatat@plt+0x9e44>
  40cd20:	mov	w25, wzr
  40cd24:	add	x11, x22, #0x1
  40cd28:	cmp	x9, x11
  40cd2c:	b.ls	40ce04 <__fxstatat@plt+0x9e44>  // b.plast
  40cd30:	and	w12, w10, #0x1
  40cd34:	orn	w12, w12, w15
  40cd38:	tbnz	w12, #0, 40cd68 <__fxstatat@plt+0x9da8>
  40cd3c:	cmp	x27, x24
  40cd40:	b.cs	40cd4c <__fxstatat@plt+0x9d8c>  // b.hs, b.nlast
  40cd44:	mov	w12, #0x27                  	// #39
  40cd48:	strb	w12, [x28, x27]
  40cd4c:	add	x12, x27, #0x1
  40cd50:	cmp	x12, x24
  40cd54:	b.cs	40cd60 <__fxstatat@plt+0x9da0>  // b.hs, b.nlast
  40cd58:	mov	w13, #0x27                  	// #39
  40cd5c:	strb	w13, [x28, x12]
  40cd60:	mov	w15, wzr
  40cd64:	add	x27, x27, #0x2
  40cd68:	cmp	x27, x24
  40cd6c:	b.cs	40cc74 <__fxstatat@plt+0x9cb4>  // b.hs, b.nlast
  40cd70:	strb	w21, [x28, x27]
  40cd74:	b	40cc74 <__fxstatat@plt+0x9cb4>
  40cd78:	cmp	x27, x24
  40cd7c:	b.cs	40cde0 <__fxstatat@plt+0x9e20>  // b.hs, b.nlast
  40cd80:	mov	w10, #0x27                  	// #39
  40cd84:	strb	w10, [x28, x27]
  40cd88:	add	x10, x27, #0x1
  40cd8c:	cmp	x10, x24
  40cd90:	b.cc	40cdec <__fxstatat@plt+0x9e2c>  // b.lo, b.ul, b.last
  40cd94:	add	x10, x27, #0x2
  40cd98:	cmp	x10, x24
  40cd9c:	b.cs	40cda8 <__fxstatat@plt+0x9de8>  // b.hs, b.nlast
  40cda0:	mov	w11, #0x27                  	// #39
  40cda4:	strb	w11, [x28, x10]
  40cda8:	add	x27, x27, #0x3
  40cdac:	mov	w15, #0x1                   	// #1
  40cdb0:	cmp	x27, x24
  40cdb4:	b.cc	40ccd0 <__fxstatat@plt+0x9d10>  // b.lo, b.ul, b.last
  40cdb8:	add	x10, x27, #0x1
  40cdbc:	cmp	x10, x24
  40cdc0:	b.cs	40cce4 <__fxstatat@plt+0x9d24>  // b.hs, b.nlast
  40cdc4:	mov	w11, #0x30                  	// #48
  40cdc8:	bfxil	w11, w21, #6, #2
  40cdcc:	strb	w11, [x28, x10]
  40cdd0:	add	x10, x27, #0x2
  40cdd4:	cmp	x10, x24
  40cdd8:	b.cc	40ccf0 <__fxstatat@plt+0x9d30>  // b.lo, b.ul, b.last
  40cddc:	b	40ccfc <__fxstatat@plt+0x9d3c>
  40cde0:	add	x10, x27, #0x1
  40cde4:	cmp	x10, x24
  40cde8:	b.cs	40cd94 <__fxstatat@plt+0x9dd4>  // b.hs, b.nlast
  40cdec:	mov	w11, #0x24                  	// #36
  40cdf0:	strb	w11, [x28, x10]
  40cdf4:	add	x10, x27, #0x2
  40cdf8:	cmp	x10, x24
  40cdfc:	b.cc	40cda0 <__fxstatat@plt+0x9de0>  // b.lo, b.ul, b.last
  40ce00:	b	40cda8 <__fxstatat@plt+0x9de8>
  40ce04:	and	w8, w10, #0x1
  40ce08:	tbz	w8, #0, 40c864 <__fxstatat@plt+0x98a4>
  40ce0c:	b	40c894 <__fxstatat@plt+0x98d4>
  40ce10:	add	x8, x27, #0x1
  40ce14:	cmp	x8, x24
  40ce18:	b.cs	40ca58 <__fxstatat@plt+0x9a98>  // b.hs, b.nlast
  40ce1c:	mov	w10, #0x22                  	// #34
  40ce20:	strb	w10, [x28, x8]
  40ce24:	add	x8, x27, #0x2
  40ce28:	cmp	x8, x24
  40ce2c:	b.cc	40ca64 <__fxstatat@plt+0x9aa4>  // b.lo, b.ul, b.last
  40ce30:	add	x8, x27, #0x3
  40ce34:	cmp	x8, x24
  40ce38:	b.cs	40ce44 <__fxstatat@plt+0x9e84>  // b.hs, b.nlast
  40ce3c:	mov	w10, #0x3f                  	// #63
  40ce40:	strb	w10, [x28, x8]
  40ce44:	mov	w8, wzr
  40ce48:	mov	w26, wzr
  40ce4c:	add	x27, x27, #0x4
  40ce50:	mov	x22, x9
  40ce54:	b	40c5fc <__fxstatat@plt+0x963c>
  40ce58:	mov	w21, #0x3f                  	// #63
  40ce5c:	mov	w26, w8
  40ce60:	b	40c5fc <__fxstatat@plt+0x963c>
  40ce64:	mov	x23, x22
  40ce68:	b	40ce70 <__fxstatat@plt+0x9eb0>
  40ce6c:	mov	x23, #0xffffffffffffffff    	// #-1
  40ce70:	cmp	w20, #0x2
  40ce74:	cset	w8, eq  // eq = none
  40ce78:	cmp	x27, #0x0
  40ce7c:	cset	w9, eq  // eq = none
  40ce80:	and	w8, w8, w9
  40ce84:	and	w8, w17, w8
  40ce88:	tbnz	w8, #0, 40ceec <__fxstatat@plt+0x9f2c>
  40ce8c:	cmp	w20, #0x2
  40ce90:	cset	w8, ne  // ne = any
  40ce94:	orr	w8, w17, w8
  40ce98:	tbnz	w8, #0, 40cfb4 <__fxstatat@plt+0x9ff4>
  40ce9c:	ldr	w8, [sp, #84]
  40cea0:	eor	w8, w8, #0x1
  40cea4:	tbnz	w8, #0, 40cfb4 <__fxstatat@plt+0x9ff4>
  40cea8:	mov	x22, x23
  40ceac:	tbnz	w14, #0, 40cf84 <__fxstatat@plt+0x9fc4>
  40ceb0:	ldr	x23, [sp, #72]
  40ceb4:	mov	w21, wzr
  40ceb8:	cbz	x23, 40cfb0 <__fxstatat@plt+0x9ff0>
  40cebc:	ldur	w8, [x29, #-72]
  40cec0:	mov	w20, #0x2                   	// #2
  40cec4:	mov	w14, w21
  40cec8:	mov	w17, w21
  40cecc:	cbz	x24, 40c0d8 <__fxstatat@plt+0x9118>
  40ced0:	b	40cfb4 <__fxstatat@plt+0x9ff4>
  40ced4:	adrp	x20, 414000 <__fxstatat@plt+0x11040>
  40ced8:	add	x20, x20, #0x408
  40cedc:	b	40c30c <__fxstatat@plt+0x934c>
  40cee0:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  40cee4:	add	x8, x8, #0x40c
  40cee8:	b	40c3a0 <__fxstatat@plt+0x93e0>
  40ceec:	ldur	w8, [x29, #-72]
  40cef0:	ldr	x7, [sp, #96]
  40cef4:	mov	w9, #0x4                   	// #4
  40cef8:	tst	w8, #0x1
  40cefc:	mov	w8, #0x2                   	// #2
  40cf00:	csel	w8, w9, w8, ne  // ne = any
  40cf04:	cmp	w20, #0x2
  40cf08:	b.ne	40cf30 <__fxstatat@plt+0x9f70>  // b.any
  40cf0c:	mov	w20, w8
  40cf10:	b	40cf30 <__fxstatat@plt+0x9f70>
  40cf14:	ldur	w8, [x29, #-72]
  40cf18:	ldr	x23, [sp, #40]
  40cf1c:	mov	w9, #0x4                   	// #4
  40cf20:	tst	w8, #0x1
  40cf24:	mov	w8, #0x2                   	// #2
  40cf28:	csel	w20, w9, w8, ne  // ne = any
  40cf2c:	ldr	x7, [sp, #96]
  40cf30:	ldr	w8, [sp, #88]
  40cf34:	mov	x0, x28
  40cf38:	mov	x1, x24
  40cf3c:	mov	x2, x19
  40cf40:	and	w5, w8, #0xfffffffd
  40cf44:	ldur	x8, [x29, #-88]
  40cf48:	mov	x3, x23
  40cf4c:	mov	w4, w20
  40cf50:	mov	x6, xzr
  40cf54:	str	x8, [sp]
  40cf58:	bl	40c05c <__fxstatat@plt+0x909c>
  40cf5c:	mov	x27, x0
  40cf60:	mov	x0, x27
  40cf64:	ldp	x20, x19, [sp, #272]
  40cf68:	ldp	x22, x21, [sp, #256]
  40cf6c:	ldp	x24, x23, [sp, #240]
  40cf70:	ldp	x26, x25, [sp, #224]
  40cf74:	ldp	x28, x27, [sp, #208]
  40cf78:	ldp	x29, x30, [sp, #192]
  40cf7c:	add	sp, sp, #0x120
  40cf80:	ret
  40cf84:	ldur	x8, [x29, #-88]
  40cf88:	ldr	x1, [sp, #72]
  40cf8c:	ldr	w5, [sp, #88]
  40cf90:	ldur	x6, [x29, #-40]
  40cf94:	ldr	x7, [sp, #96]
  40cf98:	mov	w4, #0x5                   	// #5
  40cf9c:	str	x8, [sp]
  40cfa0:	mov	x0, x28
  40cfa4:	mov	x2, x19
  40cfa8:	mov	x3, x22
  40cfac:	b	40cf58 <__fxstatat@plt+0x9f98>
  40cfb0:	mov	w17, w21
  40cfb4:	ldur	x8, [x29, #-64]
  40cfb8:	cbz	x8, 40cfec <__fxstatat@plt+0xa02c>
  40cfbc:	tbnz	w17, #0, 40cfec <__fxstatat@plt+0xa02c>
  40cfc0:	ldrb	w9, [x8]
  40cfc4:	cbz	w9, 40cfec <__fxstatat@plt+0xa02c>
  40cfc8:	add	x8, x8, #0x1
  40cfcc:	b	40cfdc <__fxstatat@plt+0xa01c>
  40cfd0:	ldrb	w9, [x8], #1
  40cfd4:	add	x27, x27, #0x1
  40cfd8:	cbz	w9, 40cfec <__fxstatat@plt+0xa02c>
  40cfdc:	cmp	x27, x24
  40cfe0:	b.cs	40cfd0 <__fxstatat@plt+0xa010>  // b.hs, b.nlast
  40cfe4:	strb	w9, [x28, x27]
  40cfe8:	b	40cfd0 <__fxstatat@plt+0xa010>
  40cfec:	cmp	x27, x24
  40cff0:	b.cs	40cf60 <__fxstatat@plt+0x9fa0>  // b.hs, b.nlast
  40cff4:	strb	wzr, [x28, x27]
  40cff8:	b	40cf60 <__fxstatat@plt+0x9fa0>
  40cffc:	b.ne	40cf2c <__fxstatat@plt+0x9f6c>  // b.any
  40d000:	mov	w20, #0x4                   	// #4
  40d004:	b	40cf2c <__fxstatat@plt+0x9f6c>
  40d008:	bl	402bd0 <abort@plt>
  40d00c:	sub	sp, sp, #0x60
  40d010:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40d014:	add	x8, x8, #0x960
  40d018:	cmp	x2, #0x0
  40d01c:	stp	x29, x30, [sp, #16]
  40d020:	stp	x26, x25, [sp, #32]
  40d024:	stp	x24, x23, [sp, #48]
  40d028:	stp	x22, x21, [sp, #64]
  40d02c:	stp	x20, x19, [sp, #80]
  40d030:	add	x29, sp, #0x10
  40d034:	mov	x19, x1
  40d038:	mov	x20, x0
  40d03c:	csel	x25, x8, x2, eq  // eq = none
  40d040:	bl	402f10 <__errno_location@plt>
  40d044:	ldp	w4, w8, [x25]
  40d048:	ldp	x7, x9, [x25, #40]
  40d04c:	ldr	w26, [x0]
  40d050:	add	x23, x25, #0x8
  40d054:	orr	w22, w8, #0x1
  40d058:	mov	x21, x0
  40d05c:	mov	x0, xzr
  40d060:	mov	x1, xzr
  40d064:	mov	x2, x20
  40d068:	mov	x3, x19
  40d06c:	mov	w5, w22
  40d070:	mov	x6, x23
  40d074:	str	x9, [sp]
  40d078:	bl	40c05c <__fxstatat@plt+0x909c>
  40d07c:	add	x24, x0, #0x1
  40d080:	mov	x0, x24
  40d084:	bl	40f9c0 <__fxstatat@plt+0xca00>
  40d088:	ldr	w4, [x25]
  40d08c:	ldp	x7, x8, [x25, #40]
  40d090:	mov	x1, x24
  40d094:	mov	x2, x20
  40d098:	mov	x3, x19
  40d09c:	mov	w5, w22
  40d0a0:	mov	x6, x23
  40d0a4:	mov	x25, x0
  40d0a8:	str	x8, [sp]
  40d0ac:	bl	40c05c <__fxstatat@plt+0x909c>
  40d0b0:	str	w26, [x21]
  40d0b4:	mov	x0, x25
  40d0b8:	ldp	x20, x19, [sp, #80]
  40d0bc:	ldp	x22, x21, [sp, #64]
  40d0c0:	ldp	x24, x23, [sp, #48]
  40d0c4:	ldp	x26, x25, [sp, #32]
  40d0c8:	ldp	x29, x30, [sp, #16]
  40d0cc:	add	sp, sp, #0x60
  40d0d0:	ret
  40d0d4:	sub	sp, sp, #0x70
  40d0d8:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40d0dc:	add	x8, x8, #0x960
  40d0e0:	cmp	x3, #0x0
  40d0e4:	stp	x29, x30, [sp, #16]
  40d0e8:	stp	x28, x27, [sp, #32]
  40d0ec:	stp	x26, x25, [sp, #48]
  40d0f0:	stp	x24, x23, [sp, #64]
  40d0f4:	stp	x22, x21, [sp, #80]
  40d0f8:	stp	x20, x19, [sp, #96]
  40d0fc:	add	x29, sp, #0x10
  40d100:	mov	x19, x2
  40d104:	mov	x22, x1
  40d108:	mov	x23, x0
  40d10c:	csel	x21, x8, x3, eq  // eq = none
  40d110:	bl	402f10 <__errno_location@plt>
  40d114:	ldp	w4, w8, [x21]
  40d118:	cmp	x19, #0x0
  40d11c:	ldp	x7, x9, [x21, #40]
  40d120:	ldr	w28, [x0]
  40d124:	cset	w10, eq  // eq = none
  40d128:	orr	w25, w8, w10
  40d12c:	add	x26, x21, #0x8
  40d130:	mov	x24, x0
  40d134:	mov	x0, xzr
  40d138:	mov	x1, xzr
  40d13c:	mov	x2, x23
  40d140:	mov	x3, x22
  40d144:	mov	w5, w25
  40d148:	mov	x6, x26
  40d14c:	str	x9, [sp]
  40d150:	bl	40c05c <__fxstatat@plt+0x909c>
  40d154:	add	x27, x0, #0x1
  40d158:	mov	x20, x0
  40d15c:	mov	x0, x27
  40d160:	bl	40f9c0 <__fxstatat@plt+0xca00>
  40d164:	ldr	w4, [x21]
  40d168:	ldp	x7, x8, [x21, #40]
  40d16c:	mov	x1, x27
  40d170:	mov	x2, x23
  40d174:	mov	x3, x22
  40d178:	mov	w5, w25
  40d17c:	mov	x6, x26
  40d180:	mov	x21, x0
  40d184:	str	x8, [sp]
  40d188:	bl	40c05c <__fxstatat@plt+0x909c>
  40d18c:	str	w28, [x24]
  40d190:	cbz	x19, 40d198 <__fxstatat@plt+0xa1d8>
  40d194:	str	x20, [x19]
  40d198:	mov	x0, x21
  40d19c:	ldp	x20, x19, [sp, #96]
  40d1a0:	ldp	x22, x21, [sp, #80]
  40d1a4:	ldp	x24, x23, [sp, #64]
  40d1a8:	ldp	x26, x25, [sp, #48]
  40d1ac:	ldp	x28, x27, [sp, #32]
  40d1b0:	ldp	x29, x30, [sp, #16]
  40d1b4:	add	sp, sp, #0x70
  40d1b8:	ret
  40d1bc:	stp	x29, x30, [sp, #-48]!
  40d1c0:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40d1c4:	add	x8, x8, #0x458
  40d1c8:	ldr	w9, [x8]
  40d1cc:	stp	x20, x19, [sp, #32]
  40d1d0:	ldr	x19, [x8, #8]
  40d1d4:	adrp	x20, 425000 <__fxstatat@plt+0x22040>
  40d1d8:	cmp	w9, #0x2
  40d1dc:	stp	x22, x21, [sp, #16]
  40d1e0:	mov	x29, sp
  40d1e4:	b.lt	40d208 <__fxstatat@plt+0xa248>  // b.tstop
  40d1e8:	add	x21, x19, #0x18
  40d1ec:	mov	w22, #0x1                   	// #1
  40d1f0:	ldr	x0, [x21], #16
  40d1f4:	bl	402cf0 <free@plt>
  40d1f8:	ldrsw	x8, [x20, #1112]
  40d1fc:	add	x22, x22, #0x1
  40d200:	cmp	x22, x8
  40d204:	b.lt	40d1f0 <__fxstatat@plt+0xa230>  // b.tstop
  40d208:	ldr	x0, [x19, #8]
  40d20c:	adrp	x21, 425000 <__fxstatat@plt+0x22040>
  40d210:	add	x21, x21, #0x998
  40d214:	adrp	x22, 425000 <__fxstatat@plt+0x22040>
  40d218:	cmp	x0, x21
  40d21c:	add	x22, x22, #0x468
  40d220:	b.eq	40d230 <__fxstatat@plt+0xa270>  // b.none
  40d224:	bl	402cf0 <free@plt>
  40d228:	mov	w8, #0x100                 	// #256
  40d22c:	stp	x8, x21, [x22]
  40d230:	cmp	x19, x22
  40d234:	b.eq	40d250 <__fxstatat@plt+0xa290>  // b.none
  40d238:	mov	x0, x19
  40d23c:	bl	402cf0 <free@plt>
  40d240:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40d244:	add	x8, x8, #0x460
  40d248:	add	x9, x8, #0x8
  40d24c:	str	x9, [x8]
  40d250:	mov	w8, #0x1                   	// #1
  40d254:	str	w8, [x20, #1112]
  40d258:	ldp	x20, x19, [sp, #32]
  40d25c:	ldp	x22, x21, [sp, #16]
  40d260:	ldp	x29, x30, [sp], #48
  40d264:	ret
  40d268:	adrp	x3, 425000 <__fxstatat@plt+0x22040>
  40d26c:	add	x3, x3, #0x960
  40d270:	mov	x2, #0xffffffffffffffff    	// #-1
  40d274:	b	40d278 <__fxstatat@plt+0xa2b8>
  40d278:	sub	sp, sp, #0x80
  40d27c:	stp	x29, x30, [sp, #32]
  40d280:	add	x29, sp, #0x20
  40d284:	stp	x28, x27, [sp, #48]
  40d288:	stp	x26, x25, [sp, #64]
  40d28c:	stp	x24, x23, [sp, #80]
  40d290:	stp	x22, x21, [sp, #96]
  40d294:	stp	x20, x19, [sp, #112]
  40d298:	mov	x22, x3
  40d29c:	stur	x2, [x29, #-8]
  40d2a0:	mov	x21, x1
  40d2a4:	mov	w23, w0
  40d2a8:	bl	402f10 <__errno_location@plt>
  40d2ac:	tbnz	w23, #31, 40d408 <__fxstatat@plt+0xa448>
  40d2b0:	adrp	x25, 425000 <__fxstatat@plt+0x22040>
  40d2b4:	ldr	w8, [x25, #1112]
  40d2b8:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40d2bc:	ldr	w20, [x0]
  40d2c0:	ldr	x27, [x9, #1120]
  40d2c4:	mov	x19, x0
  40d2c8:	cmp	w8, w23
  40d2cc:	b.gt	40d344 <__fxstatat@plt+0xa384>
  40d2d0:	mov	w8, #0x7fffffff            	// #2147483647
  40d2d4:	cmp	w23, w8
  40d2d8:	stur	w20, [x29, #-12]
  40d2dc:	b.eq	40d40c <__fxstatat@plt+0xa44c>  // b.none
  40d2e0:	adrp	x28, 425000 <__fxstatat@plt+0x22040>
  40d2e4:	add	x28, x28, #0x460
  40d2e8:	add	x20, x28, #0x8
  40d2ec:	add	w26, w23, #0x1
  40d2f0:	cmp	x27, x20
  40d2f4:	csel	x0, xzr, x27, eq  // eq = none
  40d2f8:	sbfiz	x1, x26, #4, #32
  40d2fc:	bl	40fa40 <__fxstatat@plt+0xca80>
  40d300:	mov	x24, x0
  40d304:	cmp	x27, x20
  40d308:	str	x0, [x28]
  40d30c:	b.ne	40d320 <__fxstatat@plt+0xa360>  // b.any
  40d310:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40d314:	add	x8, x8, #0x468
  40d318:	ldr	q0, [x8]
  40d31c:	str	q0, [x24]
  40d320:	ldrsw	x8, [x25, #1112]
  40d324:	mov	w1, wzr
  40d328:	add	x0, x24, x8, lsl #4
  40d32c:	sub	w8, w26, w8
  40d330:	sbfiz	x2, x8, #4, #32
  40d334:	bl	402ab0 <memset@plt>
  40d338:	ldur	w20, [x29, #-12]
  40d33c:	mov	x27, x24
  40d340:	str	w26, [x25, #1112]
  40d344:	add	x28, x27, w23, uxtw #4
  40d348:	mov	x27, x28
  40d34c:	ldr	x26, [x28]
  40d350:	ldr	x23, [x27, #8]!
  40d354:	ldp	w4, w8, [x22]
  40d358:	ldp	x7, x9, [x22, #40]
  40d35c:	ldur	x3, [x29, #-8]
  40d360:	add	x24, x22, #0x8
  40d364:	orr	w25, w8, #0x1
  40d368:	mov	x0, x23
  40d36c:	mov	x1, x26
  40d370:	mov	x2, x21
  40d374:	mov	w5, w25
  40d378:	mov	x6, x24
  40d37c:	str	x9, [sp]
  40d380:	bl	40c05c <__fxstatat@plt+0x909c>
  40d384:	cmp	x26, x0
  40d388:	b.hi	40d3e0 <__fxstatat@plt+0xa420>  // b.pmore
  40d38c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40d390:	add	x8, x8, #0x998
  40d394:	add	x26, x0, #0x1
  40d398:	cmp	x23, x8
  40d39c:	str	x26, [x28]
  40d3a0:	b.eq	40d3ac <__fxstatat@plt+0xa3ec>  // b.none
  40d3a4:	mov	x0, x23
  40d3a8:	bl	402cf0 <free@plt>
  40d3ac:	mov	x0, x26
  40d3b0:	bl	40f9c0 <__fxstatat@plt+0xca00>
  40d3b4:	str	x0, [x27]
  40d3b8:	ldr	w4, [x22]
  40d3bc:	ldp	x7, x8, [x22, #40]
  40d3c0:	ldur	x3, [x29, #-8]
  40d3c4:	mov	x1, x26
  40d3c8:	mov	x2, x21
  40d3cc:	mov	w5, w25
  40d3d0:	mov	x6, x24
  40d3d4:	mov	x23, x0
  40d3d8:	str	x8, [sp]
  40d3dc:	bl	40c05c <__fxstatat@plt+0x909c>
  40d3e0:	str	w20, [x19]
  40d3e4:	mov	x0, x23
  40d3e8:	ldp	x20, x19, [sp, #112]
  40d3ec:	ldp	x22, x21, [sp, #96]
  40d3f0:	ldp	x24, x23, [sp, #80]
  40d3f4:	ldp	x26, x25, [sp, #64]
  40d3f8:	ldp	x28, x27, [sp, #48]
  40d3fc:	ldp	x29, x30, [sp, #32]
  40d400:	add	sp, sp, #0x80
  40d404:	ret
  40d408:	bl	402bd0 <abort@plt>
  40d40c:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  40d410:	adrp	x3, 425000 <__fxstatat@plt+0x22040>
  40d414:	add	x3, x3, #0x960
  40d418:	b	40d278 <__fxstatat@plt+0xa2b8>
  40d41c:	adrp	x3, 425000 <__fxstatat@plt+0x22040>
  40d420:	add	x3, x3, #0x960
  40d424:	mov	x2, #0xffffffffffffffff    	// #-1
  40d428:	mov	x1, x0
  40d42c:	mov	w0, wzr
  40d430:	b	40d278 <__fxstatat@plt+0xa2b8>
  40d434:	adrp	x3, 425000 <__fxstatat@plt+0x22040>
  40d438:	mov	x2, x1
  40d43c:	add	x3, x3, #0x960
  40d440:	mov	x1, x0
  40d444:	mov	w0, wzr
  40d448:	b	40d278 <__fxstatat@plt+0xa2b8>
  40d44c:	sub	sp, sp, #0x50
  40d450:	movi	v0.2d, #0x0
  40d454:	cmp	w1, #0xa
  40d458:	stp	x29, x30, [sp, #64]
  40d45c:	add	x29, sp, #0x40
  40d460:	str	xzr, [sp, #48]
  40d464:	stp	q0, q0, [sp, #16]
  40d468:	str	q0, [sp]
  40d46c:	b.eq	40d494 <__fxstatat@plt+0xa4d4>  // b.none
  40d470:	mov	x8, x2
  40d474:	str	w1, [sp]
  40d478:	mov	x3, sp
  40d47c:	mov	x2, #0xffffffffffffffff    	// #-1
  40d480:	mov	x1, x8
  40d484:	bl	40d278 <__fxstatat@plt+0xa2b8>
  40d488:	ldp	x29, x30, [sp, #64]
  40d48c:	add	sp, sp, #0x50
  40d490:	ret
  40d494:	bl	402bd0 <abort@plt>
  40d498:	sub	sp, sp, #0x50
  40d49c:	movi	v0.2d, #0x0
  40d4a0:	cmp	w1, #0xa
  40d4a4:	stp	x29, x30, [sp, #64]
  40d4a8:	add	x29, sp, #0x40
  40d4ac:	str	xzr, [sp, #48]
  40d4b0:	stp	q0, q0, [sp, #16]
  40d4b4:	str	q0, [sp]
  40d4b8:	b.eq	40d4e0 <__fxstatat@plt+0xa520>  // b.none
  40d4bc:	mov	x8, x3
  40d4c0:	str	w1, [sp]
  40d4c4:	mov	x3, sp
  40d4c8:	mov	x1, x2
  40d4cc:	mov	x2, x8
  40d4d0:	bl	40d278 <__fxstatat@plt+0xa2b8>
  40d4d4:	ldp	x29, x30, [sp, #64]
  40d4d8:	add	sp, sp, #0x50
  40d4dc:	ret
  40d4e0:	bl	402bd0 <abort@plt>
  40d4e4:	sub	sp, sp, #0x50
  40d4e8:	movi	v0.2d, #0x0
  40d4ec:	cmp	w0, #0xa
  40d4f0:	stp	x29, x30, [sp, #64]
  40d4f4:	add	x29, sp, #0x40
  40d4f8:	str	xzr, [sp, #48]
  40d4fc:	stp	q0, q0, [sp, #16]
  40d500:	str	q0, [sp]
  40d504:	b.eq	40d528 <__fxstatat@plt+0xa568>  // b.none
  40d508:	str	w0, [sp]
  40d50c:	mov	x3, sp
  40d510:	mov	x2, #0xffffffffffffffff    	// #-1
  40d514:	mov	w0, wzr
  40d518:	bl	40d278 <__fxstatat@plt+0xa2b8>
  40d51c:	ldp	x29, x30, [sp, #64]
  40d520:	add	sp, sp, #0x50
  40d524:	ret
  40d528:	bl	402bd0 <abort@plt>
  40d52c:	sub	sp, sp, #0x50
  40d530:	movi	v0.2d, #0x0
  40d534:	cmp	w0, #0xa
  40d538:	stp	x29, x30, [sp, #64]
  40d53c:	add	x29, sp, #0x40
  40d540:	str	xzr, [sp, #48]
  40d544:	stp	q0, q0, [sp, #16]
  40d548:	str	q0, [sp]
  40d54c:	b.eq	40d56c <__fxstatat@plt+0xa5ac>  // b.none
  40d550:	str	w0, [sp]
  40d554:	mov	x3, sp
  40d558:	mov	w0, wzr
  40d55c:	bl	40d278 <__fxstatat@plt+0xa2b8>
  40d560:	ldp	x29, x30, [sp, #64]
  40d564:	add	sp, sp, #0x50
  40d568:	ret
  40d56c:	bl	402bd0 <abort@plt>
  40d570:	sub	sp, sp, #0x50
  40d574:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40d578:	add	x9, x9, #0x960
  40d57c:	ldp	q0, q1, [x9]
  40d580:	ubfx	w10, w2, #5, #3
  40d584:	mov	x11, sp
  40d588:	mov	x8, x1
  40d58c:	stp	q0, q1, [sp]
  40d590:	ldr	q0, [x9, #32]
  40d594:	ldr	x9, [x9, #48]
  40d598:	mov	x1, x0
  40d59c:	mov	x3, sp
  40d5a0:	str	q0, [sp, #32]
  40d5a4:	str	x9, [sp, #48]
  40d5a8:	add	x9, x11, w10, uxtw #2
  40d5ac:	ldr	w10, [x9, #8]
  40d5b0:	mov	w0, wzr
  40d5b4:	stp	x29, x30, [sp, #64]
  40d5b8:	add	x29, sp, #0x40
  40d5bc:	lsr	w11, w10, w2
  40d5c0:	mvn	w11, w11
  40d5c4:	and	w11, w11, #0x1
  40d5c8:	lsl	w11, w11, w2
  40d5cc:	eor	w10, w11, w10
  40d5d0:	mov	x2, x8
  40d5d4:	str	w10, [x9, #8]
  40d5d8:	bl	40d278 <__fxstatat@plt+0xa2b8>
  40d5dc:	ldp	x29, x30, [sp, #64]
  40d5e0:	add	sp, sp, #0x50
  40d5e4:	ret
  40d5e8:	sub	sp, sp, #0x50
  40d5ec:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40d5f0:	add	x9, x9, #0x960
  40d5f4:	ldp	q0, q1, [x9]
  40d5f8:	ubfx	w10, w1, #5, #3
  40d5fc:	mov	x11, sp
  40d600:	mov	x8, x0
  40d604:	stp	q0, q1, [sp]
  40d608:	ldr	q0, [x9, #32]
  40d60c:	ldr	x9, [x9, #48]
  40d610:	mov	x3, sp
  40d614:	mov	x2, #0xffffffffffffffff    	// #-1
  40d618:	str	q0, [sp, #32]
  40d61c:	str	x9, [sp, #48]
  40d620:	add	x9, x11, w10, uxtw #2
  40d624:	ldr	w10, [x9, #8]
  40d628:	mov	w0, wzr
  40d62c:	stp	x29, x30, [sp, #64]
  40d630:	add	x29, sp, #0x40
  40d634:	lsr	w11, w10, w1
  40d638:	mvn	w11, w11
  40d63c:	and	w11, w11, #0x1
  40d640:	lsl	w11, w11, w1
  40d644:	eor	w10, w11, w10
  40d648:	mov	x1, x8
  40d64c:	str	w10, [x9, #8]
  40d650:	bl	40d278 <__fxstatat@plt+0xa2b8>
  40d654:	ldp	x29, x30, [sp, #64]
  40d658:	add	sp, sp, #0x50
  40d65c:	ret
  40d660:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40d664:	add	x8, x8, #0x960
  40d668:	ldp	q0, q1, [x8]
  40d66c:	ldr	q2, [x8, #32]
  40d670:	ldr	x8, [x8, #48]
  40d674:	mov	x1, x0
  40d678:	stp	q0, q1, [sp, #-80]!
  40d67c:	ldr	w9, [sp, #12]
  40d680:	str	x8, [sp, #48]
  40d684:	mov	x3, sp
  40d688:	mov	x2, #0xffffffffffffffff    	// #-1
  40d68c:	orr	w8, w9, #0x4000000
  40d690:	mov	w0, wzr
  40d694:	stp	x29, x30, [sp, #64]
  40d698:	add	x29, sp, #0x40
  40d69c:	str	q2, [sp, #32]
  40d6a0:	str	w8, [sp, #12]
  40d6a4:	bl	40d278 <__fxstatat@plt+0xa2b8>
  40d6a8:	ldp	x29, x30, [sp, #64]
  40d6ac:	add	sp, sp, #0x50
  40d6b0:	ret
  40d6b4:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40d6b8:	add	x8, x8, #0x960
  40d6bc:	ldp	q0, q1, [x8]
  40d6c0:	ldr	q2, [x8, #32]
  40d6c4:	ldr	x8, [x8, #48]
  40d6c8:	mov	x2, x1
  40d6cc:	stp	q0, q1, [sp, #-80]!
  40d6d0:	ldr	w9, [sp, #12]
  40d6d4:	mov	x1, x0
  40d6d8:	str	x8, [sp, #48]
  40d6dc:	mov	x3, sp
  40d6e0:	orr	w8, w9, #0x4000000
  40d6e4:	mov	w0, wzr
  40d6e8:	stp	x29, x30, [sp, #64]
  40d6ec:	add	x29, sp, #0x40
  40d6f0:	str	q2, [sp, #32]
  40d6f4:	str	w8, [sp, #12]
  40d6f8:	bl	40d278 <__fxstatat@plt+0xa2b8>
  40d6fc:	ldp	x29, x30, [sp, #64]
  40d700:	add	sp, sp, #0x50
  40d704:	ret
  40d708:	sub	sp, sp, #0x80
  40d70c:	movi	v0.2d, #0x0
  40d710:	cmp	w1, #0xa
  40d714:	stp	x29, x30, [sp, #112]
  40d718:	add	x29, sp, #0x70
  40d71c:	str	wzr, [sp, #48]
  40d720:	stp	q0, q0, [sp, #16]
  40d724:	str	q0, [sp]
  40d728:	b.eq	40d778 <__fxstatat@plt+0xa7b8>  // b.none
  40d72c:	ldp	q0, q1, [sp]
  40d730:	ldr	w9, [sp, #48]
  40d734:	ldr	q2, [sp, #32]
  40d738:	mov	x8, x2
  40d73c:	stur	q0, [sp, #60]
  40d740:	ldr	w10, [sp, #68]
  40d744:	str	w1, [sp, #56]
  40d748:	str	w9, [sp, #108]
  40d74c:	add	x3, sp, #0x38
  40d750:	orr	w9, w10, #0x4000000
  40d754:	mov	x2, #0xffffffffffffffff    	// #-1
  40d758:	mov	x1, x8
  40d75c:	stur	q1, [sp, #76]
  40d760:	stur	q2, [sp, #92]
  40d764:	str	w9, [sp, #68]
  40d768:	bl	40d278 <__fxstatat@plt+0xa2b8>
  40d76c:	ldp	x29, x30, [sp, #112]
  40d770:	add	sp, sp, #0x80
  40d774:	ret
  40d778:	bl	402bd0 <abort@plt>
  40d77c:	sub	sp, sp, #0x50
  40d780:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40d784:	add	x9, x9, #0x960
  40d788:	ldp	q0, q1, [x9]
  40d78c:	ldr	q2, [x9, #32]
  40d790:	ldr	x9, [x9, #48]
  40d794:	mov	w10, #0xa                   	// #10
  40d798:	stp	x29, x30, [sp, #64]
  40d79c:	add	x29, sp, #0x40
  40d7a0:	stp	q0, q1, [sp]
  40d7a4:	str	q2, [sp, #32]
  40d7a8:	str	x9, [sp, #48]
  40d7ac:	str	w10, [sp]
  40d7b0:	cbz	x1, 40d7dc <__fxstatat@plt+0xa81c>
  40d7b4:	cbz	x2, 40d7dc <__fxstatat@plt+0xa81c>
  40d7b8:	mov	x8, x3
  40d7bc:	stp	x1, x2, [sp, #40]
  40d7c0:	mov	x3, sp
  40d7c4:	mov	x2, #0xffffffffffffffff    	// #-1
  40d7c8:	mov	x1, x8
  40d7cc:	bl	40d278 <__fxstatat@plt+0xa2b8>
  40d7d0:	ldp	x29, x30, [sp, #64]
  40d7d4:	add	sp, sp, #0x50
  40d7d8:	ret
  40d7dc:	bl	402bd0 <abort@plt>
  40d7e0:	sub	sp, sp, #0x50
  40d7e4:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40d7e8:	add	x9, x9, #0x960
  40d7ec:	ldp	q0, q1, [x9]
  40d7f0:	ldr	x10, [x9, #48]
  40d7f4:	stp	x29, x30, [sp, #64]
  40d7f8:	add	x29, sp, #0x40
  40d7fc:	stp	q0, q1, [sp]
  40d800:	ldr	q0, [x9, #32]
  40d804:	mov	w9, #0xa                   	// #10
  40d808:	str	x10, [sp, #48]
  40d80c:	str	w9, [sp]
  40d810:	str	q0, [sp, #32]
  40d814:	cbz	x1, 40d840 <__fxstatat@plt+0xa880>
  40d818:	cbz	x2, 40d840 <__fxstatat@plt+0xa880>
  40d81c:	mov	x8, x3
  40d820:	stp	x1, x2, [sp, #40]
  40d824:	mov	x3, sp
  40d828:	mov	x1, x8
  40d82c:	mov	x2, x4
  40d830:	bl	40d278 <__fxstatat@plt+0xa2b8>
  40d834:	ldp	x29, x30, [sp, #64]
  40d838:	add	sp, sp, #0x50
  40d83c:	ret
  40d840:	bl	402bd0 <abort@plt>
  40d844:	sub	sp, sp, #0x50
  40d848:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40d84c:	add	x9, x9, #0x960
  40d850:	ldp	q0, q1, [x9]
  40d854:	ldr	q2, [x9, #32]
  40d858:	ldr	x9, [x9, #48]
  40d85c:	mov	w10, #0xa                   	// #10
  40d860:	stp	x29, x30, [sp, #64]
  40d864:	add	x29, sp, #0x40
  40d868:	stp	q0, q1, [sp]
  40d86c:	str	q2, [sp, #32]
  40d870:	str	x9, [sp, #48]
  40d874:	str	w10, [sp]
  40d878:	cbz	x0, 40d8a8 <__fxstatat@plt+0xa8e8>
  40d87c:	cbz	x1, 40d8a8 <__fxstatat@plt+0xa8e8>
  40d880:	mov	x8, x2
  40d884:	stp	x0, x1, [sp, #40]
  40d888:	mov	x3, sp
  40d88c:	mov	x2, #0xffffffffffffffff    	// #-1
  40d890:	mov	w0, wzr
  40d894:	mov	x1, x8
  40d898:	bl	40d278 <__fxstatat@plt+0xa2b8>
  40d89c:	ldp	x29, x30, [sp, #64]
  40d8a0:	add	sp, sp, #0x50
  40d8a4:	ret
  40d8a8:	bl	402bd0 <abort@plt>
  40d8ac:	sub	sp, sp, #0x50
  40d8b0:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40d8b4:	add	x9, x9, #0x960
  40d8b8:	ldp	q0, q1, [x9]
  40d8bc:	ldr	q2, [x9, #32]
  40d8c0:	ldr	x9, [x9, #48]
  40d8c4:	mov	w10, #0xa                   	// #10
  40d8c8:	stp	x29, x30, [sp, #64]
  40d8cc:	add	x29, sp, #0x40
  40d8d0:	stp	q0, q1, [sp]
  40d8d4:	str	q2, [sp, #32]
  40d8d8:	str	x9, [sp, #48]
  40d8dc:	str	w10, [sp]
  40d8e0:	cbz	x0, 40d910 <__fxstatat@plt+0xa950>
  40d8e4:	cbz	x1, 40d910 <__fxstatat@plt+0xa950>
  40d8e8:	mov	x8, x3
  40d8ec:	stp	x0, x1, [sp, #40]
  40d8f0:	mov	x3, sp
  40d8f4:	mov	w0, wzr
  40d8f8:	mov	x1, x2
  40d8fc:	mov	x2, x8
  40d900:	bl	40d278 <__fxstatat@plt+0xa2b8>
  40d904:	ldp	x29, x30, [sp, #64]
  40d908:	add	sp, sp, #0x50
  40d90c:	ret
  40d910:	bl	402bd0 <abort@plt>
  40d914:	adrp	x3, 425000 <__fxstatat@plt+0x22040>
  40d918:	add	x3, x3, #0x420
  40d91c:	b	40d278 <__fxstatat@plt+0xa2b8>
  40d920:	adrp	x3, 425000 <__fxstatat@plt+0x22040>
  40d924:	mov	x2, x1
  40d928:	add	x3, x3, #0x420
  40d92c:	mov	x1, x0
  40d930:	mov	w0, wzr
  40d934:	b	40d278 <__fxstatat@plt+0xa2b8>
  40d938:	adrp	x3, 425000 <__fxstatat@plt+0x22040>
  40d93c:	add	x3, x3, #0x420
  40d940:	mov	x2, #0xffffffffffffffff    	// #-1
  40d944:	b	40d278 <__fxstatat@plt+0xa2b8>
  40d948:	adrp	x3, 425000 <__fxstatat@plt+0x22040>
  40d94c:	add	x3, x3, #0x420
  40d950:	mov	x2, #0xffffffffffffffff    	// #-1
  40d954:	mov	x1, x0
  40d958:	mov	w0, wzr
  40d95c:	b	40d278 <__fxstatat@plt+0xa2b8>
  40d960:	sub	sp, sp, #0x150
  40d964:	stp	x29, x30, [sp, #256]
  40d968:	stp	x28, x25, [sp, #272]
  40d96c:	stp	x24, x23, [sp, #288]
  40d970:	stp	x22, x21, [sp, #304]
  40d974:	stp	x20, x19, [sp, #320]
  40d978:	add	x29, sp, #0x100
  40d97c:	mov	w25, w4
  40d980:	mov	x19, x3
  40d984:	mov	w20, w2
  40d988:	mov	x21, x1
  40d98c:	mov	w22, w0
  40d990:	bl	402d00 <renameat2@plt>
  40d994:	mov	w24, w0
  40d998:	bl	402f10 <__errno_location@plt>
  40d99c:	tbz	w24, #31, 40db00 <__fxstatat@plt+0xab40>
  40d9a0:	ldr	w8, [x0]
  40d9a4:	mov	x23, x0
  40d9a8:	cmp	w8, #0x16
  40d9ac:	b.eq	40d9c0 <__fxstatat@plt+0xaa00>  // b.none
  40d9b0:	cmp	w8, #0x5f
  40d9b4:	b.eq	40d9c0 <__fxstatat@plt+0xaa00>  // b.none
  40d9b8:	cmp	w8, #0x26
  40d9bc:	b.ne	40db00 <__fxstatat@plt+0xab40>  // b.any
  40d9c0:	cbz	w25, 40da18 <__fxstatat@plt+0xaa58>
  40d9c4:	cmp	w25, #0x1
  40d9c8:	b.ne	40da04 <__fxstatat@plt+0xaa44>  // b.any
  40d9cc:	mov	x3, sp
  40d9d0:	mov	w4, #0x100                 	// #256
  40d9d4:	mov	w0, wzr
  40d9d8:	mov	w1, w20
  40d9dc:	mov	x2, x19
  40d9e0:	bl	402fc0 <__fxstatat@plt>
  40d9e4:	cbz	w0, 40d9fc <__fxstatat@plt+0xaa3c>
  40d9e8:	ldr	w8, [x23]
  40d9ec:	cmp	w8, #0x2
  40d9f0:	b.eq	40da14 <__fxstatat@plt+0xaa54>  // b.none
  40d9f4:	cmp	w8, #0x4b
  40d9f8:	b.ne	40da0c <__fxstatat@plt+0xaa4c>  // b.any
  40d9fc:	mov	w8, #0x11                  	// #17
  40da00:	b	40da08 <__fxstatat@plt+0xaa48>
  40da04:	mov	w8, #0x5f                  	// #95
  40da08:	str	w8, [x23]
  40da0c:	mov	w24, #0xffffffff            	// #-1
  40da10:	b	40db00 <__fxstatat@plt+0xab40>
  40da14:	mov	w25, #0x1                   	// #1
  40da18:	mov	x0, x21
  40da1c:	bl	402820 <strlen@plt>
  40da20:	mov	x24, x0
  40da24:	mov	x0, x19
  40da28:	bl	402820 <strlen@plt>
  40da2c:	cbz	x24, 40dae8 <__fxstatat@plt+0xab28>
  40da30:	cbz	x0, 40dae8 <__fxstatat@plt+0xab28>
  40da34:	add	x8, x24, x21
  40da38:	ldurb	w8, [x8, #-1]
  40da3c:	cmp	w8, #0x2f
  40da40:	b.eq	40da54 <__fxstatat@plt+0xaa94>  // b.none
  40da44:	add	x8, x0, x19
  40da48:	ldurb	w8, [x8, #-1]
  40da4c:	cmp	w8, #0x2f
  40da50:	b.ne	40dae8 <__fxstatat@plt+0xab28>  // b.any
  40da54:	add	x3, sp, #0x80
  40da58:	mov	w4, #0x100                 	// #256
  40da5c:	mov	w0, wzr
  40da60:	mov	w1, w22
  40da64:	mov	x2, x21
  40da68:	bl	402fc0 <__fxstatat@plt>
  40da6c:	cbnz	w0, 40da0c <__fxstatat@plt+0xaa4c>
  40da70:	cbz	w25, 40da8c <__fxstatat@plt+0xaacc>
  40da74:	ldr	w8, [sp, #144]
  40da78:	and	w8, w8, #0xf000
  40da7c:	cmp	w8, #0x4, lsl #12
  40da80:	b.eq	40dae8 <__fxstatat@plt+0xab28>  // b.none
  40da84:	mov	w8, #0x2                   	// #2
  40da88:	b	40da08 <__fxstatat@plt+0xaa48>
  40da8c:	mov	x3, sp
  40da90:	mov	w4, #0x100                 	// #256
  40da94:	mov	w0, wzr
  40da98:	mov	w1, w20
  40da9c:	mov	x2, x19
  40daa0:	bl	402fc0 <__fxstatat@plt>
  40daa4:	cbz	w0, 40dac8 <__fxstatat@plt+0xab08>
  40daa8:	ldr	w8, [x23]
  40daac:	cmp	w8, #0x2
  40dab0:	b.ne	40da0c <__fxstatat@plt+0xaa4c>  // b.any
  40dab4:	ldr	w8, [sp, #144]
  40dab8:	and	w8, w8, #0xf000
  40dabc:	cmp	w8, #0x4, lsl #12
  40dac0:	b.ne	40da0c <__fxstatat@plt+0xaa4c>  // b.any
  40dac4:	b	40dae8 <__fxstatat@plt+0xab28>
  40dac8:	ldr	w8, [sp, #16]
  40dacc:	and	w8, w8, #0xf000
  40dad0:	cmp	w8, #0x4, lsl #12
  40dad4:	b.ne	40db20 <__fxstatat@plt+0xab60>  // b.any
  40dad8:	ldr	w8, [sp, #144]
  40dadc:	and	w8, w8, #0xf000
  40dae0:	cmp	w8, #0x4, lsl #12
  40dae4:	b.ne	40db28 <__fxstatat@plt+0xab68>  // b.any
  40dae8:	mov	w0, w22
  40daec:	mov	x1, x21
  40daf0:	mov	w2, w20
  40daf4:	mov	x3, x19
  40daf8:	bl	402d40 <renameat@plt>
  40dafc:	mov	w24, w0
  40db00:	mov	w0, w24
  40db04:	ldp	x20, x19, [sp, #320]
  40db08:	ldp	x22, x21, [sp, #304]
  40db0c:	ldp	x24, x23, [sp, #288]
  40db10:	ldp	x28, x25, [sp, #272]
  40db14:	ldp	x29, x30, [sp, #256]
  40db18:	add	sp, sp, #0x150
  40db1c:	ret
  40db20:	mov	w8, #0x14                  	// #20
  40db24:	b	40da08 <__fxstatat@plt+0xaa48>
  40db28:	mov	w8, #0x15                  	// #21
  40db2c:	b	40da08 <__fxstatat@plt+0xaa48>
  40db30:	stp	x29, x30, [sp, #-64]!
  40db34:	str	x23, [sp, #16]
  40db38:	mov	w23, #0x1                   	// #1
  40db3c:	stp	x22, x21, [sp, #32]
  40db40:	stp	x20, x19, [sp, #48]
  40db44:	mov	x21, x2
  40db48:	mov	x19, x1
  40db4c:	mov	w20, w0
  40db50:	movk	w23, #0x7ff0, lsl #16
  40db54:	mov	x29, sp
  40db58:	mov	w0, w20
  40db5c:	mov	x1, x19
  40db60:	mov	x2, x21
  40db64:	bl	402bc0 <write@plt>
  40db68:	mov	x22, x0
  40db6c:	tbz	x0, #63, 40db94 <__fxstatat@plt+0xabd4>
  40db70:	bl	402f10 <__errno_location@plt>
  40db74:	ldr	w8, [x0]
  40db78:	cmp	w8, #0x4
  40db7c:	b.eq	40db58 <__fxstatat@plt+0xab98>  // b.none
  40db80:	cmp	x21, x23
  40db84:	b.cc	40db94 <__fxstatat@plt+0xabd4>  // b.lo, b.ul, b.last
  40db88:	cmp	w8, #0x16
  40db8c:	mov	w21, #0x7ff00000            	// #2146435072
  40db90:	b.eq	40db58 <__fxstatat@plt+0xab98>  // b.none
  40db94:	mov	x0, x22
  40db98:	ldp	x20, x19, [sp, #48]
  40db9c:	ldp	x22, x21, [sp, #32]
  40dba0:	ldr	x23, [sp, #16]
  40dba4:	ldp	x29, x30, [sp], #64
  40dba8:	ret
  40dbac:	mov	x8, x0
  40dbb0:	mov	w0, #0xffffff9c            	// #-100
  40dbb4:	mov	w2, #0xffffff9c            	// #-100
  40dbb8:	mov	x3, x1
  40dbbc:	mov	x1, x8
  40dbc0:	b	40dbc4 <__fxstatat@plt+0xac04>
  40dbc4:	sub	sp, sp, #0x150
  40dbc8:	stp	x22, x21, [sp, #304]
  40dbcc:	mov	w21, w0
  40dbd0:	mov	x0, x1
  40dbd4:	stp	x29, x30, [sp, #256]
  40dbd8:	stp	x28, x25, [sp, #272]
  40dbdc:	stp	x24, x23, [sp, #288]
  40dbe0:	stp	x20, x19, [sp, #320]
  40dbe4:	add	x29, sp, #0x100
  40dbe8:	mov	x20, x3
  40dbec:	mov	w19, w2
  40dbf0:	mov	x22, x1
  40dbf4:	bl	40a4d8 <__fxstatat@plt+0x7518>
  40dbf8:	mov	x23, x0
  40dbfc:	mov	x0, x20
  40dc00:	bl	40a4d8 <__fxstatat@plt+0x7518>
  40dc04:	mov	x24, x0
  40dc08:	mov	x0, x23
  40dc0c:	bl	40a538 <__fxstatat@plt+0x7578>
  40dc10:	mov	x25, x0
  40dc14:	mov	x0, x24
  40dc18:	bl	40a538 <__fxstatat@plt+0x7578>
  40dc1c:	cmp	x25, x0
  40dc20:	b.ne	40dc38 <__fxstatat@plt+0xac78>  // b.any
  40dc24:	mov	x0, x23
  40dc28:	mov	x1, x24
  40dc2c:	mov	x2, x25
  40dc30:	bl	402b00 <bcmp@plt>
  40dc34:	cbz	w0, 40dc5c <__fxstatat@plt+0xac9c>
  40dc38:	mov	w19, wzr
  40dc3c:	mov	w0, w19
  40dc40:	ldp	x20, x19, [sp, #320]
  40dc44:	ldp	x22, x21, [sp, #304]
  40dc48:	ldp	x24, x23, [sp, #288]
  40dc4c:	ldp	x28, x25, [sp, #272]
  40dc50:	ldp	x29, x30, [sp, #256]
  40dc54:	add	sp, sp, #0x150
  40dc58:	ret
  40dc5c:	mov	x0, x22
  40dc60:	bl	40a3cc <__fxstatat@plt+0x740c>
  40dc64:	mov	x22, x0
  40dc68:	add	x3, sp, #0x80
  40dc6c:	mov	w4, #0x100                 	// #256
  40dc70:	mov	w0, wzr
  40dc74:	mov	w1, w21
  40dc78:	mov	x2, x22
  40dc7c:	bl	402fc0 <__fxstatat@plt>
  40dc80:	cbz	w0, 40dca0 <__fxstatat@plt+0xace0>
  40dc84:	bl	402f10 <__errno_location@plt>
  40dc88:	ldr	w1, [x0]
  40dc8c:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40dc90:	add	x2, x2, #0xb4a
  40dc94:	mov	w0, #0x1                   	// #1
  40dc98:	mov	x3, x22
  40dc9c:	bl	402850 <error@plt>
  40dca0:	mov	x0, x22
  40dca4:	bl	402cf0 <free@plt>
  40dca8:	mov	x0, x20
  40dcac:	bl	40a3cc <__fxstatat@plt+0x740c>
  40dcb0:	mov	x20, x0
  40dcb4:	mov	x3, sp
  40dcb8:	mov	w4, #0x100                 	// #256
  40dcbc:	mov	w0, wzr
  40dcc0:	mov	w1, w19
  40dcc4:	mov	x2, x20
  40dcc8:	bl	402fc0 <__fxstatat@plt>
  40dccc:	cbz	w0, 40dcec <__fxstatat@plt+0xad2c>
  40dcd0:	bl	402f10 <__errno_location@plt>
  40dcd4:	ldr	w1, [x0]
  40dcd8:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40dcdc:	add	x2, x2, #0xb4a
  40dce0:	mov	w0, #0x1                   	// #1
  40dce4:	mov	x3, x20
  40dce8:	bl	402850 <error@plt>
  40dcec:	ldp	x11, x8, [sp]
  40dcf0:	ldp	x10, x9, [sp, #128]
  40dcf4:	mov	x0, x20
  40dcf8:	cmp	x9, x8
  40dcfc:	cset	w8, eq  // eq = none
  40dd00:	cmp	x10, x11
  40dd04:	cset	w9, eq  // eq = none
  40dd08:	and	w19, w8, w9
  40dd0c:	bl	402cf0 <free@plt>
  40dd10:	b	40dc3c <__fxstatat@plt+0xac7c>
  40dd14:	sub	sp, sp, #0x70
  40dd18:	stp	x29, x30, [sp, #16]
  40dd1c:	stp	x28, x27, [sp, #32]
  40dd20:	stp	x26, x25, [sp, #48]
  40dd24:	stp	x24, x23, [sp, #64]
  40dd28:	stp	x22, x21, [sp, #80]
  40dd2c:	stp	x20, x19, [sp, #96]
  40dd30:	add	x29, sp, #0x10
  40dd34:	cbz	x0, 40dd88 <__fxstatat@plt+0xadc8>
  40dd38:	mov	x21, x0
  40dd3c:	str	w1, [sp, #4]
  40dd40:	mov	w28, w1
  40dd44:	bl	402f10 <__errno_location@plt>
  40dd48:	mov	x20, x0
  40dd4c:	str	wzr, [x0]
  40dd50:	mov	x0, x21
  40dd54:	bl	402b10 <readdir@plt>
  40dd58:	cbz	x0, 40de4c <__fxstatat@plt+0xae8c>
  40dd5c:	sub	x8, x28, #0x1
  40dd60:	mov	x25, x0
  40dd64:	cmp	x8, #0x2
  40dd68:	str	x28, [sp, #8]
  40dd6c:	b.cs	40dee0 <__fxstatat@plt+0xaf20>  // b.hs, b.nlast
  40dd70:	mov	x23, xzr
  40dd74:	mov	x19, xzr
  40dd78:	mov	x24, xzr
  40dd7c:	mov	x27, xzr
  40dd80:	mov	w28, #0x1                   	// #1
  40dd84:	b	40dddc <__fxstatat@plt+0xae1c>
  40dd88:	mov	x22, xzr
  40dd8c:	b	40e02c <__fxstatat@plt+0xb06c>
  40dd90:	mov	w19, #0x8                   	// #8
  40dd94:	lsl	x1, x19, #4
  40dd98:	mov	x0, x23
  40dd9c:	bl	40fa40 <__fxstatat@plt+0xca80>
  40dda0:	mov	x23, x0
  40dda4:	mov	x0, x22
  40dda8:	add	x26, x26, #0x1
  40ddac:	bl	40fca4 <__fxstatat@plt+0xcce4>
  40ddb0:	add	x8, x23, x24, lsl #4
  40ddb4:	str	x0, [x8]
  40ddb8:	ldr	x9, [x25]
  40ddbc:	add	x24, x24, #0x1
  40ddc0:	add	x27, x26, x27
  40ddc4:	str	x9, [x8, #8]
  40ddc8:	mov	x0, x21
  40ddcc:	str	wzr, [x20]
  40ddd0:	bl	402b10 <readdir@plt>
  40ddd4:	mov	x25, x0
  40ddd8:	cbz	x0, 40dfac <__fxstatat@plt+0xafec>
  40dddc:	mov	x22, x25
  40dde0:	ldrb	w8, [x22, #19]!
  40dde4:	cmp	w8, #0x2e
  40dde8:	b.ne	40de00 <__fxstatat@plt+0xae40>  // b.any
  40ddec:	ldrb	w8, [x25, #20]
  40ddf0:	cmp	w8, #0x2e
  40ddf4:	cinc	x8, x28, eq  // eq = none
  40ddf8:	add	x8, x25, x8
  40ddfc:	ldrb	w8, [x8, #19]
  40de00:	cbz	w8, 40ddc8 <__fxstatat@plt+0xae08>
  40de04:	mov	x0, x22
  40de08:	bl	402820 <strlen@plt>
  40de0c:	cmp	x19, x24
  40de10:	mov	x26, x0
  40de14:	b.ne	40dda4 <__fxstatat@plt+0xade4>  // b.any
  40de18:	cbz	x23, 40de3c <__fxstatat@plt+0xae7c>
  40de1c:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40de20:	movk	x8, #0x5554
  40de24:	movk	x8, #0x555, lsl #48
  40de28:	cmp	x19, x8
  40de2c:	b.hi	40dfa8 <__fxstatat@plt+0xafe8>  // b.pmore
  40de30:	add	x8, x19, x19, lsr #1
  40de34:	add	x19, x8, #0x1
  40de38:	b	40dd94 <__fxstatat@plt+0xadd4>
  40de3c:	cbz	x19, 40dd90 <__fxstatat@plt+0xadd0>
  40de40:	lsr	x8, x19, #59
  40de44:	cbz	x8, 40dd94 <__fxstatat@plt+0xadd4>
  40de48:	b	40dfa8 <__fxstatat@plt+0xafe8>
  40de4c:	mov	x27, xzr
  40de50:	mov	x24, xzr
  40de54:	mov	x23, xzr
  40de58:	mov	x26, xzr
  40de5c:	mov	x22, xzr
  40de60:	ldr	w19, [x20]
  40de64:	cbnz	w19, 40dfd8 <__fxstatat@plt+0xb018>
  40de68:	sub	x8, x28, #0x1
  40de6c:	cmp	x8, #0x1
  40de70:	b.hi	40dff4 <__fxstatat@plt+0xb034>  // b.pmore
  40de74:	cbz	x24, 40e010 <__fxstatat@plt+0xb050>
  40de78:	ldr	w9, [sp, #4]
  40de7c:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  40de80:	add	x8, x8, #0x410
  40de84:	mov	w2, #0x10                  	// #16
  40de88:	ldr	x3, [x8, w9, uxtw #3]
  40de8c:	mov	x0, x23
  40de90:	mov	x1, x24
  40de94:	bl	402910 <qsort@plt>
  40de98:	add	x0, x27, #0x1
  40de9c:	bl	40f9c0 <__fxstatat@plt+0xca00>
  40dea0:	mov	x22, x0
  40dea4:	mov	x27, xzr
  40dea8:	mov	x20, x23
  40deac:	ldr	x1, [x20]
  40deb0:	add	x19, x22, x27
  40deb4:	mov	x0, x19
  40deb8:	bl	402980 <stpcpy@plt>
  40debc:	ldr	x8, [x20], #16
  40dec0:	sub	x9, x27, x19
  40dec4:	add	x9, x9, x0
  40dec8:	add	x27, x9, #0x1
  40decc:	mov	x0, x8
  40ded0:	bl	402cf0 <free@plt>
  40ded4:	subs	x24, x24, #0x1
  40ded8:	b.ne	40deac <__fxstatat@plt+0xaeec>  // b.any
  40dedc:	b	40e020 <__fxstatat@plt+0xb060>
  40dee0:	mov	x28, #0x5555555555555555    	// #6148914691236517205
  40dee4:	mov	x22, xzr
  40dee8:	mov	x26, xzr
  40deec:	mov	x27, xzr
  40def0:	mov	w19, #0x1                   	// #1
  40def4:	movk	x28, #0x5554
  40def8:	b	40df38 <__fxstatat@plt+0xaf78>
  40defc:	mov	w26, #0x80                  	// #128
  40df00:	mov	x0, x22
  40df04:	mov	x1, x26
  40df08:	bl	40fa40 <__fxstatat@plt+0xca80>
  40df0c:	mov	x22, x0
  40df10:	add	x0, x22, x27
  40df14:	mov	x1, x23
  40df18:	mov	x2, x24
  40df1c:	bl	402800 <memcpy@plt>
  40df20:	mov	x27, x25
  40df24:	mov	x0, x21
  40df28:	str	wzr, [x20]
  40df2c:	bl	402b10 <readdir@plt>
  40df30:	mov	x25, x0
  40df34:	cbz	x0, 40dfc4 <__fxstatat@plt+0xb004>
  40df38:	mov	x23, x25
  40df3c:	ldrb	w8, [x23, #19]!
  40df40:	cmp	w8, #0x2e
  40df44:	b.ne	40df5c <__fxstatat@plt+0xaf9c>  // b.any
  40df48:	ldrb	w8, [x25, #20]
  40df4c:	cmp	w8, #0x2e
  40df50:	cinc	x8, x19, eq  // eq = none
  40df54:	add	x8, x25, x8
  40df58:	ldrb	w8, [x8, #19]
  40df5c:	cbz	w8, 40df24 <__fxstatat@plt+0xaf64>
  40df60:	mov	x0, x23
  40df64:	bl	402820 <strlen@plt>
  40df68:	add	x24, x0, #0x1
  40df6c:	sub	x8, x26, x27
  40df70:	cmp	x8, x24
  40df74:	add	x25, x24, x27
  40df78:	b.hi	40df10 <__fxstatat@plt+0xaf50>  // b.pmore
  40df7c:	cmp	x25, x27
  40df80:	b.cc	40dfa8 <__fxstatat@plt+0xafe8>  // b.lo, b.ul, b.last
  40df84:	cbz	x22, 40df9c <__fxstatat@plt+0xafdc>
  40df88:	cmp	x25, x28
  40df8c:	b.cs	40dfa8 <__fxstatat@plt+0xafe8>  // b.hs, b.nlast
  40df90:	add	x8, x25, x25, lsr #1
  40df94:	add	x26, x8, #0x1
  40df98:	b	40df00 <__fxstatat@plt+0xaf40>
  40df9c:	cbz	x25, 40defc <__fxstatat@plt+0xaf3c>
  40dfa0:	mov	x26, x25
  40dfa4:	tbz	x25, #63, 40df00 <__fxstatat@plt+0xaf40>
  40dfa8:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  40dfac:	mov	x26, xzr
  40dfb0:	mov	x22, xzr
  40dfb4:	ldr	x28, [sp, #8]
  40dfb8:	ldr	w19, [x20]
  40dfbc:	cbnz	w19, 40dfd8 <__fxstatat@plt+0xb018>
  40dfc0:	b	40de68 <__fxstatat@plt+0xaea8>
  40dfc4:	mov	x24, xzr
  40dfc8:	mov	x23, xzr
  40dfcc:	ldr	x28, [sp, #8]
  40dfd0:	ldr	w19, [x20]
  40dfd4:	cbz	w19, 40de68 <__fxstatat@plt+0xaea8>
  40dfd8:	mov	x0, x23
  40dfdc:	bl	402cf0 <free@plt>
  40dfe0:	mov	x0, x22
  40dfe4:	bl	402cf0 <free@plt>
  40dfe8:	mov	x22, xzr
  40dfec:	str	w19, [x20]
  40dff0:	b	40e02c <__fxstatat@plt+0xb06c>
  40dff4:	cmp	x26, x27
  40dff8:	b.ne	40e028 <__fxstatat@plt+0xb068>  // b.any
  40dffc:	add	x1, x27, #0x1
  40e000:	mov	x0, x22
  40e004:	bl	40fa40 <__fxstatat@plt+0xca80>
  40e008:	mov	x22, x0
  40e00c:	b	40e028 <__fxstatat@plt+0xb068>
  40e010:	add	x0, x27, #0x1
  40e014:	bl	40f9c0 <__fxstatat@plt+0xca00>
  40e018:	mov	x22, x0
  40e01c:	mov	x27, xzr
  40e020:	mov	x0, x23
  40e024:	bl	402cf0 <free@plt>
  40e028:	strb	wzr, [x22, x27]
  40e02c:	mov	x0, x22
  40e030:	ldp	x20, x19, [sp, #96]
  40e034:	ldp	x22, x21, [sp, #80]
  40e038:	ldp	x24, x23, [sp, #64]
  40e03c:	ldp	x26, x25, [sp, #48]
  40e040:	ldp	x28, x27, [sp, #32]
  40e044:	ldp	x29, x30, [sp, #16]
  40e048:	add	sp, sp, #0x70
  40e04c:	ret
  40e050:	stp	x29, x30, [sp, #-48]!
  40e054:	str	x21, [sp, #16]
  40e058:	stp	x20, x19, [sp, #32]
  40e05c:	mov	x29, sp
  40e060:	mov	w19, w1
  40e064:	bl	410690 <__fxstatat@plt+0xd6d0>
  40e068:	cbz	x0, 40e0a8 <__fxstatat@plt+0xb0e8>
  40e06c:	mov	w1, w19
  40e070:	mov	x20, x0
  40e074:	bl	40dd14 <__fxstatat@plt+0xad54>
  40e078:	mov	x19, x0
  40e07c:	mov	x0, x20
  40e080:	bl	402b70 <closedir@plt>
  40e084:	cbz	w0, 40e0ac <__fxstatat@plt+0xb0ec>
  40e088:	bl	402f10 <__errno_location@plt>
  40e08c:	ldr	w21, [x0]
  40e090:	mov	x20, x0
  40e094:	mov	x0, x19
  40e098:	bl	402cf0 <free@plt>
  40e09c:	mov	x19, xzr
  40e0a0:	str	w21, [x20]
  40e0a4:	b	40e0ac <__fxstatat@plt+0xb0ec>
  40e0a8:	mov	x19, xzr
  40e0ac:	mov	x0, x19
  40e0b0:	ldp	x20, x19, [sp, #32]
  40e0b4:	ldr	x21, [sp, #16]
  40e0b8:	ldp	x29, x30, [sp], #48
  40e0bc:	ret
  40e0c0:	ldr	x0, [x0]
  40e0c4:	ldr	x1, [x1]
  40e0c8:	b	402c80 <strcmp@plt>
  40e0cc:	ldr	x8, [x0, #8]
  40e0d0:	ldr	x9, [x1, #8]
  40e0d4:	cmp	x8, x9
  40e0d8:	cset	w8, hi  // hi = pmore
  40e0dc:	csinv	w0, w8, wzr, cs  // cs = hs, nlast
  40e0e0:	ret
  40e0e4:	sub	sp, sp, #0x70
  40e0e8:	stp	x29, x30, [sp, #16]
  40e0ec:	stp	x28, x27, [sp, #32]
  40e0f0:	stp	x26, x25, [sp, #48]
  40e0f4:	stp	x24, x23, [sp, #64]
  40e0f8:	stp	x22, x21, [sp, #80]
  40e0fc:	stp	x20, x19, [sp, #96]
  40e100:	add	x29, sp, #0x10
  40e104:	mov	x24, x4
  40e108:	mov	x20, x3
  40e10c:	mov	x21, x2
  40e110:	mov	w23, w1
  40e114:	mov	x22, x0
  40e118:	bl	402f10 <__errno_location@plt>
  40e11c:	ldr	w27, [x0]
  40e120:	mov	x19, x0
  40e124:	mov	x0, x22
  40e128:	bl	402820 <strlen@plt>
  40e12c:	sxtw	x26, w23
  40e130:	add	x8, x26, x24
  40e134:	subs	x8, x0, x8
  40e138:	b.cc	40e158 <__fxstatat@plt+0xb198>  // b.lo, b.ul, b.last
  40e13c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40e140:	mov	x25, x0
  40e144:	add	x0, x22, x8
  40e148:	add	x1, x1, #0xfc
  40e14c:	bl	402d60 <strspn@plt>
  40e150:	cmp	x0, x24
  40e154:	b.cs	40e188 <__fxstatat@plt+0xb1c8>  // b.hs, b.nlast
  40e158:	mov	w24, #0xffffffff            	// #-1
  40e15c:	mov	w20, #0x16                  	// #22
  40e160:	str	w20, [x19]
  40e164:	mov	w0, w24
  40e168:	ldp	x20, x19, [sp, #96]
  40e16c:	ldp	x22, x21, [sp, #80]
  40e170:	ldp	x24, x23, [sp, #64]
  40e174:	ldp	x26, x25, [sp, #48]
  40e178:	ldp	x28, x27, [sp, #32]
  40e17c:	ldp	x29, x30, [sp, #16]
  40e180:	add	sp, sp, #0x70
  40e184:	ret
  40e188:	mov	x0, xzr
  40e18c:	mov	x1, x24
  40e190:	bl	41090c <__fxstatat@plt+0xd94c>
  40e194:	cbz	x0, 40e210 <__fxstatat@plt+0xb250>
  40e198:	mov	x23, x0
  40e19c:	stur	w27, [x29, #-4]
  40e1a0:	cbz	x24, 40e218 <__fxstatat@plt+0xb258>
  40e1a4:	sub	x8, x25, x26
  40e1a8:	adrp	x26, 414000 <__fxstatat@plt+0x11040>
  40e1ac:	mov	w27, wzr
  40e1b0:	neg	x28, x24
  40e1b4:	add	x25, x22, x8
  40e1b8:	add	x26, x26, #0x428
  40e1bc:	mov	x24, x28
  40e1c0:	mov	w1, #0x3d                  	// #61
  40e1c4:	mov	x0, x23
  40e1c8:	bl	410948 <__fxstatat@plt+0xd988>
  40e1cc:	ldrb	w8, [x26, x0]
  40e1d0:	strb	w8, [x25, x24]
  40e1d4:	adds	x24, x24, #0x1
  40e1d8:	b.cc	40e1c0 <__fxstatat@plt+0xb200>  // b.lo, b.ul, b.last
  40e1dc:	mov	x0, x22
  40e1e0:	mov	x1, x21
  40e1e4:	blr	x20
  40e1e8:	tbz	w0, #31, 40e258 <__fxstatat@plt+0xb298>
  40e1ec:	ldr	w8, [x19]
  40e1f0:	cmp	w8, #0x11
  40e1f4:	b.ne	40e268 <__fxstatat@plt+0xb2a8>  // b.any
  40e1f8:	mov	w8, #0xa2f8                	// #41720
  40e1fc:	add	w27, w27, #0x1
  40e200:	movk	w8, #0x3, lsl #16
  40e204:	cmp	w27, w8
  40e208:	b.ne	40e1bc <__fxstatat@plt+0xb1fc>  // b.any
  40e20c:	b	40e244 <__fxstatat@plt+0xb284>
  40e210:	mov	w24, #0xffffffff            	// #-1
  40e214:	b	40e164 <__fxstatat@plt+0xb1a4>
  40e218:	mov	w25, #0xa2f8                	// #41720
  40e21c:	movk	w25, #0x3, lsl #16
  40e220:	mov	x0, x22
  40e224:	mov	x1, x21
  40e228:	blr	x20
  40e22c:	tbz	w0, #31, 40e258 <__fxstatat@plt+0xb298>
  40e230:	ldr	w8, [x19]
  40e234:	cmp	w8, #0x11
  40e238:	b.ne	40e268 <__fxstatat@plt+0xb2a8>  // b.any
  40e23c:	subs	w25, w25, #0x1
  40e240:	b.ne	40e220 <__fxstatat@plt+0xb260>  // b.any
  40e244:	mov	x0, x23
  40e248:	bl	410a5c <__fxstatat@plt+0xda9c>
  40e24c:	mov	w24, #0xffffffff            	// #-1
  40e250:	mov	w20, #0x11                  	// #17
  40e254:	b	40e160 <__fxstatat@plt+0xb1a0>
  40e258:	ldur	w20, [x29, #-4]
  40e25c:	mov	w24, w0
  40e260:	str	w20, [x19]
  40e264:	b	40e270 <__fxstatat@plt+0xb2b0>
  40e268:	mov	w24, #0xffffffff            	// #-1
  40e26c:	mov	w20, w8
  40e270:	mov	x0, x23
  40e274:	bl	410a5c <__fxstatat@plt+0xda9c>
  40e278:	b	40e160 <__fxstatat@plt+0xb1a0>
  40e27c:	sub	sp, sp, #0x20
  40e280:	stp	x29, x30, [sp, #16]
  40e284:	add	x29, sp, #0x10
  40e288:	cmp	w3, #0x3
  40e28c:	stur	w2, [x29, #-4]
  40e290:	b.cs	40e2b4 <__fxstatat@plt+0xb2f4>  // b.hs, b.nlast
  40e294:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  40e298:	add	x8, x8, #0x4d0
  40e29c:	ldr	x3, [x8, w3, sxtw #3]
  40e2a0:	sub	x2, x29, #0x4
  40e2a4:	bl	40e0e4 <__fxstatat@plt+0xb124>
  40e2a8:	ldp	x29, x30, [sp, #16]
  40e2ac:	add	sp, sp, #0x20
  40e2b0:	ret
  40e2b4:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40e2b8:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40e2bc:	adrp	x3, 414000 <__fxstatat@plt+0x11040>
  40e2c0:	add	x0, x0, #0x467
  40e2c4:	add	x1, x1, #0x48a
  40e2c8:	add	x3, x3, #0x499
  40e2cc:	mov	w2, #0x147                 	// #327
  40e2d0:	bl	402f00 <__assert_fail@plt>
  40e2d4:	ldr	w8, [x1]
  40e2d8:	mov	w9, #0xc2                  	// #194
  40e2dc:	mov	w2, #0x180                 	// #384
  40e2e0:	and	w8, w8, #0xfffffffc
  40e2e4:	orr	w1, w8, w9
  40e2e8:	b	402a20 <open@plt>
  40e2ec:	mov	w1, #0x1c0                 	// #448
  40e2f0:	b	402f70 <mkdir@plt>
  40e2f4:	sub	sp, sp, #0xa0
  40e2f8:	mov	x1, x0
  40e2fc:	mov	x2, sp
  40e300:	mov	w0, wzr
  40e304:	stp	x29, x30, [sp, #128]
  40e308:	str	x19, [sp, #144]
  40e30c:	add	x29, sp, #0x80
  40e310:	bl	402e20 <__lxstat@plt>
  40e314:	mov	w19, w0
  40e318:	bl	402f10 <__errno_location@plt>
  40e31c:	cbz	w19, 40e32c <__fxstatat@plt+0xb36c>
  40e320:	ldr	w8, [x0]
  40e324:	cmp	w8, #0x4b
  40e328:	b.ne	40e334 <__fxstatat@plt+0xb374>  // b.any
  40e32c:	mov	w8, #0x11                  	// #17
  40e330:	str	w8, [x0]
  40e334:	ldr	w8, [x0]
  40e338:	ldr	x19, [sp, #144]
  40e33c:	ldp	x29, x30, [sp, #128]
  40e340:	cmp	w8, #0x2
  40e344:	csetm	w0, ne  // ne = any
  40e348:	add	sp, sp, #0xa0
  40e34c:	ret
  40e350:	sub	sp, sp, #0x20
  40e354:	stp	x29, x30, [sp, #16]
  40e358:	add	x29, sp, #0x10
  40e35c:	cmp	w3, #0x3
  40e360:	stur	w2, [x29, #-4]
  40e364:	b.cs	40e38c <__fxstatat@plt+0xb3cc>  // b.hs, b.nlast
  40e368:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  40e36c:	add	x8, x8, #0x4d0
  40e370:	ldr	x3, [x8, w3, sxtw #3]
  40e374:	sub	x2, x29, #0x4
  40e378:	mov	w4, #0x6                   	// #6
  40e37c:	bl	40e0e4 <__fxstatat@plt+0xb124>
  40e380:	ldp	x29, x30, [sp, #16]
  40e384:	add	sp, sp, #0x20
  40e388:	ret
  40e38c:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  40e390:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40e394:	adrp	x3, 414000 <__fxstatat@plt+0x11040>
  40e398:	add	x0, x0, #0x467
  40e39c:	add	x1, x1, #0x48a
  40e3a0:	add	x3, x3, #0x499
  40e3a4:	mov	w2, #0x147                 	// #327
  40e3a8:	bl	402f00 <__assert_fail@plt>
  40e3ac:	mov	w4, #0x6                   	// #6
  40e3b0:	b	40e0e4 <__fxstatat@plt+0xb124>
  40e3b4:	stp	x29, x30, [sp, #-48]!
  40e3b8:	stp	x20, x19, [sp, #32]
  40e3bc:	mov	w19, w0
  40e3c0:	cmp	w0, #0x2
  40e3c4:	stp	x22, x21, [sp, #16]
  40e3c8:	mov	x29, sp
  40e3cc:	b.hi	40e408 <__fxstatat@plt+0xb448>  // b.pmore
  40e3d0:	mov	w0, w19
  40e3d4:	bl	411360 <__fxstatat@plt+0xe3a0>
  40e3d8:	mov	w20, w0
  40e3dc:	bl	402f10 <__errno_location@plt>
  40e3e0:	ldr	w22, [x0]
  40e3e4:	mov	x21, x0
  40e3e8:	mov	w0, w19
  40e3ec:	bl	402b80 <close@plt>
  40e3f0:	str	w22, [x21]
  40e3f4:	mov	w0, w20
  40e3f8:	ldp	x20, x19, [sp, #32]
  40e3fc:	ldp	x22, x21, [sp, #16]
  40e400:	ldp	x29, x30, [sp], #48
  40e404:	ret
  40e408:	mov	w0, w19
  40e40c:	ldp	x20, x19, [sp, #32]
  40e410:	ldp	x22, x21, [sp, #16]
  40e414:	ldp	x29, x30, [sp], #48
  40e418:	ret
  40e41c:	mov	x8, x0
  40e420:	mov	w4, w3
  40e424:	mov	x3, x2
  40e428:	mov	w0, #0xffffff9c            	// #-100
  40e42c:	mov	x2, x1
  40e430:	mov	x1, x8
  40e434:	b	40e438 <__fxstatat@plt+0xb478>
  40e438:	sub	sp, sp, #0x120
  40e43c:	stp	x29, x30, [sp, #192]
  40e440:	stp	x28, x27, [sp, #208]
  40e444:	stp	x26, x25, [sp, #224]
  40e448:	stp	x24, x23, [sp, #240]
  40e44c:	stp	x22, x21, [sp, #256]
  40e450:	stp	x20, x19, [sp, #272]
  40e454:	ldr	x25, [x3, #88]
  40e458:	ldp	x26, x23, [x2, #88]
  40e45c:	ldr	w24, [x3, #96]
  40e460:	add	x29, sp, #0xc0
  40e464:	tbnz	w4, #0, 40e484 <__fxstatat@plt+0xb4c4>
  40e468:	cmp	x26, x25
  40e46c:	b.lt	40e630 <__fxstatat@plt+0xb670>  // b.tstop
  40e470:	b.gt	40e74c <__fxstatat@plt+0xb78c>
  40e474:	cmp	w24, w23
  40e478:	cset	w8, lt  // lt = tstop
  40e47c:	csinv	w0, w8, wzr, le
  40e480:	b	40e750 <__fxstatat@plt+0xb790>
  40e484:	mov	x22, x2
  40e488:	mov	x19, x1
  40e48c:	mov	w20, w0
  40e490:	cmp	x26, x25
  40e494:	b.ne	40e4a8 <__fxstatat@plt+0xb4e8>  // b.any
  40e498:	cmp	w23, w24
  40e49c:	b.ne	40e4a8 <__fxstatat@plt+0xb4e8>  // b.any
  40e4a0:	mov	w0, wzr
  40e4a4:	b	40e750 <__fxstatat@plt+0xb790>
  40e4a8:	sub	x8, x25, #0x2
  40e4ac:	cmp	x26, x8
  40e4b0:	b.le	40e630 <__fxstatat@plt+0xb670>
  40e4b4:	sub	x8, x26, #0x2
  40e4b8:	cmp	x25, x8
  40e4bc:	b.le	40e74c <__fxstatat@plt+0xb78c>
  40e4c0:	adrp	x28, 425000 <__fxstatat@plt+0x22040>
  40e4c4:	ldr	x21, [x28, #2712]
  40e4c8:	cbnz	x21, 40e4fc <__fxstatat@plt+0xb53c>
  40e4cc:	adrp	x2, 40e000 <__fxstatat@plt+0xb040>
  40e4d0:	adrp	x3, 40e000 <__fxstatat@plt+0xb040>
  40e4d4:	adrp	x4, 402000 <mbrtowc@plt-0x7f0>
  40e4d8:	add	x2, x2, #0x8d8
  40e4dc:	add	x3, x3, #0x8e8
  40e4e0:	add	x4, x4, #0xcf0
  40e4e4:	mov	w0, #0x10                  	// #16
  40e4e8:	mov	x1, xzr
  40e4ec:	bl	40aee0 <__fxstatat@plt+0x7f20>
  40e4f0:	mov	x21, x0
  40e4f4:	str	x0, [x28, #2712]
  40e4f8:	cbz	x0, 40e57c <__fxstatat@plt+0xb5bc>
  40e4fc:	adrp	x27, 425000 <__fxstatat@plt+0x22040>
  40e500:	ldr	x1, [x27, #2720]
  40e504:	cbnz	x1, 40e52c <__fxstatat@plt+0xb56c>
  40e508:	mov	w0, #0x10                  	// #16
  40e50c:	bl	4029f0 <malloc@plt>
  40e510:	str	x0, [x27, #2720]
  40e514:	cbz	x0, 40e560 <__fxstatat@plt+0xb5a0>
  40e518:	mov	w8, #0x9400                	// #37888
  40e51c:	mov	x1, x0
  40e520:	movk	w8, #0x7735, lsl #16
  40e524:	str	w8, [x0, #8]
  40e528:	strb	wzr, [x0, #12]
  40e52c:	ldr	x8, [x22]
  40e530:	mov	x0, x21
  40e534:	str	x8, [x1]
  40e538:	bl	40b980 <__fxstatat@plt+0x89c0>
  40e53c:	cbz	x0, 40e558 <__fxstatat@plt+0xb598>
  40e540:	ldr	x8, [x27, #2720]
  40e544:	mov	x21, x0
  40e548:	cmp	x8, x0
  40e54c:	b.ne	40e590 <__fxstatat@plt+0xb5d0>  // b.any
  40e550:	str	xzr, [x27, #2720]
  40e554:	b	40e590 <__fxstatat@plt+0xb5d0>
  40e558:	ldr	x21, [x28, #2712]
  40e55c:	cbz	x21, 40e57c <__fxstatat@plt+0xb5bc>
  40e560:	ldr	x8, [x22]
  40e564:	sub	x1, x29, #0x18
  40e568:	mov	x0, x21
  40e56c:	stur	x8, [x29, #-24]
  40e570:	bl	40abd8 <__fxstatat@plt+0x7c18>
  40e574:	mov	x21, x0
  40e578:	cbnz	x0, 40e590 <__fxstatat@plt+0xb5d0>
  40e57c:	mov	w8, #0x9400                	// #37888
  40e580:	movk	w8, #0x7735, lsl #16
  40e584:	sub	x21, x29, #0x18
  40e588:	stur	w8, [x29, #-16]
  40e58c:	sturb	wzr, [x29, #-12]
  40e590:	ldrb	w9, [x21, #12]
  40e594:	ldr	w8, [x21, #8]
  40e598:	cbnz	w9, 40e60c <__fxstatat@plt+0xb64c>
  40e59c:	ldr	x9, [x22, #80]
  40e5a0:	mov	w10, #0x6667                	// #26215
  40e5a4:	ldrsw	x11, [x22, #112]
  40e5a8:	movk	w10, #0x6666, lsl #16
  40e5ac:	smull	x13, w23, w10
  40e5b0:	lsr	x14, x13, #63
  40e5b4:	asr	x13, x13, #34
  40e5b8:	add	w13, w13, w14
  40e5bc:	smull	x14, w9, w10
  40e5c0:	mul	x10, x11, x10
  40e5c4:	lsr	x15, x14, #63
  40e5c8:	asr	x14, x14, #34
  40e5cc:	add	w14, w14, w15
  40e5d0:	lsr	x15, x10, #63
  40e5d4:	asr	x10, x10, #34
  40e5d8:	mov	w12, #0xa                   	// #10
  40e5dc:	add	w10, w10, w15
  40e5e0:	msub	w14, w14, w12, w9
  40e5e4:	msub	w10, w10, w12, w11
  40e5e8:	msub	w12, w13, w12, w23
  40e5ec:	orr	w12, w14, w12
  40e5f0:	orr	w10, w12, w10
  40e5f4:	cbz	w10, 40e638 <__fxstatat@plt+0xb678>
  40e5f8:	mov	w8, #0x1                   	// #1
  40e5fc:	str	w8, [x21, #8]
  40e600:	mov	w9, #0x1                   	// #1
  40e604:	str	w8, [x21, #8]
  40e608:	strb	w9, [x21, #12]
  40e60c:	mov	w9, #0x9400                	// #37888
  40e610:	movk	w9, #0x7735, lsl #16
  40e614:	cmp	w8, w9
  40e618:	sdiv	w9, w24, w8
  40e61c:	cset	w10, eq  // eq = none
  40e620:	bic	x25, x25, x10
  40e624:	mul	w24, w9, w8
  40e628:	cmp	x26, x25
  40e62c:	b.ge	40e470 <__fxstatat@plt+0xb4b0>  // b.tcont
  40e630:	mov	w0, #0xffffffff            	// #-1
  40e634:	b	40e750 <__fxstatat@plt+0xb790>
  40e638:	ldr	x10, [x22, #72]
  40e63c:	cmp	w8, #0xb
  40e640:	mov	w12, #0xa                   	// #10
  40e644:	b.lt	40e71c <__fxstatat@plt+0xb75c>  // b.tstop
  40e648:	ldr	x15, [x22, #104]
  40e64c:	orr	x18, x10, x26
  40e650:	mov	w13, #0xca00                	// #51712
  40e654:	mov	w14, #0x6667                	// #26215
  40e658:	movk	w13, #0x3b9a, lsl #16
  40e65c:	movk	w14, #0x6666, lsl #16
  40e660:	mov	w16, w9
  40e664:	mov	w17, w23
  40e668:	orr	x15, x18, x15
  40e66c:	mov	w28, #0xa                   	// #10
  40e670:	smull	x16, w16, w14
  40e674:	smull	x17, w17, w14
  40e678:	smull	x11, w11, w14
  40e67c:	lsr	x1, x16, #63
  40e680:	asr	x16, x16, #34
  40e684:	lsr	x18, x17, #63
  40e688:	asr	x17, x17, #34
  40e68c:	lsr	x0, x11, #63
  40e690:	asr	x11, x11, #34
  40e694:	add	w16, w16, w1
  40e698:	add	w17, w17, w18
  40e69c:	add	w11, w11, w0
  40e6a0:	smull	x18, w16, w14
  40e6a4:	smull	x0, w11, w14
  40e6a8:	lsr	x2, x18, #63
  40e6ac:	asr	x18, x18, #34
  40e6b0:	smull	x1, w17, w14
  40e6b4:	add	w18, w18, w2
  40e6b8:	lsr	x2, x0, #63
  40e6bc:	asr	x0, x0, #34
  40e6c0:	add	w0, w0, w2
  40e6c4:	lsr	x2, x1, #63
  40e6c8:	asr	x1, x1, #34
  40e6cc:	add	w1, w1, w2
  40e6d0:	msub	w18, w18, w12, w16
  40e6d4:	msub	w0, w0, w12, w11
  40e6d8:	orr	w18, w0, w18
  40e6dc:	msub	w0, w1, w12, w17
  40e6e0:	orr	w18, w18, w0
  40e6e4:	cbnz	w18, 40e700 <__fxstatat@plt+0xb740>
  40e6e8:	cmp	w28, w13
  40e6ec:	b.eq	40e710 <__fxstatat@plt+0xb750>  // b.none
  40e6f0:	add	w18, w28, w28, lsl #2
  40e6f4:	lsl	w28, w18, #1
  40e6f8:	cmp	w28, w8
  40e6fc:	b.lt	40e670 <__fxstatat@plt+0xb6b0>  // b.tstop
  40e700:	str	w28, [x21, #8]
  40e704:	cbnz	w28, 40e724 <__fxstatat@plt+0xb764>
  40e708:	mov	w8, wzr
  40e70c:	b	40e600 <__fxstatat@plt+0xb640>
  40e710:	mvn	w8, w15
  40e714:	and	w8, w8, #0x1
  40e718:	lsl	w12, w13, w8
  40e71c:	mov	w28, w12
  40e720:	str	w12, [x21, #8]
  40e724:	mov	w8, #0x9400                	// #37888
  40e728:	movk	w8, #0x7735, lsl #16
  40e72c:	cmp	w28, w8
  40e730:	cset	w8, eq  // eq = none
  40e734:	cmp	x25, x26
  40e738:	b.lt	40e74c <__fxstatat@plt+0xb78c>  // b.tstop
  40e73c:	cmp	w24, w23
  40e740:	b.gt	40e770 <__fxstatat@plt+0xb7b0>
  40e744:	cmp	x26, x25
  40e748:	b.ne	40e770 <__fxstatat@plt+0xb7b0>  // b.any
  40e74c:	mov	w0, #0x1                   	// #1
  40e750:	ldp	x20, x19, [sp, #272]
  40e754:	ldp	x22, x21, [sp, #256]
  40e758:	ldp	x24, x23, [sp, #240]
  40e75c:	ldp	x26, x25, [sp, #224]
  40e760:	ldp	x28, x27, [sp, #208]
  40e764:	ldp	x29, x30, [sp, #192]
  40e768:	add	sp, sp, #0x120
  40e76c:	ret
  40e770:	bic	x11, x25, x8
  40e774:	cmp	x26, x11
  40e778:	b.lt	40e630 <__fxstatat@plt+0xb670>  // b.tstop
  40e77c:	b.ne	40e790 <__fxstatat@plt+0xb7d0>  // b.any
  40e780:	sdiv	w11, w24, w28
  40e784:	mul	w11, w11, w28
  40e788:	cmp	w11, w23
  40e78c:	b.gt	40e630 <__fxstatat@plt+0xb670>
  40e790:	mov	w11, #0x8e39                	// #36409
  40e794:	sxtw	x9, w9
  40e798:	movk	w11, #0x38e3, lsl #16
  40e79c:	stp	x10, x9, [x29, #-56]
  40e7a0:	umull	x9, w28, w11
  40e7a4:	lsr	x9, x9, #33
  40e7a8:	add	w9, w9, w23
  40e7ac:	orr	x8, x26, x8
  40e7b0:	sxtw	x9, w9
  40e7b4:	sub	x2, x29, #0x38
  40e7b8:	mov	w3, #0x100                 	// #256
  40e7bc:	mov	w0, w20
  40e7c0:	mov	x1, x19
  40e7c4:	stp	x8, x9, [x29, #-40]
  40e7c8:	bl	402d80 <utimensat@plt>
  40e7cc:	cbnz	w0, 40e824 <__fxstatat@plt+0xb864>
  40e7d0:	add	x3, sp, #0x8
  40e7d4:	mov	w4, #0x100                 	// #256
  40e7d8:	mov	w1, w20
  40e7dc:	mov	x2, x19
  40e7e0:	bl	402fc0 <__fxstatat@plt>
  40e7e4:	ldp	x9, x11, [sp, #96]
  40e7e8:	mov	w22, w0
  40e7ec:	sxtw	x10, w22
  40e7f0:	sxtw	x8, w23
  40e7f4:	eor	x9, x9, x26
  40e7f8:	orr	x9, x9, x10
  40e7fc:	eor	x10, x11, x8
  40e800:	orr	x9, x9, x10
  40e804:	cbz	x9, 40e820 <__fxstatat@plt+0xb860>
  40e808:	sub	x2, x29, #0x38
  40e80c:	mov	w3, #0x100                 	// #256
  40e810:	mov	w0, w20
  40e814:	mov	x1, x19
  40e818:	stp	x26, x8, [x29, #-40]
  40e81c:	bl	402d80 <utimensat@plt>
  40e820:	cbz	w22, 40e82c <__fxstatat@plt+0xb86c>
  40e824:	mov	w0, #0xfffffffe            	// #-2
  40e828:	b	40e750 <__fxstatat@plt+0xb790>
  40e82c:	ldr	w8, [sp, #96]
  40e830:	ldr	w10, [sp, #104]
  40e834:	mov	w11, #0xca00                	// #51712
  40e838:	movk	w11, #0x3b9a, lsl #16
  40e83c:	and	w8, w8, #0x1
  40e840:	mov	w9, #0xcccd                	// #52429
  40e844:	madd	w11, w8, w11, w10
  40e848:	mov	w10, #0x9998                	// #39320
  40e84c:	movk	w9, #0xcccc, lsl #16
  40e850:	movk	w10, #0x1999, lsl #16
  40e854:	madd	w8, w11, w9, w10
  40e858:	ror	w8, w8, #1
  40e85c:	cmp	w8, w10
  40e860:	b.ls	40e86c <__fxstatat@plt+0xb8ac>  // b.plast
  40e864:	mov	w8, #0x1                   	// #1
  40e868:	b	40e600 <__fxstatat@plt+0xb640>
  40e86c:	mov	w12, #0xca00                	// #51712
  40e870:	mov	w13, #0x6667                	// #26215
  40e874:	mov	w14, #0x9999                	// #39321
  40e878:	mov	w8, #0x1                   	// #1
  40e87c:	movk	w12, #0x3b9a, lsl #16
  40e880:	movk	w13, #0x6666, lsl #16
  40e884:	movk	w14, #0x1999, lsl #16
  40e888:	cmp	w8, w12
  40e88c:	b.eq	40e8c4 <__fxstatat@plt+0xb904>  // b.none
  40e890:	add	w8, w8, w8, lsl #2
  40e894:	lsl	w8, w8, #1
  40e898:	cmp	w8, w28
  40e89c:	b.eq	40e8d0 <__fxstatat@plt+0xb910>  // b.none
  40e8a0:	smull	x11, w11, w13
  40e8a4:	lsr	x15, x11, #63
  40e8a8:	asr	x11, x11, #34
  40e8ac:	add	w11, w11, w15
  40e8b0:	madd	w15, w11, w9, w10
  40e8b4:	ror	w15, w15, #1
  40e8b8:	cmp	w15, w14
  40e8bc:	b.cc	40e888 <__fxstatat@plt+0xb8c8>  // b.lo, b.ul, b.last
  40e8c0:	b	40e600 <__fxstatat@plt+0xb640>
  40e8c4:	mov	w8, #0x9400                	// #37888
  40e8c8:	movk	w8, #0x7735, lsl #16
  40e8cc:	b	40e600 <__fxstatat@plt+0xb640>
  40e8d0:	mov	w8, w28
  40e8d4:	b	40e600 <__fxstatat@plt+0xb640>
  40e8d8:	ldr	x8, [x0]
  40e8dc:	udiv	x9, x8, x1
  40e8e0:	msub	x0, x9, x1, x8
  40e8e4:	ret
  40e8e8:	ldr	x8, [x0]
  40e8ec:	ldr	x9, [x1]
  40e8f0:	cmp	x8, x9
  40e8f4:	cset	w0, eq  // eq = none
  40e8f8:	ret
  40e8fc:	mov	w3, #0x100                 	// #256
  40e900:	b	402d80 <utimensat@plt>
  40e904:	sub	sp, sp, #0x140
  40e908:	stp	x29, x30, [sp, #224]
  40e90c:	add	x29, sp, #0xe0
  40e910:	cmp	x2, #0x0
  40e914:	sub	x8, x29, #0x20
  40e918:	stp	x22, x21, [sp, #288]
  40e91c:	stp	x20, x19, [sp, #304]
  40e920:	mov	x22, x2
  40e924:	mov	x20, x1
  40e928:	mov	w19, w0
  40e92c:	csel	x21, xzr, x8, eq  // eq = none
  40e930:	str	x28, [sp, #240]
  40e934:	stp	x26, x25, [sp, #256]
  40e938:	stp	x24, x23, [sp, #272]
  40e93c:	cbz	x2, 40e99c <__fxstatat@plt+0xb9dc>
  40e940:	ldr	q0, [x22]
  40e944:	mov	w9, #0xca00                	// #51712
  40e948:	movk	w9, #0x3b9a, lsl #16
  40e94c:	stur	q0, [x29, #-32]
  40e950:	ldr	q0, [x22, #16]
  40e954:	stur	q0, [x29, #-16]
  40e958:	ldr	x10, [x21, #8]
  40e95c:	cmp	x10, x9
  40e960:	and	x11, x10, #0xfffffffffffffffe
  40e964:	b.cc	40e974 <__fxstatat@plt+0xb9b4>  // b.lo, b.ul, b.last
  40e968:	mov	w8, #0x3ffffffe            	// #1073741822
  40e96c:	cmp	x11, x8
  40e970:	b.ne	40e990 <__fxstatat@plt+0xb9d0>  // b.any
  40e974:	ldr	x8, [x21, #24]
  40e978:	cmp	x8, x9
  40e97c:	and	x9, x8, #0xfffffffffffffffe
  40e980:	b.cc	40e9a8 <__fxstatat@plt+0xb9e8>  // b.lo, b.ul, b.last
  40e984:	mov	w12, #0x3ffffffe            	// #1073741822
  40e988:	cmp	x9, x12
  40e98c:	b.eq	40e9a8 <__fxstatat@plt+0xb9e8>  // b.none
  40e990:	bl	402f10 <__errno_location@plt>
  40e994:	mov	w8, #0x16                  	// #22
  40e998:	b	40ea18 <__fxstatat@plt+0xba58>
  40e99c:	mov	w26, wzr
  40e9a0:	tbnz	w19, #31, 40ea0c <__fxstatat@plt+0xba4c>
  40e9a4:	b	40ea44 <__fxstatat@plt+0xba84>
  40e9a8:	mov	w12, #0x3ffffffe            	// #1073741822
  40e9ac:	cmp	x11, x12
  40e9b0:	b.ne	40e9d8 <__fxstatat@plt+0xba18>  // b.any
  40e9b4:	mov	w11, #0x3ffffffe            	// #1073741822
  40e9b8:	cmp	x10, x11
  40e9bc:	cset	w10, eq  // eq = none
  40e9c0:	mov	w11, #0x1                   	// #1
  40e9c4:	str	xzr, [x21]
  40e9c8:	mov	w12, #0x3ffffffe            	// #1073741822
  40e9cc:	cmp	x9, x12
  40e9d0:	b.eq	40e9ec <__fxstatat@plt+0xba2c>  // b.none
  40e9d4:	b	40ea00 <__fxstatat@plt+0xba40>
  40e9d8:	mov	w11, wzr
  40e9dc:	mov	w10, wzr
  40e9e0:	mov	w12, #0x3ffffffe            	// #1073741822
  40e9e4:	cmp	x9, x12
  40e9e8:	b.ne	40ea00 <__fxstatat@plt+0xba40>  // b.any
  40e9ec:	mov	w9, #0x3ffffffe            	// #1073741822
  40e9f0:	cmp	x8, x9
  40e9f4:	cinc	w10, w10, eq  // eq = none
  40e9f8:	mov	w11, #0x1                   	// #1
  40e9fc:	str	xzr, [x21, #16]
  40ea00:	cmp	w10, #0x1
  40ea04:	cinc	w26, w11, eq  // eq = none
  40ea08:	tbz	w19, #31, 40ea44 <__fxstatat@plt+0xba84>
  40ea0c:	cbnz	x20, 40ea44 <__fxstatat@plt+0xba84>
  40ea10:	bl	402f10 <__errno_location@plt>
  40ea14:	mov	w8, #0x9                   	// #9
  40ea18:	str	w8, [x0]
  40ea1c:	mov	w23, #0xffffffff            	// #-1
  40ea20:	mov	w0, w23
  40ea24:	ldp	x20, x19, [sp, #304]
  40ea28:	ldp	x22, x21, [sp, #288]
  40ea2c:	ldp	x24, x23, [sp, #272]
  40ea30:	ldp	x26, x25, [sp, #256]
  40ea34:	ldr	x28, [sp, #240]
  40ea38:	ldp	x29, x30, [sp, #224]
  40ea3c:	add	sp, sp, #0x140
  40ea40:	ret
  40ea44:	adrp	x25, 425000 <__fxstatat@plt+0x22040>
  40ea48:	ldr	w8, [x25, #2728]
  40ea4c:	add	x24, sp, #0x40
  40ea50:	tbnz	w8, #31, 40eb0c <__fxstatat@plt+0xbb4c>
  40ea54:	cmp	w26, #0x2
  40ea58:	b.ne	40eabc <__fxstatat@plt+0xbafc>  // b.any
  40ea5c:	add	x2, sp, #0x40
  40ea60:	mov	w0, wzr
  40ea64:	tbnz	w19, #31, 40ea78 <__fxstatat@plt+0xbab8>
  40ea68:	mov	w1, w19
  40ea6c:	bl	402e60 <__fxstat@plt>
  40ea70:	cbnz	w0, 40ea1c <__fxstatat@plt+0xba5c>
  40ea74:	b	40ea84 <__fxstatat@plt+0xbac4>
  40ea78:	mov	x1, x20
  40ea7c:	bl	402f30 <__xstat@plt>
  40ea80:	cbnz	w0, 40ea1c <__fxstatat@plt+0xba5c>
  40ea84:	ldr	x8, [x21, #8]
  40ea88:	mov	w9, #0x3ffffffe            	// #1073741822
  40ea8c:	cmp	x8, x9
  40ea90:	b.ne	40eaa0 <__fxstatat@plt+0xbae0>  // b.any
  40ea94:	ldur	q0, [x24, #72]
  40ea98:	str	q0, [x21]
  40ea9c:	b	40eab8 <__fxstatat@plt+0xbaf8>
  40eaa0:	ldr	x8, [x21, #24]
  40eaa4:	mov	w9, #0x3ffffffe            	// #1073741822
  40eaa8:	cmp	x8, x9
  40eaac:	b.ne	40eab8 <__fxstatat@plt+0xbaf8>  // b.any
  40eab0:	ldur	q0, [x24, #88]
  40eab4:	str	q0, [x21, #16]
  40eab8:	mov	w26, #0x3                   	// #3
  40eabc:	tbz	w19, #31, 40eae8 <__fxstatat@plt+0xbb28>
  40eac0:	mov	w0, #0xffffff9c            	// #-100
  40eac4:	mov	x1, x20
  40eac8:	mov	x2, x21
  40eacc:	mov	w3, wzr
  40ead0:	bl	402d80 <utimensat@plt>
  40ead4:	cmp	w0, #0x1
  40ead8:	b.lt	40ebe0 <__fxstatat@plt+0xbc20>  // b.tstop
  40eadc:	bl	402f10 <__errno_location@plt>
  40eae0:	mov	w8, #0x26                  	// #38
  40eae4:	str	w8, [x0]
  40eae8:	tbnz	w19, #31, 40eb0c <__fxstatat@plt+0xbb4c>
  40eaec:	mov	w0, w19
  40eaf0:	mov	x1, x21
  40eaf4:	bl	402a50 <futimens@plt>
  40eaf8:	cmp	w0, #0x1
  40eafc:	b.lt	40eb88 <__fxstatat@plt+0xbbc8>  // b.tstop
  40eb00:	bl	402f10 <__errno_location@plt>
  40eb04:	mov	w8, #0x26                  	// #38
  40eb08:	str	w8, [x0]
  40eb0c:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40eb10:	add	x8, x8, #0xaa8
  40eb14:	mov	x9, #0xffffffffffffffff    	// #-1
  40eb18:	str	x9, [x8]
  40eb1c:	cbz	w26, 40eb64 <__fxstatat@plt+0xbba4>
  40eb20:	cmp	w26, #0x3
  40eb24:	b.ne	40eb6c <__fxstatat@plt+0xbbac>  // b.any
  40eb28:	cbz	x22, 40ebc4 <__fxstatat@plt+0xbc04>
  40eb2c:	ldr	x8, [x21, #8]
  40eb30:	mov	w9, #0x3fffffff            	// #1073741823
  40eb34:	cmp	x8, x9
  40eb38:	b.eq	40ebb4 <__fxstatat@plt+0xbbf4>  // b.none
  40eb3c:	mov	w9, #0x3ffffffe            	// #1073741822
  40eb40:	cmp	x8, x9
  40eb44:	b.ne	40ec0c <__fxstatat@plt+0xbc4c>  // b.any
  40eb48:	ldr	x8, [x21, #24]
  40eb4c:	mov	w9, #0x3ffffffe            	// #1073741822
  40eb50:	cmp	x8, x9
  40eb54:	b.eq	40ed84 <__fxstatat@plt+0xbdc4>  // b.none
  40eb58:	ldur	q0, [x24, #72]
  40eb5c:	str	q0, [x21]
  40eb60:	b	40ec0c <__fxstatat@plt+0xbc4c>
  40eb64:	cbnz	x22, 40ec40 <__fxstatat@plt+0xbc80>
  40eb68:	b	40ebc4 <__fxstatat@plt+0xbc04>
  40eb6c:	add	x2, sp, #0x40
  40eb70:	mov	w0, wzr
  40eb74:	tbnz	w19, #31, 40eba4 <__fxstatat@plt+0xbbe4>
  40eb78:	mov	w1, w19
  40eb7c:	bl	402e60 <__fxstat@plt>
  40eb80:	cbnz	w0, 40ea1c <__fxstatat@plt+0xba5c>
  40eb84:	b	40eb28 <__fxstatat@plt+0xbb68>
  40eb88:	mov	w23, w0
  40eb8c:	cbz	w0, 40ebf8 <__fxstatat@plt+0xbc38>
  40eb90:	bl	402f10 <__errno_location@plt>
  40eb94:	ldr	w8, [x0]
  40eb98:	cmp	w8, #0x26
  40eb9c:	b.eq	40eb0c <__fxstatat@plt+0xbb4c>  // b.none
  40eba0:	b	40ebf8 <__fxstatat@plt+0xbc38>
  40eba4:	mov	x1, x20
  40eba8:	bl	402f30 <__xstat@plt>
  40ebac:	cbnz	w0, 40ea1c <__fxstatat@plt+0xba5c>
  40ebb0:	b	40eb28 <__fxstatat@plt+0xbb68>
  40ebb4:	ldr	x8, [x21, #24]
  40ebb8:	mov	w9, #0x3fffffff            	// #1073741823
  40ebbc:	cmp	x8, x9
  40ebc0:	b.ne	40ec04 <__fxstatat@plt+0xbc44>  // b.any
  40ebc4:	mov	x21, xzr
  40ebc8:	tbz	w19, #31, 40ec90 <__fxstatat@plt+0xbcd0>
  40ebcc:	mov	w0, #0xffffff9c            	// #-100
  40ebd0:	mov	x1, x20
  40ebd4:	mov	x2, x21
  40ebd8:	bl	402a00 <futimesat@plt>
  40ebdc:	b	40ecb4 <__fxstatat@plt+0xbcf4>
  40ebe0:	mov	w23, w0
  40ebe4:	cbz	w0, 40ebf8 <__fxstatat@plt+0xbc38>
  40ebe8:	bl	402f10 <__errno_location@plt>
  40ebec:	ldr	w8, [x0]
  40ebf0:	cmp	w8, #0x26
  40ebf4:	b.eq	40eae8 <__fxstatat@plt+0xbb28>  // b.none
  40ebf8:	mov	w8, #0x1                   	// #1
  40ebfc:	str	w8, [x25, #2728]
  40ec00:	b	40ea20 <__fxstatat@plt+0xba60>
  40ec04:	mov	x0, x21
  40ec08:	bl	410730 <__fxstatat@plt+0xd770>
  40ec0c:	ldr	x8, [x21, #24]
  40ec10:	mov	w9, #0x3fffffff            	// #1073741823
  40ec14:	cmp	x8, x9
  40ec18:	b.eq	40ec34 <__fxstatat@plt+0xbc74>  // b.none
  40ec1c:	mov	w9, #0x3ffffffe            	// #1073741822
  40ec20:	cmp	x8, x9
  40ec24:	b.ne	40ec3c <__fxstatat@plt+0xbc7c>  // b.any
  40ec28:	ldur	q0, [x24, #88]
  40ec2c:	str	q0, [x21, #16]
  40ec30:	b	40ec3c <__fxstatat@plt+0xbc7c>
  40ec34:	add	x0, x21, #0x10
  40ec38:	bl	410730 <__fxstatat@plt+0xd770>
  40ec3c:	sub	x21, x29, #0x20
  40ec40:	ldr	x8, [x21]
  40ec44:	mov	x9, #0xf7cf                	// #63439
  40ec48:	movk	x9, #0xe353, lsl #16
  40ec4c:	movk	x9, #0x9ba5, lsl #32
  40ec50:	str	x8, [sp, #32]
  40ec54:	ldr	x8, [x21, #8]
  40ec58:	movk	x9, #0x20c4, lsl #48
  40ec5c:	smulh	x8, x8, x9
  40ec60:	asr	x10, x8, #7
  40ec64:	add	x8, x10, x8, lsr #63
  40ec68:	str	x8, [sp, #40]
  40ec6c:	ldr	x8, [x21, #16]
  40ec70:	str	x8, [sp, #48]
  40ec74:	ldr	x8, [x21, #24]
  40ec78:	add	x21, sp, #0x20
  40ec7c:	smulh	x8, x8, x9
  40ec80:	asr	x9, x8, #7
  40ec84:	add	x8, x9, x8, lsr #63
  40ec88:	str	x8, [sp, #56]
  40ec8c:	tbnz	w19, #31, 40ebcc <__fxstatat@plt+0xbc0c>
  40ec90:	mov	w0, w19
  40ec94:	mov	x1, xzr
  40ec98:	mov	x2, x21
  40ec9c:	bl	402a00 <futimesat@plt>
  40eca0:	cbz	w0, 40ecbc <__fxstatat@plt+0xbcfc>
  40eca4:	cbz	x20, 40ea1c <__fxstatat@plt+0xba5c>
  40eca8:	mov	x0, x20
  40ecac:	mov	x1, x21
  40ecb0:	bl	402e50 <utimes@plt>
  40ecb4:	mov	w23, w0
  40ecb8:	b	40ea20 <__fxstatat@plt+0xba60>
  40ecbc:	cbz	x21, 40ed84 <__fxstatat@plt+0xbdc4>
  40ecc0:	ldr	x24, [x21, #8]
  40ecc4:	ldr	x20, [x21, #24]
  40ecc8:	mov	w22, #0xa11f                	// #41247
  40eccc:	movk	w22, #0x7, lsl #16
  40ecd0:	cmp	x24, x22
  40ecd4:	b.gt	40ece0 <__fxstatat@plt+0xbd20>
  40ecd8:	cmp	x20, x22
  40ecdc:	b.le	40ed84 <__fxstatat@plt+0xbdc4>
  40ece0:	add	x2, sp, #0x40
  40ece4:	mov	w0, wzr
  40ece8:	mov	w1, w19
  40ecec:	bl	402e60 <__fxstat@plt>
  40ecf0:	mov	w23, wzr
  40ecf4:	cbnz	w0, 40ea20 <__fxstatat@plt+0xba60>
  40ecf8:	ldr	q0, [x21]
  40ecfc:	add	x9, x21, #0x10
  40ed00:	ldr	x10, [x21]
  40ed04:	ldr	x8, [x21, #16]
  40ed08:	str	q0, [sp]
  40ed0c:	ldr	q0, [x9]
  40ed10:	ldr	x11, [sp, #136]
  40ed14:	ldr	x9, [sp, #152]
  40ed18:	mov	x2, xzr
  40ed1c:	cmp	x24, x22
  40ed20:	str	q0, [sp, #16]
  40ed24:	b.le	40ed4c <__fxstatat@plt+0xbd8c>
  40ed28:	sub	x10, x11, x10
  40ed2c:	cmp	x10, #0x1
  40ed30:	b.ne	40ed4c <__fxstatat@plt+0xbd8c>  // b.any
  40ed34:	ldr	x10, [sp, #144]
  40ed38:	cbz	x10, 40ed44 <__fxstatat@plt+0xbd84>
  40ed3c:	mov	x2, xzr
  40ed40:	b	40ed4c <__fxstatat@plt+0xbd8c>
  40ed44:	mov	x2, sp
  40ed48:	str	xzr, [sp, #8]
  40ed4c:	cmp	x20, x22
  40ed50:	b.le	40ed68 <__fxstatat@plt+0xbda8>
  40ed54:	sub	x8, x9, x8
  40ed58:	cmp	x8, #0x1
  40ed5c:	b.ne	40ed68 <__fxstatat@plt+0xbda8>  // b.any
  40ed60:	ldr	x8, [sp, #160]
  40ed64:	cbz	x8, 40ed70 <__fxstatat@plt+0xbdb0>
  40ed68:	cbnz	x2, 40ed78 <__fxstatat@plt+0xbdb8>
  40ed6c:	b	40ed84 <__fxstatat@plt+0xbdc4>
  40ed70:	mov	x2, sp
  40ed74:	str	xzr, [sp, #24]
  40ed78:	mov	w0, w19
  40ed7c:	mov	x1, xzr
  40ed80:	bl	402a00 <futimesat@plt>
  40ed84:	mov	w23, wzr
  40ed88:	b	40ea20 <__fxstatat@plt+0xba60>
  40ed8c:	mov	x8, x0
  40ed90:	mov	w0, #0xffffffff            	// #-1
  40ed94:	mov	x2, x1
  40ed98:	mov	x1, x8
  40ed9c:	b	40e904 <__fxstatat@plt+0xb944>
  40eda0:	sub	sp, sp, #0xe0
  40eda4:	stp	x29, x30, [sp, #160]
  40eda8:	add	x29, sp, #0xa0
  40edac:	cmp	x1, #0x0
  40edb0:	sub	x8, x29, #0x20
  40edb4:	stp	x22, x21, [sp, #192]
  40edb8:	stp	x20, x19, [sp, #208]
  40edbc:	mov	x21, x1
  40edc0:	mov	x19, x0
  40edc4:	csel	x20, xzr, x8, eq  // eq = none
  40edc8:	stp	x24, x23, [sp, #176]
  40edcc:	cbz	x1, 40ee4c <__fxstatat@plt+0xbe8c>
  40edd0:	ldr	q0, [x21]
  40edd4:	mov	w9, #0xca00                	// #51712
  40edd8:	movk	w9, #0x3b9a, lsl #16
  40eddc:	stur	q0, [x29, #-32]
  40ede0:	ldr	q0, [x21, #16]
  40ede4:	stur	q0, [x29, #-16]
  40ede8:	ldr	x10, [x20, #8]
  40edec:	cmp	x10, x9
  40edf0:	and	x11, x10, #0xfffffffffffffffe
  40edf4:	b.cc	40ee04 <__fxstatat@plt+0xbe44>  // b.lo, b.ul, b.last
  40edf8:	mov	w8, #0x3ffffffe            	// #1073741822
  40edfc:	cmp	x11, x8
  40ee00:	b.ne	40ee20 <__fxstatat@plt+0xbe60>  // b.any
  40ee04:	ldr	x8, [x20, #24]
  40ee08:	cmp	x8, x9
  40ee0c:	and	x9, x8, #0xfffffffffffffffe
  40ee10:	b.cc	40ee60 <__fxstatat@plt+0xbea0>  // b.lo, b.ul, b.last
  40ee14:	mov	w12, #0x3ffffffe            	// #1073741822
  40ee18:	cmp	x9, x12
  40ee1c:	b.eq	40ee60 <__fxstatat@plt+0xbea0>  // b.none
  40ee20:	bl	402f10 <__errno_location@plt>
  40ee24:	mov	w8, #0x16                  	// #22
  40ee28:	str	w8, [x0]
  40ee2c:	mov	w22, #0xffffffff            	// #-1
  40ee30:	mov	w0, w22
  40ee34:	ldp	x20, x19, [sp, #208]
  40ee38:	ldp	x22, x21, [sp, #192]
  40ee3c:	ldp	x24, x23, [sp, #176]
  40ee40:	ldp	x29, x30, [sp, #160]
  40ee44:	add	sp, sp, #0xe0
  40ee48:	ret
  40ee4c:	mov	w24, wzr
  40ee50:	adrp	x23, 425000 <__fxstatat@plt+0x22040>
  40ee54:	ldr	w8, [x23, #2732]
  40ee58:	tbz	w8, #31, 40eecc <__fxstatat@plt+0xbf0c>
  40ee5c:	b	40ef48 <__fxstatat@plt+0xbf88>
  40ee60:	mov	w12, #0x3ffffffe            	// #1073741822
  40ee64:	cmp	x11, x12
  40ee68:	b.ne	40ee90 <__fxstatat@plt+0xbed0>  // b.any
  40ee6c:	mov	w11, #0x3ffffffe            	// #1073741822
  40ee70:	cmp	x10, x11
  40ee74:	cset	w10, eq  // eq = none
  40ee78:	mov	w11, #0x1                   	// #1
  40ee7c:	str	xzr, [x20]
  40ee80:	mov	w12, #0x3ffffffe            	// #1073741822
  40ee84:	cmp	x9, x12
  40ee88:	b.eq	40eea4 <__fxstatat@plt+0xbee4>  // b.none
  40ee8c:	b	40eeb8 <__fxstatat@plt+0xbef8>
  40ee90:	mov	w11, wzr
  40ee94:	mov	w10, wzr
  40ee98:	mov	w12, #0x3ffffffe            	// #1073741822
  40ee9c:	cmp	x9, x12
  40eea0:	b.ne	40eeb8 <__fxstatat@plt+0xbef8>  // b.any
  40eea4:	mov	w9, #0x3ffffffe            	// #1073741822
  40eea8:	cmp	x8, x9
  40eeac:	cinc	w10, w10, eq  // eq = none
  40eeb0:	mov	w11, #0x1                   	// #1
  40eeb4:	str	xzr, [x20, #16]
  40eeb8:	cmp	w10, #0x1
  40eebc:	cinc	w24, w11, eq  // eq = none
  40eec0:	adrp	x23, 425000 <__fxstatat@plt+0x22040>
  40eec4:	ldr	w8, [x23, #2732]
  40eec8:	tbnz	w8, #31, 40ef48 <__fxstatat@plt+0xbf88>
  40eecc:	cmp	w24, #0x2
  40eed0:	b.ne	40ef20 <__fxstatat@plt+0xbf60>  // b.any
  40eed4:	mov	x2, sp
  40eed8:	mov	w0, wzr
  40eedc:	mov	x1, x19
  40eee0:	bl	402e20 <__lxstat@plt>
  40eee4:	cbnz	w0, 40ee2c <__fxstatat@plt+0xbe6c>
  40eee8:	ldr	x8, [x20, #8]
  40eeec:	mov	w9, #0x3ffffffe            	// #1073741822
  40eef0:	cmp	x8, x9
  40eef4:	b.ne	40ef04 <__fxstatat@plt+0xbf44>  // b.any
  40eef8:	ldur	q0, [sp, #72]
  40eefc:	str	q0, [x20]
  40ef00:	b	40ef1c <__fxstatat@plt+0xbf5c>
  40ef04:	ldr	x8, [x20, #24]
  40ef08:	mov	w9, #0x3ffffffe            	// #1073741822
  40ef0c:	cmp	x8, x9
  40ef10:	b.ne	40ef1c <__fxstatat@plt+0xbf5c>  // b.any
  40ef14:	ldur	q0, [sp, #88]
  40ef18:	str	q0, [x20, #16]
  40ef1c:	mov	w24, #0x3                   	// #3
  40ef20:	mov	w0, #0xffffff9c            	// #-100
  40ef24:	mov	w3, #0x100                 	// #256
  40ef28:	mov	x1, x19
  40ef2c:	mov	x2, x20
  40ef30:	bl	402d80 <utimensat@plt>
  40ef34:	cmp	w0, #0x1
  40ef38:	b.lt	40efd8 <__fxstatat@plt+0xc018>  // b.tstop
  40ef3c:	bl	402f10 <__errno_location@plt>
  40ef40:	mov	w8, #0x26                  	// #38
  40ef44:	str	w8, [x0]
  40ef48:	mov	w8, #0xffffffff            	// #-1
  40ef4c:	str	w8, [x23, #2732]
  40ef50:	cbz	w24, 40efa8 <__fxstatat@plt+0xbfe8>
  40ef54:	cmp	w24, #0x3
  40ef58:	b.eq	40ef70 <__fxstatat@plt+0xbfb0>  // b.none
  40ef5c:	mov	x2, sp
  40ef60:	mov	w0, wzr
  40ef64:	mov	x1, x19
  40ef68:	bl	402e20 <__lxstat@plt>
  40ef6c:	cbnz	w0, 40ee2c <__fxstatat@plt+0xbe6c>
  40ef70:	cbz	x21, 40f014 <__fxstatat@plt+0xc054>
  40ef74:	ldr	x8, [x20, #8]
  40ef78:	mov	w9, #0x3fffffff            	// #1073741823
  40ef7c:	cmp	x8, x9
  40ef80:	b.eq	40f004 <__fxstatat@plt+0xc044>  // b.none
  40ef84:	mov	w9, #0x3ffffffe            	// #1073741822
  40ef88:	cmp	x8, x9
  40ef8c:	b.ne	40f054 <__fxstatat@plt+0xc094>  // b.any
  40ef90:	ldr	x8, [x20, #24]
  40ef94:	mov	w9, #0x3ffffffe            	// #1073741822
  40ef98:	cmp	x8, x9
  40ef9c:	b.ne	40f040 <__fxstatat@plt+0xc080>  // b.any
  40efa0:	mov	w22, wzr
  40efa4:	b	40ee30 <__fxstatat@plt+0xbe70>
  40efa8:	mov	x2, sp
  40efac:	mov	w0, wzr
  40efb0:	mov	x1, x19
  40efb4:	bl	402e20 <__lxstat@plt>
  40efb8:	cbnz	w0, 40ee2c <__fxstatat@plt+0xbe6c>
  40efbc:	ldr	w8, [sp, #16]
  40efc0:	and	w8, w8, #0xf000
  40efc4:	cmp	w8, #0xa, lsl #12
  40efc8:	b.ne	40f028 <__fxstatat@plt+0xc068>  // b.any
  40efcc:	bl	402f10 <__errno_location@plt>
  40efd0:	mov	w8, #0x26                  	// #38
  40efd4:	b	40ee28 <__fxstatat@plt+0xbe68>
  40efd8:	mov	w22, w0
  40efdc:	cbz	w0, 40eff0 <__fxstatat@plt+0xc030>
  40efe0:	bl	402f10 <__errno_location@plt>
  40efe4:	ldr	w8, [x0]
  40efe8:	cmp	w8, #0x26
  40efec:	b.eq	40ef48 <__fxstatat@plt+0xbf88>  // b.none
  40eff0:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40eff4:	add	x8, x8, #0xaa8
  40eff8:	mov	x9, #0x100000001           	// #4294967297
  40effc:	str	x9, [x8]
  40f000:	b	40ee30 <__fxstatat@plt+0xbe70>
  40f004:	ldr	x8, [x20, #24]
  40f008:	mov	w9, #0x3fffffff            	// #1073741823
  40f00c:	cmp	x8, x9
  40f010:	b.ne	40f04c <__fxstatat@plt+0xc08c>  // b.any
  40f014:	mov	x20, xzr
  40f018:	ldr	w8, [sp, #16]
  40f01c:	and	w8, w8, #0xf000
  40f020:	cmp	w8, #0xa, lsl #12
  40f024:	b.eq	40efcc <__fxstatat@plt+0xc00c>  // b.none
  40f028:	mov	w0, #0xffffffff            	// #-1
  40f02c:	mov	x1, x19
  40f030:	mov	x2, x20
  40f034:	bl	40e904 <__fxstatat@plt+0xb944>
  40f038:	mov	w22, w0
  40f03c:	b	40ee30 <__fxstatat@plt+0xbe70>
  40f040:	ldur	q0, [sp, #72]
  40f044:	str	q0, [x20]
  40f048:	b	40f054 <__fxstatat@plt+0xc094>
  40f04c:	mov	x0, x20
  40f050:	bl	410730 <__fxstatat@plt+0xd770>
  40f054:	ldr	x8, [x20, #24]
  40f058:	mov	w9, #0x3fffffff            	// #1073741823
  40f05c:	cmp	x8, x9
  40f060:	b.eq	40f090 <__fxstatat@plt+0xc0d0>  // b.none
  40f064:	mov	w9, #0x3ffffffe            	// #1073741822
  40f068:	cmp	x8, x9
  40f06c:	b.ne	40f078 <__fxstatat@plt+0xc0b8>  // b.any
  40f070:	ldur	q0, [sp, #88]
  40f074:	str	q0, [x20, #16]
  40f078:	sub	x20, x29, #0x20
  40f07c:	ldr	w8, [sp, #16]
  40f080:	and	w8, w8, #0xf000
  40f084:	cmp	w8, #0xa, lsl #12
  40f088:	b.ne	40f028 <__fxstatat@plt+0xc068>  // b.any
  40f08c:	b	40efcc <__fxstatat@plt+0xc00c>
  40f090:	add	x0, x20, #0x10
  40f094:	bl	410730 <__fxstatat@plt+0xd770>
  40f098:	sub	x20, x29, #0x20
  40f09c:	ldr	w8, [sp, #16]
  40f0a0:	and	w8, w8, #0xf000
  40f0a4:	cmp	w8, #0xa, lsl #12
  40f0a8:	b.eq	40efcc <__fxstatat@plt+0xc00c>  // b.none
  40f0ac:	b	40f028 <__fxstatat@plt+0xc068>
  40f0b0:	sub	sp, sp, #0x50
  40f0b4:	stp	x29, x30, [sp, #32]
  40f0b8:	str	x21, [sp, #48]
  40f0bc:	stp	x20, x19, [sp, #64]
  40f0c0:	ldp	q1, q0, [x3]
  40f0c4:	mov	w19, w1
  40f0c8:	mov	w20, w0
  40f0cc:	mov	x1, sp
  40f0d0:	mov	x0, x2
  40f0d4:	add	x29, sp, #0x20
  40f0d8:	stp	q1, q0, [sp]
  40f0dc:	bl	40fd40 <__fxstatat@plt+0xcd80>
  40f0e0:	cbz	x0, 40f11c <__fxstatat@plt+0xc15c>
  40f0e4:	mov	x21, x0
  40f0e8:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40f0ec:	add	x2, x2, #0xb4a
  40f0f0:	mov	w0, w20
  40f0f4:	mov	w1, w19
  40f0f8:	mov	x3, x21
  40f0fc:	bl	402850 <error@plt>
  40f100:	mov	x0, x21
  40f104:	bl	402cf0 <free@plt>
  40f108:	ldp	x20, x19, [sp, #64]
  40f10c:	ldr	x21, [sp, #48]
  40f110:	ldp	x29, x30, [sp, #32]
  40f114:	add	sp, sp, #0x50
  40f118:	ret
  40f11c:	bl	402f10 <__errno_location@plt>
  40f120:	ldr	w19, [x0]
  40f124:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f128:	add	x1, x1, #0x4e8
  40f12c:	mov	w2, #0x5                   	// #5
  40f130:	mov	x0, xzr
  40f134:	bl	402e70 <dcgettext@plt>
  40f138:	mov	x2, x0
  40f13c:	mov	w0, wzr
  40f140:	mov	w1, w19
  40f144:	bl	402850 <error@plt>
  40f148:	bl	402bd0 <abort@plt>
  40f14c:	sub	sp, sp, #0x60
  40f150:	stp	x29, x30, [sp, #32]
  40f154:	str	x23, [sp, #48]
  40f158:	stp	x22, x21, [sp, #64]
  40f15c:	stp	x20, x19, [sp, #80]
  40f160:	ldp	q1, q0, [x5]
  40f164:	mov	w20, w1
  40f168:	mov	w23, w0
  40f16c:	mov	x1, sp
  40f170:	mov	x0, x4
  40f174:	add	x29, sp, #0x20
  40f178:	mov	w21, w3
  40f17c:	mov	x22, x2
  40f180:	stp	q1, q0, [sp]
  40f184:	bl	40fd40 <__fxstatat@plt+0xcd80>
  40f188:	cbz	x0, 40f1f0 <__fxstatat@plt+0xc230>
  40f18c:	mov	x19, x0
  40f190:	cbz	x22, 40f1b8 <__fxstatat@plt+0xc1f8>
  40f194:	adrp	x4, 413000 <__fxstatat@plt+0x10040>
  40f198:	add	x4, x4, #0xb4a
  40f19c:	mov	w0, w23
  40f1a0:	mov	w1, w20
  40f1a4:	mov	x2, x22
  40f1a8:	mov	w3, w21
  40f1ac:	mov	x5, x19
  40f1b0:	bl	402f80 <error_at_line@plt>
  40f1b4:	b	40f1d0 <__fxstatat@plt+0xc210>
  40f1b8:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40f1bc:	add	x2, x2, #0xb4a
  40f1c0:	mov	w0, w23
  40f1c4:	mov	w1, w20
  40f1c8:	mov	x3, x19
  40f1cc:	bl	402850 <error@plt>
  40f1d0:	mov	x0, x19
  40f1d4:	bl	402cf0 <free@plt>
  40f1d8:	ldp	x20, x19, [sp, #80]
  40f1dc:	ldp	x22, x21, [sp, #64]
  40f1e0:	ldr	x23, [sp, #48]
  40f1e4:	ldp	x29, x30, [sp, #32]
  40f1e8:	add	sp, sp, #0x60
  40f1ec:	ret
  40f1f0:	bl	402f10 <__errno_location@plt>
  40f1f4:	ldr	w19, [x0]
  40f1f8:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f1fc:	add	x1, x1, #0x4e8
  40f200:	mov	w2, #0x5                   	// #5
  40f204:	mov	x0, xzr
  40f208:	bl	402e70 <dcgettext@plt>
  40f20c:	mov	x2, x0
  40f210:	mov	w0, wzr
  40f214:	mov	w1, w19
  40f218:	bl	402850 <error@plt>
  40f21c:	bl	402bd0 <abort@plt>
  40f220:	sub	sp, sp, #0x50
  40f224:	str	x21, [sp, #48]
  40f228:	stp	x20, x19, [sp, #64]
  40f22c:	mov	x21, x5
  40f230:	mov	x20, x4
  40f234:	mov	x5, x3
  40f238:	mov	x4, x2
  40f23c:	mov	x19, x0
  40f240:	stp	x29, x30, [sp, #32]
  40f244:	add	x29, sp, #0x20
  40f248:	cbz	x1, 40f268 <__fxstatat@plt+0xc2a8>
  40f24c:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40f250:	mov	x3, x1
  40f254:	add	x2, x2, #0x512
  40f258:	mov	w1, #0x1                   	// #1
  40f25c:	mov	x0, x19
  40f260:	bl	402c70 <__fprintf_chk@plt>
  40f264:	b	40f284 <__fxstatat@plt+0xc2c4>
  40f268:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40f26c:	add	x2, x2, #0x51e
  40f270:	mov	w1, #0x1                   	// #1
  40f274:	mov	x0, x19
  40f278:	mov	x3, x4
  40f27c:	mov	x4, x5
  40f280:	bl	402c70 <__fprintf_chk@plt>
  40f284:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f288:	add	x1, x1, #0x525
  40f28c:	mov	w2, #0x5                   	// #5
  40f290:	mov	x0, xzr
  40f294:	bl	402e70 <dcgettext@plt>
  40f298:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40f29c:	mov	x3, x0
  40f2a0:	add	x2, x2, #0x7f0
  40f2a4:	mov	w1, #0x1                   	// #1
  40f2a8:	mov	w4, #0x7e3                 	// #2019
  40f2ac:	mov	x0, x19
  40f2b0:	bl	402c70 <__fprintf_chk@plt>
  40f2b4:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f2b8:	add	x1, x1, #0x529
  40f2bc:	mov	w2, #0x5                   	// #5
  40f2c0:	mov	x0, xzr
  40f2c4:	bl	402e70 <dcgettext@plt>
  40f2c8:	mov	x1, x19
  40f2cc:	bl	402e80 <fputs_unlocked@plt>
  40f2d0:	cmp	x21, #0x9
  40f2d4:	b.hi	40f328 <__fxstatat@plt+0xc368>  // b.pmore
  40f2d8:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  40f2dc:	add	x8, x8, #0x508
  40f2e0:	adr	x9, 40f2f0 <__fxstatat@plt+0xc330>
  40f2e4:	ldrb	w10, [x8, x21]
  40f2e8:	add	x9, x9, x10, lsl #2
  40f2ec:	br	x9
  40f2f0:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f2f4:	add	x1, x1, #0x5f5
  40f2f8:	mov	w2, #0x5                   	// #5
  40f2fc:	mov	x0, xzr
  40f300:	bl	402e70 <dcgettext@plt>
  40f304:	ldr	x3, [x20]
  40f308:	mov	x2, x0
  40f30c:	mov	x0, x19
  40f310:	ldp	x20, x19, [sp, #64]
  40f314:	ldr	x21, [sp, #48]
  40f318:	ldp	x29, x30, [sp, #32]
  40f31c:	mov	w1, #0x1                   	// #1
  40f320:	add	sp, sp, #0x50
  40f324:	b	402c70 <__fprintf_chk@plt>
  40f328:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f32c:	add	x1, x1, #0x734
  40f330:	b	40f48c <__fxstatat@plt+0xc4cc>
  40f334:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f338:	add	x1, x1, #0x605
  40f33c:	mov	w2, #0x5                   	// #5
  40f340:	mov	x0, xzr
  40f344:	bl	402e70 <dcgettext@plt>
  40f348:	ldp	x3, x4, [x20]
  40f34c:	mov	x2, x0
  40f350:	mov	x0, x19
  40f354:	ldp	x20, x19, [sp, #64]
  40f358:	ldr	x21, [sp, #48]
  40f35c:	ldp	x29, x30, [sp, #32]
  40f360:	mov	w1, #0x1                   	// #1
  40f364:	add	sp, sp, #0x50
  40f368:	b	402c70 <__fprintf_chk@plt>
  40f36c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f370:	add	x1, x1, #0x61c
  40f374:	mov	w2, #0x5                   	// #5
  40f378:	mov	x0, xzr
  40f37c:	bl	402e70 <dcgettext@plt>
  40f380:	ldp	x3, x4, [x20]
  40f384:	ldr	x5, [x20, #16]
  40f388:	mov	x2, x0
  40f38c:	mov	x0, x19
  40f390:	ldp	x20, x19, [sp, #64]
  40f394:	ldr	x21, [sp, #48]
  40f398:	ldp	x29, x30, [sp, #32]
  40f39c:	mov	w1, #0x1                   	// #1
  40f3a0:	add	sp, sp, #0x50
  40f3a4:	b	402c70 <__fprintf_chk@plt>
  40f3a8:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f3ac:	add	x1, x1, #0x638
  40f3b0:	mov	w2, #0x5                   	// #5
  40f3b4:	mov	x0, xzr
  40f3b8:	bl	402e70 <dcgettext@plt>
  40f3bc:	ldp	x3, x4, [x20]
  40f3c0:	ldp	x5, x6, [x20, #16]
  40f3c4:	mov	x2, x0
  40f3c8:	mov	x0, x19
  40f3cc:	ldp	x20, x19, [sp, #64]
  40f3d0:	ldr	x21, [sp, #48]
  40f3d4:	ldp	x29, x30, [sp, #32]
  40f3d8:	mov	w1, #0x1                   	// #1
  40f3dc:	add	sp, sp, #0x50
  40f3e0:	b	402c70 <__fprintf_chk@plt>
  40f3e4:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f3e8:	add	x1, x1, #0x658
  40f3ec:	mov	w2, #0x5                   	// #5
  40f3f0:	mov	x0, xzr
  40f3f4:	bl	402e70 <dcgettext@plt>
  40f3f8:	ldp	x3, x4, [x20]
  40f3fc:	ldp	x5, x6, [x20, #16]
  40f400:	ldr	x7, [x20, #32]
  40f404:	mov	x2, x0
  40f408:	mov	x0, x19
  40f40c:	ldp	x20, x19, [sp, #64]
  40f410:	ldr	x21, [sp, #48]
  40f414:	ldp	x29, x30, [sp, #32]
  40f418:	mov	w1, #0x1                   	// #1
  40f41c:	add	sp, sp, #0x50
  40f420:	b	402c70 <__fprintf_chk@plt>
  40f424:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f428:	add	x1, x1, #0x67c
  40f42c:	mov	w2, #0x5                   	// #5
  40f430:	mov	x0, xzr
  40f434:	bl	402e70 <dcgettext@plt>
  40f438:	ldp	x3, x4, [x20]
  40f43c:	ldp	x5, x6, [x20, #16]
  40f440:	ldp	x7, x8, [x20, #32]
  40f444:	mov	x2, x0
  40f448:	b	40f478 <__fxstatat@plt+0xc4b8>
  40f44c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f450:	add	x1, x1, #0x6a4
  40f454:	mov	w2, #0x5                   	// #5
  40f458:	mov	x0, xzr
  40f45c:	bl	402e70 <dcgettext@plt>
  40f460:	ldr	x9, [x20, #48]
  40f464:	ldp	x3, x4, [x20]
  40f468:	ldp	x5, x6, [x20, #16]
  40f46c:	ldp	x7, x8, [x20, #32]
  40f470:	mov	x2, x0
  40f474:	str	x9, [sp, #8]
  40f478:	mov	w1, #0x1                   	// #1
  40f47c:	str	x8, [sp]
  40f480:	b	40f4f0 <__fxstatat@plt+0xc530>
  40f484:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f488:	add	x1, x1, #0x700
  40f48c:	mov	w2, #0x5                   	// #5
  40f490:	mov	x0, xzr
  40f494:	bl	402e70 <dcgettext@plt>
  40f498:	ldp	x8, x9, [x20, #56]
  40f49c:	ldp	x3, x4, [x20]
  40f4a0:	ldp	x5, x6, [x20, #16]
  40f4a4:	ldr	x7, [x20, #32]
  40f4a8:	ldur	q0, [x20, #40]
  40f4ac:	mov	x2, x0
  40f4b0:	str	x9, [sp, #24]
  40f4b4:	b	40f4e4 <__fxstatat@plt+0xc524>
  40f4b8:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f4bc:	add	x1, x1, #0x6d0
  40f4c0:	mov	w2, #0x5                   	// #5
  40f4c4:	mov	x0, xzr
  40f4c8:	bl	402e70 <dcgettext@plt>
  40f4cc:	ldp	x3, x4, [x20]
  40f4d0:	ldp	x5, x6, [x20, #16]
  40f4d4:	ldr	x7, [x20, #32]
  40f4d8:	ldur	q0, [x20, #40]
  40f4dc:	ldr	x8, [x20, #56]
  40f4e0:	mov	x2, x0
  40f4e4:	str	x8, [sp, #16]
  40f4e8:	mov	w1, #0x1                   	// #1
  40f4ec:	str	q0, [sp]
  40f4f0:	mov	x0, x19
  40f4f4:	bl	402c70 <__fprintf_chk@plt>
  40f4f8:	ldp	x20, x19, [sp, #64]
  40f4fc:	ldr	x21, [sp, #48]
  40f500:	ldp	x29, x30, [sp, #32]
  40f504:	add	sp, sp, #0x50
  40f508:	ret
  40f50c:	mov	x8, xzr
  40f510:	ldr	x9, [x4, x8, lsl #3]
  40f514:	add	x8, x8, #0x1
  40f518:	cbnz	x9, 40f510 <__fxstatat@plt+0xc550>
  40f51c:	sub	x5, x8, #0x1
  40f520:	b	40f220 <__fxstatat@plt+0xc260>
  40f524:	sub	sp, sp, #0x60
  40f528:	stp	x29, x30, [sp, #80]
  40f52c:	ldr	w9, [x4, #24]
  40f530:	add	x29, sp, #0x50
  40f534:	mov	w8, w9
  40f538:	tbz	w9, #31, 40f56c <__fxstatat@plt+0xc5ac>
  40f53c:	add	w8, w9, #0x8
  40f540:	cmn	w9, #0x8
  40f544:	str	w8, [x4, #24]
  40f548:	b.gt	40f56c <__fxstatat@plt+0xc5ac>
  40f54c:	ldr	x10, [x4, #8]
  40f550:	sxtw	x9, w9
  40f554:	add	x9, x10, x9
  40f558:	ldr	x9, [x9]
  40f55c:	str	x9, [sp]
  40f560:	cbnz	x9, 40f584 <__fxstatat@plt+0xc5c4>
  40f564:	mov	x5, xzr
  40f568:	b	40f824 <__fxstatat@plt+0xc864>
  40f56c:	ldr	x9, [x4]
  40f570:	add	x10, x9, #0x8
  40f574:	str	x10, [x4]
  40f578:	ldr	x9, [x9]
  40f57c:	str	x9, [sp]
  40f580:	cbz	x9, 40f564 <__fxstatat@plt+0xc5a4>
  40f584:	tbnz	w8, #31, 40f590 <__fxstatat@plt+0xc5d0>
  40f588:	mov	w9, w8
  40f58c:	b	40f5bc <__fxstatat@plt+0xc5fc>
  40f590:	add	w9, w8, #0x8
  40f594:	cmn	w8, #0x8
  40f598:	str	w9, [x4, #24]
  40f59c:	b.gt	40f5bc <__fxstatat@plt+0xc5fc>
  40f5a0:	ldr	x10, [x4, #8]
  40f5a4:	add	x8, x10, w8, sxtw
  40f5a8:	ldr	x8, [x8]
  40f5ac:	str	x8, [sp, #8]
  40f5b0:	cbnz	x8, 40f5d4 <__fxstatat@plt+0xc614>
  40f5b4:	mov	w5, #0x1                   	// #1
  40f5b8:	b	40f824 <__fxstatat@plt+0xc864>
  40f5bc:	ldr	x8, [x4]
  40f5c0:	add	x10, x8, #0x8
  40f5c4:	str	x10, [x4]
  40f5c8:	ldr	x8, [x8]
  40f5cc:	str	x8, [sp, #8]
  40f5d0:	cbz	x8, 40f5b4 <__fxstatat@plt+0xc5f4>
  40f5d4:	tbnz	w9, #31, 40f5e0 <__fxstatat@plt+0xc620>
  40f5d8:	mov	w8, w9
  40f5dc:	b	40f60c <__fxstatat@plt+0xc64c>
  40f5e0:	add	w8, w9, #0x8
  40f5e4:	cmn	w9, #0x8
  40f5e8:	str	w8, [x4, #24]
  40f5ec:	b.gt	40f60c <__fxstatat@plt+0xc64c>
  40f5f0:	ldr	x10, [x4, #8]
  40f5f4:	add	x9, x10, w9, sxtw
  40f5f8:	ldr	x9, [x9]
  40f5fc:	str	x9, [sp, #16]
  40f600:	cbnz	x9, 40f624 <__fxstatat@plt+0xc664>
  40f604:	mov	w5, #0x2                   	// #2
  40f608:	b	40f824 <__fxstatat@plt+0xc864>
  40f60c:	ldr	x9, [x4]
  40f610:	add	x10, x9, #0x8
  40f614:	str	x10, [x4]
  40f618:	ldr	x9, [x9]
  40f61c:	str	x9, [sp, #16]
  40f620:	cbz	x9, 40f604 <__fxstatat@plt+0xc644>
  40f624:	tbnz	w8, #31, 40f630 <__fxstatat@plt+0xc670>
  40f628:	mov	w9, w8
  40f62c:	b	40f65c <__fxstatat@plt+0xc69c>
  40f630:	add	w9, w8, #0x8
  40f634:	cmn	w8, #0x8
  40f638:	str	w9, [x4, #24]
  40f63c:	b.gt	40f65c <__fxstatat@plt+0xc69c>
  40f640:	ldr	x10, [x4, #8]
  40f644:	add	x8, x10, w8, sxtw
  40f648:	ldr	x8, [x8]
  40f64c:	str	x8, [sp, #24]
  40f650:	cbnz	x8, 40f674 <__fxstatat@plt+0xc6b4>
  40f654:	mov	w5, #0x3                   	// #3
  40f658:	b	40f824 <__fxstatat@plt+0xc864>
  40f65c:	ldr	x8, [x4]
  40f660:	add	x10, x8, #0x8
  40f664:	str	x10, [x4]
  40f668:	ldr	x8, [x8]
  40f66c:	str	x8, [sp, #24]
  40f670:	cbz	x8, 40f654 <__fxstatat@plt+0xc694>
  40f674:	tbnz	w9, #31, 40f680 <__fxstatat@plt+0xc6c0>
  40f678:	mov	w8, w9
  40f67c:	b	40f6ac <__fxstatat@plt+0xc6ec>
  40f680:	add	w8, w9, #0x8
  40f684:	cmn	w9, #0x8
  40f688:	str	w8, [x4, #24]
  40f68c:	b.gt	40f6ac <__fxstatat@plt+0xc6ec>
  40f690:	ldr	x10, [x4, #8]
  40f694:	add	x9, x10, w9, sxtw
  40f698:	ldr	x9, [x9]
  40f69c:	str	x9, [sp, #32]
  40f6a0:	cbnz	x9, 40f6c4 <__fxstatat@plt+0xc704>
  40f6a4:	mov	w5, #0x4                   	// #4
  40f6a8:	b	40f824 <__fxstatat@plt+0xc864>
  40f6ac:	ldr	x9, [x4]
  40f6b0:	add	x10, x9, #0x8
  40f6b4:	str	x10, [x4]
  40f6b8:	ldr	x9, [x9]
  40f6bc:	str	x9, [sp, #32]
  40f6c0:	cbz	x9, 40f6a4 <__fxstatat@plt+0xc6e4>
  40f6c4:	tbnz	w8, #31, 40f6d0 <__fxstatat@plt+0xc710>
  40f6c8:	mov	w9, w8
  40f6cc:	b	40f6ec <__fxstatat@plt+0xc72c>
  40f6d0:	add	w9, w8, #0x8
  40f6d4:	cmn	w8, #0x8
  40f6d8:	str	w9, [x4, #24]
  40f6dc:	b.gt	40f6ec <__fxstatat@plt+0xc72c>
  40f6e0:	ldr	x10, [x4, #8]
  40f6e4:	add	x8, x10, w8, sxtw
  40f6e8:	b	40f6f8 <__fxstatat@plt+0xc738>
  40f6ec:	ldr	x8, [x4]
  40f6f0:	add	x10, x8, #0x8
  40f6f4:	str	x10, [x4]
  40f6f8:	ldr	x8, [x8]
  40f6fc:	str	x8, [sp, #40]
  40f700:	cbz	x8, 40f710 <__fxstatat@plt+0xc750>
  40f704:	tbnz	w9, #31, 40f718 <__fxstatat@plt+0xc758>
  40f708:	mov	w8, w9
  40f70c:	b	40f734 <__fxstatat@plt+0xc774>
  40f710:	mov	w5, #0x5                   	// #5
  40f714:	b	40f824 <__fxstatat@plt+0xc864>
  40f718:	add	w8, w9, #0x8
  40f71c:	cmn	w9, #0x8
  40f720:	str	w8, [x4, #24]
  40f724:	b.gt	40f734 <__fxstatat@plt+0xc774>
  40f728:	ldr	x10, [x4, #8]
  40f72c:	add	x9, x10, w9, sxtw
  40f730:	b	40f740 <__fxstatat@plt+0xc780>
  40f734:	ldr	x9, [x4]
  40f738:	add	x10, x9, #0x8
  40f73c:	str	x10, [x4]
  40f740:	ldr	x9, [x9]
  40f744:	str	x9, [sp, #48]
  40f748:	cbz	x9, 40f758 <__fxstatat@plt+0xc798>
  40f74c:	tbnz	w8, #31, 40f760 <__fxstatat@plt+0xc7a0>
  40f750:	mov	w9, w8
  40f754:	b	40f77c <__fxstatat@plt+0xc7bc>
  40f758:	mov	w5, #0x6                   	// #6
  40f75c:	b	40f824 <__fxstatat@plt+0xc864>
  40f760:	add	w9, w8, #0x8
  40f764:	cmn	w8, #0x8
  40f768:	str	w9, [x4, #24]
  40f76c:	b.gt	40f77c <__fxstatat@plt+0xc7bc>
  40f770:	ldr	x10, [x4, #8]
  40f774:	add	x8, x10, w8, sxtw
  40f778:	b	40f788 <__fxstatat@plt+0xc7c8>
  40f77c:	ldr	x8, [x4]
  40f780:	add	x10, x8, #0x8
  40f784:	str	x10, [x4]
  40f788:	ldr	x8, [x8]
  40f78c:	str	x8, [sp, #56]
  40f790:	cbz	x8, 40f7a0 <__fxstatat@plt+0xc7e0>
  40f794:	tbnz	w9, #31, 40f7a8 <__fxstatat@plt+0xc7e8>
  40f798:	mov	w8, w9
  40f79c:	b	40f7c4 <__fxstatat@plt+0xc804>
  40f7a0:	mov	w5, #0x7                   	// #7
  40f7a4:	b	40f824 <__fxstatat@plt+0xc864>
  40f7a8:	add	w8, w9, #0x8
  40f7ac:	cmn	w9, #0x8
  40f7b0:	str	w8, [x4, #24]
  40f7b4:	b.gt	40f7c4 <__fxstatat@plt+0xc804>
  40f7b8:	ldr	x10, [x4, #8]
  40f7bc:	add	x9, x10, w9, sxtw
  40f7c0:	b	40f7d0 <__fxstatat@plt+0xc810>
  40f7c4:	ldr	x9, [x4]
  40f7c8:	add	x10, x9, #0x8
  40f7cc:	str	x10, [x4]
  40f7d0:	ldr	x9, [x9]
  40f7d4:	str	x9, [sp, #64]
  40f7d8:	cbz	x9, 40f820 <__fxstatat@plt+0xc860>
  40f7dc:	tbz	w8, #31, 40f7fc <__fxstatat@plt+0xc83c>
  40f7e0:	add	w9, w8, #0x8
  40f7e4:	cmn	w8, #0x8
  40f7e8:	str	w9, [x4, #24]
  40f7ec:	b.gt	40f7fc <__fxstatat@plt+0xc83c>
  40f7f0:	ldr	x9, [x4, #8]
  40f7f4:	add	x8, x9, w8, sxtw
  40f7f8:	b	40f808 <__fxstatat@plt+0xc848>
  40f7fc:	ldr	x8, [x4]
  40f800:	add	x9, x8, #0x8
  40f804:	str	x9, [x4]
  40f808:	ldr	x8, [x8]
  40f80c:	str	x8, [sp, #72]
  40f810:	cmp	x8, #0x0
  40f814:	mov	w8, #0x9                   	// #9
  40f818:	cinc	x5, x8, ne  // ne = any
  40f81c:	b	40f824 <__fxstatat@plt+0xc864>
  40f820:	mov	w5, #0x8                   	// #8
  40f824:	mov	x4, sp
  40f828:	bl	40f220 <__fxstatat@plt+0xc260>
  40f82c:	ldp	x29, x30, [sp, #80]
  40f830:	add	sp, sp, #0x60
  40f834:	ret
  40f838:	sub	sp, sp, #0xf0
  40f83c:	stp	x29, x30, [sp, #224]
  40f840:	add	x29, sp, #0xe0
  40f844:	mov	x8, #0xffffffffffffffe0    	// #-32
  40f848:	mov	x9, sp
  40f84c:	sub	x10, x29, #0x60
  40f850:	movk	x8, #0xff80, lsl #32
  40f854:	add	x11, x29, #0x10
  40f858:	add	x9, x9, #0x80
  40f85c:	add	x10, x10, #0x20
  40f860:	stp	x9, x8, [x29, #-16]
  40f864:	stp	x11, x10, [x29, #-32]
  40f868:	stp	x4, x5, [x29, #-96]
  40f86c:	stp	x6, x7, [x29, #-80]
  40f870:	stp	q0, q1, [sp]
  40f874:	ldp	q0, q1, [x29, #-32]
  40f878:	sub	x4, x29, #0x40
  40f87c:	stp	q2, q3, [sp, #32]
  40f880:	stp	q4, q5, [sp, #64]
  40f884:	stp	q6, q7, [sp, #96]
  40f888:	stp	q0, q1, [x29, #-64]
  40f88c:	bl	40f524 <__fxstatat@plt+0xc564>
  40f890:	ldp	x29, x30, [sp, #224]
  40f894:	add	sp, sp, #0xf0
  40f898:	ret
  40f89c:	stp	x29, x30, [sp, #-16]!
  40f8a0:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f8a4:	add	x1, x1, #0x770
  40f8a8:	mov	w2, #0x5                   	// #5
  40f8ac:	mov	x0, xzr
  40f8b0:	mov	x29, sp
  40f8b4:	bl	402e70 <dcgettext@plt>
  40f8b8:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  40f8bc:	mov	x1, x0
  40f8c0:	add	x2, x2, #0x785
  40f8c4:	mov	w0, #0x1                   	// #1
  40f8c8:	bl	402a90 <__printf_chk@plt>
  40f8cc:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f8d0:	add	x1, x1, #0x79b
  40f8d4:	mov	w2, #0x5                   	// #5
  40f8d8:	mov	x0, xzr
  40f8dc:	bl	402e70 <dcgettext@plt>
  40f8e0:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40f8e4:	adrp	x3, 413000 <__fxstatat@plt+0x10040>
  40f8e8:	mov	x1, x0
  40f8ec:	add	x2, x2, #0x99
  40f8f0:	add	x3, x3, #0x45b
  40f8f4:	mov	w0, #0x1                   	// #1
  40f8f8:	bl	402a90 <__printf_chk@plt>
  40f8fc:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40f900:	add	x1, x1, #0x7af
  40f904:	mov	w2, #0x5                   	// #5
  40f908:	mov	x0, xzr
  40f90c:	bl	402e70 <dcgettext@plt>
  40f910:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40f914:	ldr	x1, [x8, #1176]
  40f918:	ldp	x29, x30, [sp], #16
  40f91c:	b	402e80 <fputs_unlocked@plt>
  40f920:	stp	x29, x30, [sp, #-16]!
  40f924:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40f928:	ldrb	w8, [x8, #2736]
  40f92c:	mov	x29, sp
  40f930:	cmp	w8, #0x1
  40f934:	b.ne	40f950 <__fxstatat@plt+0xc990>  // b.any
  40f938:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40f93c:	ldrb	w8, [x8, #2740]
  40f940:	cmp	w8, #0x0
  40f944:	cset	w0, ne  // ne = any
  40f948:	ldp	x29, x30, [sp], #16
  40f94c:	ret
  40f950:	bl	402880 <geteuid@plt>
  40f954:	cmp	w0, #0x0
  40f958:	adrp	x9, 425000 <__fxstatat@plt+0x22040>
  40f95c:	add	x9, x9, #0xab0
  40f960:	mov	w10, #0x1                   	// #1
  40f964:	cset	w8, eq  // eq = none
  40f968:	strb	w8, [x9, #4]
  40f96c:	strb	w10, [x9]
  40f970:	cmp	w8, #0x0
  40f974:	cset	w0, ne  // ne = any
  40f978:	ldp	x29, x30, [sp], #16
  40f97c:	ret
  40f980:	stp	x29, x30, [sp, #-32]!
  40f984:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40f988:	udiv	x8, x8, x1
  40f98c:	cmp	x8, x0
  40f990:	str	x19, [sp, #16]
  40f994:	mov	x29, sp
  40f998:	b.cc	40f9bc <__fxstatat@plt+0xc9fc>  // b.lo, b.ul, b.last
  40f99c:	mul	x19, x1, x0
  40f9a0:	mov	x0, x19
  40f9a4:	bl	4029f0 <malloc@plt>
  40f9a8:	cbz	x19, 40f9b0 <__fxstatat@plt+0xc9f0>
  40f9ac:	cbz	x0, 40f9bc <__fxstatat@plt+0xc9fc>
  40f9b0:	ldr	x19, [sp, #16]
  40f9b4:	ldp	x29, x30, [sp], #32
  40f9b8:	ret
  40f9bc:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  40f9c0:	stp	x29, x30, [sp, #-32]!
  40f9c4:	str	x19, [sp, #16]
  40f9c8:	mov	x29, sp
  40f9cc:	mov	x19, x0
  40f9d0:	bl	4029f0 <malloc@plt>
  40f9d4:	cbz	x19, 40f9dc <__fxstatat@plt+0xca1c>
  40f9d8:	cbz	x0, 40f9e8 <__fxstatat@plt+0xca28>
  40f9dc:	ldr	x19, [sp, #16]
  40f9e0:	ldp	x29, x30, [sp], #32
  40f9e4:	ret
  40f9e8:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  40f9ec:	stp	x29, x30, [sp, #-32]!
  40f9f0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40f9f4:	udiv	x8, x8, x2
  40f9f8:	cmp	x8, x1
  40f9fc:	str	x19, [sp, #16]
  40fa00:	mov	x29, sp
  40fa04:	b.cc	40fa3c <__fxstatat@plt+0xca7c>  // b.lo, b.ul, b.last
  40fa08:	mul	x19, x2, x1
  40fa0c:	cbz	x0, 40fa20 <__fxstatat@plt+0xca60>
  40fa10:	cbnz	x19, 40fa20 <__fxstatat@plt+0xca60>
  40fa14:	bl	402cf0 <free@plt>
  40fa18:	mov	x0, xzr
  40fa1c:	b	40fa30 <__fxstatat@plt+0xca70>
  40fa20:	mov	x1, x19
  40fa24:	bl	402b20 <realloc@plt>
  40fa28:	cbz	x19, 40fa30 <__fxstatat@plt+0xca70>
  40fa2c:	cbz	x0, 40fa3c <__fxstatat@plt+0xca7c>
  40fa30:	ldr	x19, [sp, #16]
  40fa34:	ldp	x29, x30, [sp], #32
  40fa38:	ret
  40fa3c:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  40fa40:	stp	x29, x30, [sp, #-32]!
  40fa44:	str	x19, [sp, #16]
  40fa48:	mov	x19, x1
  40fa4c:	mov	x29, sp
  40fa50:	cbz	x0, 40fa64 <__fxstatat@plt+0xcaa4>
  40fa54:	cbnz	x19, 40fa64 <__fxstatat@plt+0xcaa4>
  40fa58:	bl	402cf0 <free@plt>
  40fa5c:	mov	x0, xzr
  40fa60:	b	40fa74 <__fxstatat@plt+0xcab4>
  40fa64:	mov	x1, x19
  40fa68:	bl	402b20 <realloc@plt>
  40fa6c:	cbz	x19, 40fa74 <__fxstatat@plt+0xcab4>
  40fa70:	cbz	x0, 40fa80 <__fxstatat@plt+0xcac0>
  40fa74:	ldr	x19, [sp, #16]
  40fa78:	ldp	x29, x30, [sp], #32
  40fa7c:	ret
  40fa80:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  40fa84:	stp	x29, x30, [sp, #-32]!
  40fa88:	ldr	x8, [x1]
  40fa8c:	str	x19, [sp, #16]
  40fa90:	mov	x29, sp
  40fa94:	cbz	x0, 40fad8 <__fxstatat@plt+0xcb18>
  40fa98:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40fa9c:	movk	x9, #0x5554
  40faa0:	udiv	x9, x9, x2
  40faa4:	cmp	x9, x8
  40faa8:	b.ls	40fb14 <__fxstatat@plt+0xcb54>  // b.plast
  40faac:	add	x8, x8, x8, lsr #1
  40fab0:	add	x9, x8, #0x1
  40fab4:	mul	x8, x9, x2
  40fab8:	str	x9, [x1]
  40fabc:	cbz	x8, 40fb18 <__fxstatat@plt+0xcb58>
  40fac0:	mov	x1, x8
  40fac4:	bl	402b20 <realloc@plt>
  40fac8:	cbz	x0, 40fb14 <__fxstatat@plt+0xcb54>
  40facc:	ldr	x19, [sp, #16]
  40fad0:	ldp	x29, x30, [sp], #32
  40fad4:	ret
  40fad8:	cbnz	x8, 40faec <__fxstatat@plt+0xcb2c>
  40fadc:	mov	w8, #0x80                  	// #128
  40fae0:	udiv	x8, x8, x2
  40fae4:	cmp	x2, #0x80
  40fae8:	cinc	x8, x8, hi  // hi = pmore
  40faec:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40faf0:	udiv	x9, x9, x2
  40faf4:	cmp	x9, x8
  40faf8:	b.cc	40fb14 <__fxstatat@plt+0xcb54>  // b.lo, b.ul, b.last
  40fafc:	mul	x19, x8, x2
  40fb00:	mov	x0, x19
  40fb04:	str	x8, [x1]
  40fb08:	bl	4029f0 <malloc@plt>
  40fb0c:	cbz	x19, 40facc <__fxstatat@plt+0xcb0c>
  40fb10:	cbnz	x0, 40facc <__fxstatat@plt+0xcb0c>
  40fb14:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  40fb18:	bl	402cf0 <free@plt>
  40fb1c:	mov	x0, xzr
  40fb20:	ldr	x19, [sp, #16]
  40fb24:	ldp	x29, x30, [sp], #32
  40fb28:	ret
  40fb2c:	stp	x29, x30, [sp, #-32]!
  40fb30:	str	x19, [sp, #16]
  40fb34:	mov	x29, sp
  40fb38:	mov	x19, x0
  40fb3c:	bl	4029f0 <malloc@plt>
  40fb40:	cbz	x19, 40fb48 <__fxstatat@plt+0xcb88>
  40fb44:	cbz	x0, 40fb54 <__fxstatat@plt+0xcb94>
  40fb48:	ldr	x19, [sp, #16]
  40fb4c:	ldp	x29, x30, [sp], #32
  40fb50:	ret
  40fb54:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  40fb58:	stp	x29, x30, [sp, #-16]!
  40fb5c:	ldr	x8, [x1]
  40fb60:	mov	x29, sp
  40fb64:	cbz	x0, 40fb98 <__fxstatat@plt+0xcbd8>
  40fb68:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40fb6c:	movk	x9, #0x5554
  40fb70:	cmp	x8, x9
  40fb74:	b.cs	40fbdc <__fxstatat@plt+0xcc1c>  // b.hs, b.nlast
  40fb78:	add	x8, x8, x8, lsr #1
  40fb7c:	adds	x8, x8, #0x1
  40fb80:	str	x8, [x1]
  40fb84:	b.eq	40fbb8 <__fxstatat@plt+0xcbf8>  // b.none
  40fb88:	mov	x1, x8
  40fb8c:	bl	402b20 <realloc@plt>
  40fb90:	cbnz	x0, 40fbb0 <__fxstatat@plt+0xcbf0>
  40fb94:	b	40fbdc <__fxstatat@plt+0xcc1c>
  40fb98:	cbz	x8, 40fbc8 <__fxstatat@plt+0xcc08>
  40fb9c:	tbnz	x8, #63, 40fbdc <__fxstatat@plt+0xcc1c>
  40fba0:	mov	x0, x8
  40fba4:	str	x8, [x1]
  40fba8:	bl	4029f0 <malloc@plt>
  40fbac:	cbz	x0, 40fbdc <__fxstatat@plt+0xcc1c>
  40fbb0:	ldp	x29, x30, [sp], #16
  40fbb4:	ret
  40fbb8:	bl	402cf0 <free@plt>
  40fbbc:	mov	x0, xzr
  40fbc0:	ldp	x29, x30, [sp], #16
  40fbc4:	ret
  40fbc8:	mov	w8, #0x80                  	// #128
  40fbcc:	mov	x0, x8
  40fbd0:	str	x8, [x1]
  40fbd4:	bl	4029f0 <malloc@plt>
  40fbd8:	cbnz	x0, 40fbb0 <__fxstatat@plt+0xcbf0>
  40fbdc:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  40fbe0:	stp	x29, x30, [sp, #-32]!
  40fbe4:	stp	x20, x19, [sp, #16]
  40fbe8:	mov	x29, sp
  40fbec:	mov	x19, x0
  40fbf0:	bl	4029f0 <malloc@plt>
  40fbf4:	mov	x20, x0
  40fbf8:	cbz	x19, 40fc00 <__fxstatat@plt+0xcc40>
  40fbfc:	cbz	x20, 40fc20 <__fxstatat@plt+0xcc60>
  40fc00:	mov	x0, x20
  40fc04:	mov	w1, wzr
  40fc08:	mov	x2, x19
  40fc0c:	bl	402ab0 <memset@plt>
  40fc10:	mov	x0, x20
  40fc14:	ldp	x20, x19, [sp, #16]
  40fc18:	ldp	x29, x30, [sp], #32
  40fc1c:	ret
  40fc20:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  40fc24:	stp	x29, x30, [sp, #-16]!
  40fc28:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40fc2c:	udiv	x8, x8, x1
  40fc30:	cmp	x8, x0
  40fc34:	mov	x29, sp
  40fc38:	b.cc	40fc4c <__fxstatat@plt+0xcc8c>  // b.lo, b.ul, b.last
  40fc3c:	bl	40ff84 <__fxstatat@plt+0xcfc4>
  40fc40:	cbz	x0, 40fc4c <__fxstatat@plt+0xcc8c>
  40fc44:	ldp	x29, x30, [sp], #16
  40fc48:	ret
  40fc4c:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  40fc50:	stp	x29, x30, [sp, #-48]!
  40fc54:	stp	x20, x19, [sp, #32]
  40fc58:	mov	x20, x0
  40fc5c:	mov	x0, x1
  40fc60:	str	x21, [sp, #16]
  40fc64:	mov	x29, sp
  40fc68:	mov	x19, x1
  40fc6c:	bl	4029f0 <malloc@plt>
  40fc70:	mov	x21, x0
  40fc74:	cbz	x19, 40fc7c <__fxstatat@plt+0xccbc>
  40fc78:	cbz	x21, 40fca0 <__fxstatat@plt+0xcce0>
  40fc7c:	mov	x0, x21
  40fc80:	mov	x1, x20
  40fc84:	mov	x2, x19
  40fc88:	bl	402800 <memcpy@plt>
  40fc8c:	mov	x0, x21
  40fc90:	ldp	x20, x19, [sp, #32]
  40fc94:	ldr	x21, [sp, #16]
  40fc98:	ldp	x29, x30, [sp], #48
  40fc9c:	ret
  40fca0:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  40fca4:	stp	x29, x30, [sp, #-48]!
  40fca8:	str	x21, [sp, #16]
  40fcac:	stp	x20, x19, [sp, #32]
  40fcb0:	mov	x29, sp
  40fcb4:	mov	x19, x0
  40fcb8:	bl	402820 <strlen@plt>
  40fcbc:	add	x20, x0, #0x1
  40fcc0:	mov	x0, x20
  40fcc4:	bl	4029f0 <malloc@plt>
  40fcc8:	mov	x21, x0
  40fccc:	cbz	x20, 40fcd4 <__fxstatat@plt+0xcd14>
  40fcd0:	cbz	x21, 40fcf8 <__fxstatat@plt+0xcd38>
  40fcd4:	mov	x0, x21
  40fcd8:	mov	x1, x19
  40fcdc:	mov	x2, x20
  40fce0:	bl	402800 <memcpy@plt>
  40fce4:	mov	x0, x21
  40fce8:	ldp	x20, x19, [sp, #32]
  40fcec:	ldr	x21, [sp, #16]
  40fcf0:	ldp	x29, x30, [sp], #48
  40fcf4:	ret
  40fcf8:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  40fcfc:	stp	x29, x30, [sp, #-32]!
  40fd00:	str	x19, [sp, #16]
  40fd04:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40fd08:	ldr	w19, [x8, #1048]
  40fd0c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  40fd10:	add	x1, x1, #0x81f
  40fd14:	mov	w2, #0x5                   	// #5
  40fd18:	mov	x0, xzr
  40fd1c:	mov	x29, sp
  40fd20:	bl	402e70 <dcgettext@plt>
  40fd24:	adrp	x2, 413000 <__fxstatat@plt+0x10040>
  40fd28:	mov	x3, x0
  40fd2c:	add	x2, x2, #0xb4a
  40fd30:	mov	w0, w19
  40fd34:	mov	w1, wzr
  40fd38:	bl	402850 <error@plt>
  40fd3c:	bl	402bd0 <abort@plt>
  40fd40:	sub	sp, sp, #0x80
  40fd44:	str	x23, [sp, #80]
  40fd48:	mov	x2, x0
  40fd4c:	mov	x23, xzr
  40fd50:	mov	x8, x0
  40fd54:	stp	x29, x30, [sp, #64]
  40fd58:	stp	x22, x21, [sp, #96]
  40fd5c:	stp	x20, x19, [sp, #112]
  40fd60:	add	x29, sp, #0x40
  40fd64:	ldrb	w9, [x8]
  40fd68:	cmp	w9, #0x25
  40fd6c:	b.ne	40fd8c <__fxstatat@plt+0xcdcc>  // b.any
  40fd70:	ldrb	w9, [x8, #1]
  40fd74:	cmp	w9, #0x73
  40fd78:	b.ne	40fe00 <__fxstatat@plt+0xce40>  // b.any
  40fd7c:	sub	x23, x23, #0x1
  40fd80:	ldrb	w9, [x8, #2]!
  40fd84:	cmp	w9, #0x25
  40fd88:	b.eq	40fd70 <__fxstatat@plt+0xcdb0>  // b.none
  40fd8c:	cbnz	w9, 40fe00 <__fxstatat@plt+0xce40>
  40fd90:	ldp	q1, q0, [x1]
  40fd94:	stp	q1, q0, [sp]
  40fd98:	stp	q1, q0, [sp, #32]
  40fd9c:	cbz	x23, 40fe58 <__fxstatat@plt+0xce98>
  40fda0:	ldr	x20, [sp, #40]
  40fda4:	ldr	w8, [sp, #56]
  40fda8:	mov	x19, xzr
  40fdac:	mov	x21, x23
  40fdb0:	b	40fdd4 <__fxstatat@plt+0xce14>
  40fdb4:	add	x8, x20, w8, sxtw
  40fdb8:	ldr	x0, [x8]
  40fdbc:	bl	402820 <strlen@plt>
  40fdc0:	adds	x8, x19, x0
  40fdc4:	csinv	x19, x8, xzr, cc  // cc = lo, ul, last
  40fdc8:	adds	x21, x21, #0x1
  40fdcc:	mov	w8, w22
  40fdd0:	b.cs	40fe3c <__fxstatat@plt+0xce7c>  // b.hs, b.nlast
  40fdd4:	tbnz	w8, #31, 40fde0 <__fxstatat@plt+0xce20>
  40fdd8:	mov	w22, w8
  40fddc:	b	40fdf0 <__fxstatat@plt+0xce30>
  40fde0:	add	w22, w8, #0x8
  40fde4:	cmn	w8, #0x8
  40fde8:	str	w22, [sp, #56]
  40fdec:	b.le	40fdb4 <__fxstatat@plt+0xcdf4>
  40fdf0:	ldr	x8, [sp, #32]
  40fdf4:	add	x9, x8, #0x8
  40fdf8:	str	x9, [sp, #32]
  40fdfc:	b	40fdb8 <__fxstatat@plt+0xcdf8>
  40fe00:	ldp	q1, q0, [x1]
  40fe04:	mov	x0, sp
  40fe08:	add	x3, sp, #0x20
  40fe0c:	mov	w1, #0x1                   	// #1
  40fe10:	stp	q1, q0, [sp, #32]
  40fe14:	bl	402a30 <__vasprintf_chk@plt>
  40fe18:	tbnz	w0, #31, 40fe24 <__fxstatat@plt+0xce64>
  40fe1c:	ldr	x19, [sp]
  40fe20:	b	40fee4 <__fxstatat@plt+0xcf24>
  40fe24:	bl	402f10 <__errno_location@plt>
  40fe28:	ldr	w8, [x0]
  40fe2c:	cmp	w8, #0xc
  40fe30:	b.eq	40ff00 <__fxstatat@plt+0xcf40>  // b.none
  40fe34:	mov	x19, xzr
  40fe38:	b	40fee4 <__fxstatat@plt+0xcf24>
  40fe3c:	lsr	x8, x19, #31
  40fe40:	cbz	x8, 40fe70 <__fxstatat@plt+0xceb0>
  40fe44:	bl	402f10 <__errno_location@plt>
  40fe48:	mov	w8, #0x4b                  	// #75
  40fe4c:	mov	x19, xzr
  40fe50:	str	w8, [x0]
  40fe54:	b	40fee4 <__fxstatat@plt+0xcf24>
  40fe58:	mov	w0, #0x1                   	// #1
  40fe5c:	bl	40f9c0 <__fxstatat@plt+0xca00>
  40fe60:	mov	x19, x0
  40fe64:	mov	x20, x0
  40fe68:	strb	wzr, [x0]
  40fe6c:	b	40fee4 <__fxstatat@plt+0xcf24>
  40fe70:	add	x0, x19, #0x1
  40fe74:	bl	40f9c0 <__fxstatat@plt+0xca00>
  40fe78:	mov	x19, x0
  40fe7c:	mov	x20, x0
  40fe80:	b	40febc <__fxstatat@plt+0xcefc>
  40fe84:	ldr	x8, [sp]
  40fe88:	add	x9, x8, #0x8
  40fe8c:	str	x9, [sp]
  40fe90:	ldr	x21, [x8]
  40fe94:	mov	x0, x21
  40fe98:	bl	402820 <strlen@plt>
  40fe9c:	mov	x22, x0
  40fea0:	mov	x0, x20
  40fea4:	mov	x1, x21
  40fea8:	mov	x2, x22
  40feac:	bl	402800 <memcpy@plt>
  40feb0:	adds	x23, x23, #0x1
  40feb4:	add	x20, x20, x22
  40feb8:	b.cs	40fee0 <__fxstatat@plt+0xcf20>  // b.hs, b.nlast
  40febc:	ldrsw	x8, [sp, #24]
  40fec0:	tbz	w8, #31, 40fe84 <__fxstatat@plt+0xcec4>
  40fec4:	add	w9, w8, #0x8
  40fec8:	cmn	w8, #0x8
  40fecc:	str	w9, [sp, #24]
  40fed0:	b.gt	40fe84 <__fxstatat@plt+0xcec4>
  40fed4:	ldr	x9, [sp, #8]
  40fed8:	add	x8, x9, x8
  40fedc:	b	40fe90 <__fxstatat@plt+0xced0>
  40fee0:	strb	wzr, [x20]
  40fee4:	mov	x0, x19
  40fee8:	ldp	x20, x19, [sp, #112]
  40feec:	ldp	x22, x21, [sp, #96]
  40fef0:	ldr	x23, [sp, #80]
  40fef4:	ldp	x29, x30, [sp, #64]
  40fef8:	add	sp, sp, #0x80
  40fefc:	ret
  40ff00:	bl	40fcfc <__fxstatat@plt+0xcd3c>
  40ff04:	sub	sp, sp, #0x30
  40ff08:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  40ff0c:	ldr	x3, [x8, #1184]
  40ff10:	stp	x29, x30, [sp, #16]
  40ff14:	add	x29, sp, #0x10
  40ff18:	add	x0, x29, #0x18
  40ff1c:	add	x1, sp, #0x8
  40ff20:	mov	w2, #0xa                   	// #10
  40ff24:	str	x19, [sp, #32]
  40ff28:	str	xzr, [x29, #24]
  40ff2c:	str	xzr, [sp, #8]
  40ff30:	bl	402f40 <__getdelim@plt>
  40ff34:	subs	x8, x0, #0x1
  40ff38:	b.lt	40ff64 <__fxstatat@plt+0xcfa4>  // b.tstop
  40ff3c:	ldr	x0, [x29, #24]
  40ff40:	ldrb	w9, [x0, x8]
  40ff44:	cmp	w9, #0xa
  40ff48:	b.ne	40ff54 <__fxstatat@plt+0xcf94>  // b.any
  40ff4c:	strb	wzr, [x0, x8]
  40ff50:	ldr	x0, [x29, #24]
  40ff54:	bl	402860 <rpmatch@plt>
  40ff58:	cmp	w0, #0x0
  40ff5c:	cset	w19, gt
  40ff60:	b	40ff68 <__fxstatat@plt+0xcfa8>
  40ff64:	mov	w19, wzr
  40ff68:	ldr	x0, [x29, #24]
  40ff6c:	bl	402cf0 <free@plt>
  40ff70:	mov	w0, w19
  40ff74:	ldr	x19, [sp, #32]
  40ff78:	ldp	x29, x30, [sp, #16]
  40ff7c:	add	sp, sp, #0x30
  40ff80:	ret
  40ff84:	mov	x8, x1
  40ff88:	mov	w1, #0x1                   	// #1
  40ff8c:	mov	w9, #0x1                   	// #1
  40ff90:	cbz	x0, 40ffc8 <__fxstatat@plt+0xd008>
  40ff94:	cbz	x8, 40ffc8 <__fxstatat@plt+0xd008>
  40ff98:	umulh	x10, x8, x0
  40ff9c:	mov	x1, x8
  40ffa0:	mov	x9, x0
  40ffa4:	cbz	x10, 40ffc8 <__fxstatat@plt+0xd008>
  40ffa8:	stp	x29, x30, [sp, #-16]!
  40ffac:	mov	x29, sp
  40ffb0:	bl	402f10 <__errno_location@plt>
  40ffb4:	mov	w8, #0xc                   	// #12
  40ffb8:	str	w8, [x0]
  40ffbc:	mov	x0, xzr
  40ffc0:	ldp	x29, x30, [sp], #16
  40ffc4:	ret
  40ffc8:	mov	x0, x9
  40ffcc:	b	402af0 <calloc@plt>
  40ffd0:	stp	x29, x30, [sp, #-32]!
  40ffd4:	str	x19, [sp, #16]
  40ffd8:	mov	x19, x0
  40ffdc:	mov	x29, sp
  40ffe0:	cbz	x0, 410008 <__fxstatat@plt+0xd048>
  40ffe4:	mov	x0, x19
  40ffe8:	bl	402e90 <__freading@plt>
  40ffec:	cbz	w0, 410008 <__fxstatat@plt+0xd048>
  40fff0:	ldrb	w8, [x19, #1]
  40fff4:	tbz	w8, #0, 410008 <__fxstatat@plt+0xd048>
  40fff8:	mov	w2, #0x1                   	// #1
  40fffc:	mov	x0, x19
  410000:	mov	x1, xzr
  410004:	bl	410058 <__fxstatat@plt+0xd098>
  410008:	mov	x0, x19
  41000c:	ldr	x19, [sp, #16]
  410010:	ldp	x29, x30, [sp], #32
  410014:	b	402dd0 <fflush@plt>
  410018:	ldp	x9, x8, [x0, #32]
  41001c:	cmp	x8, x9
  410020:	b.ls	41002c <__fxstatat@plt+0xd06c>  // b.plast
  410024:	mov	x0, xzr
  410028:	ret
  41002c:	ldp	x9, x8, [x0, #8]
  410030:	ldrb	w10, [x0, #1]
  410034:	sub	x8, x8, x9
  410038:	tbnz	w10, #0, 410044 <__fxstatat@plt+0xd084>
  41003c:	add	x0, x8, xzr
  410040:	ret
  410044:	ldr	x9, [x0, #88]
  410048:	ldr	x10, [x0, #72]
  41004c:	sub	x9, x9, x10
  410050:	add	x0, x8, x9
  410054:	ret
  410058:	stp	x29, x30, [sp, #-48]!
  41005c:	str	x21, [sp, #16]
  410060:	stp	x20, x19, [sp, #32]
  410064:	ldp	x9, x8, [x0, #8]
  410068:	mov	w20, w2
  41006c:	mov	x19, x0
  410070:	mov	x21, x1
  410074:	cmp	x8, x9
  410078:	mov	x29, sp
  41007c:	b.ne	410094 <__fxstatat@plt+0xd0d4>  // b.any
  410080:	ldp	x9, x8, [x19, #32]
  410084:	cmp	x8, x9
  410088:	b.ne	410094 <__fxstatat@plt+0xd0d4>  // b.any
  41008c:	ldr	x8, [x19, #72]
  410090:	cbz	x8, 4100b0 <__fxstatat@plt+0xd0f0>
  410094:	mov	x0, x19
  410098:	mov	x1, x21
  41009c:	mov	w2, w20
  4100a0:	ldp	x20, x19, [sp, #32]
  4100a4:	ldr	x21, [sp, #16]
  4100a8:	ldp	x29, x30, [sp], #48
  4100ac:	b	402ce0 <fseeko@plt>
  4100b0:	mov	x0, x19
  4100b4:	bl	402990 <fileno@plt>
  4100b8:	mov	x1, x21
  4100bc:	mov	w2, w20
  4100c0:	bl	402950 <lseek@plt>
  4100c4:	cmn	x0, #0x1
  4100c8:	b.eq	4100e4 <__fxstatat@plt+0xd124>  // b.none
  4100cc:	ldr	w9, [x19]
  4100d0:	mov	x8, x0
  4100d4:	mov	w0, wzr
  4100d8:	str	x8, [x19, #144]
  4100dc:	and	w9, w9, #0xffffffef
  4100e0:	str	w9, [x19]
  4100e4:	ldp	x20, x19, [sp, #32]
  4100e8:	ldr	x21, [sp, #16]
  4100ec:	ldp	x29, x30, [sp], #48
  4100f0:	ret
  4100f4:	sub	sp, sp, #0x40
  4100f8:	stp	x29, x30, [sp, #16]
  4100fc:	add	x29, sp, #0x10
  410100:	cmp	x0, #0x0
  410104:	sub	x8, x29, #0x4
  410108:	stp	x20, x19, [sp, #48]
  41010c:	csel	x20, x8, x0, eq  // eq = none
  410110:	mov	x0, x20
  410114:	stp	x22, x21, [sp, #32]
  410118:	mov	x22, x2
  41011c:	mov	x19, x1
  410120:	bl	4027f0 <mbrtowc@plt>
  410124:	mov	x21, x0
  410128:	cbz	x22, 41014c <__fxstatat@plt+0xd18c>
  41012c:	cmn	x21, #0x2
  410130:	b.cc	41014c <__fxstatat@plt+0xd18c>  // b.lo, b.ul, b.last
  410134:	mov	w0, wzr
  410138:	bl	410764 <__fxstatat@plt+0xd7a4>
  41013c:	tbnz	w0, #0, 41014c <__fxstatat@plt+0xd18c>
  410140:	ldrb	w8, [x19]
  410144:	mov	w21, #0x1                   	// #1
  410148:	str	w8, [x20]
  41014c:	mov	x0, x21
  410150:	ldp	x20, x19, [sp, #48]
  410154:	ldp	x22, x21, [sp, #32]
  410158:	ldp	x29, x30, [sp, #16]
  41015c:	add	sp, sp, #0x40
  410160:	ret
  410164:	and	w9, w1, #0xf000
  410168:	mov	w8, w1
  41016c:	cmp	w9, #0x1, lsl #12
  410170:	mov	x9, x0
  410174:	b.ne	410188 <__fxstatat@plt+0xd1c8>  // b.any
  410178:	cbnz	x2, 410188 <__fxstatat@plt+0xd1c8>
  41017c:	and	w1, w8, #0xffffefff
  410180:	mov	x0, x9
  410184:	b	402960 <mkfifo@plt>
  410188:	sub	sp, sp, #0x20
  41018c:	str	x2, [sp, #8]
  410190:	add	x3, sp, #0x8
  410194:	mov	w0, wzr
  410198:	mov	x1, x9
  41019c:	mov	w2, w8
  4101a0:	stp	x29, x30, [sp, #16]
  4101a4:	add	x29, sp, #0x10
  4101a8:	bl	402890 <__xmknod@plt>
  4101ac:	ldp	x29, x30, [sp, #16]
  4101b0:	add	sp, sp, #0x20
  4101b4:	ret
  4101b8:	sub	sp, sp, #0x40
  4101bc:	stp	x29, x30, [sp, #16]
  4101c0:	add	x29, sp, #0x10
  4101c4:	add	x2, x29, #0x18
  4101c8:	mov	w1, wzr
  4101cc:	str	x21, [sp, #32]
  4101d0:	stp	x20, x19, [sp, #48]
  4101d4:	mov	x19, x0
  4101d8:	bl	402d50 <acl_get_entry@plt>
  4101dc:	cmp	w0, #0x1
  4101e0:	b.lt	41023c <__fxstatat@plt+0xd27c>  // b.tstop
  4101e4:	mov	x21, #0x12                  	// #18
  4101e8:	mov	w20, #0x1                   	// #1
  4101ec:	movk	x21, #0x1, lsl #32
  4101f0:	ldr	x0, [x29, #24]
  4101f4:	sub	x1, x29, #0x4
  4101f8:	bl	402aa0 <acl_get_tag_type@plt>
  4101fc:	tbnz	w0, #31, 410238 <__fxstatat@plt+0xd278>
  410200:	ldur	w8, [x29, #-4]
  410204:	mov	w0, #0x1                   	// #1
  410208:	cmp	w8, #0x20
  41020c:	b.hi	41023c <__fxstatat@plt+0xd27c>  // b.pmore
  410210:	lsl	x8, x20, x8
  410214:	tst	x8, x21
  410218:	b.eq	41023c <__fxstatat@plt+0xd27c>  // b.none
  41021c:	add	x2, x29, #0x18
  410220:	mov	w1, #0x1                   	// #1
  410224:	mov	x0, x19
  410228:	bl	402d50 <acl_get_entry@plt>
  41022c:	cmp	w0, #0x0
  410230:	b.gt	4101f0 <__fxstatat@plt+0xd230>
  410234:	b	41023c <__fxstatat@plt+0xd27c>
  410238:	mov	w0, #0xffffffff            	// #-1
  41023c:	ldp	x20, x19, [sp, #48]
  410240:	ldr	x21, [sp, #32]
  410244:	ldp	x29, x30, [sp, #16]
  410248:	add	sp, sp, #0x40
  41024c:	ret
  410250:	stp	x29, x30, [sp, #-16]!
  410254:	mov	x29, sp
  410258:	bl	402870 <acl_entries@plt>
  41025c:	cmp	w0, #0x0
  410260:	cset	w0, gt
  410264:	ldp	x29, x30, [sp], #16
  410268:	ret
  41026c:	stp	x29, x30, [sp, #-32]!
  410270:	str	x19, [sp, #16]
  410274:	mov	x19, x0
  410278:	ldr	x0, [x0, #8]
  41027c:	mov	x29, sp
  410280:	cbz	x0, 410288 <__fxstatat@plt+0xd2c8>
  410284:	bl	402fb0 <acl_free@plt>
  410288:	ldr	x0, [x19, #16]
  41028c:	cbz	x0, 41029c <__fxstatat@plt+0xd2dc>
  410290:	ldr	x19, [sp, #16]
  410294:	ldp	x29, x30, [sp], #32
  410298:	b	402fb0 <acl_free@plt>
  41029c:	ldr	x19, [sp, #16]
  4102a0:	ldp	x29, x30, [sp], #32
  4102a4:	ret
  4102a8:	stp	x29, x30, [sp, #-48]!
  4102ac:	str	x21, [sp, #16]
  4102b0:	stp	x20, x19, [sp, #32]
  4102b4:	mov	x19, x3
  4102b8:	mov	w21, w2
  4102bc:	mov	x20, x0
  4102c0:	movi	v0.2d, #0x0
  4102c4:	cmn	w1, #0x1
  4102c8:	mov	x29, sp
  4102cc:	stp	q0, q0, [x3]
  4102d0:	str	w2, [x3]
  4102d4:	b.eq	41031c <__fxstatat@plt+0xd35c>  // b.none
  4102d8:	mov	w0, w1
  4102dc:	bl	402b60 <acl_get_fd@plt>
  4102e0:	str	x0, [x19, #8]
  4102e4:	cbz	x0, 410330 <__fxstatat@plt+0xd370>
  4102e8:	and	w8, w21, #0xf000
  4102ec:	cmp	w8, #0x4, lsl #12
  4102f0:	b.ne	410308 <__fxstatat@plt+0xd348>  // b.any
  4102f4:	mov	w1, #0x4000                	// #16384
  4102f8:	mov	x0, x20
  4102fc:	bl	402cd0 <acl_get_file@plt>
  410300:	str	x0, [x19, #16]
  410304:	cbz	x0, 410350 <__fxstatat@plt+0xd390>
  410308:	mov	w0, wzr
  41030c:	ldp	x20, x19, [sp, #32]
  410310:	ldr	x21, [sp, #16]
  410314:	ldp	x29, x30, [sp], #48
  410318:	ret
  41031c:	mov	w1, #0x8000                	// #32768
  410320:	mov	x0, x20
  410324:	bl	402cd0 <acl_get_file@plt>
  410328:	str	x0, [x19, #8]
  41032c:	cbnz	x0, 4102e8 <__fxstatat@plt+0xd328>
  410330:	bl	402f10 <__errno_location@plt>
  410334:	ldr	w0, [x0]
  410338:	bl	4116ac <__fxstatat@plt+0xe6ec>
  41033c:	sbfx	w0, w0, #0, #1
  410340:	ldp	x20, x19, [sp, #32]
  410344:	ldr	x21, [sp, #16]
  410348:	ldp	x29, x30, [sp], #48
  41034c:	ret
  410350:	mov	w0, #0xffffffff            	// #-1
  410354:	ldp	x20, x19, [sp, #32]
  410358:	ldr	x21, [sp, #16]
  41035c:	ldp	x29, x30, [sp], #48
  410360:	ret
  410364:	cmn	w1, #0x1
  410368:	b.eq	410378 <__fxstatat@plt+0xd3b8>  // b.none
  41036c:	mov	w0, w1
  410370:	mov	w1, w2
  410374:	b	402ae0 <fchmod@plt>
  410378:	mov	w1, w2
  41037c:	b	402a10 <chmod@plt>
  410380:	sub	sp, sp, #0x50
  410384:	stp	x29, x30, [sp, #16]
  410388:	add	x29, sp, #0x10
  41038c:	stp	x24, x23, [sp, #32]
  410390:	stp	x22, x21, [sp, #48]
  410394:	stp	x20, x19, [sp, #64]
  410398:	sturb	wzr, [x29, #-4]
  41039c:	ldr	w8, [x0]
  4103a0:	mov	w19, w2
  4103a4:	mov	x21, x0
  4103a8:	mov	x20, x1
  4103ac:	ands	w22, w8, #0xe00
  4103b0:	b.eq	4103e0 <__fxstatat@plt+0xd420>  // b.none
  4103b4:	cmn	w19, #0x1
  4103b8:	b.eq	4103d0 <__fxstatat@plt+0xd410>  // b.none
  4103bc:	mov	w0, w19
  4103c0:	mov	w1, w8
  4103c4:	bl	402ae0 <fchmod@plt>
  4103c8:	cbnz	w0, 4104b4 <__fxstatat@plt+0xd4f4>
  4103cc:	b	4103e0 <__fxstatat@plt+0xd420>
  4103d0:	mov	x0, x20
  4103d4:	mov	w1, w8
  4103d8:	bl	402a10 <chmod@plt>
  4103dc:	cbnz	w0, 4104b4 <__fxstatat@plt+0xd4f4>
  4103e0:	sub	x4, x29, #0x4
  4103e4:	mov	x0, x21
  4103e8:	mov	x1, x20
  4103ec:	mov	w2, w19
  4103f0:	mov	w3, wzr
  4103f4:	bl	4104d0 <__fxstatat@plt+0xd510>
  4103f8:	ldurb	w8, [x29, #-4]
  4103fc:	cbnz	w8, 4104b8 <__fxstatat@plt+0xd4f8>
  410400:	cbz	w0, 410440 <__fxstatat@plt+0xd480>
  410404:	bl	402f10 <__errno_location@plt>
  410408:	ldr	w24, [x0]
  41040c:	sub	x4, x29, #0x4
  410410:	mov	w3, #0x1                   	// #1
  410414:	mov	x0, x21
  410418:	mov	x1, x20
  41041c:	mov	w2, w19
  410420:	bl	4104d0 <__fxstatat@plt+0xd510>
  410424:	ldurb	w23, [x29, #-4]
  410428:	cbz	w24, 410438 <__fxstatat@plt+0xd478>
  41042c:	bl	402f10 <__errno_location@plt>
  410430:	str	w24, [x0]
  410434:	mov	w0, #0xffffffff            	// #-1
  410438:	cbz	w22, 410460 <__fxstatat@plt+0xd4a0>
  41043c:	b	4104b8 <__fxstatat@plt+0xd4f8>
  410440:	sub	x4, x29, #0x4
  410444:	mov	w3, #0x1                   	// #1
  410448:	mov	x0, x21
  41044c:	mov	x1, x20
  410450:	mov	w2, w19
  410454:	bl	4104d0 <__fxstatat@plt+0xd510>
  410458:	ldurb	w23, [x29, #-4]
  41045c:	cbnz	w22, 4104b8 <__fxstatat@plt+0xd4f8>
  410460:	cmp	w23, #0x1
  410464:	b.eq	4104b8 <__fxstatat@plt+0xd4f8>  // b.none
  410468:	cbz	w0, 410490 <__fxstatat@plt+0xd4d0>
  41046c:	bl	402f10 <__errno_location@plt>
  410470:	ldr	w22, [x0]
  410474:	ldr	w1, [x21]
  410478:	cmn	w19, #0x1
  41047c:	b.eq	4104a0 <__fxstatat@plt+0xd4e0>  // b.none
  410480:	mov	w0, w19
  410484:	bl	402ae0 <fchmod@plt>
  410488:	cbnz	w22, 4104ac <__fxstatat@plt+0xd4ec>
  41048c:	b	4104b8 <__fxstatat@plt+0xd4f8>
  410490:	mov	w22, wzr
  410494:	ldr	w1, [x21]
  410498:	cmn	w19, #0x1
  41049c:	b.ne	410480 <__fxstatat@plt+0xd4c0>  // b.any
  4104a0:	mov	x0, x20
  4104a4:	bl	402a10 <chmod@plt>
  4104a8:	cbz	w22, 4104b8 <__fxstatat@plt+0xd4f8>
  4104ac:	bl	402f10 <__errno_location@plt>
  4104b0:	str	w22, [x0]
  4104b4:	mov	w0, #0xffffffff            	// #-1
  4104b8:	ldp	x20, x19, [sp, #64]
  4104bc:	ldp	x22, x21, [sp, #48]
  4104c0:	ldp	x24, x23, [sp, #32]
  4104c4:	ldp	x29, x30, [sp, #16]
  4104c8:	add	sp, sp, #0x50
  4104cc:	ret
  4104d0:	stp	x29, x30, [sp, #-64]!
  4104d4:	stp	x22, x21, [sp, #32]
  4104d8:	stp	x20, x19, [sp, #48]
  4104dc:	ldrb	w8, [x0, #24]
  4104e0:	str	x23, [sp, #16]
  4104e4:	mov	x29, sp
  4104e8:	cbz	w8, 410508 <__fxstatat@plt+0xd548>
  4104ec:	mov	w23, wzr
  4104f0:	mov	w0, w23
  4104f4:	ldp	x20, x19, [sp, #48]
  4104f8:	ldp	x22, x21, [sp, #32]
  4104fc:	ldr	x23, [sp, #16]
  410500:	ldp	x29, x30, [sp], #64
  410504:	ret
  410508:	mov	w23, w2
  41050c:	ldr	x2, [x0, #8]
  410510:	mov	x22, x4
  410514:	mov	w21, w3
  410518:	mov	x19, x0
  41051c:	mov	x20, x1
  410520:	cbz	w3, 41054c <__fxstatat@plt+0xd58c>
  410524:	cbz	x2, 410530 <__fxstatat@plt+0xd570>
  410528:	mov	x0, x2
  41052c:	bl	402fb0 <acl_free@plt>
  410530:	ldr	w0, [x19]
  410534:	bl	402b50 <acl_from_mode@plt>
  410538:	mov	x2, x0
  41053c:	str	x0, [x19, #8]
  410540:	cbnz	x0, 410550 <__fxstatat@plt+0xd590>
  410544:	mov	w23, #0xffffffff            	// #-1
  410548:	b	4104f0 <__fxstatat@plt+0xd530>
  41054c:	cbz	x2, 4104ec <__fxstatat@plt+0xd52c>
  410550:	cmn	w23, #0x1
  410554:	b.eq	410598 <__fxstatat@plt+0xd5d8>  // b.none
  410558:	mov	w0, w23
  41055c:	mov	x1, x2
  410560:	bl	402830 <acl_set_fd@plt>
  410564:	mov	w23, w0
  410568:	cbz	w0, 4105ac <__fxstatat@plt+0xd5ec>
  41056c:	bl	402f10 <__errno_location@plt>
  410570:	ldr	w0, [x0]
  410574:	bl	4116ac <__fxstatat@plt+0xe6ec>
  410578:	tbnz	w0, #0, 4104f0 <__fxstatat@plt+0xd530>
  41057c:	mov	w8, #0x1                   	// #1
  410580:	strb	w8, [x19, #24]
  410584:	cbnz	w21, 4104ec <__fxstatat@plt+0xd52c>
  410588:	ldr	x0, [x19, #8]
  41058c:	bl	4101b8 <__fxstatat@plt+0xd1f8>
  410590:	cbnz	w0, 4104f0 <__fxstatat@plt+0xd530>
  410594:	b	4104ec <__fxstatat@plt+0xd52c>
  410598:	mov	w1, #0x8000                	// #32768
  41059c:	mov	x0, x20
  4105a0:	bl	402b30 <acl_set_file@plt>
  4105a4:	mov	w23, w0
  4105a8:	cbnz	w0, 41056c <__fxstatat@plt+0xd5ac>
  4105ac:	mov	w8, #0x1                   	// #1
  4105b0:	strb	w8, [x22]
  4105b4:	ldr	w8, [x19]
  4105b8:	and	w8, w8, #0xf000
  4105bc:	cmp	w8, #0x4, lsl #12
  4105c0:	b.ne	4104ec <__fxstatat@plt+0xd52c>  // b.any
  4105c4:	cbz	w21, 4105e0 <__fxstatat@plt+0xd620>
  4105c8:	mov	x0, x20
  4105cc:	ldp	x20, x19, [sp, #48]
  4105d0:	ldp	x22, x21, [sp, #32]
  4105d4:	ldr	x23, [sp, #16]
  4105d8:	ldp	x29, x30, [sp], #64
  4105dc:	b	4029a0 <acl_delete_def_file@plt>
  4105e0:	ldr	x0, [x19, #16]
  4105e4:	cbz	x0, 4105c8 <__fxstatat@plt+0xd608>
  4105e8:	bl	410250 <__fxstatat@plt+0xd290>
  4105ec:	cbz	w0, 4105c8 <__fxstatat@plt+0xd608>
  4105f0:	ldr	x2, [x19, #16]
  4105f4:	mov	x0, x20
  4105f8:	ldp	x20, x19, [sp, #48]
  4105fc:	ldp	x22, x21, [sp, #32]
  410600:	ldr	x23, [sp, #16]
  410604:	mov	w1, #0x4000                	// #16384
  410608:	ldp	x29, x30, [sp], #64
  41060c:	b	402b30 <acl_set_file@plt>
  410610:	stp	x29, x30, [sp, #-48]!
  410614:	str	x21, [sp, #16]
  410618:	stp	x20, x19, [sp, #32]
  41061c:	mov	x29, sp
  410620:	mov	x20, x0
  410624:	bl	402970 <__fpending@plt>
  410628:	ldr	w21, [x20]
  41062c:	mov	x19, x0
  410630:	mov	x0, x20
  410634:	bl	41136c <__fxstatat@plt+0xe3ac>
  410638:	mov	w8, w0
  41063c:	tbnz	w21, #5, 410670 <__fxstatat@plt+0xd6b0>
  410640:	cmp	w8, #0x0
  410644:	csetm	w0, ne  // ne = any
  410648:	cbnz	x19, 410660 <__fxstatat@plt+0xd6a0>
  41064c:	cbz	w8, 410660 <__fxstatat@plt+0xd6a0>
  410650:	bl	402f10 <__errno_location@plt>
  410654:	ldr	w8, [x0]
  410658:	cmp	w8, #0x9
  41065c:	csetm	w0, ne  // ne = any
  410660:	ldp	x20, x19, [sp, #32]
  410664:	ldr	x21, [sp, #16]
  410668:	ldp	x29, x30, [sp], #48
  41066c:	ret
  410670:	cbnz	w8, 41067c <__fxstatat@plt+0xd6bc>
  410674:	bl	402f10 <__errno_location@plt>
  410678:	str	wzr, [x0]
  41067c:	mov	w0, #0xffffffff            	// #-1
  410680:	ldp	x20, x19, [sp, #32]
  410684:	ldr	x21, [sp, #16]
  410688:	ldp	x29, x30, [sp], #48
  41068c:	ret
  410690:	stp	x29, x30, [sp, #-64]!
  410694:	str	x23, [sp, #16]
  410698:	stp	x22, x21, [sp, #32]
  41069c:	stp	x20, x19, [sp, #48]
  4106a0:	mov	x29, sp
  4106a4:	bl	4028d0 <opendir@plt>
  4106a8:	mov	x19, x0
  4106ac:	cbz	x0, 410718 <__fxstatat@plt+0xd758>
  4106b0:	mov	x0, x19
  4106b4:	bl	402e00 <dirfd@plt>
  4106b8:	cmp	w0, #0x2
  4106bc:	b.hi	410718 <__fxstatat@plt+0xd758>  // b.pmore
  4106c0:	mov	w1, #0x406                 	// #1030
  4106c4:	mov	w2, #0x3                   	// #3
  4106c8:	bl	411400 <__fxstatat@plt+0xe440>
  4106cc:	tbnz	w0, #31, 4106f8 <__fxstatat@plt+0xd738>
  4106d0:	mov	w22, w0
  4106d4:	bl	402bb0 <fdopendir@plt>
  4106d8:	mov	x21, x0
  4106dc:	bl	402f10 <__errno_location@plt>
  4106e0:	ldr	w23, [x0]
  4106e4:	mov	x20, x0
  4106e8:	cbnz	x21, 410708 <__fxstatat@plt+0xd748>
  4106ec:	mov	w0, w22
  4106f0:	bl	402b80 <close@plt>
  4106f4:	b	410708 <__fxstatat@plt+0xd748>
  4106f8:	bl	402f10 <__errno_location@plt>
  4106fc:	ldr	w23, [x0]
  410700:	mov	x20, x0
  410704:	mov	x21, xzr
  410708:	mov	x0, x19
  41070c:	bl	402b70 <closedir@plt>
  410710:	mov	x19, x21
  410714:	str	w23, [x20]
  410718:	mov	x0, x19
  41071c:	ldp	x20, x19, [sp, #48]
  410720:	ldp	x22, x21, [sp, #32]
  410724:	ldr	x23, [sp, #16]
  410728:	ldp	x29, x30, [sp], #64
  41072c:	ret
  410730:	mov	x1, x0
  410734:	mov	w0, wzr
  410738:	b	402900 <clock_gettime@plt>
  41073c:	sub	sp, sp, #0x20
  410740:	mov	x1, sp
  410744:	mov	w0, wzr
  410748:	stp	x29, x30, [sp, #16]
  41074c:	add	x29, sp, #0x10
  410750:	bl	402900 <clock_gettime@plt>
  410754:	ldp	x0, x1, [sp]
  410758:	ldp	x29, x30, [sp, #16]
  41075c:	add	sp, sp, #0x20
  410760:	ret
  410764:	stp	x29, x30, [sp, #-32]!
  410768:	mov	x1, xzr
  41076c:	str	x19, [sp, #16]
  410770:	mov	x29, sp
  410774:	bl	402fa0 <setlocale@plt>
  410778:	cbz	x0, 4107a4 <__fxstatat@plt+0xd7e4>
  41077c:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  410780:	add	x1, x1, #0x830
  410784:	mov	x19, x0
  410788:	bl	402c80 <strcmp@plt>
  41078c:	cbz	w0, 4107b4 <__fxstatat@plt+0xd7f4>
  410790:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  410794:	add	x1, x1, #0x832
  410798:	mov	x0, x19
  41079c:	bl	402c80 <strcmp@plt>
  4107a0:	cbz	w0, 4107b4 <__fxstatat@plt+0xd7f4>
  4107a4:	mov	w0, #0x1                   	// #1
  4107a8:	ldr	x19, [sp, #16]
  4107ac:	ldp	x29, x30, [sp], #32
  4107b0:	ret
  4107b4:	mov	w0, wzr
  4107b8:	ldr	x19, [sp, #16]
  4107bc:	ldp	x29, x30, [sp], #32
  4107c0:	ret
  4107c4:	ldrb	w9, [x0]
  4107c8:	cbz	w9, 4107f0 <__fxstatat@plt+0xd830>
  4107cc:	mov	x8, xzr
  4107d0:	add	x10, x0, #0x1
  4107d4:	ror	x8, x8, #55
  4107d8:	add	x8, x8, w9, uxtb
  4107dc:	ldrb	w9, [x10], #1
  4107e0:	cbnz	w9, 4107d4 <__fxstatat@plt+0xd814>
  4107e4:	udiv	x9, x8, x1
  4107e8:	msub	x0, x9, x1, x8
  4107ec:	ret
  4107f0:	mov	x8, xzr
  4107f4:	udiv	x9, x8, x1
  4107f8:	msub	x0, x9, x1, x8
  4107fc:	ret
  410800:	stp	x29, x30, [sp, #-16]!
  410804:	mov	w0, #0xe                   	// #14
  410808:	mov	x29, sp
  41080c:	bl	4029d0 <nl_langinfo@plt>
  410810:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  410814:	add	x8, x8, #0x5f4
  410818:	cmp	x0, #0x0
  41081c:	csel	x8, x8, x0, eq  // eq = none
  410820:	ldrb	w9, [x8]
  410824:	adrp	x10, 414000 <__fxstatat@plt+0x11040>
  410828:	add	x10, x10, #0x838
  41082c:	cmp	w9, #0x0
  410830:	csel	x0, x10, x8, eq  // eq = none
  410834:	ldp	x29, x30, [sp], #16
  410838:	ret
  41083c:	sub	sp, sp, #0xe0
  410840:	stp	x29, x30, [sp, #208]
  410844:	add	x29, sp, #0xd0
  410848:	stp	x3, x4, [x29, #-72]
  41084c:	stp	x5, x6, [x29, #-56]
  410850:	stur	x7, [x29, #-40]
  410854:	stp	q1, q2, [sp, #16]
  410858:	stp	q3, q4, [sp, #48]
  41085c:	str	q0, [sp]
  410860:	stp	q5, q6, [sp, #80]
  410864:	str	q7, [sp, #112]
  410868:	tbnz	w2, #6, 410874 <__fxstatat@plt+0xd8b4>
  41086c:	mov	w3, wzr
  410870:	b	4108cc <__fxstatat@plt+0xd90c>
  410874:	mov	x9, #0xffffffffffffffd8    	// #-40
  410878:	mov	x11, sp
  41087c:	sub	x12, x29, #0x48
  410880:	movk	x9, #0xff80, lsl #32
  410884:	add	x10, x29, #0x10
  410888:	mov	x8, #0xffffffffffffffd8    	// #-40
  41088c:	add	x11, x11, #0x80
  410890:	add	x12, x12, #0x28
  410894:	stp	x11, x9, [x29, #-16]
  410898:	stp	x10, x12, [x29, #-32]
  41089c:	tbz	w8, #31, 4108bc <__fxstatat@plt+0xd8fc>
  4108a0:	add	w9, w8, #0x8
  4108a4:	cmn	w8, #0x8
  4108a8:	stur	w9, [x29, #-8]
  4108ac:	b.gt	4108bc <__fxstatat@plt+0xd8fc>
  4108b0:	ldur	x9, [x29, #-24]
  4108b4:	add	x8, x9, x8
  4108b8:	b	4108c8 <__fxstatat@plt+0xd908>
  4108bc:	ldur	x8, [x29, #-32]
  4108c0:	add	x9, x8, #0x8
  4108c4:	stur	x9, [x29, #-32]
  4108c8:	ldr	w3, [x8]
  4108cc:	bl	402ef0 <openat@plt>
  4108d0:	bl	40e3b4 <__fxstatat@plt+0xb3f4>
  4108d4:	ldp	x29, x30, [sp, #208]
  4108d8:	add	sp, sp, #0xe0
  4108dc:	ret
  4108e0:	stp	x29, x30, [sp, #-32]!
  4108e4:	str	x19, [sp, #16]
  4108e8:	mov	x19, x0
  4108ec:	mov	w0, #0x18                  	// #24
  4108f0:	mov	x29, sp
  4108f4:	bl	40f9c0 <__fxstatat@plt+0xca00>
  4108f8:	str	x19, [x0]
  4108fc:	ldr	x19, [sp, #16]
  410900:	stp	xzr, xzr, [x0, #8]
  410904:	ldp	x29, x30, [sp], #32
  410908:	ret
  41090c:	stp	x29, x30, [sp, #-32]!
  410910:	str	x19, [sp, #16]
  410914:	mov	x29, sp
  410918:	bl	410ab8 <__fxstatat@plt+0xdaf8>
  41091c:	cbz	x0, 410934 <__fxstatat@plt+0xd974>
  410920:	mov	x19, x0
  410924:	mov	w0, #0x18                  	// #24
  410928:	bl	40f9c0 <__fxstatat@plt+0xca00>
  41092c:	stp	xzr, xzr, [x0, #8]
  410930:	str	x19, [x0]
  410934:	ldr	x19, [sp, #16]
  410938:	ldp	x29, x30, [sp], #32
  41093c:	ret
  410940:	ldr	x0, [x0]
  410944:	ret
  410948:	sub	sp, sp, #0x60
  41094c:	stp	x29, x30, [sp, #16]
  410950:	stp	x26, x25, [sp, #32]
  410954:	stp	x24, x23, [sp, #48]
  410958:	stp	x22, x21, [sp, #64]
  41095c:	stp	x20, x19, [sp, #80]
  410960:	mov	x22, x0
  410964:	ldr	x20, [x0]
  410968:	ldr	x25, [x22, #8]!
  41096c:	ldr	x24, [x0, #16]
  410970:	mov	x19, x0
  410974:	mov	x21, x1
  410978:	add	x23, x1, #0x1
  41097c:	add	x29, sp, #0x10
  410980:	cmp	x24, x21
  410984:	b.cs	4109d8 <__fxstatat@plt+0xda18>  // b.hs, b.nlast
  410988:	mov	x2, xzr
  41098c:	mov	x8, x24
  410990:	mov	w9, #0xff                  	// #255
  410994:	bfi	x9, x8, #8, #56
  410998:	cmp	x9, x21
  41099c:	add	x2, x2, #0x1
  4109a0:	mov	x8, x9
  4109a4:	b.cc	410990 <__fxstatat@plt+0xd9d0>  // b.lo, b.ul, b.last
  4109a8:	add	x1, sp, #0x8
  4109ac:	mov	x0, x20
  4109b0:	add	x26, sp, #0x8
  4109b4:	bl	410d08 <__fxstatat@plt+0xdd48>
  4109b8:	ldrb	w8, [x26], #1
  4109bc:	mov	w9, #0xff                  	// #255
  4109c0:	bfi	x9, x24, #8, #56
  4109c4:	cmp	x9, x21
  4109c8:	bfi	x8, x25, #8, #56
  4109cc:	mov	x25, x8
  4109d0:	mov	x24, x9
  4109d4:	b.cc	4109b8 <__fxstatat@plt+0xd9f8>  // b.lo, b.ul, b.last
  4109d8:	mov	x0, x25
  4109dc:	subs	x10, x24, x21
  4109e0:	b.eq	410a10 <__fxstatat@plt+0xda50>  // b.none
  4109e4:	udiv	x8, x10, x23
  4109e8:	msub	x10, x8, x23, x10
  4109ec:	udiv	x9, x0, x23
  4109f0:	sub	x11, x24, x10
  4109f4:	msub	x25, x9, x23, x0
  4109f8:	cmp	x0, x11
  4109fc:	sub	x24, x10, #0x1
  410a00:	b.hi	410980 <__fxstatat@plt+0xd9c0>  // b.pmore
  410a04:	mov	x0, x25
  410a08:	stp	x9, x8, [x19, #8]
  410a0c:	b	410a14 <__fxstatat@plt+0xda54>
  410a10:	stp	xzr, xzr, [x22]
  410a14:	ldp	x20, x19, [sp, #80]
  410a18:	ldp	x22, x21, [sp, #64]
  410a1c:	ldp	x24, x23, [sp, #48]
  410a20:	ldp	x26, x25, [sp, #32]
  410a24:	ldp	x29, x30, [sp, #16]
  410a28:	add	sp, sp, #0x60
  410a2c:	ret
  410a30:	stp	x29, x30, [sp, #-32]!
  410a34:	mov	w1, #0x18                  	// #24
  410a38:	mov	x2, #0xffffffffffffffff    	// #-1
  410a3c:	str	x19, [sp, #16]
  410a40:	mov	x29, sp
  410a44:	mov	x19, x0
  410a48:	bl	402e10 <__explicit_bzero_chk@plt>
  410a4c:	mov	x0, x19
  410a50:	ldr	x19, [sp, #16]
  410a54:	ldp	x29, x30, [sp], #32
  410a58:	b	402cf0 <free@plt>
  410a5c:	stp	x29, x30, [sp, #-48]!
  410a60:	stp	x22, x21, [sp, #16]
  410a64:	stp	x20, x19, [sp, #32]
  410a68:	mov	x19, x0
  410a6c:	ldr	x0, [x0]
  410a70:	mov	x29, sp
  410a74:	bl	410e5c <__fxstatat@plt+0xde9c>
  410a78:	mov	w20, w0
  410a7c:	bl	402f10 <__errno_location@plt>
  410a80:	ldr	w22, [x0]
  410a84:	mov	x21, x0
  410a88:	mov	w1, #0x18                  	// #24
  410a8c:	mov	x2, #0xffffffffffffffff    	// #-1
  410a90:	mov	x0, x19
  410a94:	bl	402e10 <__explicit_bzero_chk@plt>
  410a98:	mov	x0, x19
  410a9c:	bl	402cf0 <free@plt>
  410aa0:	str	w22, [x21]
  410aa4:	mov	w0, w20
  410aa8:	ldp	x20, x19, [sp, #32]
  410aac:	ldp	x22, x21, [sp, #16]
  410ab0:	ldp	x29, x30, [sp], #48
  410ab4:	ret
  410ab8:	sub	sp, sp, #0x40
  410abc:	stp	x29, x30, [sp, #16]
  410ac0:	stp	x22, x21, [sp, #32]
  410ac4:	stp	x20, x19, [sp, #48]
  410ac8:	add	x29, sp, #0x10
  410acc:	cbz	x1, 410b30 <__fxstatat@plt+0xdb70>
  410ad0:	mov	x21, x1
  410ad4:	mov	x20, x0
  410ad8:	cbz	x0, 410b50 <__fxstatat@plt+0xdb90>
  410adc:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  410ae0:	add	x1, x1, #0x83e
  410ae4:	mov	x0, x20
  410ae8:	bl	4116ec <__fxstatat@plt+0xe72c>
  410aec:	cbz	x0, 410bbc <__fxstatat@plt+0xdbfc>
  410af0:	mov	x22, x0
  410af4:	mov	w0, #0x1038                	// #4152
  410af8:	bl	40f9c0 <__fxstatat@plt+0xca00>
  410afc:	adrp	x8, 410000 <__fxstatat@plt+0xd040>
  410b00:	add	x8, x8, #0xea8
  410b04:	cmp	x21, #0x1, lsl #12
  410b08:	mov	w9, #0x1000                	// #4096
  410b0c:	mov	x19, x0
  410b10:	stp	x8, x20, [x0, #8]
  410b14:	add	x1, x0, #0x18
  410b18:	str	x22, [x0]
  410b1c:	csel	x3, x21, x9, cc  // cc = lo, ul, last
  410b20:	mov	x0, x22
  410b24:	mov	w2, wzr
  410b28:	bl	402920 <setvbuf@plt>
  410b2c:	b	410ce0 <__fxstatat@plt+0xdd20>
  410b30:	mov	w0, #0x1038                	// #4152
  410b34:	bl	40f9c0 <__fxstatat@plt+0xca00>
  410b38:	adrp	x8, 410000 <__fxstatat@plt+0xd040>
  410b3c:	add	x8, x8, #0xea8
  410b40:	mov	x19, x0
  410b44:	stp	xzr, x8, [x0]
  410b48:	str	xzr, [x0, #16]
  410b4c:	b	410ce0 <__fxstatat@plt+0xdd20>
  410b50:	mov	w0, #0x1038                	// #4152
  410b54:	bl	40f9c0 <__fxstatat@plt+0xca00>
  410b58:	adrp	x8, 410000 <__fxstatat@plt+0xd040>
  410b5c:	add	x8, x8, #0xea8
  410b60:	mov	x19, x0
  410b64:	add	x20, x0, #0x20
  410b68:	stp	xzr, x8, [x0]
  410b6c:	stp	xzr, xzr, [x0, #16]
  410b70:	adrp	x0, 414000 <__fxstatat@plt+0x11040>
  410b74:	add	x0, x0, #0x860
  410b78:	mov	w1, wzr
  410b7c:	bl	402a20 <open@plt>
  410b80:	tbnz	w0, #31, 410bc4 <__fxstatat@plt+0xdc04>
  410b84:	cmp	x21, #0x800
  410b88:	mov	w8, #0x800                 	// #2048
  410b8c:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  410b90:	mov	x1, x20
  410b94:	mov	w22, w0
  410b98:	bl	402e30 <read@plt>
  410b9c:	mov	x21, x0
  410ba0:	mov	w0, w22
  410ba4:	bl	402b80 <close@plt>
  410ba8:	cmp	x21, #0x1
  410bac:	b.lt	410bc4 <__fxstatat@plt+0xdc04>  // b.tstop
  410bb0:	cmp	x21, #0x7ff
  410bb4:	b.ls	410bc8 <__fxstatat@plt+0xdc08>  // b.plast
  410bb8:	b	410cd8 <__fxstatat@plt+0xdd18>
  410bbc:	mov	x19, xzr
  410bc0:	b	410ce0 <__fxstatat@plt+0xdd20>
  410bc4:	mov	x21, xzr
  410bc8:	mov	w8, #0x800                 	// #2048
  410bcc:	sub	x8, x8, x21
  410bd0:	cmp	x8, #0x10
  410bd4:	mov	w9, #0x10                  	// #16
  410bd8:	mov	x0, sp
  410bdc:	mov	x1, xzr
  410be0:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  410be4:	bl	402ad0 <gettimeofday@plt>
  410be8:	add	x0, x20, x21
  410bec:	mov	x1, sp
  410bf0:	mov	x2, x22
  410bf4:	bl	402800 <memcpy@plt>
  410bf8:	add	x22, x22, x21
  410bfc:	cmp	x22, #0x7ff
  410c00:	b.hi	410cd8 <__fxstatat@plt+0xdd18>  // b.pmore
  410c04:	mov	w8, #0x800                 	// #2048
  410c08:	sub	x8, x8, x22
  410c0c:	cmp	x8, #0x4
  410c10:	mov	w9, #0x4                   	// #4
  410c14:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  410c18:	bl	4029c0 <getpid@plt>
  410c1c:	str	w0, [sp]
  410c20:	add	x0, x20, x22
  410c24:	mov	x1, sp
  410c28:	mov	x2, x21
  410c2c:	bl	402800 <memcpy@plt>
  410c30:	add	x22, x21, x22
  410c34:	cmp	x22, #0x7ff
  410c38:	b.hi	410cd8 <__fxstatat@plt+0xdd18>  // b.pmore
  410c3c:	mov	w8, #0x800                 	// #2048
  410c40:	sub	x8, x8, x22
  410c44:	cmp	x8, #0x4
  410c48:	mov	w9, #0x4                   	// #4
  410c4c:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  410c50:	bl	402a40 <getppid@plt>
  410c54:	str	w0, [sp]
  410c58:	add	x0, x20, x22
  410c5c:	mov	x1, sp
  410c60:	mov	x2, x21
  410c64:	bl	402800 <memcpy@plt>
  410c68:	add	x22, x21, x22
  410c6c:	cmp	x22, #0x7ff
  410c70:	b.hi	410cd8 <__fxstatat@plt+0xdd18>  // b.pmore
  410c74:	mov	w8, #0x800                 	// #2048
  410c78:	sub	x8, x8, x22
  410c7c:	cmp	x8, #0x4
  410c80:	mov	w9, #0x4                   	// #4
  410c84:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  410c88:	bl	4028c0 <getuid@plt>
  410c8c:	str	w0, [sp]
  410c90:	add	x0, x20, x22
  410c94:	mov	x1, sp
  410c98:	mov	x2, x21
  410c9c:	bl	402800 <memcpy@plt>
  410ca0:	add	x22, x21, x22
  410ca4:	cmp	x22, #0x7ff
  410ca8:	b.hi	410cd8 <__fxstatat@plt+0xdd18>  // b.pmore
  410cac:	mov	w8, #0x800                 	// #2048
  410cb0:	sub	x8, x8, x22
  410cb4:	cmp	x8, #0x4
  410cb8:	mov	w9, #0x4                   	// #4
  410cbc:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  410cc0:	bl	402d20 <getgid@plt>
  410cc4:	str	w0, [sp]
  410cc8:	add	x0, x20, x22
  410ccc:	mov	x1, sp
  410cd0:	mov	x2, x21
  410cd4:	bl	402800 <memcpy@plt>
  410cd8:	mov	x0, x20
  410cdc:	bl	411160 <__fxstatat@plt+0xe1a0>
  410ce0:	mov	x0, x19
  410ce4:	ldp	x20, x19, [sp, #48]
  410ce8:	ldp	x22, x21, [sp, #32]
  410cec:	ldp	x29, x30, [sp, #16]
  410cf0:	add	sp, sp, #0x40
  410cf4:	ret
  410cf8:	str	x1, [x0, #8]
  410cfc:	ret
  410d00:	str	x1, [x0, #16]
  410d04:	ret
  410d08:	stp	x29, x30, [sp, #-80]!
  410d0c:	stp	x24, x23, [sp, #32]
  410d10:	stp	x22, x21, [sp, #48]
  410d14:	stp	x20, x19, [sp, #64]
  410d18:	ldr	x3, [x0]
  410d1c:	mov	x21, x2
  410d20:	mov	x19, x0
  410d24:	mov	x20, x1
  410d28:	str	x25, [sp, #16]
  410d2c:	mov	x29, sp
  410d30:	cbz	x3, 410da0 <__fxstatat@plt+0xdde0>
  410d34:	mov	w1, #0x1                   	// #1
  410d38:	mov	x0, x20
  410d3c:	mov	x2, x21
  410d40:	bl	402c20 <fread_unlocked@plt>
  410d44:	mov	x23, x0
  410d48:	bl	402f10 <__errno_location@plt>
  410d4c:	subs	x21, x21, x23
  410d50:	b.eq	410e44 <__fxstatat@plt+0xde84>  // b.none
  410d54:	mov	x22, x0
  410d58:	ldr	x8, [x19]
  410d5c:	ldr	w9, [x22]
  410d60:	add	x20, x20, x23
  410d64:	ldr	w8, [x8]
  410d68:	lsl	w8, w8, #26
  410d6c:	and	w8, w9, w8, asr #31
  410d70:	str	w8, [x22]
  410d74:	ldp	x8, x0, [x19, #8]
  410d78:	blr	x8
  410d7c:	ldr	x3, [x19]
  410d80:	mov	w1, #0x1                   	// #1
  410d84:	mov	x0, x20
  410d88:	mov	x2, x21
  410d8c:	bl	402c20 <fread_unlocked@plt>
  410d90:	mov	x23, x0
  410d94:	subs	x21, x21, x0
  410d98:	b.ne	410d58 <__fxstatat@plt+0xdd98>  // b.any
  410d9c:	b	410e44 <__fxstatat@plt+0xde84>
  410da0:	ldr	x24, [x19, #24]
  410da4:	add	x22, x19, #0x838
  410da8:	sub	x8, x22, x24
  410dac:	cmp	x24, x21
  410db0:	add	x1, x8, #0x800
  410db4:	b.cs	410e24 <__fxstatat@plt+0xde64>  // b.hs, b.nlast
  410db8:	add	x23, x19, #0x20
  410dbc:	mov	w25, #0x800                 	// #2048
  410dc0:	b	410de0 <__fxstatat@plt+0xde20>
  410dc4:	mov	x0, x23
  410dc8:	mov	x1, x22
  410dcc:	bl	410f18 <__fxstatat@plt+0xdf58>
  410dd0:	cmp	x21, #0x800
  410dd4:	mov	x1, x22
  410dd8:	mov	w24, #0x800                 	// #2048
  410ddc:	b.ls	410e2c <__fxstatat@plt+0xde6c>  // b.plast
  410de0:	mov	x0, x20
  410de4:	mov	x2, x24
  410de8:	bl	402800 <memcpy@plt>
  410dec:	add	x20, x20, x24
  410df0:	tst	x20, #0x7
  410df4:	sub	x21, x21, x24
  410df8:	b.ne	410dc4 <__fxstatat@plt+0xde04>  // b.any
  410dfc:	cmp	x21, #0x800
  410e00:	b.cc	410dc4 <__fxstatat@plt+0xde04>  // b.lo, b.ul, b.last
  410e04:	mov	x0, x23
  410e08:	mov	x1, x20
  410e0c:	bl	410f18 <__fxstatat@plt+0xdf58>
  410e10:	subs	x21, x21, #0x800
  410e14:	add	x20, x20, #0x800
  410e18:	b.ne	410dfc <__fxstatat@plt+0xde3c>  // b.any
  410e1c:	mov	x8, xzr
  410e20:	b	410e40 <__fxstatat@plt+0xde80>
  410e24:	mov	x25, x24
  410e28:	mov	x22, x1
  410e2c:	mov	x0, x20
  410e30:	mov	x1, x22
  410e34:	mov	x2, x21
  410e38:	bl	402800 <memcpy@plt>
  410e3c:	sub	x8, x25, x21
  410e40:	str	x8, [x19, #24]
  410e44:	ldp	x20, x19, [sp, #64]
  410e48:	ldp	x22, x21, [sp, #48]
  410e4c:	ldp	x24, x23, [sp, #32]
  410e50:	ldr	x25, [sp, #16]
  410e54:	ldp	x29, x30, [sp], #80
  410e58:	ret
  410e5c:	stp	x29, x30, [sp, #-32]!
  410e60:	stp	x20, x19, [sp, #16]
  410e64:	ldr	x19, [x0]
  410e68:	mov	w1, #0x1038                	// #4152
  410e6c:	mov	x2, #0xffffffffffffffff    	// #-1
  410e70:	mov	x29, sp
  410e74:	mov	x20, x0
  410e78:	bl	402e10 <__explicit_bzero_chk@plt>
  410e7c:	mov	x0, x20
  410e80:	bl	402cf0 <free@plt>
  410e84:	cbz	x19, 410e98 <__fxstatat@plt+0xded8>
  410e88:	mov	x0, x19
  410e8c:	ldp	x20, x19, [sp, #16]
  410e90:	ldp	x29, x30, [sp], #32
  410e94:	b	41136c <__fxstatat@plt+0xe3ac>
  410e98:	ldp	x20, x19, [sp, #16]
  410e9c:	mov	w0, wzr
  410ea0:	ldp	x29, x30, [sp], #32
  410ea4:	ret
  410ea8:	stp	x29, x30, [sp, #-48]!
  410eac:	stp	x22, x21, [sp, #16]
  410eb0:	stp	x20, x19, [sp, #32]
  410eb4:	mov	x29, sp
  410eb8:	cbz	x0, 410f14 <__fxstatat@plt+0xdf54>
  410ebc:	adrp	x8, 425000 <__fxstatat@plt+0x22040>
  410ec0:	ldr	w20, [x8, #1048]
  410ec4:	mov	x19, x0
  410ec8:	bl	402f10 <__errno_location@plt>
  410ecc:	ldr	w21, [x0]
  410ed0:	adrp	x8, 414000 <__fxstatat@plt+0x11040>
  410ed4:	adrp	x9, 414000 <__fxstatat@plt+0x11040>
  410ed8:	add	x8, x8, #0x851
  410edc:	add	x9, x9, #0x841
  410ee0:	cmp	w21, #0x0
  410ee4:	csel	x1, x9, x8, eq  // eq = none
  410ee8:	mov	w2, #0x5                   	// #5
  410eec:	mov	x0, xzr
  410ef0:	bl	402e70 <dcgettext@plt>
  410ef4:	mov	x22, x0
  410ef8:	mov	x0, x19
  410efc:	bl	40d948 <__fxstatat@plt+0xa988>
  410f00:	mov	x3, x0
  410f04:	mov	w0, w20
  410f08:	mov	w1, w21
  410f0c:	mov	x2, x22
  410f10:	bl	402850 <error@plt>
  410f14:	bl	402bd0 <abort@plt>
  410f18:	ldr	x9, [x0, #2064]
  410f1c:	ldr	x10, [x0, #2056]
  410f20:	ldr	x13, [x0, #2048]
  410f24:	mov	x8, xzr
  410f28:	add	x9, x9, #0x1
  410f2c:	add	x15, x9, x10
  410f30:	add	x10, x0, #0x400
  410f34:	str	x9, [x0, #2064]
  410f38:	add	x9, x0, x8
  410f3c:	ldr	x11, [x9]
  410f40:	ldr	x12, [x9, #1024]
  410f44:	eon	x13, x13, x13, lsl #21
  410f48:	and	x14, x11, #0x7f8
  410f4c:	ldr	x14, [x0, x14]
  410f50:	add	x12, x13, x12
  410f54:	add	x13, x12, x15
  410f58:	eor	x12, x12, x12, lsr #5
  410f5c:	add	x13, x13, x14
  410f60:	str	x13, [x9]
  410f64:	lsr	x13, x13, #8
  410f68:	and	x13, x13, #0x7f8
  410f6c:	ldr	x13, [x0, x13]
  410f70:	add	x14, x1, x8
  410f74:	add	x8, x8, #0x20
  410f78:	add	x11, x13, x11
  410f7c:	str	x11, [x14]
  410f80:	ldr	x13, [x9, #8]
  410f84:	ldr	x15, [x9, #1032]
  410f88:	and	x16, x13, #0x7f8
  410f8c:	ldr	x16, [x0, x16]
  410f90:	add	x12, x15, x12
  410f94:	add	x11, x12, x11
  410f98:	eor	x12, x12, x12, lsl #12
  410f9c:	add	x11, x11, x16
  410fa0:	str	x11, [x9, #8]
  410fa4:	lsr	x11, x11, #8
  410fa8:	and	x11, x11, #0x7f8
  410fac:	ldr	x11, [x0, x11]
  410fb0:	add	x11, x11, x13
  410fb4:	str	x11, [x14, #8]
  410fb8:	ldr	x13, [x9, #16]
  410fbc:	ldr	x15, [x9, #1040]
  410fc0:	and	x16, x13, #0x7f8
  410fc4:	ldr	x16, [x0, x16]
  410fc8:	add	x12, x15, x12
  410fcc:	add	x11, x12, x11
  410fd0:	eor	x12, x12, x12, lsr #33
  410fd4:	add	x11, x11, x16
  410fd8:	str	x11, [x9, #16]
  410fdc:	lsr	x11, x11, #8
  410fe0:	and	x11, x11, #0x7f8
  410fe4:	ldr	x11, [x0, x11]
  410fe8:	add	x11, x11, x13
  410fec:	str	x11, [x14, #16]
  410ff0:	ldr	x15, [x9, #24]
  410ff4:	ldr	x13, [x9, #1048]
  410ff8:	and	x16, x15, #0x7f8
  410ffc:	ldr	x16, [x0, x16]
  411000:	add	x13, x13, x12
  411004:	add	x11, x13, x11
  411008:	add	x11, x11, x16
  41100c:	str	x11, [x9, #24]
  411010:	lsr	x9, x11, #8
  411014:	and	x9, x9, #0x7f8
  411018:	ldr	x11, [x0, x9]
  41101c:	add	x9, x0, x8
  411020:	cmp	x9, x10
  411024:	add	x15, x11, x15
  411028:	str	x15, [x14, #24]
  41102c:	b.cc	410f38 <__fxstatat@plt+0xdf78>  // b.lo, b.ul, b.last
  411030:	mov	x10, xzr
  411034:	add	x11, x0, #0x800
  411038:	add	x12, x1, x8
  41103c:	ldr	x16, [x9, x10]
  411040:	add	x14, x9, x10
  411044:	sub	x17, x14, #0x400
  411048:	ldr	x17, [x17]
  41104c:	and	x18, x16, #0x7f8
  411050:	ldr	x18, [x0, x18]
  411054:	eon	x13, x13, x13, lsl #21
  411058:	add	x13, x13, x17
  41105c:	add	x15, x13, x15
  411060:	add	x15, x15, x18
  411064:	str	x15, [x9, x10]
  411068:	lsr	x15, x15, #8
  41106c:	and	x15, x15, #0x7f8
  411070:	ldr	x15, [x0, x15]
  411074:	add	x17, x0, x10
  411078:	add	x17, x17, x8
  41107c:	sub	x18, x14, #0x3f8
  411080:	add	x15, x15, x16
  411084:	str	x15, [x12, x10]
  411088:	ldr	x16, [x17, #8]
  41108c:	ldr	x18, [x18]
  411090:	eor	x13, x13, x13, lsr #5
  411094:	and	x2, x16, #0x7f8
  411098:	ldr	x2, [x0, x2]
  41109c:	add	x13, x18, x13
  4110a0:	add	x15, x13, x15
  4110a4:	add	x18, x1, x10
  4110a8:	add	x15, x15, x2
  4110ac:	str	x15, [x17, #8]
  4110b0:	lsr	x15, x15, #8
  4110b4:	and	x15, x15, #0x7f8
  4110b8:	ldr	x15, [x0, x15]
  4110bc:	add	x18, x18, x8
  4110c0:	sub	x2, x14, #0x3f0
  4110c4:	eor	x13, x13, x13, lsl #12
  4110c8:	add	x15, x15, x16
  4110cc:	str	x15, [x18, #8]
  4110d0:	ldr	x16, [x17, #16]
  4110d4:	ldr	x2, [x2]
  4110d8:	and	x3, x16, #0x7f8
  4110dc:	ldr	x3, [x0, x3]
  4110e0:	add	x13, x2, x13
  4110e4:	add	x15, x13, x15
  4110e8:	eor	x13, x13, x13, lsr #33
  4110ec:	add	x15, x15, x3
  4110f0:	str	x15, [x17, #16]
  4110f4:	lsr	x15, x15, #8
  4110f8:	and	x15, x15, #0x7f8
  4110fc:	ldr	x15, [x0, x15]
  411100:	add	x15, x15, x16
  411104:	str	x15, [x18, #16]
  411108:	ldr	x16, [x17, #24]
  41110c:	sub	x18, x14, #0x3e8
  411110:	ldr	x18, [x18]
  411114:	add	x14, x14, #0x20
  411118:	and	x2, x16, #0x7f8
  41111c:	ldr	x2, [x0, x2]
  411120:	add	x13, x18, x13
  411124:	add	x15, x13, x15
  411128:	cmp	x14, x11
  41112c:	add	x15, x15, x2
  411130:	str	x15, [x17, #24]
  411134:	lsr	x15, x15, #8
  411138:	and	x15, x15, #0x7f8
  41113c:	ldr	x15, [x0, x15]
  411140:	add	x17, x12, x10
  411144:	add	x10, x10, #0x20
  411148:	add	x15, x15, x16
  41114c:	str	x15, [x17, #24]
  411150:	b.cc	41103c <__fxstatat@plt+0xe07c>  // b.lo, b.ul, b.last
  411154:	str	x13, [x0, #2048]
  411158:	str	x15, [x0, #2056]
  41115c:	ret
  411160:	mov	x11, #0x4b7c                	// #19324
  411164:	mov	x12, #0xc862                	// #51298
  411168:	mov	x15, #0x12a0                	// #4768
  41116c:	mov	x13, #0x5524                	// #21796
  411170:	mov	x16, #0xe0ce                	// #57550
  411174:	mov	x14, #0x9315                	// #37653
  411178:	mov	x17, #0x89ed                	// #35309
  41117c:	mov	x8, #0xc0ab                	// #49323
  411180:	movk	x11, #0xa288, lsl #16
  411184:	movk	x12, #0xc73a, lsl #16
  411188:	movk	x15, #0x3d47, lsl #16
  41118c:	movk	x13, #0x4a59, lsl #16
  411190:	movk	x16, #0x8355, lsl #16
  411194:	movk	x14, #0xa5a0, lsl #16
  411198:	movk	x17, #0xcbfc, lsl #16
  41119c:	movk	x8, #0x6c44, lsl #16
  4111a0:	movk	x11, #0x4677, lsl #32
  4111a4:	movk	x12, #0xb322, lsl #32
  4111a8:	movk	x15, #0xa505, lsl #32
  4111ac:	movk	x13, #0x2e82, lsl #32
  4111b0:	movk	x16, #0x53db, lsl #32
  4111b4:	movk	x14, #0x4a0f, lsl #32
  4111b8:	movk	x17, #0x5bf2, lsl #32
  4111bc:	movk	x8, #0x704f, lsl #32
  4111c0:	add	x9, x0, #0x20
  4111c4:	movk	x11, #0x647c, lsl #48
  4111c8:	movk	x12, #0xb9f8, lsl #48
  4111cc:	movk	x15, #0x8c0e, lsl #48
  4111d0:	movk	x13, #0xb29b, lsl #48
  4111d4:	movk	x16, #0x82f0, lsl #48
  4111d8:	movk	x14, #0x48fe, lsl #48
  4111dc:	movk	x17, #0xae98, lsl #48
  4111e0:	movk	x8, #0x98f5, lsl #48
  4111e4:	mov	x10, #0xfffffffffffffff8    	// #-8
  4111e8:	ldp	x18, x1, [x9, #-32]
  4111ec:	add	x10, x10, #0x8
  4111f0:	cmp	x10, #0xf8
  4111f4:	add	x11, x18, x11
  4111f8:	ldp	x2, x18, [x9, #-16]
  4111fc:	add	x12, x1, x12
  411200:	add	x15, x2, x15
  411204:	ldp	x1, x2, [x9]
  411208:	add	x13, x18, x13
  41120c:	add	x16, x1, x16
  411210:	ldp	x18, x1, [x9, #16]
  411214:	add	x14, x2, x14
  411218:	sub	x11, x11, x16
  41121c:	add	x8, x1, x8
  411220:	add	x17, x18, x17
  411224:	eor	x14, x14, x8, lsr #9
  411228:	add	x8, x8, x11
  41122c:	sub	x12, x12, x14
  411230:	eor	x17, x17, x11, lsl #9
  411234:	add	x11, x12, x11
  411238:	sub	x15, x15, x17
  41123c:	eor	x8, x8, x12, lsr #23
  411240:	add	x12, x12, x15
  411244:	sub	x13, x13, x8
  411248:	eor	x11, x11, x15, lsl #15
  41124c:	sub	x16, x16, x11
  411250:	eor	x12, x12, x13, lsr #14
  411254:	add	x15, x13, x15
  411258:	add	x13, x13, x16
  41125c:	sub	x14, x14, x12
  411260:	eor	x15, x15, x16, lsl #20
  411264:	eor	x13, x13, x14, lsr #17
  411268:	add	x16, x14, x16
  41126c:	sub	x17, x17, x15
  411270:	sub	x8, x8, x13
  411274:	add	x14, x14, x17
  411278:	eor	x16, x16, x17, lsl #14
  41127c:	add	x17, x8, x17
  411280:	stp	x11, x12, [x9, #-32]
  411284:	stp	x15, x13, [x9, #-16]
  411288:	stp	x16, x14, [x9]
  41128c:	stp	x17, x8, [x9, #16]
  411290:	add	x9, x9, #0x40
  411294:	b.cc	4111e8 <__fxstatat@plt+0xe228>  // b.lo, b.ul, b.last
  411298:	add	x9, x0, #0x20
  41129c:	mov	x10, #0xfffffffffffffff8    	// #-8
  4112a0:	ldp	x18, x1, [x9, #-32]
  4112a4:	add	x10, x10, #0x8
  4112a8:	cmp	x10, #0xf8
  4112ac:	add	x11, x18, x11
  4112b0:	ldp	x2, x18, [x9, #-16]
  4112b4:	add	x12, x1, x12
  4112b8:	add	x15, x2, x15
  4112bc:	ldp	x1, x2, [x9]
  4112c0:	add	x13, x18, x13
  4112c4:	add	x16, x1, x16
  4112c8:	ldp	x18, x1, [x9, #16]
  4112cc:	add	x14, x2, x14
  4112d0:	sub	x11, x11, x16
  4112d4:	add	x8, x1, x8
  4112d8:	add	x17, x18, x17
  4112dc:	eor	x14, x14, x8, lsr #9
  4112e0:	add	x8, x8, x11
  4112e4:	sub	x12, x12, x14
  4112e8:	eor	x17, x17, x11, lsl #9
  4112ec:	add	x11, x12, x11
  4112f0:	sub	x15, x15, x17
  4112f4:	eor	x8, x8, x12, lsr #23
  4112f8:	add	x12, x12, x15
  4112fc:	sub	x13, x13, x8
  411300:	eor	x11, x11, x15, lsl #15
  411304:	sub	x16, x16, x11
  411308:	eor	x12, x12, x13, lsr #14
  41130c:	add	x15, x13, x15
  411310:	add	x13, x13, x16
  411314:	sub	x14, x14, x12
  411318:	eor	x15, x15, x16, lsl #20
  41131c:	eor	x13, x13, x14, lsr #17
  411320:	add	x16, x14, x16
  411324:	sub	x17, x17, x15
  411328:	sub	x8, x8, x13
  41132c:	add	x14, x14, x17
  411330:	eor	x16, x16, x17, lsl #14
  411334:	add	x17, x8, x17
  411338:	stp	x11, x12, [x9, #-32]
  41133c:	stp	x15, x13, [x9, #-16]
  411340:	stp	x16, x14, [x9]
  411344:	stp	x17, x8, [x9, #16]
  411348:	add	x9, x9, #0x40
  41134c:	b.cc	4112a0 <__fxstatat@plt+0xe2e0>  // b.lo, b.ul, b.last
  411350:	movi	v0.2d, #0x0
  411354:	str	xzr, [x0, #2064]
  411358:	str	q0, [x0, #2048]
  41135c:	ret
  411360:	mov	w2, #0x3                   	// #3
  411364:	mov	w1, wzr
  411368:	b	411400 <__fxstatat@plt+0xe440>
  41136c:	stp	x29, x30, [sp, #-48]!
  411370:	str	x21, [sp, #16]
  411374:	stp	x20, x19, [sp, #32]
  411378:	mov	x29, sp
  41137c:	mov	x19, x0
  411380:	bl	402990 <fileno@plt>
  411384:	tbnz	w0, #31, 4113ec <__fxstatat@plt+0xe42c>
  411388:	mov	x0, x19
  41138c:	bl	402e90 <__freading@plt>
  411390:	cbz	w0, 4113b0 <__fxstatat@plt+0xe3f0>
  411394:	mov	x0, x19
  411398:	bl	402990 <fileno@plt>
  41139c:	mov	w2, #0x1                   	// #1
  4113a0:	mov	x1, xzr
  4113a4:	bl	402950 <lseek@plt>
  4113a8:	cmn	x0, #0x1
  4113ac:	b.eq	4113ec <__fxstatat@plt+0xe42c>  // b.none
  4113b0:	mov	x0, x19
  4113b4:	bl	40ffd0 <__fxstatat@plt+0xd010>
  4113b8:	cbz	w0, 4113ec <__fxstatat@plt+0xe42c>
  4113bc:	bl	402f10 <__errno_location@plt>
  4113c0:	ldr	w21, [x0]
  4113c4:	mov	x20, x0
  4113c8:	mov	x0, x19
  4113cc:	bl	4029b0 <fclose@plt>
  4113d0:	cbz	w21, 4113dc <__fxstatat@plt+0xe41c>
  4113d4:	mov	w0, #0xffffffff            	// #-1
  4113d8:	str	w21, [x20]
  4113dc:	ldp	x20, x19, [sp, #32]
  4113e0:	ldr	x21, [sp, #16]
  4113e4:	ldp	x29, x30, [sp], #48
  4113e8:	ret
  4113ec:	mov	x0, x19
  4113f0:	ldp	x20, x19, [sp, #32]
  4113f4:	ldr	x21, [sp, #16]
  4113f8:	ldp	x29, x30, [sp], #48
  4113fc:	b	4029b0 <fclose@plt>
  411400:	sub	sp, sp, #0x100
  411404:	stp	x29, x30, [sp, #208]
  411408:	add	x29, sp, #0xd0
  41140c:	mov	x8, #0xffffffffffffffd0    	// #-48
  411410:	mov	x9, sp
  411414:	sub	x10, x29, #0x50
  411418:	stp	x20, x19, [sp, #240]
  41141c:	mov	w19, w0
  411420:	movk	x8, #0xff80, lsl #32
  411424:	add	x11, x29, #0x30
  411428:	cmp	w1, #0xb
  41142c:	add	x9, x9, #0x80
  411430:	add	x10, x10, #0x30
  411434:	stp	x22, x21, [sp, #224]
  411438:	stp	x2, x3, [x29, #-80]
  41143c:	stp	x4, x5, [x29, #-64]
  411440:	stp	x6, x7, [x29, #-48]
  411444:	stp	q1, q2, [sp, #16]
  411448:	stp	q3, q4, [sp, #48]
  41144c:	str	q0, [sp]
  411450:	stp	q5, q6, [sp, #80]
  411454:	str	q7, [sp, #112]
  411458:	stp	x9, x8, [x29, #-16]
  41145c:	stp	x11, x10, [x29, #-32]
  411460:	b.hi	4114ac <__fxstatat@plt+0xe4ec>  // b.pmore
  411464:	mov	w8, #0x1                   	// #1
  411468:	lsl	w8, w8, w1
  41146c:	mov	w9, #0x514                 	// #1300
  411470:	tst	w8, w9
  411474:	b.ne	4114e4 <__fxstatat@plt+0xe524>  // b.any
  411478:	mov	w9, #0xa0a                 	// #2570
  41147c:	tst	w8, w9
  411480:	b.ne	4114d8 <__fxstatat@plt+0xe518>  // b.any
  411484:	cbnz	w1, 4114ac <__fxstatat@plt+0xe4ec>
  411488:	ldursw	x8, [x29, #-8]
  41148c:	tbz	w8, #31, 41158c <__fxstatat@plt+0xe5cc>
  411490:	add	w9, w8, #0x8
  411494:	cmn	w8, #0x8
  411498:	stur	w9, [x29, #-8]
  41149c:	b.gt	41158c <__fxstatat@plt+0xe5cc>
  4114a0:	ldur	x9, [x29, #-24]
  4114a4:	add	x8, x9, x8
  4114a8:	b	411598 <__fxstatat@plt+0xe5d8>
  4114ac:	sub	w8, w1, #0x400
  4114b0:	cmp	w8, #0xa
  4114b4:	b.hi	411568 <__fxstatat@plt+0xe5a8>  // b.pmore
  4114b8:	mov	w9, #0x1                   	// #1
  4114bc:	lsl	w9, w9, w8
  4114c0:	mov	w10, #0x285                 	// #645
  4114c4:	tst	w9, w10
  4114c8:	b.ne	4114e4 <__fxstatat@plt+0xe524>  // b.any
  4114cc:	mov	w10, #0x502                 	// #1282
  4114d0:	tst	w9, w10
  4114d4:	b.eq	41153c <__fxstatat@plt+0xe57c>  // b.none
  4114d8:	mov	w0, w19
  4114dc:	bl	402db0 <fcntl@plt>
  4114e0:	b	411520 <__fxstatat@plt+0xe560>
  4114e4:	ldursw	x8, [x29, #-8]
  4114e8:	tbz	w8, #31, 411508 <__fxstatat@plt+0xe548>
  4114ec:	add	w9, w8, #0x8
  4114f0:	cmn	w8, #0x8
  4114f4:	stur	w9, [x29, #-8]
  4114f8:	b.gt	411508 <__fxstatat@plt+0xe548>
  4114fc:	ldur	x9, [x29, #-24]
  411500:	add	x8, x9, x8
  411504:	b	411514 <__fxstatat@plt+0xe554>
  411508:	ldur	x8, [x29, #-32]
  41150c:	add	x9, x8, #0x8
  411510:	stur	x9, [x29, #-32]
  411514:	ldr	w2, [x8]
  411518:	mov	w0, w19
  41151c:	bl	402db0 <fcntl@plt>
  411520:	mov	w20, w0
  411524:	mov	w0, w20
  411528:	ldp	x20, x19, [sp, #240]
  41152c:	ldp	x22, x21, [sp, #224]
  411530:	ldp	x29, x30, [sp, #208]
  411534:	add	sp, sp, #0x100
  411538:	ret
  41153c:	cmp	w8, #0x6
  411540:	b.ne	411568 <__fxstatat@plt+0xe5a8>  // b.any
  411544:	ldursw	x8, [x29, #-8]
  411548:	tbz	w8, #31, 4115a8 <__fxstatat@plt+0xe5e8>
  41154c:	add	w9, w8, #0x8
  411550:	cmn	w8, #0x8
  411554:	stur	w9, [x29, #-8]
  411558:	b.gt	4115a8 <__fxstatat@plt+0xe5e8>
  41155c:	ldur	x9, [x29, #-24]
  411560:	add	x8, x9, x8
  411564:	b	4115b4 <__fxstatat@plt+0xe5f4>
  411568:	ldursw	x8, [x29, #-8]
  41156c:	tbz	w8, #31, 411614 <__fxstatat@plt+0xe654>
  411570:	add	w9, w8, #0x8
  411574:	cmn	w8, #0x8
  411578:	stur	w9, [x29, #-8]
  41157c:	b.gt	411614 <__fxstatat@plt+0xe654>
  411580:	ldur	x9, [x29, #-24]
  411584:	add	x8, x9, x8
  411588:	b	411620 <__fxstatat@plt+0xe660>
  41158c:	ldur	x8, [x29, #-32]
  411590:	add	x9, x8, #0x8
  411594:	stur	x9, [x29, #-32]
  411598:	ldr	w2, [x8]
  41159c:	mov	w0, w19
  4115a0:	mov	w1, wzr
  4115a4:	b	41151c <__fxstatat@plt+0xe55c>
  4115a8:	ldur	x8, [x29, #-32]
  4115ac:	add	x9, x8, #0x8
  4115b0:	stur	x9, [x29, #-32]
  4115b4:	adrp	x22, 425000 <__fxstatat@plt+0x22040>
  4115b8:	ldr	w9, [x22, #2744]
  4115bc:	ldr	w21, [x8]
  4115c0:	tbnz	w9, #31, 41163c <__fxstatat@plt+0xe67c>
  4115c4:	mov	w1, #0x406                 	// #1030
  4115c8:	mov	w0, w19
  4115cc:	mov	w2, w21
  4115d0:	bl	402db0 <fcntl@plt>
  4115d4:	mov	w20, w0
  4115d8:	tbz	w0, #31, 411630 <__fxstatat@plt+0xe670>
  4115dc:	bl	402f10 <__errno_location@plt>
  4115e0:	ldr	w8, [x0]
  4115e4:	cmp	w8, #0x16
  4115e8:	b.ne	411630 <__fxstatat@plt+0xe670>  // b.any
  4115ec:	mov	w0, w19
  4115f0:	mov	w1, wzr
  4115f4:	mov	w2, w21
  4115f8:	bl	402db0 <fcntl@plt>
  4115fc:	mov	w20, w0
  411600:	tbnz	w0, #31, 411524 <__fxstatat@plt+0xe564>
  411604:	mov	w8, #0xffffffff            	// #-1
  411608:	str	w8, [x22, #2744]
  41160c:	mov	w8, #0x1                   	// #1
  411610:	b	41165c <__fxstatat@plt+0xe69c>
  411614:	ldur	x8, [x29, #-32]
  411618:	add	x9, x8, #0x8
  41161c:	stur	x9, [x29, #-32]
  411620:	ldr	x2, [x8]
  411624:	mov	w0, w19
  411628:	bl	402db0 <fcntl@plt>
  41162c:	b	411520 <__fxstatat@plt+0xe560>
  411630:	mov	w8, #0x1                   	// #1
  411634:	str	w8, [x22, #2744]
  411638:	b	411524 <__fxstatat@plt+0xe564>
  41163c:	mov	w0, w19
  411640:	mov	w1, wzr
  411644:	mov	w2, w21
  411648:	bl	402db0 <fcntl@plt>
  41164c:	ldr	w8, [x22, #2744]
  411650:	mov	w20, w0
  411654:	cmn	w8, #0x1
  411658:	cset	w8, eq  // eq = none
  41165c:	cbz	w8, 411524 <__fxstatat@plt+0xe564>
  411660:	tbnz	w20, #31, 411524 <__fxstatat@plt+0xe564>
  411664:	mov	w1, #0x1                   	// #1
  411668:	mov	w0, w20
  41166c:	bl	402db0 <fcntl@plt>
  411670:	tbnz	w0, #31, 41168c <__fxstatat@plt+0xe6cc>
  411674:	orr	w2, w0, #0x1
  411678:	mov	w1, #0x2                   	// #2
  41167c:	mov	w0, w20
  411680:	bl	402db0 <fcntl@plt>
  411684:	cmn	w0, #0x1
  411688:	b.ne	411524 <__fxstatat@plt+0xe564>  // b.any
  41168c:	bl	402f10 <__errno_location@plt>
  411690:	ldr	w21, [x0]
  411694:	mov	x19, x0
  411698:	mov	w0, w20
  41169c:	bl	402b80 <close@plt>
  4116a0:	str	w21, [x19]
  4116a4:	mov	w20, #0xffffffff            	// #-1
  4116a8:	b	411524 <__fxstatat@plt+0xe564>
  4116ac:	mov	w8, w0
  4116b0:	cmp	w0, #0x26
  4116b4:	mov	w0, wzr
  4116b8:	b.hi	4116d8 <__fxstatat@plt+0xe718>  // b.pmore
  4116bc:	mov	w9, w8
  4116c0:	mov	w10, #0x1                   	// #1
  4116c4:	lsl	x9, x10, x9
  4116c8:	mov	x10, #0x410000              	// #4259840
  4116cc:	movk	x10, #0x40, lsl #32
  4116d0:	tst	x9, x10
  4116d4:	b.ne	4116e0 <__fxstatat@plt+0xe720>  // b.any
  4116d8:	cmp	w8, #0x5f
  4116dc:	b.ne	4116e4 <__fxstatat@plt+0xe724>  // b.any
  4116e0:	ret
  4116e4:	mov	w0, #0x1                   	// #1
  4116e8:	ret
  4116ec:	stp	x29, x30, [sp, #-48]!
  4116f0:	stp	x22, x21, [sp, #16]
  4116f4:	stp	x20, x19, [sp, #32]
  4116f8:	mov	x29, sp
  4116fc:	mov	x20, x1
  411700:	bl	4029e0 <fopen@plt>
  411704:	mov	x19, x0
  411708:	cbz	x0, 411784 <__fxstatat@plt+0xe7c4>
  41170c:	mov	x0, x19
  411710:	bl	402990 <fileno@plt>
  411714:	cmp	w0, #0x2
  411718:	b.hi	411784 <__fxstatat@plt+0xe7c4>  // b.pmore
  41171c:	bl	411360 <__fxstatat@plt+0xe3a0>
  411720:	tbnz	w0, #31, 411768 <__fxstatat@plt+0xe7a8>
  411724:	mov	w21, w0
  411728:	mov	x0, x19
  41172c:	bl	41136c <__fxstatat@plt+0xe3ac>
  411730:	cbnz	w0, 411748 <__fxstatat@plt+0xe788>
  411734:	mov	w0, w21
  411738:	mov	x1, x20
  41173c:	bl	402ac0 <fdopen@plt>
  411740:	mov	x19, x0
  411744:	cbnz	x0, 411784 <__fxstatat@plt+0xe7c4>
  411748:	bl	402f10 <__errno_location@plt>
  41174c:	ldr	w22, [x0]
  411750:	mov	x20, x0
  411754:	mov	w0, w21
  411758:	bl	402b80 <close@plt>
  41175c:	mov	x19, xzr
  411760:	str	w22, [x20]
  411764:	b	411784 <__fxstatat@plt+0xe7c4>
  411768:	bl	402f10 <__errno_location@plt>
  41176c:	ldr	w21, [x0]
  411770:	mov	x20, x0
  411774:	mov	x0, x19
  411778:	bl	41136c <__fxstatat@plt+0xe3ac>
  41177c:	mov	x19, xzr
  411780:	str	w21, [x20]
  411784:	mov	x0, x19
  411788:	ldp	x20, x19, [sp, #32]
  41178c:	ldp	x22, x21, [sp, #16]
  411790:	ldp	x29, x30, [sp], #48
  411794:	ret
  411798:	stp	x29, x30, [sp, #-64]!
  41179c:	mov	x29, sp
  4117a0:	stp	x19, x20, [sp, #16]
  4117a4:	adrp	x20, 424000 <__fxstatat@plt+0x21040>
  4117a8:	add	x20, x20, #0xdd0
  4117ac:	stp	x21, x22, [sp, #32]
  4117b0:	adrp	x21, 424000 <__fxstatat@plt+0x21040>
  4117b4:	add	x21, x21, #0xdc8
  4117b8:	sub	x20, x20, x21
  4117bc:	mov	w22, w0
  4117c0:	stp	x23, x24, [sp, #48]
  4117c4:	mov	x23, x1
  4117c8:	mov	x24, x2
  4117cc:	bl	4027b0 <mbrtowc@plt-0x40>
  4117d0:	cmp	xzr, x20, asr #3
  4117d4:	b.eq	411800 <__fxstatat@plt+0xe840>  // b.none
  4117d8:	asr	x20, x20, #3
  4117dc:	mov	x19, #0x0                   	// #0
  4117e0:	ldr	x3, [x21, x19, lsl #3]
  4117e4:	mov	x2, x24
  4117e8:	add	x19, x19, #0x1
  4117ec:	mov	x1, x23
  4117f0:	mov	w0, w22
  4117f4:	blr	x3
  4117f8:	cmp	x20, x19
  4117fc:	b.ne	4117e0 <__fxstatat@plt+0xe820>  // b.any
  411800:	ldp	x19, x20, [sp, #16]
  411804:	ldp	x21, x22, [sp, #32]
  411808:	ldp	x23, x24, [sp, #48]
  41180c:	ldp	x29, x30, [sp], #64
  411810:	ret
  411814:	nop
  411818:	ret
  41181c:	nop
  411820:	adrp	x2, 425000 <__fxstatat@plt+0x22040>
  411824:	mov	x1, #0x0                   	// #0
  411828:	ldr	x2, [x2, #1016]
  41182c:	b	4028e0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000411830 <.fini>:
  411830:	stp	x29, x30, [sp, #-16]!
  411834:	mov	x29, sp
  411838:	ldp	x29, x30, [sp], #16
  41183c:	ret
