/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* top =  1  *)
(* src = "dut.sv:1.1-17.10" *)
module simple_generate(clk, a, b, y);
  (* src = "dut.sv:3.7-3.10" *)
  input clk;
  wire clk;
  (* src = "dut.sv:4.13-4.14" *)
  input [3:0] a;
  wire [3:0] a;
  (* src = "dut.sv:4.16-4.17" *)
  input [3:0] b;
  wire [3:0] b;
  (* src = "dut.sv:5.18-5.19" *)
  output [3:0] y;
  wire [3:0] y;
  (* src = "dut.sv:10.14-10.17" *)
  wire \gen_loop[0].tmp ;
  (* src = "dut.sv:10.14-10.17" *)
  wire \gen_loop[1].tmp ;
  (* src = "dut.sv:10.14-10.17" *)
  wire \gen_loop[2].tmp ;
  (* src = "dut.sv:10.14-10.17" *)
  wire \gen_loop[3].tmp ;
  \$_AND_  _0_ (
    .A(b[1]),
    .B(a[1]),
    .Y(\gen_loop[1].tmp )
  );
  \$_AND_  _1_ (
    .A(b[2]),
    .B(a[2]),
    .Y(\gen_loop[2].tmp )
  );
  \$_AND_  _2_ (
    .A(b[3]),
    .B(a[3]),
    .Y(\gen_loop[3].tmp )
  );
  \$_AND_  _3_ (
    .A(b[0]),
    .B(a[0]),
    .Y(\gen_loop[0].tmp )
  );
  (* src = "dut.sv:12.9-13.25" *)
  \$_DFF_P_  \y_reg[0]  /* _4_ */ (
    .C(clk),
    .D(\gen_loop[0].tmp ),
    .Q(y[0])
  );
  (* src = "dut.sv:12.9-13.25" *)
  \$_DFF_P_  \y_reg[1]  /* _5_ */ (
    .C(clk),
    .D(\gen_loop[1].tmp ),
    .Q(y[1])
  );
  (* src = "dut.sv:12.9-13.25" *)
  \$_DFF_P_  \y_reg[2]  /* _6_ */ (
    .C(clk),
    .D(\gen_loop[2].tmp ),
    .Q(y[2])
  );
  (* src = "dut.sv:12.9-13.25" *)
  \$_DFF_P_  \y_reg[3]  /* _7_ */ (
    .C(clk),
    .D(\gen_loop[3].tmp ),
    .Q(y[3])
  );
endmodule
