Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Mar  1 21:54:20 2021
| Host         : apple running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 68 register/latch pins with no clock driven by root clock pin: EF_DCO_P (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: EF_FR_P (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: GH_DCO_P (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GH_FR_P (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk_50M (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/cnt_EF_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/cnt_EF_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/cnt_GH_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/cnt_GH_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: spi4adc/reset_r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 342 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.560       -6.371                     59                 9727        0.050        0.000                      0                 9727        0.127        0.000                       0                  4893  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 3.375}        6.749           148.170         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
my_clock/inst/clk_in                                                                        {0.000 10.000}       20.000          50.000          
  clk_10M_my_clk_generator                                                                  {0.000 50.000}       100.000         10.000          
  clk_150M_my_clk_generator                                                                 {0.000 3.333}        6.667           150.000         
  clk_20M_my_clk_generator                                                                  {0.000 25.000}       50.000          20.000          
  clk_450M_my_clk_generator                                                                 {0.000 1.111}        2.222           450.000         
  clkfbout_my_clk_generator                                                                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.120        0.000                      0                  923        0.050        0.000                      0                  923       15.732        0.000                       0                   480  
my_clock/inst/clk_in                                                                                                                                                                                                                          7.000        0.000                       0                     1  
  clk_10M_my_clk_generator                                                                                                                                                                                                                   98.591        0.000                       0                     2  
  clk_150M_my_clk_generator                                                                       1.823        0.000                      0                 3708        0.063        0.000                      0                 3708        2.565        0.000                       0                  1674  
  clk_20M_my_clk_generator                                                                       45.719        0.000                      0                   92        0.128        0.000                      0                   92       24.600        0.000                       0                    59  
  clk_450M_my_clk_generator                                                                      -0.180       -1.068                     32                 4290        0.069        0.000                      0                 4290        0.127        0.000                       0                  2674  
  clkfbout_my_clk_generator                                                                                                                                                                                                                  18.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_150M_my_clk_generator  clk_20M_my_clk_generator        -0.560       -5.304                     27                   57        0.139        0.000                      0                   57  
clk_150M_my_clk_generator  clk_450M_my_clk_generator        0.034        0.000                      0                  132        0.119        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_150M_my_clk_generator                                                                   clk_150M_my_clk_generator                                                                         2.500        0.000                      0                  351        0.398        0.000                      0                  351  
**async_default**                                                                           clk_150M_my_clk_generator                                                                   clk_20M_my_clk_generator                                                                          0.668        0.000                      0                   29        0.169        0.000                      0                   29  
**async_default**                                                                           clk_20M_my_clk_generator                                                                    clk_20M_my_clk_generator                                                                         47.178        0.000                      0                   43        0.279        0.000                      0                   43  
**async_default**                                                                           clk_450M_my_clk_generator                                                                   clk_450M_my_clk_generator                                                                         0.305        0.000                      0                   91        0.298        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.861        0.000                      0                  100        0.284        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.120ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.431ns (13.091%)  route 2.861ns (86.909%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.472     7.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT5 (Prop_lut5_I0_O)        0.043     7.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.056     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X48Y246        LUT4 (Prop_lut4_I1_O)        0.043     8.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.405     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X47Y246        LUT6 (Prop_lut6_I5_O)        0.043     8.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.303     9.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X46Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X46Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X46Y249        FDRE (Setup_fdre_C_R)       -0.281    38.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                 29.120    

Slack (MET) :             29.120ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.431ns (13.091%)  route 2.861ns (86.909%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.472     7.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT5 (Prop_lut5_I0_O)        0.043     7.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.056     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X48Y246        LUT4 (Prop_lut4_I1_O)        0.043     8.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.405     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X47Y246        LUT6 (Prop_lut6_I5_O)        0.043     8.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.303     9.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X46Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X46Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X46Y249        FDRE (Setup_fdre_C_R)       -0.281    38.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                 29.120    

Slack (MET) :             29.120ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.431ns (13.091%)  route 2.861ns (86.909%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.472     7.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT5 (Prop_lut5_I0_O)        0.043     7.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.056     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X48Y246        LUT4 (Prop_lut4_I1_O)        0.043     8.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.405     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X47Y246        LUT6 (Prop_lut6_I5_O)        0.043     8.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.303     9.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X46Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X46Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X46Y249        FDRE (Setup_fdre_C_R)       -0.281    38.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                 29.120    

Slack (MET) :             29.120ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.431ns (13.091%)  route 2.861ns (86.909%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.472     7.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT5 (Prop_lut5_I0_O)        0.043     7.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.056     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X48Y246        LUT4 (Prop_lut4_I1_O)        0.043     8.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.405     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X47Y246        LUT6 (Prop_lut6_I5_O)        0.043     8.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.303     9.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X46Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X46Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X46Y249        FDRE (Setup_fdre_C_R)       -0.281    38.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                 29.120    

Slack (MET) :             29.120ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.431ns (13.091%)  route 2.861ns (86.909%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.472     7.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT5 (Prop_lut5_I0_O)        0.043     7.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.056     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X48Y246        LUT4 (Prop_lut4_I1_O)        0.043     8.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.405     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X47Y246        LUT6 (Prop_lut6_I5_O)        0.043     8.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.303     9.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X46Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X46Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X46Y249        FDRE (Setup_fdre_C_R)       -0.281    38.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                 29.120    

Slack (MET) :             29.120ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.431ns (13.091%)  route 2.861ns (86.909%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.472     7.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT5 (Prop_lut5_I0_O)        0.043     7.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.056     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X48Y246        LUT4 (Prop_lut4_I1_O)        0.043     8.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.405     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X47Y246        LUT6 (Prop_lut6_I5_O)        0.043     8.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.303     9.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X46Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X46Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X46Y249        FDRE (Setup_fdre_C_R)       -0.281    38.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                 29.120    

Slack (MET) :             29.261ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.392ns (12.905%)  route 2.646ns (87.095%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.472     7.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT5 (Prop_lut5_I0_O)        0.043     7.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.056     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X48Y246        LUT5 (Prop_lut5_I2_O)        0.047     8.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.493     8.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X47Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X47Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X47Y245        FDRE (Setup_fdre_C_R)       -0.395    38.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 29.261    

Slack (MET) :             29.261ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.392ns (12.905%)  route 2.646ns (87.095%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.472     7.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT5 (Prop_lut5_I0_O)        0.043     7.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.056     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X48Y246        LUT5 (Prop_lut5_I2_O)        0.047     8.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.493     8.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X47Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X47Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X47Y245        FDRE (Setup_fdre_C_R)       -0.395    38.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 29.261    

Slack (MET) :             29.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.431ns (12.373%)  route 3.052ns (87.627%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 37.862 - 33.000 ) 
    Source Clock Delay      (SCD):    5.670ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.408     5.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y245        FDRE (Prop_fdre_C_Q)         0.259     5.929 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           1.352     7.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in_0
    SLICE_X50Y219        LUT3 (Prop_lut3_I1_O)        0.043     7.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.508     7.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X50Y216        LUT4 (Prop_lut4_I1_O)        0.043     7.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.715     8.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X44Y218        LUT6 (Prop_lut6_I0_O)        0.043     8.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.104     8.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X44Y218        LUT6 (Prop_lut6_I0_O)        0.043     8.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.374     9.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X50Y216        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.230    37.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X50Y216        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.753    38.615    
                         clock uncertainty           -0.035    38.579    
    SLICE_X50Y216        FDPE (Setup_fdpe_C_D)        0.000    38.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         38.579    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                 29.426    

Slack (MET) :             29.439ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.392ns (13.710%)  route 2.467ns (86.290%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.472     7.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT5 (Prop_lut5_I0_O)        0.043     7.255 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.056     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X48Y246        LUT5 (Prop_lut5_I2_O)        0.047     8.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.314     8.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X47Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X47Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X47Y246        FDRE (Setup_fdre_C_R)       -0.395    38.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                 29.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.904%)  route 0.061ns (40.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.618     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y223        FDCE (Prop_fdce_C_Q)         0.091     3.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.061     3.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X46Y223        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.842     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y223        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.595     2.990    
    SLICE_X46Y223        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.081    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.834%)  route 0.114ns (53.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.619     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y222        FDCE (Prop_fdce_C_Q)         0.100     3.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.114     3.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X48Y223        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.841     3.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X48Y223        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.575     3.009    
    SLICE_X48Y223        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.141    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.618     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y223        FDCE (Prop_fdce_C_Q)         0.100     3.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.101     3.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X46Y223        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.842     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y223        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.595     2.990    
    SLICE_X46Y223        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     3.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.105    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.091ns (45.284%)  route 0.110ns (54.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.617     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y224        FDCE (Prop_fdce_C_Q)         0.091     3.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.110     3.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X48Y224        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.840     3.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X48Y224        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.575     3.008    
    SLICE_X48Y224        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     3.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -3.102    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.077%)  route 0.063ns (32.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X49Y247        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y247        FDRE (Prop_fdre_C_Q)         0.100     3.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.063     3.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X48Y247        LUT6 (Prop_lut6_I1_O)        0.028     3.182 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000     3.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1_n_0
    SLICE_X48Y247        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.857     3.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X48Y247        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism             -0.597     3.003    
    SLICE_X48Y247        FDRE (Hold_fdre_C_D)         0.087     3.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.426%)  route 0.109ns (54.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.617     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y224        FDCE (Prop_fdce_C_Q)         0.091     3.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.109     3.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X46Y223        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.842     3.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y223        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.595     2.990    
    SLICE_X46Y223        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.943%)  route 0.164ns (62.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.618     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y223        FDCE (Prop_fdce_C_Q)         0.100     3.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.164     3.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X48Y223        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.841     3.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X48Y223        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.575     3.009    
    SLICE_X48Y223        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.242    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.624     2.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X43Y218        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y218        FDCE (Prop_fdce_C_Q)         0.100     3.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     3.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X43Y218        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.848     3.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X43Y218        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.606     2.985    
    SLICE_X43Y218        FDCE (Hold_fdce_C_D)         0.047     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.032    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.622     2.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X43Y220        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y220        FDCE (Prop_fdce_C_Q)         0.100     3.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     3.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X43Y220        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.846     3.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X43Y220        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.606     2.983    
    SLICE_X43Y220        FDCE (Hold_fdce_C_D)         0.047     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.624     2.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X47Y217        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y217        FDPE (Prop_fdpe_C_Q)         0.100     3.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X47Y217        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.849     3.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X47Y217        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.607     2.985    
    SLICE_X47Y217        FDPE (Hold_fdpe_C_D)         0.047     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -3.032    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y241  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X39Y232  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X41Y232  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X40Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X41Y230  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X46Y249  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X46Y249  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X46Y233  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  my_clock/inst/clk_in
  To Clock:  my_clock/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_clock/inst/clk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_my_clk_generator
  To Clock:  clk_10M_my_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_my_clk_generator
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y20   my_clock/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_150M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        1.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.306ns (7.343%)  route 3.861ns (92.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.557    -2.935    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X38Y281        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_fdre_C_Q)         0.259    -2.676 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          1.942    -0.734    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X32Y254        LUT1 (Prop_lut1_I0_O)        0.047    -0.687 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=216, routed)         1.919     1.232    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X18Y247        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.297     4.356    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X18Y247        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[21]/C
                         clock pessimism             -0.841     3.515    
                         clock uncertainty           -0.087     3.427    
    SLICE_X18Y247        FDRE (Setup_fdre_C_R)       -0.372     3.055    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[21]
  -------------------------------------------------------------------
                         required time                          3.055    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.306ns (7.343%)  route 3.861ns (92.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.557    -2.935    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X38Y281        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_fdre_C_Q)         0.259    -2.676 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          1.942    -0.734    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X32Y254        LUT1 (Prop_lut1_I0_O)        0.047    -0.687 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=216, routed)         1.919     1.232    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X18Y247        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.297     4.356    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X18Y247        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[22]/C
                         clock pessimism             -0.841     3.515    
                         clock uncertainty           -0.087     3.427    
    SLICE_X18Y247        FDRE (Setup_fdre_C_R)       -0.372     3.055    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[22]
  -------------------------------------------------------------------
                         required time                          3.055    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.306ns (7.343%)  route 3.861ns (92.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.557    -2.935    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X38Y281        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_fdre_C_Q)         0.259    -2.676 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          1.942    -0.734    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X32Y254        LUT1 (Prop_lut1_I0_O)        0.047    -0.687 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=216, routed)         1.919     1.232    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X18Y247        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.297     4.356    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X18Y247        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[9]/C
                         clock pessimism             -0.841     3.515    
                         clock uncertainty           -0.087     3.427    
    SLICE_X18Y247        FDRE (Setup_fdre_C_R)       -0.372     3.055    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[9]
  -------------------------------------------------------------------
                         required time                          3.055    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.306ns (7.488%)  route 3.780ns (92.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.557    -2.935    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X38Y281        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_fdre_C_Q)         0.259    -2.676 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          1.942    -0.734    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X32Y254        LUT1 (Prop_lut1_I0_O)        0.047    -0.687 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=216, routed)         1.838     1.151    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X18Y248        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.297     4.356    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X18Y248        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[24]/C
                         clock pessimism             -0.841     3.515    
                         clock uncertainty           -0.087     3.427    
    SLICE_X18Y248        FDRE (Setup_fdre_C_R)       -0.372     3.055    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[24]
  -------------------------------------------------------------------
                         required time                          3.055    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.306ns (7.488%)  route 3.780ns (92.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.557    -2.935    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X38Y281        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_fdre_C_Q)         0.259    -2.676 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          1.942    -0.734    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X32Y254        LUT1 (Prop_lut1_I0_O)        0.047    -0.687 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=216, routed)         1.838     1.151    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X18Y248        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.297     4.356    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X18Y248        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[25]/C
                         clock pessimism             -0.841     3.515    
                         clock uncertainty           -0.087     3.427    
    SLICE_X18Y248        FDRE (Setup_fdre_C_R)       -0.372     3.055    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[25]
  -------------------------------------------------------------------
                         required time                          3.055    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.306ns (7.488%)  route 3.780ns (92.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.557    -2.935    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X38Y281        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_fdre_C_Q)         0.259    -2.676 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          1.942    -0.734    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X32Y254        LUT1 (Prop_lut1_I0_O)        0.047    -0.687 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=216, routed)         1.838     1.151    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X18Y248        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.297     4.356    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X18Y248        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[26]/C
                         clock pessimism             -0.841     3.515    
                         clock uncertainty           -0.087     3.427    
    SLICE_X18Y248        FDRE (Setup_fdre_C_R)       -0.372     3.055    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[26]
  -------------------------------------------------------------------
                         required time                          3.055    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.306ns (7.488%)  route 3.780ns (92.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.557    -2.935    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X38Y281        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_fdre_C_Q)         0.259    -2.676 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          1.942    -0.734    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X32Y254        LUT1 (Prop_lut1_I0_O)        0.047    -0.687 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=216, routed)         1.838     1.151    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X18Y248        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.297     4.356    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X18Y248        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[27]/C
                         clock pessimism             -0.841     3.515    
                         clock uncertainty           -0.087     3.427    
    SLICE_X18Y248        FDRE (Setup_fdre_C_R)       -0.372     3.055    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[27]
  -------------------------------------------------------------------
                         required time                          3.055    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.306ns (7.718%)  route 3.659ns (92.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.313ns = ( 4.354 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.557    -2.935    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X38Y281        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_fdre_C_Q)         0.259    -2.676 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          1.942    -0.734    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X32Y254        LUT1 (Prop_lut1_I0_O)        0.047    -0.687 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=216, routed)         1.717     1.030    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X20Y242        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.295     4.354    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X20Y242        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]/C
                         clock pessimism             -0.841     3.513    
                         clock uncertainty           -0.087     3.425    
    SLICE_X20Y242        FDRE (Setup_fdre_C_R)       -0.372     3.053    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          3.053    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.072ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[50]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 1.317ns (33.231%)  route 2.646ns (66.769%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.314ns = ( 4.353 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.812ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.680    -2.812    CCD231/CCD231_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981    -1.831 r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           0.632    -1.199    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X32Y254        LUT3 (Prop_lut3_I0_O)        0.053    -1.146 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=43, routed)          0.504    -0.642    u_aq_axi_master/S00_AXI_wready
    SLICE_X33Y248        LUT4 (Prop_lut4_I2_O)        0.147    -0.495 r  u_aq_axi_master/mem_test_m0_i_1/O
                         net (fo=3, routed)           0.535     0.040    mem_test_m0/wr_burst_data_req
    SLICE_X27Y244        LUT2 (Prop_lut2_I0_O)        0.136     0.176 r  mem_test_m0/wr_burst_data_reg[63]_i_1/O
                         net (fo=64, routed)          0.975     1.151    mem_test_m0/wr_burst_data_reg[63]_i_1_n_0
    SLICE_X19Y239        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.294     4.353    mem_test_m0/mem_clk
    SLICE_X19Y239        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[50]/C
                         clock pessimism             -0.841     3.512    
                         clock uncertainty           -0.087     3.424    
    SLICE_X19Y239        FDCE (Setup_fdce_C_CE)      -0.201     3.223    mem_test_m0/wr_burst_data_reg_reg[50]
  -------------------------------------------------------------------
                         required time                          3.223    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  2.072    

Slack (MET) :             2.072ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[51]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 1.317ns (33.231%)  route 2.646ns (66.769%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.314ns = ( 4.353 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.812ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.680    -2.812    CCD231/CCD231_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981    -1.831 r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           0.632    -1.199    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X32Y254        LUT3 (Prop_lut3_I0_O)        0.053    -1.146 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=43, routed)          0.504    -0.642    u_aq_axi_master/S00_AXI_wready
    SLICE_X33Y248        LUT4 (Prop_lut4_I2_O)        0.147    -0.495 r  u_aq_axi_master/mem_test_m0_i_1/O
                         net (fo=3, routed)           0.535     0.040    mem_test_m0/wr_burst_data_req
    SLICE_X27Y244        LUT2 (Prop_lut2_I0_O)        0.136     0.176 r  mem_test_m0/wr_burst_data_reg[63]_i_1/O
                         net (fo=64, routed)          0.975     1.151    mem_test_m0/wr_burst_data_reg[63]_i_1_n_0
    SLICE_X19Y239        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.294     4.353    mem_test_m0/mem_clk
    SLICE_X19Y239        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[51]/C
                         clock pessimism             -0.841     3.512    
                         clock uncertainty           -0.087     3.424    
    SLICE_X19Y239        FDCE (Setup_fdce_C_CE)      -0.201     3.223    mem_test_m0/wr_burst_data_reg_reg[51]
  -------------------------------------------------------------------
                         required time                          3.223    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  2.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_aq_axi_master/reg_wr_adrs_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.118ns (30.254%)  route 0.272ns (69.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.054ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.662    -1.017    u_aq_axi_master/clk_150M
    SLICE_X30Y249        FDCE                                         r  u_aq_axi_master/reg_wr_adrs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y249        FDCE (Prop_fdce_C_Q)         0.118    -0.899 r  u_aq_axi_master/reg_wr_adrs_reg[17]/Q
                         net (fo=2, routed)           0.272    -0.627    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[17]
    SLICE_X28Y250        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.979    -1.054    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y250        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[17]/C
                         clock pessimism              0.326    -0.728    
    SLICE_X28Y250        FDRE (Hold_fdre_C_D)         0.038    -0.690    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.854%)  route 0.139ns (58.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.709    -0.970    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y291        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y291        FDRE (Prop_fdre_C_Q)         0.100    -0.870 r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.139    -0.731    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X38Y292        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.955    -1.078    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y292        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism              0.122    -0.956    
    SLICE_X38Y292        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154    -0.802    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                          0.802    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_addr_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.328ns (76.283%)  route 0.102ns (23.717%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.662    -1.017    mem_test_m0/mem_clk
    SLICE_X27Y246        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y246        FDCE (Prop_fdce_C_Q)         0.100    -0.917 r  mem_test_m0/wr_burst_addr_reg[3]/Q
                         net (fo=2, routed)           0.101    -0.816    mem_test_m0/wr_burst_addr[3]
    SLICE_X27Y246        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.704 r  mem_test_m0/wr_burst_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.704    mem_test_m0/wr_burst_addr_reg[3]_i_1_n_0
    SLICE_X27Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.679 r  mem_test_m0/wr_burst_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.679    mem_test_m0/wr_burst_addr_reg[7]_i_1_n_0
    SLICE_X27Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.654 r  mem_test_m0/wr_burst_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.654    mem_test_m0/wr_burst_addr_reg[11]_i_1_n_0
    SLICE_X27Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.629 r  mem_test_m0/wr_burst_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.628    mem_test_m0/wr_burst_addr_reg[15]_i_1_n_0
    SLICE_X27Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.587 r  mem_test_m0/wr_burst_addr_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.587    mem_test_m0/wr_burst_addr_reg[19]_i_1_n_7
    SLICE_X27Y250        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.977    -1.056    mem_test_m0/mem_clk
    SLICE_X27Y250        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[16]/C
                         clock pessimism              0.326    -0.730    
    SLICE_X27Y250        FDCE (Hold_fdce_C_D)         0.071    -0.659    mem_test_m0/wr_burst_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.077%)  route 0.144ns (54.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y289        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y289        FDRE (Prop_fdre_C_Q)         0.118    -0.853 r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.144    -0.709    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y288        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.954    -1.079    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y288        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.141    -0.938    
    SLICE_X34Y288        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154    -0.784    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.784    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.077ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.709    -0.970    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y292        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y292        FDRE (Prop_fdre_C_Q)         0.100    -0.870 r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.096    -0.774    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X38Y293        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.956    -1.077    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y293        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism              0.122    -0.955    
    SLICE_X38Y293        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.856    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                          0.856    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_addr_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.339ns (76.874%)  route 0.102ns (23.126%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.662    -1.017    mem_test_m0/mem_clk
    SLICE_X27Y246        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y246        FDCE (Prop_fdce_C_Q)         0.100    -0.917 r  mem_test_m0/wr_burst_addr_reg[3]/Q
                         net (fo=2, routed)           0.101    -0.816    mem_test_m0/wr_burst_addr[3]
    SLICE_X27Y246        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.704 r  mem_test_m0/wr_burst_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.704    mem_test_m0/wr_burst_addr_reg[3]_i_1_n_0
    SLICE_X27Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.679 r  mem_test_m0/wr_burst_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.679    mem_test_m0/wr_burst_addr_reg[7]_i_1_n_0
    SLICE_X27Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.654 r  mem_test_m0/wr_burst_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.654    mem_test_m0/wr_burst_addr_reg[11]_i_1_n_0
    SLICE_X27Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.629 r  mem_test_m0/wr_burst_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.628    mem_test_m0/wr_burst_addr_reg[15]_i_1_n_0
    SLICE_X27Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052    -0.576 r  mem_test_m0/wr_burst_addr_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.576    mem_test_m0/wr_burst_addr_reg[19]_i_1_n_5
    SLICE_X27Y250        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.977    -1.056    mem_test_m0/mem_clk
    SLICE_X27Y250        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[18]/C
                         clock pessimism              0.326    -0.730    
    SLICE_X27Y250        FDCE (Hold_fdce_C_D)         0.071    -0.659    mem_test_m0/wr_burst_addr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.977%)  route 0.133ns (51.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.077ns
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    -0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.790    -0.889    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X40Y300        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y300        FDRE (Prop_fdre_C_Q)         0.100    -0.789 r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/Q
                         net (fo=7, routed)           0.133    -0.656    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[0]
    SLICE_X41Y299        LUT6 (Prop_lut6_I1_O)        0.028    -0.628 r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1/O
                         net (fo=1, routed)           0.000    -0.628    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1_n_0
    SLICE_X41Y299        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.956    -1.077    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X41Y299        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                         clock pessimism              0.306    -0.771    
    SLICE_X41Y299        FDRE (Hold_fdre_C_D)         0.060    -0.711    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.955ns
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.811    -0.868    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y304        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y304        FDRE (Prop_fdre_C_Q)         0.100    -0.768 r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.055    -0.713    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[7]
    SLICE_X30Y304        LUT5 (Prop_lut5_I4_O)        0.028    -0.685 r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.685    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1_n_0
    SLICE_X30Y304        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.078    -0.955    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y304        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism              0.098    -0.857    
    SLICE_X30Y304        FDRE (Hold_fdre_C_D)         0.087    -0.770    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.955ns
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.811    -0.868    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y305        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y305        FDRE (Prop_fdre_C_Q)         0.100    -0.768 r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/Q
                         net (fo=1, routed)           0.055    -0.713    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[9]
    SLICE_X30Y305        LUT5 (Prop_lut5_I4_O)        0.028    -0.685 r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.685    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1_n_0
    SLICE_X30Y305        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.078    -0.955    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y305        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/C
                         clock pessimism              0.098    -0.857    
    SLICE_X30Y305        FDRE (Hold_fdre_C_D)         0.087    -0.770    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y291        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y291        FDRE (Prop_fdre_C_Q)         0.100    -0.871 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.816    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/gpio_io_o[14]
    SLICE_X42Y291        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.954    -1.079    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y291        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]/C
                         clock pessimism              0.119    -0.960    
    SLICE_X42Y291        FDRE (Hold_fdre_C_D)         0.059    -0.901    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[17]
  -------------------------------------------------------------------
                         required time                          0.901    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_150M_my_clk_generator
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         6.667       5.258      BUFGCTRL_X0Y16   my_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         6.667       5.596      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X44Y299    CCD231/CCD231_i/AXI_GPIO_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X44Y299    CCD231/CCD231_i/AXI_GPIO_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X42Y299    CCD231/CCD231_i/AXI_GPIO_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X42Y299    CCD231/CCD231_i/AXI_GPIO_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X23Y244    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X23Y244    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X43Y298    CCD231/CCD231_i/AXI_GPIO_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
Min Period        n/a     FDPE/C              n/a            0.750         6.667       5.917      SLICE_X28Y247    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y245    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y245    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y245    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y245    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y256    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y256    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y256    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y256    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y256    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y256    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y245    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y245    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y245    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y245    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y256    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y256    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y256    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y256    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y256    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X30Y256    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_20M_my_clk_generator
  To Clock:  clk_20M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       45.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.719ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/sclk_r_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.857ns (20.860%)  route 3.251ns (79.140%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 47.755 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.339    -1.363    CCD231/reset_r_reg
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    -1.320 r  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.481    -0.839    spi4adc/spi/reset_r_reg
    SLICE_X51Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.377 f  spi4adc/spi/clk_cnt_reg[2]_LDC/Q
                         net (fo=4, routed)           0.368    -0.009    spi4adc/spi/clk_cnt_reg[2]_LDC_n_0
    SLICE_X52Y292        LUT6 (Prop_lut6_I1_O)        0.043     0.034 r  spi4adc/spi/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.363     0.397    spi4adc/spi/clk_cnt[0]_i_3_n_0
    SLICE_X48Y291        LUT5 (Prop_lut5_I0_O)        0.043     0.440 r  spi4adc/spi/clk_cnt[0]_i_2/O
                         net (fo=4, routed)           0.125     0.565    spi4adc/spi/clk_cnt[0]_i_2_n_0
    SLICE_X48Y291        LUT5 (Prop_lut5_I1_O)        0.043     0.608 r  spi4adc/spi/sclk_r_C_i_1/O
                         net (fo=2, routed)           0.575     1.183    spi4adc/spi/sclk_r_C_i_1_n_0
    SLICE_X48Y290        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.363    47.755    spi4adc/spi/CLK
    SLICE_X48Y290        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
                         clock pessimism             -0.731    47.024    
                         clock uncertainty           -0.134    46.890    
    SLICE_X48Y290        FDPE (Setup_fdpe_C_D)        0.013    46.903    spi4adc/spi/sclk_r_reg_P
  -------------------------------------------------------------------
                         required time                         46.903    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                 45.719    

Slack (MET) :             45.814ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dout_r_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.857ns (22.546%)  route 2.944ns (77.454%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.339    -1.363    CCD231/reset_r_reg
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    -1.320 r  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.481    -0.839    spi4adc/spi/reset_r_reg
    SLICE_X51Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.377 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.333    -0.044    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X50Y291        LUT3 (Prop_lut3_I1_O)        0.043    -0.001 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.248     0.247    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X49Y291        LUT6 (Prop_lut6_I4_O)        0.043     0.290 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.267     0.557    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X46Y290        LUT2 (Prop_lut2_I0_O)        0.043     0.600 r  spi4adc/spi/dout_r_i_1/O
                         net (fo=1, routed)           0.277     0.876    spi4adc/spi/dout_r2_out
    SLICE_X43Y290        FDRE                                         r  spi4adc/spi/dout_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/spi/CLK
    SLICE_X43Y290        FDRE                                         r  spi4adc/spi/dout_r_reg/C
                         clock pessimism             -0.731    47.025    
                         clock uncertainty           -0.134    46.891    
    SLICE_X43Y290        FDRE (Setup_fdre_C_CE)      -0.201    46.690    spi4adc/spi/dout_r_reg
  -------------------------------------------------------------------
                         required time                         46.690    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                 45.814    

Slack (MET) :             46.051ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 0.857ns (22.704%)  route 2.918ns (77.296%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 47.755 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.339    -1.363    CCD231/reset_r_reg
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    -1.320 r  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.481    -0.839    spi4adc/spi/reset_r_reg
    SLICE_X51Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.377 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.333    -0.044    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X50Y291        LUT3 (Prop_lut3_I1_O)        0.043    -0.001 f  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.249     0.248    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X49Y291        LUT5 (Prop_lut5_I1_O)        0.043     0.291 r  spi4adc/spi/dat_cnt[1]_i_2/O
                         net (fo=3, routed)           0.326     0.617    spi4adc/spi/dat_cnt[1]_i_2_n_0
    SLICE_X51Y292        LUT5 (Prop_lut5_I0_O)        0.043     0.660 r  spi4adc/spi/dat_cnt[1]_i_1/O
                         net (fo=1, routed)           0.190     0.850    spi4adc/spi/dat_cnt[1]
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.363    47.755    spi4adc/spi/CLK
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/C
                         clock pessimism             -0.731    47.024    
                         clock uncertainty           -0.134    46.890    
    SLICE_X50Y291        FDCE (Setup_fdce_C_D)        0.011    46.901    spi4adc/spi/dat_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         46.901    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                 46.051    

Slack (MET) :             46.118ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.814ns (23.126%)  route 2.706ns (76.874%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.339    -1.363    CCD231/reset_r_reg
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    -1.320 r  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.481    -0.839    spi4adc/spi/reset_r_reg
    SLICE_X51Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.377 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.333    -0.044    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X50Y291        LUT3 (Prop_lut3_I1_O)        0.043    -0.001 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.248     0.247    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X49Y291        LUT6 (Prop_lut6_I4_O)        0.043     0.290 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.305     0.595    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X47Y290        FDCE                                         r  spi4adc/spi/d_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/spi/CLK
    SLICE_X47Y290        FDCE                                         r  spi4adc/spi/d_cnt_reg[1]/C
                         clock pessimism             -0.708    47.048    
                         clock uncertainty           -0.134    46.914    
    SLICE_X47Y290        FDCE (Setup_fdce_C_CE)      -0.201    46.713    spi4adc/spi/d_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         46.713    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                 46.118    

Slack (MET) :             46.118ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.814ns (23.126%)  route 2.706ns (76.874%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.339    -1.363    CCD231/reset_r_reg
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    -1.320 r  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.481    -0.839    spi4adc/spi/reset_r_reg
    SLICE_X51Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.377 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.333    -0.044    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X50Y291        LUT3 (Prop_lut3_I1_O)        0.043    -0.001 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.248     0.247    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X49Y291        LUT6 (Prop_lut6_I4_O)        0.043     0.290 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.305     0.595    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X47Y290        FDPE                                         r  spi4adc/spi/d_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/spi/CLK
    SLICE_X47Y290        FDPE                                         r  spi4adc/spi/d_cnt_reg[5]/C
                         clock pessimism             -0.708    47.048    
                         clock uncertainty           -0.134    46.914    
    SLICE_X47Y290        FDPE (Setup_fdpe_C_CE)      -0.201    46.713    spi4adc/spi/d_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         46.713    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                 46.118    

Slack (MET) :             46.118ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.814ns (23.126%)  route 2.706ns (76.874%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.339    -1.363    CCD231/reset_r_reg
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    -1.320 r  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.481    -0.839    spi4adc/spi/reset_r_reg
    SLICE_X51Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.377 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.333    -0.044    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X50Y291        LUT3 (Prop_lut3_I1_O)        0.043    -0.001 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.248     0.247    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X49Y291        LUT6 (Prop_lut6_I4_O)        0.043     0.290 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.305     0.595    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X47Y290        FDCE                                         r  spi4adc/spi/d_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/spi/CLK
    SLICE_X47Y290        FDCE                                         r  spi4adc/spi/d_cnt_reg[6]/C
                         clock pessimism             -0.708    47.048    
                         clock uncertainty           -0.134    46.914    
    SLICE_X47Y290        FDCE (Setup_fdce_C_CE)      -0.201    46.713    spi4adc/spi/d_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         46.713    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                 46.118    

Slack (MET) :             46.118ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.814ns (23.126%)  route 2.706ns (76.874%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.339    -1.363    CCD231/reset_r_reg
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    -1.320 r  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.481    -0.839    spi4adc/spi/reset_r_reg
    SLICE_X51Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.377 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.333    -0.044    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X50Y291        LUT3 (Prop_lut3_I1_O)        0.043    -0.001 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.248     0.247    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X49Y291        LUT6 (Prop_lut6_I4_O)        0.043     0.290 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.305     0.595    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X47Y290        FDCE                                         r  spi4adc/spi/d_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/spi/CLK
    SLICE_X47Y290        FDCE                                         r  spi4adc/spi/d_cnt_reg[7]/C
                         clock pessimism             -0.708    47.048    
                         clock uncertainty           -0.134    46.914    
    SLICE_X47Y290        FDCE (Setup_fdce_C_CE)      -0.201    46.713    spi4adc/spi/d_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         46.713    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                 46.118    

Slack (MET) :             46.141ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.814ns (23.126%)  route 2.706ns (76.874%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.339    -1.363    CCD231/reset_r_reg
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    -1.320 r  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.481    -0.839    spi4adc/spi/reset_r_reg
    SLICE_X51Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.377 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.333    -0.044    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X50Y291        LUT3 (Prop_lut3_I1_O)        0.043    -0.001 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.248     0.247    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X49Y291        LUT6 (Prop_lut6_I4_O)        0.043     0.290 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.305     0.595    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X46Y290        FDCE                                         r  spi4adc/spi/d_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/spi/CLK
    SLICE_X46Y290        FDCE                                         r  spi4adc/spi/d_cnt_reg[0]/C
                         clock pessimism             -0.708    47.048    
                         clock uncertainty           -0.134    46.914    
    SLICE_X46Y290        FDCE (Setup_fdce_C_CE)      -0.178    46.736    spi4adc/spi/d_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         46.736    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                 46.141    

Slack (MET) :             46.141ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.814ns (23.126%)  route 2.706ns (76.874%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.339    -1.363    CCD231/reset_r_reg
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    -1.320 r  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.481    -0.839    spi4adc/spi/reset_r_reg
    SLICE_X51Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.377 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.333    -0.044    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X50Y291        LUT3 (Prop_lut3_I1_O)        0.043    -0.001 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.248     0.247    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X49Y291        LUT6 (Prop_lut6_I4_O)        0.043     0.290 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.305     0.595    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X46Y290        FDCE                                         r  spi4adc/spi/d_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/spi/CLK
    SLICE_X46Y290        FDCE                                         r  spi4adc/spi/d_cnt_reg[2]/C
                         clock pessimism             -0.708    47.048    
                         clock uncertainty           -0.134    46.914    
    SLICE_X46Y290        FDCE (Setup_fdce_C_CE)      -0.178    46.736    spi4adc/spi/d_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         46.736    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                 46.141    

Slack (MET) :             46.141ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.814ns (23.126%)  route 2.706ns (76.874%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.339    -1.363    CCD231/reset_r_reg
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    -1.320 r  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.481    -0.839    spi4adc/spi/reset_r_reg
    SLICE_X51Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.377 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.333    -0.044    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X50Y291        LUT3 (Prop_lut3_I1_O)        0.043    -0.001 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.248     0.247    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X49Y291        LUT6 (Prop_lut6_I4_O)        0.043     0.290 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.305     0.595    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X46Y290        FDCE                                         r  spi4adc/spi/d_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/spi/CLK
    SLICE_X46Y290        FDCE                                         r  spi4adc/spi/d_cnt_reg[3]/C
                         clock pessimism             -0.708    47.048    
                         clock uncertainty           -0.134    46.914    
    SLICE_X46Y290        FDCE (Setup_fdce_C_CE)      -0.178    46.736    spi4adc/spi/d_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         46.736    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                 46.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 spi4adc/spi/dat_cnt_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.722%)  route 0.098ns (43.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/spi/CLK
    SLICE_X51Y293        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y293        FDCE (Prop_fdce_C_Q)         0.100    -0.871 f  spi4adc/spi/dat_cnt_reg[0]_C/Q
                         net (fo=5, routed)           0.098    -0.773    spi4adc/spi/dat_cnt_reg[0]_C_n_0
    SLICE_X50Y293        LUT4 (Prop_lut4_I0_O)        0.028    -0.745 r  spi4adc/spi/dat_cnt[0]_P_i_1/O
                         net (fo=1, routed)           0.000    -0.745    spi4adc/spi/dat_cnt[0]_P_i_1_n_0
    SLICE_X50Y293        FDPE                                         r  spi4adc/spi/dat_cnt_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X50Y293        FDPE                                         r  spi4adc/spi/dat_cnt_reg[0]_P/C
                         clock pessimism              0.119    -0.960    
    SLICE_X50Y293        FDPE (Hold_fdpe_C_D)         0.087    -0.873    spi4adc/spi/dat_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.873    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 spi4adc/spi/dat_cnt_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.132ns (56.980%)  route 0.100ns (43.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.707    -0.972    spi4adc/spi/CLK
    SLICE_X51Y291        FDPE                                         r  spi4adc/spi/dat_cnt_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y291        FDPE (Prop_fdpe_C_Q)         0.100    -0.872 r  spi4adc/spi/dat_cnt_reg[3]_P/Q
                         net (fo=5, routed)           0.100    -0.772    spi4adc/spi/dat_cnt_reg[3]_P_n_0
    SLICE_X50Y291        LUT5 (Prop_lut5_I2_O)        0.032    -0.740 r  spi4adc/spi/dat_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.740    spi4adc/spi/dat_cnt[4]
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.953    -1.080    spi4adc/spi/CLK
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[4]/C
                         clock pessimism              0.119    -0.961    
    SLICE_X50Y291        FDCE (Hold_fdce_C_D)         0.092    -0.869    spi4adc/spi/dat_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.869    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 spi4adc/reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/reset_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.146ns (70.733%)  route 0.060ns (29.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.077ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.709    -0.970    spi4adc/CLK
    SLICE_X46Y297        FDCE                                         r  spi4adc/reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y297        FDCE (Prop_fdce_C_Q)         0.118    -0.852 r  spi4adc/reset_cnt_reg[1]/Q
                         net (fo=7, routed)           0.060    -0.792    spi4adc/reset_cnt[1]
    SLICE_X47Y297        LUT6 (Prop_lut6_I2_O)        0.028    -0.764 r  spi4adc/reset_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.764    spi4adc/reset_cnt[3]_i_1_n_0
    SLICE_X47Y297        FDCE                                         r  spi4adc/reset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.956    -1.077    spi4adc/CLK
    SLICE_X47Y297        FDCE                                         r  spi4adc/reset_cnt_reg[3]/C
                         clock pessimism              0.118    -0.959    
    SLICE_X47Y297        FDCE (Hold_fdce_C_D)         0.061    -0.898    spi4adc/reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.898    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 spi4adc/spi/delay_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.171ns (74.396%)  route 0.059ns (25.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/spi/CLK
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y295        FDCE (Prop_fdce_C_Q)         0.107    -0.864 r  spi4adc/spi/delay_cnt_reg[6]/Q
                         net (fo=3, routed)           0.059    -0.805    spi4adc/spi/delay_cnt[6]
    SLICE_X48Y295        LUT6 (Prop_lut6_I5_O)        0.064    -0.741 r  spi4adc/spi/delay_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.741    spi4adc/spi/p_2_in[7]
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[7]/C
                         clock pessimism              0.108    -0.971    
    SLICE_X48Y295        FDCE (Hold_fdce_C_D)         0.087    -0.884    spi4adc/spi/delay_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.884    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 spi4adc/spi/d_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.370%)  route 0.116ns (47.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.707    -0.972    spi4adc/spi/CLK
    SLICE_X47Y290        FDCE                                         r  spi4adc/spi/d_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y290        FDCE (Prop_fdce_C_Q)         0.100    -0.872 r  spi4adc/spi/d_cnt_reg[1]/Q
                         net (fo=14, routed)          0.116    -0.756    spi4adc/spi/Q[1]
    SLICE_X46Y290        LUT3 (Prop_lut3_I2_O)        0.028    -0.728 r  spi4adc/spi/d_cnt[2]_i_1/O
                         net (fo=3, routed)           0.000    -0.728    spi4adc/spi/D[0]
    SLICE_X46Y290        FDCE                                         r  spi4adc/spi/d_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X46Y290        FDCE                                         r  spi4adc/spi/d_cnt_reg[2]/C
                         clock pessimism              0.118    -0.961    
    SLICE_X46Y290        FDCE (Hold_fdce_C_D)         0.087    -0.874    spi4adc/spi/d_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.874    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 spi4adc/spi/dat_cnt_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.001%)  route 0.139ns (51.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/spi/CLK
    SLICE_X51Y293        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y293        FDCE (Prop_fdce_C_Q)         0.100    -0.871 r  spi4adc/spi/dat_cnt_reg[2]_C/Q
                         net (fo=4, routed)           0.139    -0.732    spi4adc/spi/dat_cnt_reg[2]_C_n_0
    SLICE_X50Y293        LUT6 (Prop_lut6_I1_O)        0.028    -0.704 r  spi4adc/spi/dat_cnt[2]_P_i_1/O
                         net (fo=1, routed)           0.000    -0.704    spi4adc/spi/dat_cnt[2]_P_i_1_n_0
    SLICE_X50Y293        FDPE                                         r  spi4adc/spi/dat_cnt_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X50Y293        FDPE                                         r  spi4adc/spi/dat_cnt_reg[2]_P/C
                         clock pessimism              0.119    -0.960    
    SLICE_X50Y293        FDPE (Hold_fdpe_C_D)         0.087    -0.873    spi4adc/spi/dat_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.873    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 spi4adc/spi/dat_cnt_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.146ns (60.919%)  route 0.094ns (39.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/spi/CLK
    SLICE_X50Y293        FDPE                                         r  spi4adc/spi/dat_cnt_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y293        FDPE (Prop_fdpe_C_Q)         0.118    -0.853 f  spi4adc/spi/dat_cnt_reg[0]_P/Q
                         net (fo=5, routed)           0.094    -0.759    spi4adc/spi/dat_cnt_reg[0]_P_n_0
    SLICE_X51Y293        LUT4 (Prop_lut4_I1_O)        0.028    -0.731 r  spi4adc/spi/dat_cnt[0]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.731    spi4adc/spi/dat_cnt[0]_C_i_1_n_0
    SLICE_X51Y293        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X51Y293        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
                         clock pessimism              0.119    -0.960    
    SLICE_X51Y293        FDCE (Hold_fdce_C_D)         0.060    -0.900    spi4adc/spi/dat_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.900    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 spi4adc/spi/dat_cnt_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.146ns (58.391%)  route 0.104ns (41.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.707    -0.972    spi4adc/spi/CLK
    SLICE_X50Y292        FDCE                                         r  spi4adc/spi/dat_cnt_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y292        FDCE (Prop_fdce_C_Q)         0.118    -0.854 r  spi4adc/spi/dat_cnt_reg[3]_C/Q
                         net (fo=5, routed)           0.104    -0.750    spi4adc/spi/dat_cnt_reg[3]_C_n_0
    SLICE_X51Y291        LUT6 (Prop_lut6_I3_O)        0.028    -0.722 r  spi4adc/spi/dat_cnt[3]_P_i_1/O
                         net (fo=1, routed)           0.000    -0.722    spi4adc/spi/dat_cnt[3]_P_i_1_n_0
    SLICE_X51Y291        FDPE                                         r  spi4adc/spi/dat_cnt_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.953    -1.080    spi4adc/spi/CLK
    SLICE_X51Y291        FDPE                                         r  spi4adc/spi/dat_cnt_reg[3]_P/C
                         clock pessimism              0.122    -0.958    
    SLICE_X51Y291        FDPE (Hold_fdpe_C_D)         0.060    -0.898    spi4adc/spi/dat_cnt_reg[3]_P
  -------------------------------------------------------------------
                         required time                          0.898    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 spi4adc/spi/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.147ns (51.285%)  route 0.140ns (48.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    -0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.706    -0.973    spi4adc/spi/CLK
    SLICE_X52Y292        FDCE                                         r  spi4adc/spi/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y292        FDCE (Prop_fdce_C_Q)         0.118    -0.855 r  spi4adc/spi/clk_cnt_reg[4]/Q
                         net (fo=5, routed)           0.140    -0.715    spi4adc/spi/clk_cnt_reg_n_0_[4]
    SLICE_X52Y292        LUT5 (Prop_lut5_I3_O)        0.029    -0.686 r  spi4adc/spi/clk_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.686    spi4adc/spi/clk_cnt[7]
    SLICE_X52Y292        FDCE                                         r  spi4adc/spi/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.952    -1.081    spi4adc/spi/CLK
    SLICE_X52Y292        FDCE                                         r  spi4adc/spi/clk_cnt_reg[7]/C
                         clock pessimism              0.108    -0.973    
    SLICE_X52Y292        FDCE (Hold_fdce_C_D)         0.096    -0.877    spi4adc/spi/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.877    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 spi4adc/status_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/reset_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.823%)  route 0.186ns (59.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/status_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.100    -0.871 r  spi4adc/status_r_reg/Q
                         net (fo=14, routed)          0.186    -0.685    spi4adc/pl_status
    SLICE_X48Y297        LUT4 (Prop_lut4_I3_O)        0.028    -0.657 r  spi4adc/reset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.657    spi4adc/reset_cnt[4]_i_1_n_0
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.955    -1.078    spi4adc/CLK
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_cnt_reg[4]/C
                         clock pessimism              0.141    -0.937    
    SLICE_X48Y297        FDCE (Hold_fdce_C_D)         0.087    -0.850    spi4adc/reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.850    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_20M_my_clk_generator
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         50.000      48.592     BUFGCTRL_X0Y18   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         50.000      49.250     SLICE_X53Y292    spi4adc/spi/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         50.000      49.250     SLICE_X52Y292    spi4adc/spi/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.750         50.000      49.250     SLICE_X52Y292    spi4adc/spi/clk_cnt_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         50.000      49.250     SLICE_X46Y290    spi4adc/spi/d_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         50.000      49.250     SLICE_X47Y290    spi4adc/spi/d_cnt_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         50.000      49.250     SLICE_X50Y291    spi4adc/spi/dat_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         50.000      49.250     SLICE_X49Y294    spi4adc/spi/delay_cnt_reg[0]_C/C
Min Period        n/a     FDCE/C              n/a            0.750         50.000      49.250     SLICE_X49Y295    spi4adc/spi/delay_cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X46Y290    spi4adc/spi/d_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X47Y290    spi4adc/spi/d_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X53Y292    spi4adc/spi/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X52Y292    spi4adc/spi/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X52Y292    spi4adc/spi/clk_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X46Y290    spi4adc/spi/d_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X47Y290    spi4adc/spi/d_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X50Y291    spi4adc/spi/dat_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X50Y291    spi4adc/spi/dat_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         25.000      24.600     SLICE_X49Y294    spi4adc/spi/delay_cnt_reg[0]_C/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X48Y296    spi4adc/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X47Y296    spi4adc/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X48Y296    spi4adc/en_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X46Y297    spi4adc/reset_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X46Y297    spi4adc/reset_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X46Y297    spi4adc/reset_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X47Y297    spi4adc/reset_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X48Y297    spi4adc/reset_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X47Y297    spi4adc/reset_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         25.000      24.650     SLICE_X48Y297    spi4adc/reset_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_450M_my_clk_generator
  To Clock:  clk_450M_my_clk_generator

Setup :           32  Failing Endpoints,  Worst Slack       -0.180ns,  Total Violation       -1.068ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.474ns (19.976%)  route 1.899ns (80.024%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( -0.163 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.103ns
    Clock Pessimism Removal (CPR):    -0.738ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.389    -3.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X32Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y225        FDRE (Prop_fdre_C_Q)         0.259    -2.844 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_reg/Q
                         net (fo=4, routed)           0.532    -2.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/wdc_eq_zero
    SLICE_X34Y225        LUT6 (Prop_lut6_I1_O)        0.043    -2.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_5/O
                         net (fo=1, routed)           0.358    -1.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_5_n_0
    SLICE_X34Y225        LUT5 (Prop_lut5_I0_O)        0.043    -1.868 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=1, routed)           0.326    -1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X34Y226        LUT6 (Prop_lut6_I5_O)        0.043    -1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=22, routed)          0.478    -1.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X35Y225        LUT5 (Prop_lut5_I0_O)        0.043    -0.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5/O
                         net (fo=1, routed)           0.205    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5_n_0
    SLICE_X32Y226        LUT6 (Prop_lut6_I4_O)        0.043    -0.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_21
    SLICE_X32Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.223    -0.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.738    -0.901    
                         clock uncertainty           -0.075    -0.976    
    SLICE_X32Y226        FDCE (Setup_fdce_C_D)        0.065    -0.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                 -0.180    

Slack (VIOLATED) :        -0.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.483ns (20.638%)  route 1.857ns (79.362%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.383ns = ( -0.161 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.103ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.389    -3.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X32Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y225        FDRE (Prop_fdre_C_Q)         0.259    -2.844 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_reg/Q
                         net (fo=4, routed)           0.532    -2.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/wdc_eq_zero
    SLICE_X34Y225        LUT6 (Prop_lut6_I1_O)        0.043    -2.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_5/O
                         net (fo=1, routed)           0.358    -1.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_5_n_0
    SLICE_X34Y225        LUT5 (Prop_lut5_I0_O)        0.043    -1.868 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=1, routed)           0.326    -1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X34Y226        LUT6 (Prop_lut6_I5_O)        0.043    -1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=22, routed)          0.324    -1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X35Y227        LUT6 (Prop_lut6_I3_O)        0.043    -1.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_2/O
                         net (fo=1, routed)           0.317    -0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r
    SLICE_X35Y228        LUT3 (Prop_lut3_I0_O)        0.052    -0.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_11
    SLICE_X35Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.225    -0.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.761    -0.922    
                         clock uncertainty           -0.075    -0.997    
    SLICE_X35Y228        FDCE (Setup_fdce_C_D)        0.058    -0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.732ns (34.190%)  route 1.409ns (65.810%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.316ns = ( -0.094 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.029ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.463    -3.029    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/out
    SLICE_X16Y214        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y214        FDRE (Prop_fdre_C_Q)         0.259    -2.770 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/Q
                         net (fo=8, routed)           0.370    -2.400    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I0
    SLICE_X16Y214        SRL16E (Prop_srl16e_A0_Q)    0.047    -2.353 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.357    -1.996    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X14Y214        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.374    -1.622 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.461    -1.160    ltc2271/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/shift_en_reg
    SLICE_X15Y216        LUT2 (Prop_lut2_I1_O)        0.052    -1.108 r  ltc2271/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.220    -0.888    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X14Y216        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.292    -0.094    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/out
    SLICE_X14Y216        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism             -0.761    -0.855    
                         clock uncertainty           -0.075    -0.930    
    SLICE_X14Y216        FDRE (Setup_fdre_C_D)       -0.095    -1.025    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.474ns (20.918%)  route 1.792ns (79.082%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.384ns = ( -0.162 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.103ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.389    -3.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X32Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y225        FDRE (Prop_fdre_C_Q)         0.259    -2.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_reg/Q
                         net (fo=4, routed)           0.532    -2.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/wdc_eq_zero
    SLICE_X34Y225        LUT6 (Prop_lut6_I1_O)        0.043    -2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_5/O
                         net (fo=1, routed)           0.358    -1.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_5_n_0
    SLICE_X34Y225        LUT5 (Prop_lut5_I0_O)        0.043    -1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=1, routed)           0.326    -1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X34Y226        LUT6 (Prop_lut6_I5_O)        0.043    -1.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=22, routed)          0.475    -1.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X37Y227        LUT5 (Prop_lut5_I0_O)        0.043    -0.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
                         net (fo=1, routed)           0.101    -0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
    SLICE_X37Y227        LUT6 (Prop_lut6_I4_O)        0.043    -0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_7
    SLICE_X37Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.224    -0.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.761    -0.923    
                         clock uncertainty           -0.075    -0.998    
    SLICE_X37Y227        FDCE (Setup_fdce_C_D)        0.034    -0.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                 -0.127    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.352ns (18.348%)  route 1.566ns (81.652%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( -0.102 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.038ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.454    -3.038    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X19Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y222        FDRE (Prop_fdre_C_Q)         0.223    -2.815 r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=22, routed)          0.489    -2.326    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X17Y223        LUT2 (Prop_lut2_I0_O)        0.043    -2.283 r  ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=4, routed)           0.368    -1.915    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19_n_1
    SLICE_X17Y223        LUT6 (Prop_lut6_I2_O)        0.043    -1.872 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5/O
                         net (fo=12, routed)          0.303    -1.570    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5_n_0
    SLICE_X18Y224        LUT2 (Prop_lut2_I0_O)        0.043    -1.527 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=11, routed)          0.407    -1.120    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X13Y225        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.284    -0.102    ltc2271/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X13Y225        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/C
                         clock pessimism             -0.761    -0.863    
                         clock uncertainty           -0.075    -0.938    
    SLICE_X13Y225        FDRE (Setup_fdre_C_R)       -0.304    -1.242    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.474ns (21.534%)  route 1.727ns (78.466%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.384ns = ( -0.162 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.103ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.389    -3.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X32Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y225        FDRE (Prop_fdre_C_Q)         0.259    -2.844 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_reg/Q
                         net (fo=4, routed)           0.532    -2.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/wdc_eq_zero
    SLICE_X34Y225        LUT6 (Prop_lut6_I1_O)        0.043    -2.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_5/O
                         net (fo=1, routed)           0.358    -1.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_5_n_0
    SLICE_X34Y225        LUT5 (Prop_lut5_I0_O)        0.043    -1.868 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=1, routed)           0.326    -1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X34Y226        LUT6 (Prop_lut6_I5_O)        0.043    -1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=22, routed)          0.312    -1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X32Y226        LUT5 (Prop_lut5_I4_O)        0.043    -1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2/O
                         net (fo=1, routed)           0.200    -0.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2_n_0
    SLICE_X35Y227        LUT4 (Prop_lut4_I2_O)        0.043    -0.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X35Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.224    -0.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.761    -0.923    
                         clock uncertainty           -0.075    -0.998    
    SLICE_X35Y227        FDCE (Setup_fdce_C_D)        0.034    -0.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.395ns (21.394%)  route 1.451ns (78.606%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( -0.102 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.038ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.454    -3.038    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X19Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y222        FDRE (Prop_fdre_C_Q)         0.223    -2.815 f  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=22, routed)          0.489    -2.326    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X17Y223        LUT2 (Prop_lut2_I0_O)        0.043    -2.283 f  ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=4, routed)           0.368    -1.915    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19_n_1
    SLICE_X17Y223        LUT6 (Prop_lut6_I2_O)        0.043    -1.872 f  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5/O
                         net (fo=12, routed)          0.258    -1.615    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5_n_0
    SLICE_X17Y223        LUT6 (Prop_lut6_I5_O)        0.043    -1.572 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2/O
                         net (fo=6, routed)           0.124    -1.448    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2_n_0
    SLICE_X17Y223        LUT6 (Prop_lut6_I0_O)        0.043    -1.405 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1/O
                         net (fo=11, routed)          0.213    -1.192    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0
    SLICE_X17Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.284    -0.102    ltc2271/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X17Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[11]/C
                         clock pessimism             -0.736    -0.838    
                         clock uncertainty           -0.075    -0.913    
    SLICE_X17Y222        FDRE (Setup_fdre_C_R)       -0.304    -1.217    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.395ns (21.394%)  route 1.451ns (78.606%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( -0.102 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.038ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.454    -3.038    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X19Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y222        FDRE (Prop_fdre_C_Q)         0.223    -2.815 f  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=22, routed)          0.489    -2.326    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X17Y223        LUT2 (Prop_lut2_I0_O)        0.043    -2.283 f  ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=4, routed)           0.368    -1.915    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19_n_1
    SLICE_X17Y223        LUT6 (Prop_lut6_I2_O)        0.043    -1.872 f  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5/O
                         net (fo=12, routed)          0.258    -1.615    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5_n_0
    SLICE_X17Y223        LUT6 (Prop_lut6_I5_O)        0.043    -1.572 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2/O
                         net (fo=6, routed)           0.124    -1.448    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2_n_0
    SLICE_X17Y223        LUT6 (Prop_lut6_I0_O)        0.043    -1.405 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1/O
                         net (fo=11, routed)          0.213    -1.192    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0
    SLICE_X17Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.284    -0.102    ltc2271/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X17Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[12]/C
                         clock pessimism             -0.736    -0.838    
                         clock uncertainty           -0.075    -0.913    
    SLICE_X17Y222        FDRE (Setup_fdre_C_R)       -0.304    -1.217    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.395ns (21.394%)  route 1.451ns (78.606%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( -0.102 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.038ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.454    -3.038    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X19Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y222        FDRE (Prop_fdre_C_Q)         0.223    -2.815 f  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=22, routed)          0.489    -2.326    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X17Y223        LUT2 (Prop_lut2_I0_O)        0.043    -2.283 f  ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=4, routed)           0.368    -1.915    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19_n_1
    SLICE_X17Y223        LUT6 (Prop_lut6_I2_O)        0.043    -1.872 f  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5/O
                         net (fo=12, routed)          0.258    -1.615    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5_n_0
    SLICE_X17Y223        LUT6 (Prop_lut6_I5_O)        0.043    -1.572 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2/O
                         net (fo=6, routed)           0.124    -1.448    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2_n_0
    SLICE_X17Y223        LUT6 (Prop_lut6_I0_O)        0.043    -1.405 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1/O
                         net (fo=11, routed)          0.213    -1.192    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0
    SLICE_X17Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.284    -0.102    ltc2271/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X17Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[13]/C
                         clock pessimism             -0.736    -0.838    
                         clock uncertainty           -0.075    -0.913    
    SLICE_X17Y222        FDRE (Setup_fdre_C_R)       -0.304    -1.217    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.395ns (21.394%)  route 1.451ns (78.606%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( -0.102 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.038ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.454    -3.038    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X19Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y222        FDRE (Prop_fdre_C_Q)         0.223    -2.815 f  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=22, routed)          0.489    -2.326    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X17Y223        LUT2 (Prop_lut2_I0_O)        0.043    -2.283 f  ltc2271/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=4, routed)           0.368    -1.915    ltc2271/inst/ila_core_inst/u_ila_regs/reg_19_n_1
    SLICE_X17Y223        LUT6 (Prop_lut6_I2_O)        0.043    -1.872 f  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5/O
                         net (fo=12, routed)          0.258    -1.615    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5_n_0
    SLICE_X17Y223        LUT6 (Prop_lut6_I5_O)        0.043    -1.572 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2/O
                         net (fo=6, routed)           0.124    -1.448    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2_n_0
    SLICE_X17Y223        LUT6 (Prop_lut6_I0_O)        0.043    -1.405 r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1/O
                         net (fo=11, routed)          0.213    -1.192    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0
    SLICE_X17Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.284    -0.102    ltc2271/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X17Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[14]/C
                         clock pessimism             -0.736    -0.838    
                         clock uncertainty           -0.075    -0.913    
    SLICE_X17Y222        FDRE (Setup_fdre_C_R)       -0.304    -1.217    ltc2271/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                 -0.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.998%)  route 0.096ns (49.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    -1.057ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.622    -1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y218        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_fdre_C_Q)         0.100    -0.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X42Y218        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.846    -1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y218        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.142    -1.045    
    SLICE_X42Y218        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.930    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][61]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.639%)  route 0.144ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.121ns
    Source Clock Delay      (SCD):    -1.021ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.658    -1.021    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y228        FDRE                                         r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y228        FDRE (Prop_fdre_C_Q)         0.107    -0.914 r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][61]/Q
                         net (fo=1, routed)           0.144    -0.770    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/shifted_data_in_reg[8][61][7]
    RAMB36_X0Y45         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.912    -1.121    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X0Y45         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.161    -0.960    
    RAMB36_X0Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.117    -0.843    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.843    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][52]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.348%)  route 0.146ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.116ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.664    -1.015    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y234        FDRE                                         r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y234        FDRE (Prop_fdre_C_Q)         0.107    -0.908 r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][52]/Q
                         net (fo=1, routed)           0.146    -0.762    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][7]
    RAMB36_X0Y46         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.917    -1.116    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X0Y46         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.161    -0.955    
    RAMB36_X0Y46         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.119    -0.836    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.836    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.141%)  route 0.147ns (57.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.126ns
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.654    -1.025    ltc2271/inst/ila_core_inst/out
    SLICE_X20Y223        FDRE                                         r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDRE (Prop_fdre_C_Q)         0.107    -0.918 r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][21]/Q
                         net (fo=1, routed)           0.147    -0.771    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][25][3]
    RAMB36_X1Y44         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.907    -1.126    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X1Y44         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.161    -0.965    
    RAMB36_X1Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.117    -0.848    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.848    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][68]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.107ns (43.866%)  route 0.137ns (56.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.116ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.662    -1.017    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y212        FDRE                                         r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y212        FDRE (Prop_fdre_C_Q)         0.107    -0.910 r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][68]/Q
                         net (fo=1, routed)           0.137    -0.773    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][5]
    RAMB36_X1Y42         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.917    -1.116    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/out
    RAMB36_X1Y42         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.141    -0.975    
    RAMB36_X1Y42         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.119    -0.856    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.856    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.467%)  route 0.147ns (59.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    -1.057ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.622    -1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X39Y219        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y219        FDRE (Prop_fdre_C_Q)         0.100    -0.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.147    -0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X42Y218        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.846    -1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y218        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.161    -1.026    
    SLICE_X42Y218        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.894    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][69]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.107ns (43.569%)  route 0.139ns (56.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.116ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.662    -1.017    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y212        FDRE                                         r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y212        FDRE (Prop_fdre_C_Q)         0.107    -0.910 r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][69]/Q
                         net (fo=1, routed)           0.139    -0.771    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][6]
    RAMB36_X1Y42         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.917    -1.116    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/out
    RAMB36_X1Y42         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.141    -0.975    
    RAMB36_X1Y42         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.117    -0.858    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.858    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][62]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.107ns (39.239%)  route 0.166ns (60.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.121ns
    Source Clock Delay      (SCD):    -1.021ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.658    -1.021    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y228        FDRE                                         r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y228        FDRE (Prop_fdre_C_Q)         0.107    -0.914 r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][62]/Q
                         net (fo=1, routed)           0.166    -0.748    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/shifted_data_in_reg[8][62][0]
    RAMB36_X0Y45         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.912    -1.121    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X0Y45         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.161    -0.960    
    RAMB36_X0Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.119    -0.841    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.841    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.265%)  route 0.137ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    -1.057ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.622    -1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X41Y218        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y218        FDRE (Prop_fdre_C_Q)         0.100    -0.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.137    -0.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X42Y218        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.846    -1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y218        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.142    -1.045    
    SLICE_X42Y218        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    -0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                          -0.820    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][56]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.118ns (37.851%)  route 0.194ns (62.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.121ns
    Source Clock Delay      (SCD):    -1.021ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.658    -1.021    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y228        FDRE                                         r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y228        FDRE (Prop_fdre_C_Q)         0.118    -0.903 r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][56]/Q
                         net (fo=1, routed)           0.194    -0.709    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/shifted_data_in_reg[8][61][2]
    RAMB36_X0Y45         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.912    -1.121    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X0Y45         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.161    -0.960    
    RAMB36_X0Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.805    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.805    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_450M_my_clk_generator
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         2.222       0.127      RAMB36_X0Y44     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         2.222       0.127      RAMB36_X0Y44     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         2.222       0.127      RAMB36_X1Y45     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         2.222       0.127      RAMB36_X1Y45     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         2.222       0.127      RAMB36_X1Y42     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         2.222       0.127      RAMB36_X1Y42     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         2.222       0.127      RAMB36_X1Y44     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         2.222       0.127      RAMB36_X1Y44     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         2.222       0.127      RAMB36_X0Y46     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         2.222       0.127      RAMB36_X0Y46     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.222       211.138    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X42Y219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_my_clk_generator
  To Clock:  clkfbout_my_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_my_clk_generator
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         20.000      18.592     BUFGCTRL_X0Y19   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_20M_my_clk_generator

Setup :           27  Failing Endpoints,  Worst Slack       -0.560ns,  Total Violation       -5.304ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.560ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        3.258ns  (logic 0.893ns (27.409%)  route 2.365ns (72.591%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 47.755 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.259    43.999 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.453    44.452    CCD231/gpio_tri_o[1]
    SLICE_X50Y292        LUT2 (Prop_lut2_I0_O)        0.043    44.495 r  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.481    44.975    spi4adc/spi/reset_r_reg
    SLICE_X51Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    45.437 f  spi4adc/spi/clk_cnt_reg[2]_LDC/Q
                         net (fo=4, routed)           0.368    45.805    spi4adc/spi/clk_cnt_reg[2]_LDC_n_0
    SLICE_X52Y292        LUT6 (Prop_lut6_I1_O)        0.043    45.848 r  spi4adc/spi/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.363    46.211    spi4adc/spi/clk_cnt[0]_i_3_n_0
    SLICE_X48Y291        LUT5 (Prop_lut5_I0_O)        0.043    46.254 r  spi4adc/spi/clk_cnt[0]_i_2/O
                         net (fo=4, routed)           0.125    46.380    spi4adc/spi/clk_cnt[0]_i_2_n_0
    SLICE_X48Y291        LUT5 (Prop_lut5_I1_O)        0.043    46.423 r  spi4adc/spi/sclk_r_C_i_1/O
                         net (fo=2, routed)           0.575    46.998    spi4adc/spi/sclk_r_C_i_1_n_0
    SLICE_X48Y290        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.363    47.755    spi4adc/spi/CLK
    SLICE_X48Y290        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
                         clock pessimism             -1.076    46.679    
                         clock uncertainty           -0.254    46.425    
    SLICE_X48Y290        FDPE (Setup_fdpe_C_D)        0.013    46.438    spi4adc/spi/sclk_r_reg_P
  -------------------------------------------------------------------
                         required time                         46.438    
                         arrival time                         -46.998    
  -------------------------------------------------------------------
                         slack                                 -0.560    

Slack (VIOLATED) :        -0.466ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dout_r_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        2.951ns  (logic 0.893ns (30.263%)  route 2.058ns (69.737%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.259    43.999 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.453    44.452    CCD231/gpio_tri_o[1]
    SLICE_X50Y292        LUT2 (Prop_lut2_I0_O)        0.043    44.495 r  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.481    44.975    spi4adc/spi/reset_r_reg
    SLICE_X51Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    45.437 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.333    45.770    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X50Y291        LUT3 (Prop_lut3_I1_O)        0.043    45.813 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.248    46.061    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X49Y291        LUT6 (Prop_lut6_I4_O)        0.043    46.104 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.267    46.371    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X46Y290        LUT2 (Prop_lut2_I0_O)        0.043    46.414 r  spi4adc/spi/dout_r_i_1/O
                         net (fo=1, routed)           0.277    46.690    spi4adc/spi/dout_r2_out
    SLICE_X43Y290        FDRE                                         r  spi4adc/spi/dout_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/spi/CLK
    SLICE_X43Y290        FDRE                                         r  spi4adc/spi/dout_r_reg/C
                         clock pessimism             -1.076    46.680    
                         clock uncertainty           -0.254    46.426    
    SLICE_X43Y290        FDRE (Setup_fdre_C_CE)      -0.201    46.225    spi4adc/spi/dout_r_reg
  -------------------------------------------------------------------
                         required time                         46.225    
                         arrival time                         -46.690    
  -------------------------------------------------------------------
                         slack                                 -0.466    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        3.046ns  (logic 0.992ns (32.563%)  route 2.054ns (67.437%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 47.755 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.259    43.999 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.257    44.256    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    44.299 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.470    44.769    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    45.231 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.356    45.587    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X51Y292        LUT3 (Prop_lut3_I1_O)        0.049    45.636 f  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.455    46.091    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X49Y291        LUT5 (Prop_lut5_I0_O)        0.136    46.227 r  spi4adc/spi/dat_cnt[1]_i_2/O
                         net (fo=3, routed)           0.326    46.553    spi4adc/spi/dat_cnt[1]_i_2_n_0
    SLICE_X51Y292        LUT5 (Prop_lut5_I0_O)        0.043    46.596 r  spi4adc/spi/dat_cnt[1]_i_1/O
                         net (fo=1, routed)           0.190    46.786    spi4adc/spi/dat_cnt[1]
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.363    47.755    spi4adc/spi/CLK
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/C
                         clock pessimism             -1.076    46.679    
                         clock uncertainty           -0.254    46.425    
    SLICE_X50Y291        FDCE (Setup_fdce_C_D)        0.011    46.436    spi4adc/spi/dat_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         46.436    
                         arrival time                         -46.786    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.341ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        3.018ns  (logic 0.995ns (32.972%)  route 2.023ns (67.028%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 47.755 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.259    43.999 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.257    44.256    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    44.299 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.470    44.769    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    45.231 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.460    45.691    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y294        LUT3 (Prop_lut3_I1_O)        0.052    45.743 r  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.227    45.970    spi4adc/spi/delay_cnt[0]
    SLICE_X48Y294        LUT5 (Prop_lut5_I3_O)        0.136    46.106 f  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.335    46.441    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y291        LUT5 (Prop_lut5_I1_O)        0.043    46.484 r  spi4adc/spi/sclk_rdy_C_i_1/O
                         net (fo=2, routed)           0.274    46.757    spi4adc/spi/sclk_rdy_C_i_1_n_0
    SLICE_X49Y290        FDPE                                         r  spi4adc/spi/sclk_rdy_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.363    47.755    spi4adc/spi/CLK
    SLICE_X49Y290        FDPE                                         r  spi4adc/spi/sclk_rdy_reg_P/C
                         clock pessimism             -1.076    46.679    
                         clock uncertainty           -0.254    46.425    
    SLICE_X49Y290        FDPE (Setup_fdpe_C_D)       -0.008    46.417    spi4adc/spi/sclk_rdy_reg_P
  -------------------------------------------------------------------
                         required time                         46.417    
                         arrival time                         -46.757    
  -------------------------------------------------------------------
                         slack                                 -0.341    

Slack (VIOLATED) :        -0.323ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        2.809ns  (logic 0.995ns (35.416%)  route 1.814ns (64.584%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.259    43.999 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.257    44.256    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    44.299 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.470    44.769    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    45.231 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.460    45.691    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y294        LUT3 (Prop_lut3_I1_O)        0.052    45.743 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.227    45.970    spi4adc/spi/delay_cnt[0]
    SLICE_X48Y294        LUT5 (Prop_lut5_I3_O)        0.136    46.106 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.205    46.310    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X49Y294        LUT2 (Prop_lut2_I0_O)        0.043    46.353 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.196    46.549    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X49Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X49Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/C
                         clock pessimism             -1.076    46.681    
                         clock uncertainty           -0.254    46.427    
    SLICE_X49Y295        FDCE (Setup_fdce_C_CE)      -0.201    46.226    spi4adc/spi/delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         46.226    
                         arrival time                         -46.549    
  -------------------------------------------------------------------
                         slack                                 -0.323    

Slack (VIOLATED) :        -0.300ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        2.809ns  (logic 0.995ns (35.416%)  route 1.814ns (64.584%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.259    43.999 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.257    44.256    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    44.299 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.470    44.769    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    45.231 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.460    45.691    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y294        LUT3 (Prop_lut3_I1_O)        0.052    45.743 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.227    45.970    spi4adc/spi/delay_cnt[0]
    SLICE_X48Y294        LUT5 (Prop_lut5_I3_O)        0.136    46.106 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.205    46.310    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X49Y294        LUT2 (Prop_lut2_I0_O)        0.043    46.353 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.196    46.549    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[3]/C
                         clock pessimism             -1.076    46.681    
                         clock uncertainty           -0.254    46.427    
    SLICE_X48Y295        FDCE (Setup_fdce_C_CE)      -0.178    46.249    spi4adc/spi/delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         46.249    
                         arrival time                         -46.549    
  -------------------------------------------------------------------
                         slack                                 -0.300    

Slack (VIOLATED) :        -0.300ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        2.809ns  (logic 0.995ns (35.416%)  route 1.814ns (64.584%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.259    43.999 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.257    44.256    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    44.299 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.470    44.769    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    45.231 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.460    45.691    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y294        LUT3 (Prop_lut3_I1_O)        0.052    45.743 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.227    45.970    spi4adc/spi/delay_cnt[0]
    SLICE_X48Y294        LUT5 (Prop_lut5_I3_O)        0.136    46.106 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.205    46.310    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X49Y294        LUT2 (Prop_lut2_I0_O)        0.043    46.353 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.196    46.549    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[4]/C
                         clock pessimism             -1.076    46.681    
                         clock uncertainty           -0.254    46.427    
    SLICE_X48Y295        FDCE (Setup_fdce_C_CE)      -0.178    46.249    spi4adc/spi/delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         46.249    
                         arrival time                         -46.549    
  -------------------------------------------------------------------
                         slack                                 -0.300    

Slack (VIOLATED) :        -0.300ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        2.809ns  (logic 0.995ns (35.416%)  route 1.814ns (64.584%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.259    43.999 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.257    44.256    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    44.299 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.470    44.769    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    45.231 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.460    45.691    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y294        LUT3 (Prop_lut3_I1_O)        0.052    45.743 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.227    45.970    spi4adc/spi/delay_cnt[0]
    SLICE_X48Y294        LUT5 (Prop_lut5_I3_O)        0.136    46.106 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.205    46.310    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X49Y294        LUT2 (Prop_lut2_I0_O)        0.043    46.353 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.196    46.549    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[5]/C
                         clock pessimism             -1.076    46.681    
                         clock uncertainty           -0.254    46.427    
    SLICE_X48Y295        FDCE (Setup_fdce_C_CE)      -0.178    46.249    spi4adc/spi/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         46.249    
                         arrival time                         -46.549    
  -------------------------------------------------------------------
                         slack                                 -0.300    

Slack (VIOLATED) :        -0.300ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        2.809ns  (logic 0.995ns (35.416%)  route 1.814ns (64.584%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.259    43.999 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.257    44.256    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    44.299 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.470    44.769    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    45.231 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.460    45.691    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y294        LUT3 (Prop_lut3_I1_O)        0.052    45.743 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.227    45.970    spi4adc/spi/delay_cnt[0]
    SLICE_X48Y294        LUT5 (Prop_lut5_I3_O)        0.136    46.106 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.205    46.310    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X49Y294        LUT2 (Prop_lut2_I0_O)        0.043    46.353 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.196    46.549    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[6]/C
                         clock pessimism             -1.076    46.681    
                         clock uncertainty           -0.254    46.427    
    SLICE_X48Y295        FDCE (Setup_fdce_C_CE)      -0.178    46.249    spi4adc/spi/delay_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         46.249    
                         arrival time                         -46.549    
  -------------------------------------------------------------------
                         slack                                 -0.300    

Slack (VIOLATED) :        -0.300ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        2.809ns  (logic 0.995ns (35.416%)  route 1.814ns (64.584%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.259    43.999 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.257    44.256    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    44.299 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.470    44.769    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y292        LDCE (SetClr_ldce_CLR_Q)     0.462    45.231 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.460    45.691    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y294        LUT3 (Prop_lut3_I1_O)        0.052    45.743 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.227    45.970    spi4adc/spi/delay_cnt[0]
    SLICE_X48Y294        LUT5 (Prop_lut5_I3_O)        0.136    46.106 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.205    46.310    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X49Y294        LUT2 (Prop_lut2_I0_O)        0.043    46.353 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.196    46.549    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[7]/C
                         clock pessimism             -1.076    46.681    
                         clock uncertainty           -0.254    46.427    
    SLICE_X48Y295        FDCE (Setup_fdce_C_CE)      -0.178    46.249    spi4adc/spi/delay_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         46.249    
                         arrival time                         -46.549    
  -------------------------------------------------------------------
                         slack                                 -0.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.128ns (15.835%)  route 0.680ns (84.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y291        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y291        FDRE (Prop_fdre_C_Q)         0.100    -0.872 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=4, routed)           0.680    -0.192    spi4adc/spi/gpio_tri_o[1]
    SLICE_X48Y291        LUT5 (Prop_lut5_I0_O)        0.028    -0.164 r  spi4adc/spi/sclk_r_C_i_1/O
                         net (fo=2, routed)           0.000    -0.164    spi4adc/spi/sclk_r_C_i_1_n_0
    SLICE_X48Y291        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.953    -1.080    spi4adc/spi/CLK
    SLICE_X48Y291        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.254    -0.390    
    SLICE_X48Y291        FDCE (Hold_fdce_C_D)         0.087    -0.303    spi4adc/spi/sclk_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dout_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.206ns (26.019%)  route 0.586ns (73.981%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.709    -0.970    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y293        FDRE (Prop_fdre_C_Q)         0.100    -0.870 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.323    -0.547    CCD231/gpio2_spi_data[13]
    SLICE_X42Y291        LUT6 (Prop_lut6_I1_O)        0.028    -0.519 r  CCD231/dout_r_i_5/O
                         net (fo=1, routed)           0.263    -0.256    CCD231/dout_r_i_5_n_0
    SLICE_X43Y290        LUT6 (Prop_lut6_I0_O)        0.028    -0.228 r  CCD231/dout_r_i_3/O
                         net (fo=1, routed)           0.000    -0.228    CCD231/dout_r_i_3_n_0
    SLICE_X43Y290        MUXF7 (Prop_muxf7_I0_O)      0.050    -0.178 r  CCD231/dout_r_reg_i_2/O
                         net (fo=1, routed)           0.000    -0.178    spi4adc/spi/d_cnt_reg[4]_0
    SLICE_X43Y290        FDRE                                         r  spi4adc/spi/dout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X43Y290        FDRE                                         r  spi4adc/spi/dout_r_reg/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.254    -0.389    
    SLICE_X43Y290        FDRE (Hold_fdre_C_D)         0.070    -0.319    spi4adc/spi/dout_r_reg
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.350ns (38.425%)  route 0.561ns (61.575%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.118    -0.854 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.126    -0.728    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.028    -0.700 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.225    -0.475    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y292        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.304 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.210    -0.094    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y294        LUT5 (Prop_lut5_I0_O)        0.033    -0.061 r  spi4adc/spi/delay_cnt[0]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.061    spi4adc/spi/delay_cnt[0]_C_i_1_n_0
    SLICE_X49Y294        FDCE                                         r  spi4adc/spi/delay_cnt_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X49Y294        FDCE                                         r  spi4adc/spi/delay_cnt_reg[0]_C/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.254    -0.389    
    SLICE_X49Y294        FDCE (Hold_fdce_C_D)         0.075    -0.314    spi4adc/spi/delay_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.345ns (36.277%)  route 0.606ns (63.723%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.118    -0.854 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.126    -0.728    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.028    -0.700 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.225    -0.475    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y292        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.304 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.255    -0.049    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X48Y293        LUT5 (Prop_lut5_I1_O)        0.028    -0.021 r  spi4adc/spi/delay_cnt[0]_P_i_1/O
                         net (fo=1, routed)           0.000    -0.021    spi4adc/spi/delay_cnt[0]_P_i_1_n_0
    SLICE_X48Y293        FDPE                                         r  spi4adc/spi/delay_cnt_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X48Y293        FDPE                                         r  spi4adc/spi/delay_cnt_reg[0]_P/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.254    -0.389    
    SLICE_X48Y293        FDPE (Hold_fdpe_C_D)         0.087    -0.302    spi4adc/spi/delay_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.345ns (35.581%)  route 0.625ns (64.419%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.118    -0.854 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.236    -0.618    CCD231/gpio_tri_o[1]
    SLICE_X50Y292        LUT2 (Prop_lut2_I0_O)        0.028    -0.590 r  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.234    -0.356    spi4adc/spi/reset_r_reg
    SLICE_X51Y292        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.185 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.155    -0.030    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X50Y291        LUT6 (Prop_lut6_I2_O)        0.028    -0.002 r  spi4adc/spi/dat_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.002    spi4adc/spi/dat_cnt[5]
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.953    -1.080    spi4adc/spi/CLK
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[5]/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.254    -0.390    
    SLICE_X50Y291        FDCE (Hold_fdce_C_D)         0.087    -0.303    spi4adc/spi/dat_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.349ns (35.339%)  route 0.639ns (64.661%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.118    -0.854 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.236    -0.618    CCD231/gpio_tri_o[1]
    SLICE_X50Y292        LUT2 (Prop_lut2_I0_O)        0.028    -0.590 r  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.234    -0.356    spi4adc/spi/reset_r_reg
    SLICE_X51Y292        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.185 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.169    -0.016    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X50Y291        LUT5 (Prop_lut5_I3_O)        0.032     0.016 r  spi4adc/spi/dat_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.016    spi4adc/spi/dat_cnt[4]
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.953    -1.080    spi4adc/spi/CLK
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[4]/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.254    -0.390    
    SLICE_X50Y291        FDCE (Hold_fdce_C_D)         0.092    -0.298    spi4adc/spi/dat_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.345ns (35.371%)  route 0.630ns (64.629%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.118    -0.854 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.126    -0.728    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.028    -0.700 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.225    -0.475    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y292        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.304 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.279    -0.025    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X51Y293        LUT6 (Prop_lut6_I1_O)        0.028     0.003 r  spi4adc/spi/dat_cnt[2]_C_i_1/O
                         net (fo=1, routed)           0.000     0.003    spi4adc/spi/dat_cnt[2]_C_i_1_n_0
    SLICE_X51Y293        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X51Y293        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.254    -0.389    
    SLICE_X51Y293        FDCE (Hold_fdce_C_D)         0.060    -0.329    spi4adc/spi/dat_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.346ns (34.602%)  route 0.654ns (65.398%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.118    -0.854 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.126    -0.728    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.028    -0.700 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.225    -0.475    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y292        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.304 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.303    -0.001    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y295        LUT4 (Prop_lut4_I1_O)        0.029     0.028 r  spi4adc/spi/delay_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.028    spi4adc/spi/p_2_in[1]
    SLICE_X49Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X49Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.254    -0.389    
    SLICE_X49Y295        FDCE (Hold_fdce_C_D)         0.075    -0.314    spi4adc/spi/delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.345ns (35.545%)  route 0.626ns (64.455%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.118    -0.854 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.126    -0.728    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.028    -0.700 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.225    -0.475    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y292        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.304 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.181    -0.123    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X51Y292        LUT5 (Prop_lut5_I3_O)        0.028    -0.095 r  spi4adc/spi/dat_cnt[1]_i_1/O
                         net (fo=1, routed)           0.094    -0.001    spi4adc/spi/dat_cnt[1]
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.953    -1.080    spi4adc/spi/CLK
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.254    -0.390    
    SLICE_X50Y291        FDCE (Hold_fdce_C_D)         0.042    -0.348    spi4adc/spi/dat_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.345ns (33.923%)  route 0.672ns (66.077%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.118    -0.854 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.126    -0.728    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.028    -0.700 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.225    -0.475    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y292        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.304 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.321     0.017    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X51Y293        LUT4 (Prop_lut4_I0_O)        0.028     0.045 r  spi4adc/spi/dat_cnt[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.045    spi4adc/spi/dat_cnt[0]_C_i_1_n_0
    SLICE_X51Y293        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X51Y293        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.254    -0.389    
    SLICE_X51Y293        FDCE (Hold_fdce_C_D)         0.060    -0.329    spi4adc/spi/dat_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.374    





---------------------------------------------------------------------------------------------------
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_450M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][49]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.223ns (14.088%)  route 1.360ns (85.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( -0.093 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.023ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.469    -3.023    mem_test_m0/mem_clk
    SLICE_X13Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y240        FDCE (Prop_fdce_C_Q)         0.223    -2.800 r  mem_test_m0/wr_burst_data_reg_reg[0]/Q
                         net (fo=3, routed)           1.360    -1.440    ltc2271/inst/ila_core_inst/probe4[0]
    SLICE_X10Y234        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][49]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.293    -0.093    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y234        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][49]_srl8/CLK
                         clock pessimism             -1.076    -1.169    
                         clock uncertainty           -0.207    -1.376    
    SLICE_X10Y234        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    -1.406    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][49]_srl8
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.223ns (14.221%)  route 1.345ns (85.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( -0.093 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.470    -3.022    mem_test_m0/mem_clk
    SLICE_X13Y242        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 r  mem_test_m0/wr_burst_data_reg_reg[2]/Q
                         net (fo=3, routed)           1.345    -1.454    ltc2271/inst/ila_core_inst/probe4[2]
    SLICE_X10Y234        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.293    -0.093    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y234        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/CLK
                         clock pessimism             -1.076    -1.169    
                         clock uncertainty           -0.207    -1.376    
    SLICE_X10Y234        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034    -1.410    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.223ns (14.354%)  route 1.331ns (85.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( -0.100 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.026ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.466    -3.026    mem_test_m0/mem_clk
    SLICE_X21Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y240        FDCE (Prop_fdce_C_Q)         0.223    -2.803 r  mem_test_m0/wr_burst_data_reg_reg[53]/Q
                         net (fo=3, routed)           1.331    -1.472    ltc2271/inst/ila_core_inst/probe1[5]
    SLICE_X22Y231        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.286    -0.100    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y231        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
                         clock pessimism             -1.076    -1.176    
                         clock uncertainty           -0.207    -1.383    
    SLICE_X22Y231        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036    -1.419    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.204ns (14.056%)  route 1.247ns (85.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.325ns = ( -0.103 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.023ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.469    -3.023    mem_test_m0/mem_clk
    SLICE_X13Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y240        FDCE (Prop_fdce_C_Q)         0.204    -2.819 r  mem_test_m0/wr_burst_data_reg_reg[17]/Q
                         net (fo=3, routed)           1.247    -1.572    ltc2271/inst/ila_core_inst/probe3[1]
    SLICE_X22Y228        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.283    -0.103    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y228        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
                         clock pessimism             -1.076    -1.179    
                         clock uncertainty           -0.207    -1.386    
    SLICE_X22Y228        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.127    -1.513    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.223ns (14.448%)  route 1.320ns (85.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.325ns = ( -0.103 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.023ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.469    -3.023    mem_test_m0/mem_clk
    SLICE_X13Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y240        FDCE (Prop_fdce_C_Q)         0.223    -2.800 r  mem_test_m0/wr_burst_data_reg_reg[16]/Q
                         net (fo=3, routed)           1.320    -1.480    ltc2271/inst/ila_core_inst/probe3[0]
    SLICE_X22Y228        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.283    -0.103    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y228        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/CLK
                         clock pessimism             -1.076    -1.179    
                         clock uncertainty           -0.207    -1.386    
    SLICE_X22Y228        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    -1.416    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.204ns (14.100%)  route 1.243ns (85.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.326ns = ( -0.104 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.023ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.469    -3.023    mem_test_m0/mem_clk
    SLICE_X19Y242        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y242        FDCE (Prop_fdce_C_Q)         0.204    -2.819 r  mem_test_m0/wr_burst_data_reg_reg[37]/Q
                         net (fo=3, routed)           1.243    -1.576    ltc2271/inst/ila_core_inst/probe2[5]
    SLICE_X20Y223        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.282    -0.104    ltc2271/inst/ila_core_inst/out
    SLICE_X20Y223        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism             -1.076    -1.180    
                         clock uncertainty           -0.207    -1.387    
    SLICE_X20Y223        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.119    -1.506    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.204ns (14.069%)  route 1.246ns (85.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.325ns = ( -0.103 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.025ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.467    -3.025    mem_test_m0/mem_clk
    SLICE_X21Y243        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y243        FDCE (Prop_fdce_C_Q)         0.204    -2.821 r  mem_test_m0/wr_burst_data_reg_reg[47]/Q
                         net (fo=3, routed)           1.246    -1.575    ltc2271/inst/ila_core_inst/probe2[15]
    SLICE_X22Y228        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.283    -0.103    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y228        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/CLK
                         clock pessimism             -1.076    -1.179    
                         clock uncertainty           -0.207    -1.386    
    SLICE_X22Y228        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.113    -1.499    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.359ns (24.624%)  route 1.099ns (75.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.377ns = ( -0.155 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.943ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.549    -2.943    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y274        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y274        FDRE (Prop_fdre_C_Q)         0.236    -2.707 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         1.099    -1.608    ltc2271/inst/ila_core_inst/probe0[0]
    SLICE_X33Y234        LUT3 (Prop_lut3_I1_O)        0.123    -1.485 r  ltc2271/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.485    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X33Y234        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.231    -0.155    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X33Y234        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -1.076    -1.231    
                         clock uncertainty           -0.207    -1.438    
    SLICE_X33Y234        FDRE (Setup_fdre_C_D)        0.034    -1.404    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.204ns (14.118%)  route 1.241ns (85.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.321ns = ( -0.099 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.025ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.467    -3.025    mem_test_m0/mem_clk
    SLICE_X19Y239        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y239        FDCE (Prop_fdce_C_Q)         0.204    -2.821 r  mem_test_m0/wr_burst_data_reg_reg[56]/Q
                         net (fo=3, routed)           1.241    -1.580    ltc2271/inst/ila_core_inst/probe1[8]
    SLICE_X18Y229        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.287    -0.099    ltc2271/inst/ila_core_inst/out
    SLICE_X18Y229        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism             -1.076    -1.175    
                         clock uncertainty           -0.207    -1.382    
    SLICE_X18Y229        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.113    -1.495    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.236ns (17.350%)  route 1.124ns (82.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( -0.100 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.943ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.549    -2.943    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y274        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y274        FDRE (Prop_fdre_C_Q)         0.236    -2.707 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         1.124    -1.583    ltc2271/inst/ila_core_inst/probe0[0]
    SLICE_X22Y231        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.286    -0.100    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y231        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism             -1.076    -1.176    
                         clock uncertainty           -0.207    -1.383    
    SLICE_X22Y231        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.111    -1.494    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.091ns (13.332%)  route 0.592ns (86.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.147ns
    Source Clock Delay      (SCD):    -1.013ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.666    -1.013    mem_test_m0/mem_clk
    SLICE_X21Y243        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y243        FDCE (Prop_fdce_C_Q)         0.091    -0.922 r  mem_test_m0/wr_burst_data_reg_reg[39]/Q
                         net (fo=3, routed)           0.592    -0.330    ltc2271/inst/ila_core_inst/probe2[7]
    SLICE_X22Y234        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.886    -1.147    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y234        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
                         clock pessimism              0.436    -0.711    
                         clock uncertainty            0.207    -0.504    
    SLICE_X22Y234        SRL16E (Hold_srl16e_CLK_D)
                                                      0.054    -0.450    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.128ns (18.140%)  route 0.578ns (81.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.149ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.665    -1.014    mem_test_m0/mem_clk
    SLICE_X21Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y240        FDCE (Prop_fdce_C_Q)         0.100    -0.914 r  mem_test_m0/wr_burst_data_reg_reg[53]/Q
                         net (fo=3, routed)           0.578    -0.336    ltc2271/inst/ila_core_inst/probe1[5]
    SLICE_X19Y230        LUT3 (Prop_lut3_I1_O)        0.028    -0.308 r  ltc2271/inst/ila_core_inst/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]
    SLICE_X19Y230        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.884    -1.149    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X19Y230        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.436    -0.713    
                         clock uncertainty            0.207    -0.506    
    SLICE_X19Y230        FDRE (Hold_fdre_C_D)         0.061    -0.445    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.157ns (21.982%)  route 0.557ns (78.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.148ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.665    -1.014    mem_test_m0/mem_clk
    SLICE_X21Y241        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y241        FDCE (Prop_fdce_C_Q)         0.091    -0.923 r  mem_test_m0/wr_burst_data_reg_reg[57]/Q
                         net (fo=3, routed)           0.557    -0.366    ltc2271/inst/ila_core_inst/probe1[9]
    SLICE_X19Y231        LUT3 (Prop_lut3_I1_O)        0.066    -0.300 r  ltc2271/inst/ila_core_inst/probeDelay1[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[9]
    SLICE_X19Y231        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.885    -1.148    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X19Y231        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.436    -0.712    
                         clock uncertainty            0.207    -0.505    
    SLICE_X19Y231        FDRE (Hold_fdre_C_D)         0.060    -0.445    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.091ns (13.940%)  route 0.562ns (86.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -1.013ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.666    -1.013    mem_test_m0/mem_clk
    SLICE_X17Y241        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y241        FDCE (Prop_fdce_C_Q)         0.091    -0.922 r  mem_test_m0/wr_burst_data_reg_reg[27]/Q
                         net (fo=3, routed)           0.562    -0.360    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[11]
    SLICE_X17Y234        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.888    -1.145    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X17Y234        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.436    -0.709    
                         clock uncertainty            0.207    -0.502    
    SLICE_X17Y234        FDRE (Hold_fdre_C_D)        -0.004    -0.506    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.091ns (12.595%)  route 0.632ns (87.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.147ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.664    -1.015    mem_test_m0/mem_clk
    SLICE_X23Y242        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y242        FDCE (Prop_fdce_C_Q)         0.091    -0.924 r  mem_test_m0/wr_burst_data_reg_reg[43]/Q
                         net (fo=3, routed)           0.632    -0.292    ltc2271/inst/ila_core_inst/probe2[11]
    SLICE_X22Y234        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.886    -1.147    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y234        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/CLK
                         clock pessimism              0.436    -0.711    
                         clock uncertainty            0.207    -0.504    
    SLICE_X22Y234        SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.440    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.100ns (13.212%)  route 0.657ns (86.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.667    -1.012    mem_test_m0/mem_clk
    SLICE_X13Y242        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.100    -0.912 r  mem_test_m0/wr_burst_data_reg_reg[4]/Q
                         net (fo=3, routed)           0.657    -0.255    ltc2271/inst/ila_core_inst/probe4[4]
    SLICE_X10Y234        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.888    -1.145    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y234        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/CLK
                         clock pessimism              0.436    -0.709    
                         clock uncertainty            0.207    -0.502    
    SLICE_X10Y234        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.403    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.091ns (12.814%)  route 0.619ns (87.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.148ns
    Source Clock Delay      (SCD):    -1.013ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.666    -1.013    mem_test_m0/mem_clk
    SLICE_X17Y242        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y242        FDCE (Prop_fdce_C_Q)         0.091    -0.922 r  mem_test_m0/wr_burst_data_reg_reg[23]/Q
                         net (fo=3, routed)           0.619    -0.303    ltc2271/inst/ila_core_inst/probe3[7]
    SLICE_X20Y232        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.885    -1.148    ltc2271/inst/ila_core_inst/out
    SLICE_X20Y232        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/CLK
                         clock pessimism              0.436    -0.712    
                         clock uncertainty            0.207    -0.505    
    SLICE_X20Y232        SRL16E (Hold_srl16e_CLK_D)
                                                      0.054    -0.451    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.100ns (14.177%)  route 0.605ns (85.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.667    -1.012    mem_test_m0/mem_clk
    SLICE_X15Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y240        FDCE (Prop_fdce_C_Q)         0.100    -0.912 r  mem_test_m0/wr_burst_data_reg_reg[31]/Q
                         net (fo=3, routed)           0.605    -0.307    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[15]
    SLICE_X17Y234        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.888    -1.145    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X17Y234        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism              0.436    -0.709    
                         clock uncertainty            0.207    -0.502    
    SLICE_X17Y234        FDRE (Hold_fdre_C_D)         0.047    -0.455    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.100ns (14.326%)  route 0.598ns (85.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.147ns
    Source Clock Delay      (SCD):    -1.013ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.666    -1.013    mem_test_m0/mem_clk
    SLICE_X17Y241        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y241        FDCE (Prop_fdce_C_Q)         0.100    -0.913 r  mem_test_m0/wr_burst_data_reg_reg[20]/Q
                         net (fo=3, routed)           0.598    -0.315    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[4]
    SLICE_X17Y232        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.886    -1.147    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X17Y232        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.436    -0.711    
                         clock uncertainty            0.207    -0.504    
    SLICE_X17Y232        FDRE (Hold_fdre_C_D)         0.040    -0.464    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.091ns (12.940%)  route 0.612ns (87.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.667    -1.012    mem_test_m0/mem_clk
    SLICE_X13Y242        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.091    -0.921 r  mem_test_m0/wr_burst_data_reg_reg[9]/Q
                         net (fo=3, routed)           0.612    -0.309    ltc2271/inst/ila_core_inst/probe4[9]
    SLICE_X10Y228        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.882    -1.151    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y228        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/CLK
                         clock pessimism              0.436    -0.715    
                         clock uncertainty            0.207    -0.508    
    SLICE_X10Y228        SRL16E (Hold_srl16e_CLK_D)
                                                      0.050    -0.458    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_150M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[22]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.302ns (8.274%)  route 3.348ns (91.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.557    -2.935    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X38Y281        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_fdre_C_Q)         0.259    -2.676 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.902    -1.774    CCD231/axim_rst_n[0]
    SLICE_X38Y256        LUT1 (Prop_lut1_I0_O)        0.043    -1.731 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.445     0.715    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X17Y247        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.297     4.356    u_aq_axi_master/clk_150M
    SLICE_X17Y247        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[22]/C
                         clock pessimism             -0.841     3.515    
                         clock uncertainty           -0.087     3.427    
    SLICE_X17Y247        FDCE (Recov_fdce_C_CLR)     -0.212     3.215    u_aq_axi_master/reg_rd_adrs_reg[22]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[9]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.302ns (8.274%)  route 3.348ns (91.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.557    -2.935    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X38Y281        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_fdre_C_Q)         0.259    -2.676 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.902    -1.774    CCD231/axim_rst_n[0]
    SLICE_X38Y256        LUT1 (Prop_lut1_I0_O)        0.043    -1.731 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.445     0.715    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X17Y247        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.297     4.356    u_aq_axi_master/clk_150M
    SLICE_X17Y247        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[9]/C
                         clock pessimism             -0.841     3.515    
                         clock uncertainty           -0.087     3.427    
    SLICE_X17Y247        FDCE (Recov_fdce_C_CLR)     -0.212     3.215    u_aq_axi_master/reg_rd_adrs_reg[9]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[6]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.302ns (8.472%)  route 3.262ns (91.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.557    -2.935    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X38Y281        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_fdre_C_Q)         0.259    -2.676 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.902    -1.774    CCD231/axim_rst_n[0]
    SLICE_X38Y256        LUT1 (Prop_lut1_I0_O)        0.043    -1.731 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.360     0.629    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X17Y246        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.297     4.356    u_aq_axi_master/clk_150M
    SLICE_X17Y246        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[6]/C
                         clock pessimism             -0.841     3.515    
                         clock uncertainty           -0.087     3.427    
    SLICE_X17Y246        FDCE (Recov_fdce_C_CLR)     -0.212     3.215    u_aq_axi_master/reg_rd_adrs_reg[6]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[7]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.302ns (8.472%)  route 3.262ns (91.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.557    -2.935    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X38Y281        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_fdre_C_Q)         0.259    -2.676 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.902    -1.774    CCD231/axim_rst_n[0]
    SLICE_X38Y256        LUT1 (Prop_lut1_I0_O)        0.043    -1.731 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.360     0.629    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X17Y246        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.297     4.356    u_aq_axi_master/clk_150M
    SLICE_X17Y246        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[7]/C
                         clock pessimism             -0.841     3.515    
                         clock uncertainty           -0.087     3.427    
    SLICE_X17Y246        FDCE (Recov_fdce_C_CLR)     -0.212     3.215    u_aq_axi_master/reg_rd_adrs_reg[7]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[10]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.302ns (8.728%)  route 3.158ns (91.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.557    -2.935    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X38Y281        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_fdre_C_Q)         0.259    -2.676 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.902    -1.774    CCD231/axim_rst_n[0]
    SLICE_X38Y256        LUT1 (Prop_lut1_I0_O)        0.043    -1.731 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.256     0.525    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X19Y244        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.297     4.356    u_aq_axi_master/clk_150M
    SLICE_X19Y244        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[10]/C
                         clock pessimism             -0.841     3.515    
                         clock uncertainty           -0.087     3.427    
    SLICE_X19Y244        FDCE (Recov_fdce_C_CLR)     -0.212     3.215    u_aq_axi_master/reg_rd_adrs_reg[10]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[11]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.302ns (8.728%)  route 3.158ns (91.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.557    -2.935    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X38Y281        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_fdre_C_Q)         0.259    -2.676 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.902    -1.774    CCD231/axim_rst_n[0]
    SLICE_X38Y256        LUT1 (Prop_lut1_I0_O)        0.043    -1.731 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.256     0.525    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X19Y244        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.297     4.356    u_aq_axi_master/clk_150M
    SLICE_X19Y244        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[11]/C
                         clock pessimism             -0.841     3.515    
                         clock uncertainty           -0.087     3.427    
    SLICE_X19Y244        FDCE (Recov_fdce_C_CLR)     -0.212     3.215    u_aq_axi_master/reg_rd_adrs_reg[11]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[12]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.302ns (8.728%)  route 3.158ns (91.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.557    -2.935    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X38Y281        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_fdre_C_Q)         0.259    -2.676 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.902    -1.774    CCD231/axim_rst_n[0]
    SLICE_X38Y256        LUT1 (Prop_lut1_I0_O)        0.043    -1.731 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.256     0.525    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X19Y244        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.297     4.356    u_aq_axi_master/clk_150M
    SLICE_X19Y244        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[12]/C
                         clock pessimism             -0.841     3.515    
                         clock uncertainty           -0.087     3.427    
    SLICE_X19Y244        FDCE (Recov_fdce_C_CLR)     -0.212     3.215    u_aq_axi_master/reg_rd_adrs_reg[12]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[13]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.302ns (8.728%)  route 3.158ns (91.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.557    -2.935    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X38Y281        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_fdre_C_Q)         0.259    -2.676 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.902    -1.774    CCD231/axim_rst_n[0]
    SLICE_X38Y256        LUT1 (Prop_lut1_I0_O)        0.043    -1.731 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.256     0.525    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X19Y244        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.297     4.356    u_aq_axi_master/clk_150M
    SLICE_X19Y244        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[13]/C
                         clock pessimism             -0.841     3.515    
                         clock uncertainty           -0.087     3.427    
    SLICE_X19Y244        FDCE (Recov_fdce_C_CLR)     -0.212     3.215    u_aq_axi_master/reg_rd_adrs_reg[13]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[14]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.302ns (8.736%)  route 3.155ns (91.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.557    -2.935    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X38Y281        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_fdre_C_Q)         0.259    -2.676 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.902    -1.774    CCD231/axim_rst_n[0]
    SLICE_X38Y256        LUT1 (Prop_lut1_I0_O)        0.043    -1.731 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.253     0.522    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X19Y245        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.297     4.356    u_aq_axi_master/clk_150M
    SLICE_X19Y245        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[14]/C
                         clock pessimism             -0.841     3.515    
                         clock uncertainty           -0.087     3.427    
    SLICE_X19Y245        FDCE (Recov_fdce_C_CLR)     -0.212     3.215    u_aq_axi_master/reg_rd_adrs_reg[14]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[15]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.302ns (8.736%)  route 3.155ns (91.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.557    -2.935    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X38Y281        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y281        FDRE (Prop_fdre_C_Q)         0.259    -2.676 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.902    -1.774    CCD231/axim_rst_n[0]
    SLICE_X38Y256        LUT1 (Prop_lut1_I0_O)        0.043    -1.731 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.253     0.522    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X19Y245        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.297     4.356    u_aq_axi_master/clk_150M
    SLICE_X19Y245        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[15]/C
                         clock pessimism             -0.841     3.515    
                         clock uncertainty           -0.087     3.427    
    SLICE_X19Y245        FDCE (Recov_fdce_C_CLR)     -0.212     3.215    u_aq_axi_master/reg_rd_adrs_reg[15]
  -------------------------------------------------------------------
                         required time                          3.215    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  2.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.366%)  route 0.215ns (62.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.662    -1.017    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y247        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.917 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.064    -0.853    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y247        LUT3 (Prop_lut3_I2_O)        0.028    -0.825 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.150    -0.674    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
    SLICE_X28Y247        FDCE                                         f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.889    -1.144    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y247        FDCE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.141    -1.003    
    SLICE_X28Y247        FDCE (Remov_fdce_C_CLR)     -0.069    -1.072    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.072    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.366%)  route 0.215ns (62.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.662    -1.017    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y247        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.917 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.064    -0.853    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y247        LUT3 (Prop_lut3_I2_O)        0.028    -0.825 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.150    -0.674    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
    SLICE_X28Y247        FDCE                                         f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.889    -1.144    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y247        FDCE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.141    -1.003    
    SLICE_X28Y247        FDCE (Remov_fdce_C_CLR)     -0.069    -1.072    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          1.072    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.366%)  route 0.215ns (62.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.662    -1.017    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y247        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.917 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.064    -0.853    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y247        LUT3 (Prop_lut3_I2_O)        0.028    -0.825 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.150    -0.674    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
    SLICE_X28Y247        FDPE                                         f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.889    -1.144    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y247        FDPE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.141    -1.003    
    SLICE_X28Y247        FDPE (Remov_fdpe_C_PRE)     -0.072    -1.075    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          1.075    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.366%)  route 0.215ns (62.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.662    -1.017    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y247        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.917 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.064    -0.853    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y247        LUT3 (Prop_lut3_I2_O)        0.028    -0.825 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.150    -0.674    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
    SLICE_X28Y247        FDPE                                         f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.889    -1.144    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y247        FDPE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.141    -1.003    
    SLICE_X28Y247        FDPE (Remov_fdpe_C_PRE)     -0.072    -1.075    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          1.075    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.366%)  route 0.215ns (62.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.662    -1.017    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y247        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.917 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.064    -0.853    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y247        LUT3 (Prop_lut3_I2_O)        0.028    -0.825 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.150    -0.674    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
    SLICE_X28Y247        FDPE                                         f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.889    -1.144    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y247        FDPE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.141    -1.003    
    SLICE_X28Y247        FDPE (Remov_fdpe_C_PRE)     -0.072    -1.075    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          1.075    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.366%)  route 0.215ns (62.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.662    -1.017    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y247        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.917 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.064    -0.853    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y247        LUT3 (Prop_lut3_I2_O)        0.028    -0.825 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.150    -0.674    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
    SLICE_X28Y247        FDPE                                         f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.889    -1.144    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y247        FDPE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.141    -1.003    
    SLICE_X28Y247        FDPE (Remov_fdpe_C_PRE)     -0.072    -1.075    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          1.075    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.741%)  route 0.230ns (64.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.662    -1.017    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y247        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.917 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.064    -0.853    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y247        LUT3 (Prop_lut3_I2_O)        0.028    -0.825 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.166    -0.659    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
    SLICE_X31Y245        FDCE                                         f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.888    -1.145    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y245        FDCE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.141    -1.004    
    SLICE_X31Y245        FDCE (Remov_fdce_C_CLR)     -0.069    -1.073    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          1.073    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.741%)  route 0.230ns (64.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.662    -1.017    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y247        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.917 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.064    -0.853    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y247        LUT3 (Prop_lut3_I2_O)        0.028    -0.825 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.166    -0.659    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
    SLICE_X31Y245        FDCE                                         f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.888    -1.145    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y245        FDCE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.141    -1.004    
    SLICE_X31Y245        FDCE (Remov_fdce_C_CLR)     -0.069    -1.073    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.073    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.741%)  route 0.230ns (64.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.662    -1.017    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y247        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.917 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.064    -0.853    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y247        LUT3 (Prop_lut3_I2_O)        0.028    -0.825 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.166    -0.659    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
    SLICE_X31Y245        FDCE                                         f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.888    -1.145    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y245        FDCE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.141    -1.004    
    SLICE_X31Y245        FDCE (Remov_fdce_C_CLR)     -0.069    -1.073    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          1.073    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.741%)  route 0.230ns (64.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.662    -1.017    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y247        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y247        FDRE (Prop_fdre_C_Q)         0.100    -0.917 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.064    -0.853    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y247        LUT3 (Prop_lut3_I2_O)        0.028    -0.825 f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.166    -0.659    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
    SLICE_X31Y245        FDCE                                         f  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.888    -1.145    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y245        FDCE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.141    -1.004    
    SLICE_X31Y245        FDCE (Remov_fdce_C_CLR)     -0.069    -1.073    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.073    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  0.414    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_20M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.772ns  (logic 0.274ns (15.465%)  route 1.498ns (84.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 47.755 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y291        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y291        FDRE (Prop_fdre_C_Q)         0.223    43.963 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=4, routed)           0.791    44.754    CCD231/gpio_tri_o[2]
    SLICE_X50Y292        LUT2 (Prop_lut2_I0_O)        0.051    44.805 f  CCD231/sclk_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.706    45.511    spi4adc/spi/reset_r_reg_0
    SLICE_X48Y290        FDPE                                         f  spi4adc/spi/sclk_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.363    47.755    spi4adc/spi/CLK
    SLICE_X48Y290        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
                         clock pessimism             -1.076    46.679    
                         clock uncertainty           -0.254    46.425    
    SLICE_X48Y290        FDPE (Recov_fdpe_C_PRE)     -0.245    46.180    spi4adc/spi/sclk_r_reg_P
  -------------------------------------------------------------------
                         required time                         46.180    
                         arrival time                         -45.511    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.735ns  (logic 0.259ns (14.931%)  route 1.476ns (85.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 47.758 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 43.741 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.566    43.741    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y293        FDRE (Prop_fdre_C_Q)         0.259    44.000 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          1.476    45.475    spi4adc/gpio_tri_o[0]
    SLICE_X47Y297        FDCE                                         f  spi4adc/reset_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.366    47.758    spi4adc/CLK
    SLICE_X47Y297        FDCE                                         r  spi4adc/reset_cnt_reg[3]/C
                         clock pessimism             -1.076    46.682    
                         clock uncertainty           -0.254    46.428    
    SLICE_X47Y297        FDCE (Recov_fdce_C_CLR)     -0.212    46.216    spi4adc/reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         46.216    
                         arrival time                         -45.475    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.735ns  (logic 0.259ns (14.931%)  route 1.476ns (85.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 47.758 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 43.741 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.566    43.741    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y293        FDRE (Prop_fdre_C_Q)         0.259    44.000 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          1.476    45.475    spi4adc/gpio_tri_o[0]
    SLICE_X47Y297        FDCE                                         f  spi4adc/reset_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.366    47.758    spi4adc/CLK
    SLICE_X47Y297        FDCE                                         r  spi4adc/reset_cnt_reg[5]/C
                         clock pessimism             -1.076    46.682    
                         clock uncertainty           -0.254    46.428    
    SLICE_X47Y297        FDCE (Recov_fdce_C_CLR)     -0.212    46.216    spi4adc/reset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         46.216    
                         arrival time                         -45.475    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.735ns  (logic 0.259ns (14.931%)  route 1.476ns (85.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 47.758 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 43.741 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.566    43.741    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y293        FDRE (Prop_fdre_C_Q)         0.259    44.000 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          1.476    45.475    spi4adc/gpio_tri_o[0]
    SLICE_X46Y297        FDCE                                         f  spi4adc/reset_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.366    47.758    spi4adc/CLK
    SLICE_X46Y297        FDCE                                         r  spi4adc/reset_cnt_reg[0]/C
                         clock pessimism             -1.076    46.682    
                         clock uncertainty           -0.254    46.428    
    SLICE_X46Y297        FDCE (Recov_fdce_C_CLR)     -0.154    46.274    spi4adc/reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         46.274    
                         arrival time                         -45.475    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.735ns  (logic 0.259ns (14.931%)  route 1.476ns (85.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 47.758 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 43.741 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.566    43.741    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y293        FDRE (Prop_fdre_C_Q)         0.259    44.000 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          1.476    45.475    spi4adc/gpio_tri_o[0]
    SLICE_X46Y297        FDCE                                         f  spi4adc/reset_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.366    47.758    spi4adc/CLK
    SLICE_X46Y297        FDCE                                         r  spi4adc/reset_cnt_reg[1]/C
                         clock pessimism             -1.076    46.682    
                         clock uncertainty           -0.254    46.428    
    SLICE_X46Y297        FDCE (Recov_fdce_C_CLR)     -0.154    46.274    spi4adc/reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         46.274    
                         arrival time                         -45.475    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.735ns  (logic 0.259ns (14.931%)  route 1.476ns (85.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 47.758 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 43.741 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.566    43.741    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y293        FDRE (Prop_fdre_C_Q)         0.259    44.000 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          1.476    45.475    spi4adc/gpio_tri_o[0]
    SLICE_X46Y297        FDCE                                         f  spi4adc/reset_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.366    47.758    spi4adc/CLK
    SLICE_X46Y297        FDCE                                         r  spi4adc/reset_cnt_reg[2]/C
                         clock pessimism             -1.076    46.682    
                         clock uncertainty           -0.254    46.428    
    SLICE_X46Y297        FDCE (Recov_fdce_C_CLR)     -0.154    46.274    spi4adc/reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         46.274    
                         arrival time                         -45.475    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.641ns  (logic 0.259ns (15.785%)  route 1.382ns (84.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 43.741 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.566    43.741    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y293        FDRE (Prop_fdre_C_Q)         0.259    44.000 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          1.382    45.381    spi4adc/gpio_tri_o[0]
    SLICE_X48Y297        FDCE                                         f  spi4adc/reset_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/CLK
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_cnt_reg[4]/C
                         clock pessimism             -1.076    46.681    
                         clock uncertainty           -0.254    46.427    
    SLICE_X48Y297        FDCE (Recov_fdce_C_CLR)     -0.154    46.273    spi4adc/reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         46.273    
                         arrival time                         -45.381    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.641ns  (logic 0.259ns (15.785%)  route 1.382ns (84.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 43.741 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.566    43.741    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y293        FDRE (Prop_fdre_C_Q)         0.259    44.000 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          1.382    45.381    spi4adc/gpio_tri_o[0]
    SLICE_X48Y297        FDCE                                         f  spi4adc/reset_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/CLK
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_cnt_reg[6]/C
                         clock pessimism             -1.076    46.681    
                         clock uncertainty           -0.254    46.427    
    SLICE_X48Y297        FDCE (Recov_fdce_C_CLR)     -0.154    46.273    spi4adc/reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         46.273    
                         arrival time                         -45.381    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.641ns  (logic 0.259ns (15.785%)  route 1.382ns (84.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 43.741 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.566    43.741    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y293        FDRE (Prop_fdre_C_Q)         0.259    44.000 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          1.382    45.381    spi4adc/gpio_tri_o[0]
    SLICE_X48Y297        FDCE                                         f  spi4adc/reset_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/CLK
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_cnt_reg[7]/C
                         clock pessimism             -1.076    46.681    
                         clock uncertainty           -0.254    46.427    
    SLICE_X48Y297        FDCE (Recov_fdce_C_CLR)     -0.154    46.273    spi4adc/reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         46.273    
                         arrival time                         -45.381    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/clk_cnt_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_20M_my_clk_generator rise@50.000ns - clk_150M_my_clk_generator rise@46.667ns)
  Data Path Delay:        1.575ns  (logic 0.302ns (19.178%)  route 1.273ns (80.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 47.755 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.927ns = ( 43.740 - 46.667 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     46.667    46.667 r  
    J14                  IBUF                         0.000    46.667 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081    47.748    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.851    39.897 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.185    42.082    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    42.175 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.565    43.740    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.259    43.999 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.453    44.452    CCD231/gpio_tri_o[1]
    SLICE_X50Y292        LUT2 (Prop_lut2_I0_O)        0.043    44.495 f  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.820    45.314    spi4adc/spi/reset_r_reg
    SLICE_X49Y290        FDCE                                         f  spi4adc/spi/clk_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.363    47.755    spi4adc/spi/CLK
    SLICE_X49Y290        FDCE                                         r  spi4adc/spi/clk_cnt_reg[2]_C/C
                         clock pessimism             -1.076    46.679    
                         clock uncertainty           -0.254    46.425    
    SLICE_X49Y290        FDCE (Recov_fdce_C_CLR)     -0.212    46.213    spi4adc/spi/clk_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         46.213    
                         arrival time                         -45.314    
  -------------------------------------------------------------------
                         slack                                  0.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.118ns (17.265%)  route 0.565ns (82.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y293        FDRE (Prop_fdre_C_Q)         0.118    -0.853 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          0.565    -0.288    spi4adc/gpio_tri_o[0]
    SLICE_X47Y296        FDCE                                         f  spi4adc/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.955    -1.078    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.436    -0.642    
                         clock uncertainty            0.254    -0.388    
    SLICE_X47Y296        FDCE (Remov_fdce_C_CLR)     -0.069    -0.457    spi4adc/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_r_reg/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.118ns (17.265%)  route 0.565ns (82.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y293        FDRE (Prop_fdre_C_Q)         0.118    -0.853 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          0.565    -0.288    spi4adc/gpio_tri_o[0]
    SLICE_X47Y296        FDCE                                         f  spi4adc/reset_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.955    -1.078    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
                         clock pessimism              0.436    -0.642    
                         clock uncertainty            0.254    -0.388    
    SLICE_X47Y296        FDCE (Remov_fdce_C_CLR)     -0.069    -0.457    spi4adc/reset_r_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/status_r_reg/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.118ns (17.265%)  route 0.565ns (82.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y293        FDRE (Prop_fdre_C_Q)         0.118    -0.853 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=14, routed)          0.565    -0.288    spi4adc/gpio_tri_o[0]
    SLICE_X47Y296        FDCE                                         f  spi4adc/status_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.955    -1.078    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/status_r_reg/C
                         clock pessimism              0.436    -0.642    
                         clock uncertainty            0.254    -0.388    
    SLICE_X47Y296        FDCE (Remov_fdce_C_CLR)     -0.069    -0.457    spi4adc/status_r_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_C/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.146ns (20.878%)  route 0.553ns (79.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.118    -0.854 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.126    -0.728    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.028    -0.700 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.427    -0.273    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X51Y291        FDCE                                         f  spi4adc/spi/sclk_rdy_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.953    -1.080    spi4adc/spi/CLK
    SLICE_X51Y291        FDCE                                         r  spi4adc/spi/sclk_rdy_reg_C/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.254    -0.390    
    SLICE_X51Y291        FDCE (Remov_fdce_C_CLR)     -0.069    -0.459    spi4adc/spi/sclk_rdy_reg_C
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.146ns (20.878%)  route 0.553ns (79.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.118    -0.854 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.126    -0.728    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.028    -0.700 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.427    -0.273    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X51Y291        FDPE                                         f  spi4adc/spi/dat_cnt_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.953    -1.080    spi4adc/spi/CLK
    SLICE_X51Y291        FDPE                                         r  spi4adc/spi/dat_cnt_reg[3]_P/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.254    -0.390    
    SLICE_X51Y291        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.462    spi4adc/spi/dat_cnt_reg[3]_P
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.146ns (20.712%)  route 0.559ns (79.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.118    -0.854 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.126    -0.728    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.028    -0.700 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.433    -0.267    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X51Y293        FDCE                                         f  spi4adc/spi/dat_cnt_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X51Y293        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.254    -0.389    
    SLICE_X51Y293        FDCE (Remov_fdce_C_CLR)     -0.069    -0.458    spi4adc/spi/dat_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.146ns (20.712%)  route 0.559ns (79.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.118    -0.854 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.126    -0.728    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.028    -0.700 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.433    -0.267    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X51Y293        FDCE                                         f  spi4adc/spi/dat_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X51Y293        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.254    -0.389    
    SLICE_X51Y293        FDCE (Remov_fdce_C_CLR)     -0.069    -0.458    spi4adc/spi/dat_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.146ns (20.544%)  route 0.565ns (79.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.118    -0.854 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.126    -0.728    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.028    -0.700 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.439    -0.261    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y293        FDCE                                         f  spi4adc/spi/delay_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X49Y293        FDCE                                         r  spi4adc/spi/delay_cnt_reg[2]_C/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.254    -0.389    
    SLICE_X49Y293        FDCE (Remov_fdce_C_CLR)     -0.069    -0.458    spi4adc/spi/delay_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/clk_cnt_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.146ns (20.005%)  route 0.584ns (79.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.118    -0.854 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.126    -0.728    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.028    -0.700 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.458    -0.242    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y289        FDPE                                         f  spi4adc/spi/clk_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.952    -1.081    spi4adc/spi/CLK
    SLICE_X49Y289        FDPE                                         r  spi4adc/spi/clk_cnt_reg[2]_P/C
                         clock pessimism              0.436    -0.645    
                         clock uncertainty            0.254    -0.391    
    SLICE_X49Y289        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.463    spi4adc/spi/clk_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.146ns (19.610%)  route 0.599ns (80.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.707    -0.972    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y292        FDRE (Prop_fdre_C_Q)         0.118    -0.854 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=3, routed)           0.126    -0.728    spi4adc/spi/gpio_tri_o[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.028    -0.700 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.472    -0.227    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y294        FDCE                                         f  spi4adc/spi/delay_cnt_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X49Y294        FDCE                                         r  spi4adc/spi/delay_cnt_reg[0]_C/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.254    -0.389    
    SLICE_X49Y294        FDCE (Remov_fdce_C_CLR)     -0.069    -0.458    spi4adc/spi/delay_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_20M_my_clk_generator
  To Clock:  clk_20M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       47.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.178ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.266ns (10.969%)  route 2.159ns (89.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 47.755 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.339    -1.363    CCD231/reset_r_reg
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    -1.320 f  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.820    -0.500    spi4adc/spi/reset_r_reg
    SLICE_X49Y290        FDCE                                         f  spi4adc/spi/clk_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.363    47.755    spi4adc/spi/CLK
    SLICE_X49Y290        FDCE                                         r  spi4adc/spi/clk_cnt_reg[2]_C/C
                         clock pessimism             -0.731    47.024    
                         clock uncertainty           -0.134    46.890    
    SLICE_X49Y290        FDCE (Recov_fdce_C_CLR)     -0.212    46.678    spi4adc/spi/clk_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         46.678    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                 47.178    

Slack (MET) :             47.178ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.266ns (10.854%)  route 2.185ns (89.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.339    -1.363    CCD231/reset_r_reg
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    -1.320 f  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.845    -0.474    spi4adc/spi/reset_r_reg
    SLICE_X50Y293        FDPE                                         f  spi4adc/spi/dat_cnt_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/spi/CLK
    SLICE_X50Y293        FDPE                                         r  spi4adc/spi/dat_cnt_reg[0]_P/C
                         clock pessimism             -0.731    47.025    
                         clock uncertainty           -0.134    46.891    
    SLICE_X50Y293        FDPE (Recov_fdpe_C_PRE)     -0.187    46.704    spi4adc/spi/dat_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         46.704    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                 47.178    

Slack (MET) :             47.178ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.266ns (10.854%)  route 2.185ns (89.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.339    -1.363    CCD231/reset_r_reg
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    -1.320 f  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.845    -0.474    spi4adc/spi/reset_r_reg
    SLICE_X50Y293        FDPE                                         f  spi4adc/spi/dat_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/spi/CLK
    SLICE_X50Y293        FDPE                                         r  spi4adc/spi/dat_cnt_reg[2]_P/C
                         clock pessimism             -0.731    47.025    
                         clock uncertainty           -0.134    46.891    
    SLICE_X50Y293        FDPE (Recov_fdpe_C_PRE)     -0.187    46.704    spi4adc/spi/dat_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         46.704    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                 47.178    

Slack (MET) :             47.182ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.266ns (10.870%)  route 2.181ns (89.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.339    -1.363    CCD231/reset_r_reg
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    -1.320 f  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.842    -0.478    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        FDPE                                         f  spi4adc/spi/delay_cnt_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/spi/CLK
    SLICE_X48Y293        FDPE                                         r  spi4adc/spi/delay_cnt_reg[0]_P/C
                         clock pessimism             -0.731    47.025    
                         clock uncertainty           -0.134    46.891    
    SLICE_X48Y293        FDPE (Recov_fdpe_C_PRE)     -0.187    46.704    spi4adc/spi/delay_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         46.704    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                 47.182    

Slack (MET) :             47.182ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.266ns (10.870%)  route 2.181ns (89.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.339    -1.363    CCD231/reset_r_reg
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    -1.320 f  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.842    -0.478    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        FDPE                                         f  spi4adc/spi/delay_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/spi/CLK
    SLICE_X48Y293        FDPE                                         r  spi4adc/spi/delay_cnt_reg[2]_P/C
                         clock pessimism             -0.731    47.025    
                         clock uncertainty           -0.134    46.891    
    SLICE_X48Y293        FDPE (Recov_fdpe_C_PRE)     -0.187    46.704    spi4adc/spi/delay_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         46.704    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                 47.182    

Slack (MET) :             47.212ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_P/PRE
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.266ns (10.969%)  route 2.159ns (89.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 47.755 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.339    -1.363    CCD231/reset_r_reg
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    -1.320 f  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.820    -0.500    spi4adc/spi/reset_r_reg
    SLICE_X49Y290        FDPE                                         f  spi4adc/spi/sclk_rdy_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.363    47.755    spi4adc/spi/CLK
    SLICE_X49Y290        FDPE                                         r  spi4adc/spi/sclk_rdy_reg_P/C
                         clock pessimism             -0.731    47.024    
                         clock uncertainty           -0.134    46.890    
    SLICE_X49Y290        FDPE (Recov_fdpe_C_PRE)     -0.178    46.712    spi4adc/spi/sclk_rdy_reg_P
  -------------------------------------------------------------------
                         required time                         46.712    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                 47.212    

Slack (MET) :             47.230ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.266ns (10.939%)  route 2.166ns (89.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 47.756 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.339    -1.363    CCD231/reset_r_reg
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.043    -1.320 f  CCD231/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.826    -0.493    spi4adc/spi/reset_r_reg
    SLICE_X50Y292        FDCE                                         f  spi4adc/spi/dat_cnt_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.364    47.756    spi4adc/spi/CLK
    SLICE_X50Y292        FDCE                                         r  spi4adc/spi/dat_cnt_reg[3]_C/C
                         clock pessimism             -0.731    47.025    
                         clock uncertainty           -0.134    46.891    
    SLICE_X50Y292        FDCE (Recov_fdce_C_CLR)     -0.154    46.737    spi4adc/spi/dat_cnt_reg[3]_C
  -------------------------------------------------------------------
                         required time                         46.737    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                 47.230    

Slack (MET) :             47.254ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/sclk_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.270ns (11.660%)  route 2.046ns (88.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 47.755 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.339    -1.363    CCD231/reset_r_reg
    SLICE_X50Y292        LUT2 (Prop_lut2_I1_O)        0.047    -1.316 f  CCD231/sclk_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.706    -0.609    spi4adc/spi/reset_r_reg_0
    SLICE_X48Y290        FDPE                                         f  spi4adc/spi/sclk_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.363    47.755    spi4adc/spi/CLK
    SLICE_X48Y290        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
                         clock pessimism             -0.731    47.024    
                         clock uncertainty           -0.134    46.890    
    SLICE_X48Y290        FDPE (Recov_fdpe_C_PRE)     -0.245    46.645    spi4adc/spi/sclk_r_reg_P
  -------------------------------------------------------------------
                         required time                         46.645    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                 47.254    

Slack (MET) :             47.387ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/sclk_r_reg_C/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.266ns (11.697%)  route 2.008ns (88.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 47.755 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.051    -1.651    spi4adc/spi/AS[0]
    SLICE_X46Y291        LUT2 (Prop_lut2_I0_O)        0.043    -1.608 f  spi4adc/spi/sclk_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.958    -0.651    spi4adc/spi/sclk_r_reg_LDC_i_2_n_0
    SLICE_X48Y291        FDCE                                         f  spi4adc/spi/sclk_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.363    47.755    spi4adc/spi/CLK
    SLICE_X48Y291        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/C
                         clock pessimism             -0.731    47.024    
                         clock uncertainty           -0.134    46.890    
    SLICE_X48Y291        FDCE (Recov_fdce_C_CLR)     -0.154    46.736    spi4adc/spi/sclk_r_reg_C
  -------------------------------------------------------------------
                         required time                         46.736    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                 47.387    

Slack (MET) :             47.801ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_my_clk_generator rise@50.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.266ns (14.749%)  route 1.538ns (85.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 47.757 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.567    -2.925    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.223    -2.702 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.634    -2.068    spi4adc/spi/AS[0]
    SLICE_X50Y292        LUT2 (Prop_lut2_I0_O)        0.043    -2.025 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.903    -1.121    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y294        FDCE                                         f  spi4adc/spi/delay_cnt_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                     50.000    50.000 r  
    J14                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986    50.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    44.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    46.309    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    46.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          1.365    47.757    spi4adc/spi/CLK
    SLICE_X49Y294        FDCE                                         r  spi4adc/spi/delay_cnt_reg[0]_C/C
                         clock pessimism             -0.731    47.026    
                         clock uncertainty           -0.134    46.892    
    SLICE_X49Y294        FDCE (Recov_fdce_C_CLR)     -0.212    46.680    spi4adc/spi/delay_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                         46.680    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                 47.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.230%)  route 0.162ns (61.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.100    -0.871 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.162    -0.709    spi4adc/spi/AS[0]
    SLICE_X48Y295        FDCE                                         f  spi4adc/spi/delay_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[3]/C
                         clock pessimism              0.141    -0.938    
    SLICE_X48Y295        FDCE (Remov_fdce_C_CLR)     -0.050    -0.988    spi4adc/spi/delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.988    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.230%)  route 0.162ns (61.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.100    -0.871 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.162    -0.709    spi4adc/spi/AS[0]
    SLICE_X48Y295        FDCE                                         f  spi4adc/spi/delay_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[4]/C
                         clock pessimism              0.141    -0.938    
    SLICE_X48Y295        FDCE (Remov_fdce_C_CLR)     -0.050    -0.988    spi4adc/spi/delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.988    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.230%)  route 0.162ns (61.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.100    -0.871 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.162    -0.709    spi4adc/spi/AS[0]
    SLICE_X48Y295        FDCE                                         f  spi4adc/spi/delay_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[5]/C
                         clock pessimism              0.141    -0.938    
    SLICE_X48Y295        FDCE (Remov_fdce_C_CLR)     -0.050    -0.988    spi4adc/spi/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.988    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.230%)  route 0.162ns (61.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.100    -0.871 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.162    -0.709    spi4adc/spi/AS[0]
    SLICE_X48Y295        FDCE                                         f  spi4adc/spi/delay_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[6]/C
                         clock pessimism              0.141    -0.938    
    SLICE_X48Y295        FDCE (Remov_fdce_C_CLR)     -0.050    -0.988    spi4adc/spi/delay_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.988    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.230%)  route 0.162ns (61.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.100    -0.871 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.162    -0.709    spi4adc/spi/AS[0]
    SLICE_X48Y295        FDCE                                         f  spi4adc/spi/delay_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[7]/C
                         clock pessimism              0.141    -0.938    
    SLICE_X48Y295        FDCE (Remov_fdce_C_CLR)     -0.050    -0.988    spi4adc/spi/delay_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.988    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.230%)  route 0.162ns (61.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.100    -0.871 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.162    -0.709    spi4adc/spi/AS[0]
    SLICE_X49Y295        FDCE                                         f  spi4adc/spi/delay_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.954    -1.079    spi4adc/spi/CLK
    SLICE_X49Y295        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/C
                         clock pessimism              0.141    -0.938    
    SLICE_X49Y295        FDCE (Remov_fdce_C_CLR)     -0.069    -1.007    spi4adc/spi/delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.007    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.100ns (22.154%)  route 0.351ns (77.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.100    -0.871 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.351    -0.520    spi4adc/spi/AS[0]
    SLICE_X50Y291        FDCE                                         f  spi4adc/spi/dat_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.953    -1.080    spi4adc/spi/CLK
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/C
                         clock pessimism              0.141    -0.939    
    SLICE_X50Y291        FDCE (Remov_fdce_C_CLR)     -0.050    -0.989    spi4adc/spi/dat_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.989    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.100ns (22.154%)  route 0.351ns (77.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.100    -0.871 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.351    -0.520    spi4adc/spi/AS[0]
    SLICE_X50Y291        FDCE                                         f  spi4adc/spi/dat_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.953    -1.080    spi4adc/spi/CLK
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[4]/C
                         clock pessimism              0.141    -0.939    
    SLICE_X50Y291        FDCE (Remov_fdce_C_CLR)     -0.050    -0.989    spi4adc/spi/dat_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.989    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.100ns (22.154%)  route 0.351ns (77.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.100    -0.871 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.351    -0.520    spi4adc/spi/AS[0]
    SLICE_X50Y291        FDCE                                         f  spi4adc/spi/dat_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.953    -1.080    spi4adc/spi/CLK
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[5]/C
                         clock pessimism              0.141    -0.939    
    SLICE_X50Y291        FDCE (Remov_fdce_C_CLR)     -0.050    -0.989    spi4adc/spi/dat_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.989    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_20M_my_clk_generator  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_my_clk_generator rise@0.000ns - clk_20M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.100ns (22.154%)  route 0.351ns (77.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.708    -0.971    spi4adc/CLK
    SLICE_X47Y296        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDCE (Prop_fdce_C_Q)         0.100    -0.871 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.351    -0.520    spi4adc/spi/AS[0]
    SLICE_X50Y291        FDCE                                         f  spi4adc/spi/dat_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_20M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=57, routed)          0.953    -1.080    spi4adc/spi/CLK
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[6]/C
                         clock pessimism              0.141    -0.939    
    SLICE_X50Y291        FDCE (Remov_fdce_C_CLR)     -0.050    -0.989    spi4adc/spi/dat_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.989    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.469    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_450M_my_clk_generator
  To Clock:  clk_450M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.223ns (14.184%)  route 1.349ns (85.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.383ns = ( -0.161 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.349    -1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.225    -0.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.761    -0.922    
                         clock uncertainty           -0.075    -0.997    
    SLICE_X35Y228        FDCE (Recov_fdce_C_CLR)     -0.212    -1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.223ns (14.184%)  route 1.349ns (85.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.383ns = ( -0.161 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.349    -1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.225    -0.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.761    -0.922    
                         clock uncertainty           -0.075    -0.997    
    SLICE_X35Y228        FDCE (Recov_fdce_C_CLR)     -0.212    -1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.223ns (14.184%)  route 1.349ns (85.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.383ns = ( -0.161 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.349    -1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.225    -0.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.761    -0.922    
                         clock uncertainty           -0.075    -0.997    
    SLICE_X35Y228        FDCE (Recov_fdce_C_CLR)     -0.212    -1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.223ns (14.051%)  route 1.364ns (85.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( -0.163 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.364    -1.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.223    -0.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.761    -0.924    
                         clock uncertainty           -0.075    -0.999    
    SLICE_X32Y226        FDCE (Recov_fdce_C_CLR)     -0.154    -1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.223ns (14.051%)  route 1.364ns (85.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( -0.163 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.364    -1.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.223    -0.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism             -0.761    -0.924    
                         clock uncertainty           -0.075    -0.999    
    SLICE_X32Y226        FDCE (Recov_fdce_C_CLR)     -0.154    -1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.223ns (14.051%)  route 1.364ns (85.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( -0.163 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.364    -1.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.223    -0.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.761    -0.924    
                         clock uncertainty           -0.075    -0.999    
    SLICE_X32Y226        FDCE (Recov_fdce_C_CLR)     -0.154    -1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.223ns (14.184%)  route 1.349ns (85.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.383ns = ( -0.161 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.349    -1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.225    -0.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.761    -0.922    
                         clock uncertainty           -0.075    -0.997    
    SLICE_X34Y228        FDCE (Recov_fdce_C_CLR)     -0.154    -1.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.223ns (14.184%)  route 1.349ns (85.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.383ns = ( -0.161 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.349    -1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.225    -0.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.761    -0.922    
                         clock uncertainty           -0.075    -0.997    
    SLICE_X34Y228        FDCE (Recov_fdce_C_CLR)     -0.154    -1.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.223ns (14.184%)  route 1.349ns (85.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.383ns = ( -0.161 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.349    -1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.225    -0.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.761    -0.922    
                         clock uncertainty           -0.075    -0.997    
    SLICE_X34Y228        FDCE (Recov_fdce_C_CLR)     -0.154    -1.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.223ns (14.184%)  route 1.349ns (85.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.383ns = ( -0.161 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.086ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.406    -3.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.349    -1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.225    -0.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.761    -0.922    
                         clock uncertainty           -0.075    -0.997    
    SLICE_X34Y228        FDCE (Recov_fdce_C_CLR)     -0.154    -1.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.118ns (49.867%)  route 0.119ns (50.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    -1.061ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.618    -1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X48Y221        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y221        FDRE (Prop_fdre_C_Q)         0.118    -0.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.119    -0.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X49Y221        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.842    -1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y221        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.141    -1.050    
    SLICE_X49Y221        FDPE (Remov_fdpe_C_PRE)     -0.072    -1.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          1.122    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.118ns (49.867%)  route 0.119ns (50.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    -1.061ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.618    -1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X48Y221        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y221        FDRE (Prop_fdre_C_Q)         0.118    -0.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.119    -0.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X49Y221        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.842    -1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y221        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.141    -1.050    
    SLICE_X49Y221        FDPE (Remov_fdpe_C_PRE)     -0.072    -1.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          1.122    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.460%)  route 0.147ns (55.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -1.061ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.618    -1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y228        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDPE (Prop_fdpe_C_Q)         0.118    -0.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147    -0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X48Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.838    -1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X48Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.142    -1.053    
    SLICE_X48Y225        FDCE (Remov_fdce_C_CLR)     -0.050    -1.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          1.103    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.460%)  route 0.147ns (55.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -1.061ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.618    -1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y228        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        FDPE (Prop_fdpe_C_Q)         0.118    -0.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147    -0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X48Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.838    -1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X48Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.142    -1.053    
    SLICE_X48Y225        FDCE (Remov_fdce_C_CLR)     -0.050    -1.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          1.103    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.091ns (36.392%)  route 0.159ns (63.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -1.061ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.618    -1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y221        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y221        FDPE (Prop_fdpe_C_Q)         0.091    -0.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.159    -0.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X54Y222        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.838    -1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y222        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.161    -1.034    
    SLICE_X54Y222        FDPE (Remov_fdpe_C_PRE)     -0.090    -1.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          1.124    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.091ns (40.198%)  route 0.135ns (59.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.617    -1.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y227        FDPE (Prop_fdpe_C_Q)         0.091    -0.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.135    -0.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X49Y229        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.843    -1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y229        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.142    -1.048    
    SLICE_X49Y229        FDPE (Remov_fdpe_C_PRE)     -0.110    -1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          1.158    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.153%)  route 0.211ns (67.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.616    -1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y222        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y222        FDPE (Prop_fdpe_C_Q)         0.100    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.211    -0.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X40Y222        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.842    -1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.161    -1.030    
    SLICE_X40Y222        FDCE (Remov_fdce_C_CLR)     -0.069    -1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.099    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.153%)  route 0.211ns (67.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.616    -1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y222        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y222        FDPE (Prop_fdpe_C_Q)         0.100    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.211    -0.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X40Y222        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.842    -1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.161    -1.030    
    SLICE_X40Y222        FDCE (Remov_fdce_C_CLR)     -0.069    -1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          1.099    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.153%)  route 0.211ns (67.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.616    -1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y222        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y222        FDPE (Prop_fdpe_C_Q)         0.100    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.211    -0.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X40Y222        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.842    -1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.161    -1.030    
    SLICE_X40Y222        FDCE (Remov_fdce_C_CLR)     -0.069    -1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.099    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.153%)  route 0.211ns (67.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.616    -1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y222        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y222        FDPE (Prop_fdpe_C_Q)         0.100    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.211    -0.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X40Y222        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=18, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.842    -1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.161    -1.030    
    SLICE_X40Y222        FDCE (Remov_fdce_C_CLR)     -0.069    -1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.099    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                  0.347    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.388ns (14.485%)  route 2.291ns (85.515%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT4 (Prop_lut4_I0_O)        0.043     7.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     7.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y248        LUT1 (Prop_lut1_I0_O)        0.043     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.485     8.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X46Y246        FDCE (Recov_fdce_C_CLR)     -0.154    38.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                 29.861    

Slack (MET) :             29.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.388ns (14.485%)  route 2.291ns (85.515%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT4 (Prop_lut4_I0_O)        0.043     7.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     7.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y248        LUT1 (Prop_lut1_I0_O)        0.043     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.485     8.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X46Y246        FDCE (Recov_fdce_C_CLR)     -0.154    38.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                 29.861    

Slack (MET) :             29.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.388ns (14.485%)  route 2.291ns (85.515%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT4 (Prop_lut4_I0_O)        0.043     7.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     7.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y248        LUT1 (Prop_lut1_I0_O)        0.043     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.485     8.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X46Y246        FDCE (Recov_fdce_C_CLR)     -0.154    38.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                 29.861    

Slack (MET) :             29.946ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.388ns (15.308%)  route 2.147ns (84.692%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 37.869 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT4 (Prop_lut4_I0_O)        0.043     7.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     7.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y248        LUT1 (Prop_lut1_I0_O)        0.043     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.342     8.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X49Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.237    37.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.673    38.542    
                         clock uncertainty           -0.035    38.506    
    SLICE_X49Y246        FDCE (Recov_fdce_C_CLR)     -0.212    38.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.294    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                 29.946    

Slack (MET) :             29.946ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.388ns (15.308%)  route 2.147ns (84.692%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 37.869 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT4 (Prop_lut4_I0_O)        0.043     7.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     7.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y248        LUT1 (Prop_lut1_I0_O)        0.043     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.342     8.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X49Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.237    37.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X49Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.673    38.542    
                         clock uncertainty           -0.035    38.506    
    SLICE_X49Y246        FDCE (Recov_fdce_C_CLR)     -0.212    38.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.294    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                 29.946    

Slack (MET) :             30.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.388ns (15.308%)  route 2.147ns (84.692%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 37.869 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT4 (Prop_lut4_I0_O)        0.043     7.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     7.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y248        LUT1 (Prop_lut1_I0_O)        0.043     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.342     8.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.237    37.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.673    38.542    
                         clock uncertainty           -0.035    38.506    
    SLICE_X48Y246        FDCE (Recov_fdce_C_CLR)     -0.154    38.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                 30.004    

Slack (MET) :             30.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.388ns (15.308%)  route 2.147ns (84.692%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 37.869 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT4 (Prop_lut4_I0_O)        0.043     7.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     7.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y248        LUT1 (Prop_lut1_I0_O)        0.043     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.342     8.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.237    37.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.673    38.542    
                         clock uncertainty           -0.035    38.506    
    SLICE_X48Y246        FDCE (Recov_fdce_C_CLR)     -0.154    38.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                 30.004    

Slack (MET) :             30.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.388ns (15.308%)  route 2.147ns (84.692%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 37.869 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT4 (Prop_lut4_I0_O)        0.043     7.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     7.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y248        LUT1 (Prop_lut1_I0_O)        0.043     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.342     8.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.237    37.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.673    38.542    
                         clock uncertainty           -0.035    38.506    
    SLICE_X48Y246        FDCE (Recov_fdce_C_CLR)     -0.154    38.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                 30.004    

Slack (MET) :             30.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.388ns (15.308%)  route 2.147ns (84.692%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 37.869 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT4 (Prop_lut4_I0_O)        0.043     7.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     7.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y248        LUT1 (Prop_lut1_I0_O)        0.043     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.342     8.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.237    37.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.673    38.542    
                         clock uncertainty           -0.035    38.506    
    SLICE_X48Y246        FDCE (Recov_fdce_C_CLR)     -0.154    38.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                 30.004    

Slack (MET) :             30.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.388ns (15.519%)  route 2.112ns (84.481%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 37.870 - 33.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.552     5.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y272        FDRE (Prop_fdre_C_Q)         0.259     6.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.624     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X50Y272        LUT6 (Prop_lut6_I4_O)        0.043     6.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     7.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y270        LUT4 (Prop_lut4_I0_O)        0.043     7.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.708     7.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y248        LUT1 (Prop_lut1_I0_O)        0.043     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.307     8.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y247        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.673    38.543    
                         clock uncertainty           -0.035    38.507    
    SLICE_X46Y247        FDCE (Recov_fdce_C_CLR)     -0.154    38.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                 30.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.277%)  route 0.108ns (47.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.625     2.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y216        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y216        FDPE (Prop_fdpe_C_Q)         0.118     3.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.108     3.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X49Y217        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.848     3.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X49Y217        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.594     2.997    
    SLICE_X49Y217        FDCE (Remov_fdce_C_CLR)     -0.069     2.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.393%)  route 0.154ns (56.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.617     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y225        FDPE (Prop_fdpe_C_Q)         0.118     3.096 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.154     3.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X50Y223        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.841     3.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X50Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.575     3.009    
    SLICE_X50Y223        FDCE (Remov_fdce_C_CLR)     -0.050     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.393%)  route 0.154ns (56.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.617     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y225        FDPE (Prop_fdpe_C_Q)         0.118     3.096 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.154     3.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X50Y223        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.841     3.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X50Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.575     3.009    
    SLICE_X50Y223        FDCE (Remov_fdce_C_CLR)     -0.050     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.393%)  route 0.154ns (56.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.617     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y225        FDPE (Prop_fdpe_C_Q)         0.118     3.096 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.154     3.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X50Y223        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.841     3.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X50Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.575     3.009    
    SLICE_X50Y223        FDCE (Remov_fdce_C_CLR)     -0.050     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.393%)  route 0.154ns (56.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.617     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y225        FDPE (Prop_fdpe_C_Q)         0.118     3.096 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.154     3.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X50Y223        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.841     3.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X50Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.575     3.009    
    SLICE_X50Y223        FDCE (Remov_fdce_C_CLR)     -0.050     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.393%)  route 0.154ns (56.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.617     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y225        FDPE (Prop_fdpe_C_Q)         0.118     3.096 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.154     3.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y223        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.841     3.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X50Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.575     3.009    
    SLICE_X50Y223        FDCE (Remov_fdce_C_CLR)     -0.050     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.393%)  route 0.154ns (56.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.617     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y225        FDPE (Prop_fdpe_C_Q)         0.118     3.096 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.154     3.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y223        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.841     3.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X50Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.575     3.009    
    SLICE_X50Y223        FDCE (Remov_fdce_C_CLR)     -0.050     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.393%)  route 0.154ns (56.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.617     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y225        FDPE (Prop_fdpe_C_Q)         0.118     3.096 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.154     3.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y223        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.841     3.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X50Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.575     3.009    
    SLICE_X50Y223        FDCE (Remov_fdce_C_CLR)     -0.050     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.022%)  route 0.150ns (55.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.618     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y226        FDRE (Prop_fdre_C_Q)         0.118     3.097 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.150     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wrdata_rst_reg
    SLICE_X50Y226        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.841     3.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.594     2.990    
    SLICE_X50Y226        FDPE (Remov_fdpe_C_PRE)     -0.052     2.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.938    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.022%)  route 0.150ns (55.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.618     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y226        FDRE (Prop_fdre_C_Q)         0.118     3.097 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.150     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wrdata_rst_reg
    SLICE_X50Y226        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.841     3.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.594     2.990    
    SLICE_X50Y226        FDPE (Remov_fdpe_C_PRE)     -0.052     2.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.938    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.309    





