
CumBanhSwerve.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006030  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08006140  08006140  00016140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080061f0  080061f0  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  080061f0  080061f0  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  080061f0  080061f0  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080061f0  080061f0  000161f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080061f4  080061f4  000161f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  080061f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001400  20000018  0800620c  00020018  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001418  0800620c  00021418  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   000130e3  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bfe  00000000  00000000  00033120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001190  00000000  00000000  00035d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001078  00000000  00000000  00036eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019353  00000000  00000000  00037f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012ef2  00000000  00000000  0005127b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092272  00000000  00000000  0006416d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f63df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004aa4  00000000  00000000  000f6430  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000018 	.word	0x20000018
 800012c:	00000000 	.word	0x00000000
 8000130:	08006128 	.word	0x08006128

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000001c 	.word	0x2000001c
 800014c:	08006128 	.word	0x08006128

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <Pid_SetParam>:
#include "stdlib.h"

 #ifdef PID_EN
//-----------------------------------------------Begin: Setting Parameter for PID------------------------------------------//
void Pid_SetParam(PID_Param *pid,double kP,double kI,double kD,double alpha,double deltaT,double uI_AboveLimit,double uI_BelowLimit,double u_AboveLimit,double u_BelowLimit)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	60f8      	str	r0, [r7, #12]
 8000a54:	e9c7 2300 	strd	r2, r3, [r7]
//----------------------Term-----------------------//
	pid->kP = kP;
 8000a58:	68f9      	ldr	r1, [r7, #12]
 8000a5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000a5e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	pid->kI = kI;
 8000a62:	68f9      	ldr	r1, [r7, #12]
 8000a64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000a68:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	pid->kD = kD;
 8000a6c:	68f9      	ldr	r1, [r7, #12]
 8000a6e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000a72:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	pid->alpha = alpha;
 8000a76:	68f9      	ldr	r1, [r7, #12]
 8000a78:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8000a7c:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
//----------------------Sample Time----------------//
	pid->deltaT = deltaT;
 8000a80:	68f9      	ldr	r1, [r7, #12]
 8000a82:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8000a86:	e9c1 2308 	strd	r2, r3, [r1, #32]
//----------------------Limit----------------------//
	pid->uI_AboveLimit = uI_AboveLimit;
 8000a8a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8000a8e:	f7ff ffb5 	bl	80009fc <__aeabi_d2iz>
 8000a92:	4602      	mov	r2, r0
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	651a      	str	r2, [r3, #80]	; 0x50
	pid->uI_BelowLimit = uI_BelowLimit;
 8000a98:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8000a9c:	f7ff ffae 	bl	80009fc <__aeabi_d2iz>
 8000aa0:	4602      	mov	r2, r0
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	655a      	str	r2, [r3, #84]	; 0x54
	pid->u_AboveLimit = u_AboveLimit;
 8000aa6:	68f9      	ldr	r1, [r7, #12]
 8000aa8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8000aac:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
	pid->u_BelowLimit = u_BelowLimit;
 8000ab0:	68f9      	ldr	r1, [r7, #12]
 8000ab2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8000ab6:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
}
 8000aba:	bf00      	nop
 8000abc:	3710      	adds	r7, #16
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
	...

08000ac4 <Pid_Cal>:
//------------------------------------------------------------------------------------------------------------------------------------------------------------

//-----------------------------------------------Begin: Calculating PID---------------------------------------------------//

void Pid_Cal(PID_Param *pid,double Target,double CurrVal)
{
 8000ac4:	b5b0      	push	{r4, r5, r7, lr}
 8000ac6:	b084      	sub	sp, #16
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	60f8      	str	r0, [r7, #12]
 8000acc:	e9c7 2300 	strd	r2, r3, [r7]
//-----------------------Input-------------------------//
	pid->Target = Target;
 8000ad0:	68f9      	ldr	r1, [r7, #12]
 8000ad2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ad6:	e9c1 2300 	strd	r2, r3, [r1]
	pid->CurrVal = CurrVal;
 8000ada:	68f9      	ldr	r1, [r7, #12]
 8000adc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000ae0:	e9c1 2302 	strd	r2, r3, [r1, #8]
	pid->e = pid->Target - pid->CurrVal;
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000af0:	f7ff fb32 	bl	8000158 <__aeabi_dsub>
 8000af4:	4602      	mov	r2, r0
 8000af6:	460b      	mov	r3, r1
 8000af8:	68f9      	ldr	r1, [r7, #12]
 8000afa:	e9c1 2304 	strd	r2, r3, [r1, #16]

//-----------------------Propotion Term----------------//
	pid->uP = pid->kP*pid->e;
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8000b0a:	f7ff fcdd 	bl	80004c8 <__aeabi_dmul>
 8000b0e:	4602      	mov	r2, r0
 8000b10:	460b      	mov	r3, r1
 8000b12:	68f9      	ldr	r1, [r7, #12]
 8000b14:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

//-----------------------Integral Term-----------------//
	pid->uI = pid->uI_Pre + pid->kI*pid->e*pid->deltaT;
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	; 0x48
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8000b2a:	f7ff fccd 	bl	80004c8 <__aeabi_dmul>
 8000b2e:	4602      	mov	r2, r0
 8000b30:	460b      	mov	r3, r1
 8000b32:	4610      	mov	r0, r2
 8000b34:	4619      	mov	r1, r3
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000b3c:	f7ff fcc4 	bl	80004c8 <__aeabi_dmul>
 8000b40:	4602      	mov	r2, r0
 8000b42:	460b      	mov	r3, r1
 8000b44:	4620      	mov	r0, r4
 8000b46:	4629      	mov	r1, r5
 8000b48:	f7ff fb08 	bl	800015c <__adddf3>
 8000b4c:	4602      	mov	r2, r0
 8000b4e:	460b      	mov	r3, r1
 8000b50:	68f9      	ldr	r1, [r7, #12]
 8000b52:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	pid->uI = pid->uI > pid->uI_AboveLimit ? pid->uI_AboveLimit : pid->uI;
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000b60:	4618      	mov	r0, r3
 8000b62:	f7ff fc47 	bl	80003f4 <__aeabi_i2d>
 8000b66:	4602      	mov	r2, r0
 8000b68:	460b      	mov	r3, r1
 8000b6a:	4620      	mov	r0, r4
 8000b6c:	4629      	mov	r1, r5
 8000b6e:	f7ff ff3b 	bl	80009e8 <__aeabi_dcmpgt>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d007      	beq.n	8000b88 <Pid_Cal+0xc4>
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f7ff fc39 	bl	80003f4 <__aeabi_i2d>
 8000b82:	4602      	mov	r2, r0
 8000b84:	460b      	mov	r3, r1
 8000b86:	e002      	b.n	8000b8e <Pid_Cal+0xca>
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8000b8e:	68f9      	ldr	r1, [r7, #12]
 8000b90:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	pid->uI = pid->uI < pid->uI_BelowLimit ? pid->uI_BelowLimit : pid->uI;
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff fc28 	bl	80003f4 <__aeabi_i2d>
 8000ba4:	4602      	mov	r2, r0
 8000ba6:	460b      	mov	r3, r1
 8000ba8:	4620      	mov	r0, r4
 8000baa:	4629      	mov	r1, r5
 8000bac:	f7ff fefe 	bl	80009ac <__aeabi_dcmplt>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d007      	beq.n	8000bc6 <Pid_Cal+0x102>
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f7ff fc1a 	bl	80003f4 <__aeabi_i2d>
 8000bc0:	4602      	mov	r2, r0
 8000bc2:	460b      	mov	r3, r1
 8000bc4:	e002      	b.n	8000bcc <Pid_Cal+0x108>
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8000bcc:	68f9      	ldr	r1, [r7, #12]
 8000bce:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

//-----------------------Derivative Term---------------//
	pid->uD = pid->kD*(pid->e - pid->e_Pre)/pid->deltaT;
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	e9d3 4516 	ldrd	r4, r5, [r3, #88]	; 0x58
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000be4:	f7ff fab8 	bl	8000158 <__aeabi_dsub>
 8000be8:	4602      	mov	r2, r0
 8000bea:	460b      	mov	r3, r1
 8000bec:	4620      	mov	r0, r4
 8000bee:	4629      	mov	r1, r5
 8000bf0:	f7ff fc6a 	bl	80004c8 <__aeabi_dmul>
 8000bf4:	4602      	mov	r2, r0
 8000bf6:	460b      	mov	r3, r1
 8000bf8:	4610      	mov	r0, r2
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000c02:	f7ff fd8b 	bl	800071c <__aeabi_ddiv>
 8000c06:	4602      	mov	r2, r0
 8000c08:	460b      	mov	r3, r1
 8000c0a:	68f9      	ldr	r1, [r7, #12]
 8000c0c:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	pid->uD_Fil = (1-pid->alpha)*pid->uD_FilPre+pid->alpha*pid->uD;
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8000c16:	f04f 0000 	mov.w	r0, #0
 8000c1a:	493c      	ldr	r1, [pc, #240]	; (8000d0c <Pid_Cal+0x248>)
 8000c1c:	f7ff fa9c 	bl	8000158 <__aeabi_dsub>
 8000c20:	4602      	mov	r2, r0
 8000c22:	460b      	mov	r3, r1
 8000c24:	4610      	mov	r0, r2
 8000c26:	4619      	mov	r1, r3
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8000c2e:	f7ff fc4b 	bl	80004c8 <__aeabi_dmul>
 8000c32:	4602      	mov	r2, r0
 8000c34:	460b      	mov	r3, r1
 8000c36:	4614      	mov	r4, r2
 8000c38:	461d      	mov	r5, r3
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8000c46:	f7ff fc3f 	bl	80004c8 <__aeabi_dmul>
 8000c4a:	4602      	mov	r2, r0
 8000c4c:	460b      	mov	r3, r1
 8000c4e:	4620      	mov	r0, r4
 8000c50:	4629      	mov	r1, r5
 8000c52:	f7ff fa83 	bl	800015c <__adddf3>
 8000c56:	4602      	mov	r2, r0
 8000c58:	460b      	mov	r3, r1
 8000c5a:	68f9      	ldr	r1, [r7, #12]
 8000c5c:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68

//-----------------------Previous Value----------------//
	pid->e_Pre = pid->e;
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8000c66:	68f9      	ldr	r1, [r7, #12]
 8000c68:	e9c1 2306 	strd	r2, r3, [r1, #24]
	pid->uI_Pre = pid->uI;
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8000c72:	68f9      	ldr	r1, [r7, #12]
 8000c74:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
	pid->uD_FilPre = pid->uD_Fil;
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8000c7e:	68f9      	ldr	r1, [r7, #12]
 8000c80:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70

//-----------------------Sum---------------------------//
	pid->u = pid->uP + pid->uI + pid->uD;
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8000c90:	f7ff fa64 	bl	800015c <__adddf3>
 8000c94:	4602      	mov	r2, r0
 8000c96:	460b      	mov	r3, r1
 8000c98:	4610      	mov	r0, r2
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8000ca2:	f7ff fa5b 	bl	800015c <__adddf3>
 8000ca6:	4602      	mov	r2, r0
 8000ca8:	460b      	mov	r3, r1
 8000caa:	68f9      	ldr	r1, [r7, #12]
 8000cac:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
	pid->u = pid->u > pid->u_AboveLimit ? pid->u_AboveLimit : pid->u;
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	e9d3 0120 	ldrd	r0, r1, [r3, #128]	; 0x80
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8000cbc:	f7ff fe94 	bl	80009e8 <__aeabi_dcmpgt>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d003      	beq.n	8000cce <Pid_Cal+0x20a>
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8000ccc:	e002      	b.n	8000cd4 <Pid_Cal+0x210>
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8000cd4:	68f9      	ldr	r1, [r7, #12]
 8000cd6:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
	pid->u = pid->u < pid->u_BelowLimit ? pid->u_BelowLimit : pid->u;
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	e9d3 0120 	ldrd	r0, r1, [r3, #128]	; 0x80
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8000ce6:	f7ff fe61 	bl	80009ac <__aeabi_dcmplt>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d003      	beq.n	8000cf8 <Pid_Cal+0x234>
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8000cf6:	e002      	b.n	8000cfe <Pid_Cal+0x23a>
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8000cfe:	68f9      	ldr	r1, [r7, #12]
 8000d00:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80

//	return pid->u;
}
 8000d04:	bf00      	nop
 8000d06:	3710      	adds	r7, #16
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bdb0      	pop	{r4, r5, r7, pc}
 8000d0c:	3ff00000 	.word	0x3ff00000

08000d10 <EncoderSetting>:
#endif


#ifdef ENC_EN
void EncoderSetting(EncoderRead *enc,TIM_HandleTypeDef *htim,int count_PerRevol,double deltaT)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b085      	sub	sp, #20
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	60f8      	str	r0, [r7, #12]
 8000d18:	60b9      	str	r1, [r7, #8]
 8000d1a:	607a      	str	r2, [r7, #4]
	enc->htim = htim;
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	68ba      	ldr	r2, [r7, #8]
 8000d20:	601a      	str	r2, [r3, #0]
	enc->count_PerRevol = count_PerRevol;
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	687a      	ldr	r2, [r7, #4]
 8000d26:	615a      	str	r2, [r3, #20]
	enc->deltaT = deltaT;
 8000d28:	68f9      	ldr	r1, [r7, #12]
 8000d2a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000d2e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
}
 8000d32:	bf00      	nop
 8000d34:	3714      	adds	r7, #20
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bc80      	pop	{r7}
 8000d3a:	4770      	bx	lr
 8000d3c:	0000      	movs	r0, r0
	...

08000d40 <SpeedReadOnly>:
void SpeedReadOnly(EncoderRead *enc)
{
 8000d40:	b5b0      	push	{r4, r5, r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
	enc->count_Timer = __HAL_TIM_GET_COUNTER(enc->htim);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d50:	b21a      	sxth	r2, r3
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	809a      	strh	r2, [r3, #4]
	enc->count_X4 += enc->count_Timer;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	689b      	ldr	r3, [r3, #8]
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8000d60:	441a      	add	r2, r3
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	609a      	str	r2, [r3, #8]
	__HAL_TIM_SET_COUNTER(enc->htim,0);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	625a      	str	r2, [r3, #36]	; 0x24
	enc->vel_Real = (enc->count_X4/enc->deltaT)/(enc->count_PerRevol)*60;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	689b      	ldr	r3, [r3, #8]
 8000d74:	4618      	mov	r0, r3
 8000d76:	f7ff fb3d 	bl	80003f4 <__aeabi_i2d>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8000d80:	f7ff fccc 	bl	800071c <__aeabi_ddiv>
 8000d84:	4602      	mov	r2, r0
 8000d86:	460b      	mov	r3, r1
 8000d88:	4614      	mov	r4, r2
 8000d8a:	461d      	mov	r5, r3
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	695b      	ldr	r3, [r3, #20]
 8000d90:	4618      	mov	r0, r3
 8000d92:	f7ff fb2f 	bl	80003f4 <__aeabi_i2d>
 8000d96:	4602      	mov	r2, r0
 8000d98:	460b      	mov	r3, r1
 8000d9a:	4620      	mov	r0, r4
 8000d9c:	4629      	mov	r1, r5
 8000d9e:	f7ff fcbd 	bl	800071c <__aeabi_ddiv>
 8000da2:	4602      	mov	r2, r0
 8000da4:	460b      	mov	r3, r1
 8000da6:	4610      	mov	r0, r2
 8000da8:	4619      	mov	r1, r3
 8000daa:	f04f 0200 	mov.w	r2, #0
 8000dae:	4b28      	ldr	r3, [pc, #160]	; (8000e50 <SpeedReadOnly+0x110>)
 8000db0:	f7ff fb8a 	bl	80004c8 <__aeabi_dmul>
 8000db4:	4602      	mov	r2, r0
 8000db6:	460b      	mov	r3, r1
 8000db8:	6879      	ldr	r1, [r7, #4]
 8000dba:	e9c1 2308 	strd	r2, r3, [r1, #32]
	enc->vel_Fil = 0.854 * enc->vel_Fil + 0.0728 * enc->vel_Real+ 0.0728 * enc->vel_Pre;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8000dc4:	a31e      	add	r3, pc, #120	; (adr r3, 8000e40 <SpeedReadOnly+0x100>)
 8000dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dca:	f7ff fb7d 	bl	80004c8 <__aeabi_dmul>
 8000dce:	4602      	mov	r2, r0
 8000dd0:	460b      	mov	r3, r1
 8000dd2:	4614      	mov	r4, r2
 8000dd4:	461d      	mov	r5, r3
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8000ddc:	a31a      	add	r3, pc, #104	; (adr r3, 8000e48 <SpeedReadOnly+0x108>)
 8000dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000de2:	f7ff fb71 	bl	80004c8 <__aeabi_dmul>
 8000de6:	4602      	mov	r2, r0
 8000de8:	460b      	mov	r3, r1
 8000dea:	4620      	mov	r0, r4
 8000dec:	4629      	mov	r1, r5
 8000dee:	f7ff f9b5 	bl	800015c <__adddf3>
 8000df2:	4602      	mov	r2, r0
 8000df4:	460b      	mov	r3, r1
 8000df6:	4614      	mov	r4, r2
 8000df8:	461d      	mov	r5, r3
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8000e00:	a311      	add	r3, pc, #68	; (adr r3, 8000e48 <SpeedReadOnly+0x108>)
 8000e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e06:	f7ff fb5f 	bl	80004c8 <__aeabi_dmul>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	460b      	mov	r3, r1
 8000e0e:	4620      	mov	r0, r4
 8000e10:	4629      	mov	r1, r5
 8000e12:	f7ff f9a3 	bl	800015c <__adddf3>
 8000e16:	4602      	mov	r2, r0
 8000e18:	460b      	mov	r3, r1
 8000e1a:	6879      	ldr	r1, [r7, #4]
 8000e1c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	enc->vel_Pre = enc->vel_Real;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000e26:	6879      	ldr	r1, [r7, #4]
 8000e28:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	enc->count_X4 = 0;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2200      	movs	r2, #0
 8000e30:	609a      	str	r2, [r3, #8]
}
 8000e32:	bf00      	nop
 8000e34:	3708      	adds	r7, #8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bdb0      	pop	{r4, r5, r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	f3af 8000 	nop.w
 8000e40:	ced91687 	.word	0xced91687
 8000e44:	3feb53f7 	.word	0x3feb53f7
 8000e48:	532617c2 	.word	0x532617c2
 8000e4c:	3fb2a305 	.word	0x3fb2a305
 8000e50:	404e0000 	.word	0x404e0000
 8000e54:	00000000 	.word	0x00000000

08000e58 <SpeedReadNonReset>:



void SpeedReadNonReset(EncoderRead *enc){
 8000e58:	b5b0      	push	{r4, r5, r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]

	enc->count_Timer = __HAL_TIM_GET_COUNTER(enc->htim);
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e68:	b21a      	sxth	r2, r3
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	809a      	strh	r2, [r3, #4]
	enc->count_X4 += enc->count_Timer;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	689b      	ldr	r3, [r3, #8]
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8000e78:	441a      	add	r2, r3
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	609a      	str	r2, [r3, #8]
	__HAL_TIM_SET_COUNTER(enc->htim,0);
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	2200      	movs	r2, #0
 8000e86:	625a      	str	r2, [r3, #36]	; 0x24
	enc->vel_Real = ((enc->count_X4-enc->count_Pre)/enc->deltaT)/(enc->count_PerRevol*4)*60;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	689a      	ldr	r2, [r3, #8]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	691b      	ldr	r3, [r3, #16]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff faae 	bl	80003f4 <__aeabi_i2d>
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8000e9e:	f7ff fc3d 	bl	800071c <__aeabi_ddiv>
 8000ea2:	4602      	mov	r2, r0
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	4614      	mov	r4, r2
 8000ea8:	461d      	mov	r5, r3
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	695b      	ldr	r3, [r3, #20]
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff fa9f 	bl	80003f4 <__aeabi_i2d>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	460b      	mov	r3, r1
 8000eba:	4620      	mov	r0, r4
 8000ebc:	4629      	mov	r1, r5
 8000ebe:	f7ff fc2d 	bl	800071c <__aeabi_ddiv>
 8000ec2:	4602      	mov	r2, r0
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	4610      	mov	r0, r2
 8000ec8:	4619      	mov	r1, r3
 8000eca:	f04f 0200 	mov.w	r2, #0
 8000ece:	4b28      	ldr	r3, [pc, #160]	; (8000f70 <SpeedReadNonReset+0x118>)
 8000ed0:	f7ff fafa 	bl	80004c8 <__aeabi_dmul>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	460b      	mov	r3, r1
 8000ed8:	6879      	ldr	r1, [r7, #4]
 8000eda:	e9c1 2308 	strd	r2, r3, [r1, #32]
	enc->vel_Fil = 0.854 * enc->vel_Fil + 0.0728 * enc->vel_Real+ 0.0728 * enc->vel_Pre;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8000ee4:	a31e      	add	r3, pc, #120	; (adr r3, 8000f60 <SpeedReadNonReset+0x108>)
 8000ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eea:	f7ff faed 	bl	80004c8 <__aeabi_dmul>
 8000eee:	4602      	mov	r2, r0
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	4614      	mov	r4, r2
 8000ef4:	461d      	mov	r5, r3
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8000efc:	a31a      	add	r3, pc, #104	; (adr r3, 8000f68 <SpeedReadNonReset+0x110>)
 8000efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f02:	f7ff fae1 	bl	80004c8 <__aeabi_dmul>
 8000f06:	4602      	mov	r2, r0
 8000f08:	460b      	mov	r3, r1
 8000f0a:	4620      	mov	r0, r4
 8000f0c:	4629      	mov	r1, r5
 8000f0e:	f7ff f925 	bl	800015c <__adddf3>
 8000f12:	4602      	mov	r2, r0
 8000f14:	460b      	mov	r3, r1
 8000f16:	4614      	mov	r4, r2
 8000f18:	461d      	mov	r5, r3
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8000f20:	a311      	add	r3, pc, #68	; (adr r3, 8000f68 <SpeedReadNonReset+0x110>)
 8000f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f26:	f7ff facf 	bl	80004c8 <__aeabi_dmul>
 8000f2a:	4602      	mov	r2, r0
 8000f2c:	460b      	mov	r3, r1
 8000f2e:	4620      	mov	r0, r4
 8000f30:	4629      	mov	r1, r5
 8000f32:	f7ff f913 	bl	800015c <__adddf3>
 8000f36:	4602      	mov	r2, r0
 8000f38:	460b      	mov	r3, r1
 8000f3a:	6879      	ldr	r1, [r7, #4]
 8000f3c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	enc->vel_Pre = enc->vel_Real;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000f46:	6879      	ldr	r1, [r7, #4]
 8000f48:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	enc->count_Pre = enc->count_X4;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	689a      	ldr	r2, [r3, #8]
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	611a      	str	r2, [r3, #16]
}
 8000f54:	bf00      	nop
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bdb0      	pop	{r4, r5, r7, pc}
 8000f5c:	f3af 8000 	nop.w
 8000f60:	ced91687 	.word	0xced91687
 8000f64:	3feb53f7 	.word	0x3feb53f7
 8000f68:	532617c2 	.word	0x532617c2
 8000f6c:	3fb2a305 	.word	0x3fb2a305
 8000f70:	404e0000 	.word	0x404e0000

08000f74 <CountRead>:

double CountRead(EncoderRead *enc,uint8_t count_mode){
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
 8000f7c:	460b      	mov	r3, r1
 8000f7e:	70fb      	strb	r3, [r7, #3]
	enc->count_Mode = count_mode;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	78fa      	ldrb	r2, [r7, #3]
 8000f84:	761a      	strb	r2, [r3, #24]
	enc->count_Timer = __HAL_TIM_GET_COUNTER(enc->htim);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f8e:	b21a      	sxth	r2, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	809a      	strh	r2, [r3, #4]
	enc->count_X4 += enc->count_Timer;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	689b      	ldr	r3, [r3, #8]
 8000f98:	687a      	ldr	r2, [r7, #4]
 8000f9a:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8000f9e:	441a      	add	r2, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	609a      	str	r2, [r3, #8]
	__HAL_TIM_SET_COUNTER(enc->htim,0);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2200      	movs	r2, #0
 8000fac:	625a      	str	r2, [r3, #36]	; 0x24

	if (enc->count_Mode == count_ModeX4)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	7e1b      	ldrb	r3, [r3, #24]
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d107      	bne.n	8000fc6 <CountRead+0x52>
	{
		return enc->count_X4;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f7ff fa1a 	bl	80003f4 <__aeabi_i2d>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	460b      	mov	r3, r1
 8000fc4:	e033      	b.n	800102e <CountRead+0xba>
	}else if (enc->count_Mode == count_ModeX1)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	7e1b      	ldrb	r3, [r3, #24]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d110      	bne.n	8000ff0 <CountRead+0x7c>
	{
		enc->count_X1 = enc->count_X4/4;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	689b      	ldr	r3, [r3, #8]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	da00      	bge.n	8000fd8 <CountRead+0x64>
 8000fd6:	3303      	adds	r3, #3
 8000fd8:	109b      	asrs	r3, r3, #2
 8000fda:	461a      	mov	r2, r3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	60da      	str	r2, [r3, #12]
		return enc->count_X1;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff fa05 	bl	80003f4 <__aeabi_i2d>
 8000fea:	4602      	mov	r2, r0
 8000fec:	460b      	mov	r3, r1
 8000fee:	e01e      	b.n	800102e <CountRead+0xba>
	}else if (enc->count_Mode == count_ModeDegree)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	7e1b      	ldrb	r3, [r3, #24]
 8000ff4:	2b02      	cmp	r3, #2
 8000ff6:	d116      	bne.n	8001026 <CountRead+0xb2>
	{
		enc->Degree = enc->count_X4*360/(enc->count_PerRevol*4);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	689b      	ldr	r3, [r3, #8]
 8000ffc:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8001000:	fb03 f202 	mul.w	r2, r3, r2
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	695b      	ldr	r3, [r3, #20]
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	fb92 f3f3 	sdiv	r3, r2, r3
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff f9f0 	bl	80003f4 <__aeabi_i2d>
 8001014:	4602      	mov	r2, r0
 8001016:	460b      	mov	r3, r1
 8001018:	6879      	ldr	r1, [r7, #4]
 800101a:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		return enc->Degree;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001024:	e003      	b.n	800102e <CountRead+0xba>
	}else {
		return 0;
 8001026:	f04f 0200 	mov.w	r2, #0
 800102a:	f04f 0300 	mov.w	r3, #0
	}
}
 800102e:	4610      	mov	r0, r2
 8001030:	4619      	mov	r1, r3
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <ResetCount>:

void ResetCount(EncoderRead *enc,uint8_t command)
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	460b      	mov	r3, r1
 8001042:	70fb      	strb	r3, [r7, #3]
	if (command == 1)
 8001044:	78fb      	ldrb	r3, [r7, #3]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d107      	bne.n	800105a <ResetCount+0x22>
	{
		__HAL_TIM_SET_COUNTER(enc->htim,0);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2200      	movs	r2, #0
 8001052:	625a      	str	r2, [r3, #36]	; 0x24
		enc->count_X4 = 0;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2200      	movs	r2, #0
 8001058:	609a      	str	r2, [r3, #8]
	}
}
 800105a:	bf00      	nop
 800105c:	370c      	adds	r7, #12
 800105e:	46bd      	mov	sp, r7
 8001060:	bc80      	pop	{r7}
 8001062:	4770      	bx	lr

08001064 <BLDC_Drive_RedBoard>:


#ifdef MOTOR_EN

void BLDC_Drive_RedBoard(MotorDrive *motor,TIM_HandleTypeDef *htim1,int Input,unsigned int Channel1)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
 8001070:	603b      	str	r3, [r7, #0]
	motor->htim1 = htim1;
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	68ba      	ldr	r2, [r7, #8]
 8001076:	601a      	str	r2, [r3, #0]
	motor->Pwm = abs(Input);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2b00      	cmp	r3, #0
 800107c:	bfb8      	it	lt
 800107e:	425b      	neglt	r3, r3
 8001080:	b29a      	uxth	r2, r3
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	81da      	strh	r2, [r3, #14]
	motor->Channel1 = Channel1;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	683a      	ldr	r2, [r7, #0]
 800108a:	615a      	str	r2, [r3, #20]
	if (Input>0)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2b00      	cmp	r3, #0
 8001090:	dd2f      	ble.n	80010f2 <BLDC_Drive_RedBoard+0x8e>
	{
		HAL_GPIO_WritePin(DirBLDC_GPIO_Port, DirBLDC_Pin, 1);
 8001092:	2201      	movs	r2, #1
 8001094:	2101      	movs	r1, #1
 8001096:	4831      	ldr	r0, [pc, #196]	; (800115c <BLDC_Drive_RedBoard+0xf8>)
 8001098:	f001 fce7 	bl	8002a6a <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel1,motor->Pwm);
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	695b      	ldr	r3, [r3, #20]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d106      	bne.n	80010b2 <BLDC_Drive_RedBoard+0x4e>
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	89da      	ldrh	r2, [r3, #14]
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	635a      	str	r2, [r3, #52]	; 0x34
	else
	{
		HAL_GPIO_WritePin(DirBLDC_GPIO_Port, DirBLDC_Pin, 0);
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel1,motor->Pwm);
	}
}
 80010b0:	e04f      	b.n	8001152 <BLDC_Drive_RedBoard+0xee>
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel1,motor->Pwm);
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	695b      	ldr	r3, [r3, #20]
 80010b6:	2b04      	cmp	r3, #4
 80010b8:	d107      	bne.n	80010ca <BLDC_Drive_RedBoard+0x66>
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	89d9      	ldrh	r1, [r3, #14]
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	460b      	mov	r3, r1
 80010c6:	6393      	str	r3, [r2, #56]	; 0x38
 80010c8:	e043      	b.n	8001152 <BLDC_Drive_RedBoard+0xee>
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	695b      	ldr	r3, [r3, #20]
 80010ce:	2b08      	cmp	r3, #8
 80010d0:	d107      	bne.n	80010e2 <BLDC_Drive_RedBoard+0x7e>
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	89d9      	ldrh	r1, [r3, #14]
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	460b      	mov	r3, r1
 80010de:	63d3      	str	r3, [r2, #60]	; 0x3c
 80010e0:	e037      	b.n	8001152 <BLDC_Drive_RedBoard+0xee>
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	89d9      	ldrh	r1, [r3, #14]
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	460b      	mov	r3, r1
 80010ee:	6413      	str	r3, [r2, #64]	; 0x40
}
 80010f0:	e02f      	b.n	8001152 <BLDC_Drive_RedBoard+0xee>
		HAL_GPIO_WritePin(DirBLDC_GPIO_Port, DirBLDC_Pin, 0);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2101      	movs	r1, #1
 80010f6:	4819      	ldr	r0, [pc, #100]	; (800115c <BLDC_Drive_RedBoard+0xf8>)
 80010f8:	f001 fcb7 	bl	8002a6a <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel1,motor->Pwm);
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	695b      	ldr	r3, [r3, #20]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d106      	bne.n	8001112 <BLDC_Drive_RedBoard+0xae>
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	89da      	ldrh	r2, [r3, #14]
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001110:	e01f      	b.n	8001152 <BLDC_Drive_RedBoard+0xee>
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel1,motor->Pwm);
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	695b      	ldr	r3, [r3, #20]
 8001116:	2b04      	cmp	r3, #4
 8001118:	d107      	bne.n	800112a <BLDC_Drive_RedBoard+0xc6>
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	89d9      	ldrh	r1, [r3, #14]
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	460b      	mov	r3, r1
 8001126:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001128:	e013      	b.n	8001152 <BLDC_Drive_RedBoard+0xee>
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel1,motor->Pwm);
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	695b      	ldr	r3, [r3, #20]
 800112e:	2b08      	cmp	r3, #8
 8001130:	d107      	bne.n	8001142 <BLDC_Drive_RedBoard+0xde>
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	89d9      	ldrh	r1, [r3, #14]
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	460b      	mov	r3, r1
 800113e:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001140:	e007      	b.n	8001152 <BLDC_Drive_RedBoard+0xee>
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel1,motor->Pwm);
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	89d9      	ldrh	r1, [r3, #14]
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	460b      	mov	r3, r1
 800114e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001150:	e7ff      	b.n	8001152 <BLDC_Drive_RedBoard+0xee>
 8001152:	bf00      	nop
 8001154:	3710      	adds	r7, #16
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	40010800 	.word	0x40010800

08001160 <DC_Drive_BTS>:

void DC_Drive_BTS(MotorDrive *motor,TIM_HandleTypeDef *htim1,uint16_t Mode,int Input,unsigned int Channel1,unsigned int Channel2)
{
 8001160:	b480      	push	{r7}
 8001162:	b085      	sub	sp, #20
 8001164:	af00      	add	r7, sp, #0
 8001166:	60f8      	str	r0, [r7, #12]
 8001168:	60b9      	str	r1, [r7, #8]
 800116a:	603b      	str	r3, [r7, #0]
 800116c:	4613      	mov	r3, r2
 800116e:	80fb      	strh	r3, [r7, #6]
	motor->htim1 = htim1;
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	68ba      	ldr	r2, [r7, #8]
 8001174:	601a      	str	r2, [r3, #0]
	motor->Mode = Mode;
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	88fa      	ldrh	r2, [r7, #6]
 800117a:	821a      	strh	r2, [r3, #16]
	motor->Pwm = abs(Input);
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	2b00      	cmp	r3, #0
 8001180:	bfb8      	it	lt
 8001182:	425b      	neglt	r3, r3
 8001184:	b29a      	uxth	r2, r3
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	81da      	strh	r2, [r3, #14]
	motor->Channel1 = Channel1;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	615a      	str	r2, [r3, #20]
	motor->Channel2 = Channel2;
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	69fa      	ldr	r2, [r7, #28]
 8001194:	619a      	str	r2, [r3, #24]
//	motor->Mode = Mode;
	if(Input < 0)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	2b00      	cmp	r3, #0
 800119a:	da59      	bge.n	8001250 <DC_Drive_BTS+0xf0>
	{
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel1,1000-motor->Pwm);
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	695b      	ldr	r3, [r3, #20]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d108      	bne.n	80011b6 <DC_Drive_BTS+0x56>
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	89db      	ldrh	r3, [r3, #14]
 80011a8:	f5c3 727a 	rsb	r2, r3, #1000	; 0x3e8
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	635a      	str	r2, [r3, #52]	; 0x34
 80011b4:	e024      	b.n	8001200 <DC_Drive_BTS+0xa0>
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	695b      	ldr	r3, [r3, #20]
 80011ba:	2b04      	cmp	r3, #4
 80011bc:	d109      	bne.n	80011d2 <DC_Drive_BTS+0x72>
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	89db      	ldrh	r3, [r3, #14]
 80011c2:	f5c3 717a 	rsb	r1, r3, #1000	; 0x3e8
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	460b      	mov	r3, r1
 80011ce:	6393      	str	r3, [r2, #56]	; 0x38
 80011d0:	e016      	b.n	8001200 <DC_Drive_BTS+0xa0>
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	695b      	ldr	r3, [r3, #20]
 80011d6:	2b08      	cmp	r3, #8
 80011d8:	d109      	bne.n	80011ee <DC_Drive_BTS+0x8e>
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	89db      	ldrh	r3, [r3, #14]
 80011de:	f5c3 717a 	rsb	r1, r3, #1000	; 0x3e8
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	460b      	mov	r3, r1
 80011ea:	63d3      	str	r3, [r2, #60]	; 0x3c
 80011ec:	e008      	b.n	8001200 <DC_Drive_BTS+0xa0>
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	89db      	ldrh	r3, [r3, #14]
 80011f2:	f5c3 717a 	rsb	r1, r3, #1000	; 0x3e8
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	460b      	mov	r3, r1
 80011fe:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel2,1000);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	699b      	ldr	r3, [r3, #24]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d106      	bne.n	8001216 <DC_Drive_BTS+0xb6>
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001212:	635a      	str	r2, [r3, #52]	; 0x34
	else
	{
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel1,1000);
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel2,1000);
	}
}
 8001214:	e0c8      	b.n	80013a8 <DC_Drive_BTS+0x248>
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel2,1000);
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	699b      	ldr	r3, [r3, #24]
 800121a:	2b04      	cmp	r3, #4
 800121c:	d106      	bne.n	800122c <DC_Drive_BTS+0xcc>
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001228:	6393      	str	r3, [r2, #56]	; 0x38
 800122a:	e0bd      	b.n	80013a8 <DC_Drive_BTS+0x248>
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	699b      	ldr	r3, [r3, #24]
 8001230:	2b08      	cmp	r3, #8
 8001232:	d106      	bne.n	8001242 <DC_Drive_BTS+0xe2>
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800123e:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001240:	e0b2      	b.n	80013a8 <DC_Drive_BTS+0x248>
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800124c:	6413      	str	r3, [r2, #64]	; 0x40
}
 800124e:	e0ab      	b.n	80013a8 <DC_Drive_BTS+0x248>
	else if(Input > 0)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	2b00      	cmp	r3, #0
 8001254:	dd59      	ble.n	800130a <DC_Drive_BTS+0x1aa>
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel1,1000);
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	695b      	ldr	r3, [r3, #20]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d106      	bne.n	800126c <DC_Drive_BTS+0x10c>
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001268:	635a      	str	r2, [r3, #52]	; 0x34
 800126a:	e01b      	b.n	80012a4 <DC_Drive_BTS+0x144>
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	695b      	ldr	r3, [r3, #20]
 8001270:	2b04      	cmp	r3, #4
 8001272:	d106      	bne.n	8001282 <DC_Drive_BTS+0x122>
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800127e:	6393      	str	r3, [r2, #56]	; 0x38
 8001280:	e010      	b.n	80012a4 <DC_Drive_BTS+0x144>
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	695b      	ldr	r3, [r3, #20]
 8001286:	2b08      	cmp	r3, #8
 8001288:	d106      	bne.n	8001298 <DC_Drive_BTS+0x138>
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001294:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001296:	e005      	b.n	80012a4 <DC_Drive_BTS+0x144>
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012a2:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel2,1000-motor->Pwm);
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d108      	bne.n	80012be <DC_Drive_BTS+0x15e>
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	89db      	ldrh	r3, [r3, #14]
 80012b0:	f5c3 727a 	rsb	r2, r3, #1000	; 0x3e8
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	635a      	str	r2, [r3, #52]	; 0x34
}
 80012bc:	e074      	b.n	80013a8 <DC_Drive_BTS+0x248>
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel2,1000-motor->Pwm);
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	699b      	ldr	r3, [r3, #24]
 80012c2:	2b04      	cmp	r3, #4
 80012c4:	d109      	bne.n	80012da <DC_Drive_BTS+0x17a>
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	89db      	ldrh	r3, [r3, #14]
 80012ca:	f5c3 717a 	rsb	r1, r3, #1000	; 0x3e8
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	460b      	mov	r3, r1
 80012d6:	6393      	str	r3, [r2, #56]	; 0x38
 80012d8:	e066      	b.n	80013a8 <DC_Drive_BTS+0x248>
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	699b      	ldr	r3, [r3, #24]
 80012de:	2b08      	cmp	r3, #8
 80012e0:	d109      	bne.n	80012f6 <DC_Drive_BTS+0x196>
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	89db      	ldrh	r3, [r3, #14]
 80012e6:	f5c3 717a 	rsb	r1, r3, #1000	; 0x3e8
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	460b      	mov	r3, r1
 80012f2:	63d3      	str	r3, [r2, #60]	; 0x3c
 80012f4:	e058      	b.n	80013a8 <DC_Drive_BTS+0x248>
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	89db      	ldrh	r3, [r3, #14]
 80012fa:	f5c3 717a 	rsb	r1, r3, #1000	; 0x3e8
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	460b      	mov	r3, r1
 8001306:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001308:	e04e      	b.n	80013a8 <DC_Drive_BTS+0x248>
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel1,1000);
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	695b      	ldr	r3, [r3, #20]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d106      	bne.n	8001320 <DC_Drive_BTS+0x1c0>
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800131c:	635a      	str	r2, [r3, #52]	; 0x34
 800131e:	e01b      	b.n	8001358 <DC_Drive_BTS+0x1f8>
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	695b      	ldr	r3, [r3, #20]
 8001324:	2b04      	cmp	r3, #4
 8001326:	d106      	bne.n	8001336 <DC_Drive_BTS+0x1d6>
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001332:	6393      	str	r3, [r2, #56]	; 0x38
 8001334:	e010      	b.n	8001358 <DC_Drive_BTS+0x1f8>
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	695b      	ldr	r3, [r3, #20]
 800133a:	2b08      	cmp	r3, #8
 800133c:	d106      	bne.n	800134c <DC_Drive_BTS+0x1ec>
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001348:	63d3      	str	r3, [r2, #60]	; 0x3c
 800134a:	e005      	b.n	8001358 <DC_Drive_BTS+0x1f8>
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001356:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel2,1000);
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	699b      	ldr	r3, [r3, #24]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d106      	bne.n	800136e <DC_Drive_BTS+0x20e>
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800136a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800136c:	e01c      	b.n	80013a8 <DC_Drive_BTS+0x248>
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel2,1000);
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	699b      	ldr	r3, [r3, #24]
 8001372:	2b04      	cmp	r3, #4
 8001374:	d106      	bne.n	8001384 <DC_Drive_BTS+0x224>
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001380:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001382:	e011      	b.n	80013a8 <DC_Drive_BTS+0x248>
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel2,1000);
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	699b      	ldr	r3, [r3, #24]
 8001388:	2b08      	cmp	r3, #8
 800138a:	d106      	bne.n	800139a <DC_Drive_BTS+0x23a>
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001396:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001398:	e006      	b.n	80013a8 <DC_Drive_BTS+0x248>
		__HAL_TIM_SET_COMPARE(motor->htim1,motor->Channel2,1000);
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013a4:	6413      	str	r3, [r2, #64]	; 0x40
}
 80013a6:	e7ff      	b.n	80013a8 <DC_Drive_BTS+0x248>
 80013a8:	bf00      	nop
 80013aa:	3714      	adds	r7, #20
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bc80      	pop	{r7}
 80013b0:	4770      	bx	lr
	...

080013b4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80013b4:	b480      	push	{r7}
 80013b6:	b085      	sub	sp, #20
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	4a06      	ldr	r2, [pc, #24]	; (80013dc <vApplicationGetIdleTaskMemory+0x28>)
 80013c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	4a05      	ldr	r2, [pc, #20]	; (80013e0 <vApplicationGetIdleTaskMemory+0x2c>)
 80013ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2280      	movs	r2, #128	; 0x80
 80013d0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80013d2:	bf00      	nop
 80013d4:	3714      	adds	r7, #20
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bc80      	pop	{r7}
 80013da:	4770      	bx	lr
 80013dc:	20000034 	.word	0x20000034
 80013e0:	20000088 	.word	0x20000088

080013e4 <PIDBLDC>:

//-----------------------------------------------------------------------------------------------------------------//
//----------------------------------------------------BEGIN: PID MOTOR---------------------------------------------//
//-----------------------------------------------------------------------------------------------------------------//
void PIDBLDC(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af02      	add	r7, sp, #8
	//Calculate the speed of BLD
	SpeedReadOnly(&ENC_BLDC);
 80013ea:	4810      	ldr	r0, [pc, #64]	; (800142c <PIDBLDC+0x48>)
 80013ec:	f7ff fca8 	bl	8000d40 <SpeedReadOnly>
	//Calculate PID of BLDC
	Pid_Cal(&PID_BLDC,target_BLDC_Speed,ENC_BLDC.vel_Real);
 80013f0:	4b0f      	ldr	r3, [pc, #60]	; (8001430 <PIDBLDC+0x4c>)
 80013f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013f6:	4b0d      	ldr	r3, [pc, #52]	; (800142c <PIDBLDC+0x48>)
 80013f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80013fc:	e9cd 2300 	strd	r2, r3, [sp]
 8001400:	4602      	mov	r2, r0
 8001402:	460b      	mov	r3, r1
 8001404:	480b      	ldr	r0, [pc, #44]	; (8001434 <PIDBLDC+0x50>)
 8001406:	f7ff fb5d 	bl	8000ac4 <Pid_Cal>
	//Drive Motor
	BLDC_Drive_RedBoard(&BLDC,&htim2,PID_BLDC.u,TIM_CHANNEL_2);
 800140a:	4b0a      	ldr	r3, [pc, #40]	; (8001434 <PIDBLDC+0x50>)
 800140c:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8001410:	4610      	mov	r0, r2
 8001412:	4619      	mov	r1, r3
 8001414:	f7ff faf2 	bl	80009fc <__aeabi_d2iz>
 8001418:	4602      	mov	r2, r0
 800141a:	2304      	movs	r3, #4
 800141c:	4906      	ldr	r1, [pc, #24]	; (8001438 <PIDBLDC+0x54>)
 800141e:	4807      	ldr	r0, [pc, #28]	; (800143c <PIDBLDC+0x58>)
 8001420:	f7ff fe20 	bl	8001064 <BLDC_Drive_RedBoard>
}
 8001424:	bf00      	nop
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	200005a8 	.word	0x200005a8
 8001430:	20000288 	.word	0x20000288
 8001434:	200003e0 	.word	0x200003e0
 8001438:	200002ac 	.word	0x200002ac
 800143c:	20000638 	.word	0x20000638

08001440 <PIDDCSpeed>:

void PIDDCSpeed(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af02      	add	r7, sp, #8
	//Calculate velocity of DC Servo:
	SpeedReadNonReset(&ENC_DC);
 8001446:	4812      	ldr	r0, [pc, #72]	; (8001490 <PIDDCSpeed+0x50>)
 8001448:	f7ff fd06 	bl	8000e58 <SpeedReadNonReset>
	//Calculate PID of DC speed:
	Pid_Cal(&PID_DC_SPEED,target_DC_SPEED,ENC_DC.vel_Real);
 800144c:	4b11      	ldr	r3, [pc, #68]	; (8001494 <PIDDCSpeed+0x54>)
 800144e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001452:	4b0f      	ldr	r3, [pc, #60]	; (8001490 <PIDDCSpeed+0x50>)
 8001454:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001458:	e9cd 2300 	strd	r2, r3, [sp]
 800145c:	4602      	mov	r2, r0
 800145e:	460b      	mov	r3, r1
 8001460:	480d      	ldr	r0, [pc, #52]	; (8001498 <PIDDCSpeed+0x58>)
 8001462:	f7ff fb2f 	bl	8000ac4 <Pid_Cal>
	//Drive Motor
	DC_Drive_BTS(&DC,&htim2,motor_Reserve,PID_DC_SPEED.u,TIM_CHANNEL_3,TIM_CHANNEL_4);
 8001466:	4b0c      	ldr	r3, [pc, #48]	; (8001498 <PIDDCSpeed+0x58>)
 8001468:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 800146c:	4610      	mov	r0, r2
 800146e:	4619      	mov	r1, r3
 8001470:	f7ff fac4 	bl	80009fc <__aeabi_d2iz>
 8001474:	4603      	mov	r3, r0
 8001476:	220c      	movs	r2, #12
 8001478:	9201      	str	r2, [sp, #4]
 800147a:	2208      	movs	r2, #8
 800147c:	9200      	str	r2, [sp, #0]
 800147e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001482:	4906      	ldr	r1, [pc, #24]	; (800149c <PIDDCSpeed+0x5c>)
 8001484:	4806      	ldr	r0, [pc, #24]	; (80014a0 <PIDDCSpeed+0x60>)
 8001486:	f7ff fe6b 	bl	8001160 <DC_Drive_BTS>

}
 800148a:	bf00      	nop
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	200005f0 	.word	0x200005f0
 8001494:	20000290 	.word	0x20000290
 8001498:	20000478 	.word	0x20000478
 800149c:	200002ac 	.word	0x200002ac
 80014a0:	20000654 	.word	0x20000654

080014a4 <PIDDCPos>:

void PIDDCPos(){
 80014a4:	b5b0      	push	{r4, r5, r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af02      	add	r7, sp, #8
	//Calculate the Pos of DC Servo:
	Pid_Cal(&PID_DC_POS,target_DC_POS,CountRead(&ENC_DC,count_ModeDegree));
 80014aa:	4b0d      	ldr	r3, [pc, #52]	; (80014e0 <PIDDCPos+0x3c>)
 80014ac:	e9d3 4500 	ldrd	r4, r5, [r3]
 80014b0:	2102      	movs	r1, #2
 80014b2:	480c      	ldr	r0, [pc, #48]	; (80014e4 <PIDDCPos+0x40>)
 80014b4:	f7ff fd5e 	bl	8000f74 <CountRead>
 80014b8:	4602      	mov	r2, r0
 80014ba:	460b      	mov	r3, r1
 80014bc:	e9cd 2300 	strd	r2, r3, [sp]
 80014c0:	4622      	mov	r2, r4
 80014c2:	462b      	mov	r3, r5
 80014c4:	4808      	ldr	r0, [pc, #32]	; (80014e8 <PIDDCPos+0x44>)
 80014c6:	f7ff fafd 	bl	8000ac4 <Pid_Cal>
	//Control the Speed PID:
	target_DC_SPEED = PID_DC_POS.u;
 80014ca:	4b07      	ldr	r3, [pc, #28]	; (80014e8 <PIDDCPos+0x44>)
 80014cc:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80014d0:	4906      	ldr	r1, [pc, #24]	; (80014ec <PIDDCPos+0x48>)
 80014d2:	e9c1 2300 	strd	r2, r3, [r1]
	PIDDCSpeed();
 80014d6:	f7ff ffb3 	bl	8001440 <PIDDCSpeed>

}
 80014da:	bf00      	nop
 80014dc:	46bd      	mov	sp, r7
 80014de:	bdb0      	pop	{r4, r5, r7, pc}
 80014e0:	20000298 	.word	0x20000298
 80014e4:	200005f0 	.word	0x200005f0
 80014e8:	20000510 	.word	0x20000510
 80014ec:	20000290 	.word	0x20000290

080014f0 <SetAndResetU2parameter>:
//-----------------------------------------------------------------------------------------------------------------//
//----------------------------------------------------BEGIN: RESET MOTOR-------------------------------------------//
//-----------------------------------------------------------------------------------------------------------------//


void SetAndResetU2parameter(uint8_t command){
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	71fb      	strb	r3, [r7, #7]
	if(!command){
 80014fa:	79fb      	ldrb	r3, [r7, #7]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d122      	bne.n	8001546 <SetAndResetU2parameter+0x56>
		PID_DC_SPEED.uI_AboveLimit=0;
 8001500:	4b1f      	ldr	r3, [pc, #124]	; (8001580 <SetAndResetU2parameter+0x90>)
 8001502:	2200      	movs	r2, #0
 8001504:	651a      	str	r2, [r3, #80]	; 0x50
		PID_DC_SPEED.uI_BelowLimit=0;
 8001506:	4b1e      	ldr	r3, [pc, #120]	; (8001580 <SetAndResetU2parameter+0x90>)
 8001508:	2200      	movs	r2, #0
 800150a:	655a      	str	r2, [r3, #84]	; 0x54
		PID_DC_SPEED.u_AboveLimit=0;
 800150c:	491c      	ldr	r1, [pc, #112]	; (8001580 <SetAndResetU2parameter+0x90>)
 800150e:	f04f 0200 	mov.w	r2, #0
 8001512:	f04f 0300 	mov.w	r3, #0
 8001516:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
		PID_DC_SPEED.u_BelowLimit=0;
 800151a:	4919      	ldr	r1, [pc, #100]	; (8001580 <SetAndResetU2parameter+0x90>)
 800151c:	f04f 0200 	mov.w	r2, #0
 8001520:	f04f 0300 	mov.w	r3, #0
 8001524:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
		ENC_DC.vel_Pre = 0;
 8001528:	4916      	ldr	r1, [pc, #88]	; (8001584 <SetAndResetU2parameter+0x94>)
 800152a:	f04f 0200 	mov.w	r2, #0
 800152e:	f04f 0300 	mov.w	r3, #0
 8001532:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		ENC_DC.vel_Real = 0;
 8001536:	4913      	ldr	r1, [pc, #76]	; (8001584 <SetAndResetU2parameter+0x94>)
 8001538:	f04f 0200 	mov.w	r2, #0
 800153c:	f04f 0300 	mov.w	r3, #0
 8001540:	e9c1 2308 	strd	r2, r3, [r1, #32]
		PID_DC_SPEED.uI_AboveLimit = DCIntegralAboveLimit;
		PID_DC_SPEED.uI_BelowLimit = DCIntegralBelowLimit;
		PID_DC_SPEED.u_AboveLimit = DCSumAboveLimit;
		PID_DC_SPEED.u_BelowLimit = DCSumBelowLimit;
	}
}
 8001544:	e012      	b.n	800156c <SetAndResetU2parameter+0x7c>
		PID_DC_SPEED.uI_AboveLimit = DCIntegralAboveLimit;
 8001546:	4b0e      	ldr	r3, [pc, #56]	; (8001580 <SetAndResetU2parameter+0x90>)
 8001548:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800154c:	651a      	str	r2, [r3, #80]	; 0x50
		PID_DC_SPEED.uI_BelowLimit = DCIntegralBelowLimit;
 800154e:	4b0c      	ldr	r3, [pc, #48]	; (8001580 <SetAndResetU2parameter+0x90>)
 8001550:	4a0d      	ldr	r2, [pc, #52]	; (8001588 <SetAndResetU2parameter+0x98>)
 8001552:	655a      	str	r2, [r3, #84]	; 0x54
		PID_DC_SPEED.u_AboveLimit = DCSumAboveLimit;
 8001554:	490a      	ldr	r1, [pc, #40]	; (8001580 <SetAndResetU2parameter+0x90>)
 8001556:	f04f 0200 	mov.w	r2, #0
 800155a:	4b0c      	ldr	r3, [pc, #48]	; (800158c <SetAndResetU2parameter+0x9c>)
 800155c:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
		PID_DC_SPEED.u_BelowLimit = DCSumBelowLimit;
 8001560:	4907      	ldr	r1, [pc, #28]	; (8001580 <SetAndResetU2parameter+0x90>)
 8001562:	a305      	add	r3, pc, #20	; (adr r3, 8001578 <SetAndResetU2parameter+0x88>)
 8001564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001568:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	bc80      	pop	{r7}
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	00000000 	.word	0x00000000
 800157c:	c08f4000 	.word	0xc08f4000
 8001580:	20000478 	.word	0x20000478
 8001584:	200005f0 	.word	0x200005f0
 8001588:	fffffc18 	.word	0xfffffc18
 800158c:	408f4000 	.word	0x408f4000

08001590 <HomeFinding>:
//-----------------------------------------------------------------------------------------------------------------//
//----------------------------------------------------BEGIN: Home Finding------------------------------------------//
//-----------------------------------------------------------------------------------------------------------------//


void HomeFinding(){
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
//  // Reading home sensor if the  wheel at home or not
//  // if at home the wheel won't run and set the initial Degree to 0
//  // if not the wheel will find home
  if(HAL_GPIO_ReadPin(Home_GPIO_Port, Home_Pin)== AtHome){
 8001594:	2110      	movs	r1, #16
 8001596:	4863      	ldr	r0, [pc, #396]	; (8001724 <HomeFinding+0x194>)
 8001598:	f001 fa50 	bl	8002a3c <HAL_GPIO_ReadPin>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d123      	bne.n	80015ea <HomeFinding+0x5a>
	osDelay(1);
 80015a2:	2001      	movs	r0, #1
 80015a4:	f003 fc26 	bl	8004df4 <osDelay>
	if(HAL_GPIO_ReadPin(Home_GPIO_Port, Home_Pin)== AtHome){
 80015a8:	2110      	movs	r1, #16
 80015aa:	485e      	ldr	r0, [pc, #376]	; (8001724 <HomeFinding+0x194>)
 80015ac:	f001 fa46 	bl	8002a3c <HAL_GPIO_ReadPin>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d119      	bne.n	80015ea <HomeFinding+0x5a>
		HomeStatus = 1;
 80015b6:	4b5c      	ldr	r3, [pc, #368]	; (8001728 <HomeFinding+0x198>)
 80015b8:	2201      	movs	r2, #1
 80015ba:	701a      	strb	r2, [r3, #0]
		if((RunStatus == IntialState)||(RunStatus == AccurateFindingState)){
 80015bc:	4b5b      	ldr	r3, [pc, #364]	; (800172c <HomeFinding+0x19c>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d003      	beq.n	80015cc <HomeFinding+0x3c>
 80015c4:	4b59      	ldr	r3, [pc, #356]	; (800172c <HomeFinding+0x19c>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	2b02      	cmp	r3, #2
 80015ca:	d10e      	bne.n	80015ea <HomeFinding+0x5a>
			target_DC_POS = CountRead(&ENC_DC,count_ModeDegree);
 80015cc:	2102      	movs	r1, #2
 80015ce:	4858      	ldr	r0, [pc, #352]	; (8001730 <HomeFinding+0x1a0>)
 80015d0:	f7ff fcd0 	bl	8000f74 <CountRead>
 80015d4:	4602      	mov	r2, r0
 80015d6:	460b      	mov	r3, r1
 80015d8:	4956      	ldr	r1, [pc, #344]	; (8001734 <HomeFinding+0x1a4>)
 80015da:	e9c1 2300 	strd	r2, r3, [r1]
			RunStatus++;
 80015de:	4b53      	ldr	r3, [pc, #332]	; (800172c <HomeFinding+0x19c>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	3301      	adds	r3, #1
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	4b51      	ldr	r3, [pc, #324]	; (800172c <HomeFinding+0x19c>)
 80015e8:	701a      	strb	r2, [r3, #0]
	  }
	}

  // At this State the Wheel will find its home at high speed
  // And will reserve when it reach the Degree limits not to break the wires
  if(RunStatus == IntialState){
 80015ea:	4b50      	ldr	r3, [pc, #320]	; (800172c <HomeFinding+0x19c>)
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d12e      	bne.n	8001650 <HomeFinding+0xc0>
	if(CountRead(&ENC_DC,count_ModeDegree) > FindingDegreeAboveLimit){
 80015f2:	2102      	movs	r1, #2
 80015f4:	484e      	ldr	r0, [pc, #312]	; (8001730 <HomeFinding+0x1a0>)
 80015f6:	f7ff fcbd 	bl	8000f74 <CountRead>
 80015fa:	f04f 0200 	mov.w	r2, #0
 80015fe:	4b4e      	ldr	r3, [pc, #312]	; (8001738 <HomeFinding+0x1a8>)
 8001600:	f7ff f9f2 	bl	80009e8 <__aeabi_dcmpgt>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d003      	beq.n	8001612 <HomeFinding+0x82>
		RotateStatus = DCClockWise;
 800160a:	4b4c      	ldr	r3, [pc, #304]	; (800173c <HomeFinding+0x1ac>)
 800160c:	22ff      	movs	r2, #255	; 0xff
 800160e:	701a      	strb	r2, [r3, #0]
 8001610:	e00e      	b.n	8001630 <HomeFinding+0xa0>
	}else if(CountRead(&ENC_DC,count_ModeDegree)< FindingDegreeBelowLimit){
 8001612:	2102      	movs	r1, #2
 8001614:	4846      	ldr	r0, [pc, #280]	; (8001730 <HomeFinding+0x1a0>)
 8001616:	f7ff fcad 	bl	8000f74 <CountRead>
 800161a:	f04f 0200 	mov.w	r2, #0
 800161e:	4b48      	ldr	r3, [pc, #288]	; (8001740 <HomeFinding+0x1b0>)
 8001620:	f7ff f9c4 	bl	80009ac <__aeabi_dcmplt>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d002      	beq.n	8001630 <HomeFinding+0xa0>
		RotateStatus = DCCounterClockWise;
 800162a:	4b44      	ldr	r3, [pc, #272]	; (800173c <HomeFinding+0x1ac>)
 800162c:	2201      	movs	r2, #1
 800162e:	701a      	strb	r2, [r3, #0]
	}
	target_DC_SPEED = IntialFindingSpeed*RotateStatus;
 8001630:	4b42      	ldr	r3, [pc, #264]	; (800173c <HomeFinding+0x1ac>)
 8001632:	f993 3000 	ldrsb.w	r3, [r3]
 8001636:	461a      	mov	r2, r3
 8001638:	4613      	mov	r3, r2
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	4413      	add	r3, r2
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	4618      	mov	r0, r3
 8001642:	f7fe fed7 	bl	80003f4 <__aeabi_i2d>
 8001646:	4602      	mov	r2, r0
 8001648:	460b      	mov	r3, r1
 800164a:	493e      	ldr	r1, [pc, #248]	; (8001744 <HomeFinding+0x1b4>)
 800164c:	e9c1 2300 	strd	r2, r3, [r1]
  }

 //At this State the Wheel will stop and Reset to 0 Degree
if((RunStatus == IntialStopAndResetState)||(RunStatus == AccurateStopAndResetState)){
 8001650:	4b36      	ldr	r3, [pc, #216]	; (800172c <HomeFinding+0x19c>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d003      	beq.n	8001660 <HomeFinding+0xd0>
 8001658:	4b34      	ldr	r3, [pc, #208]	; (800172c <HomeFinding+0x19c>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b03      	cmp	r3, #3
 800165e:	d121      	bne.n	80016a4 <HomeFinding+0x114>
	osDelay(500);
 8001660:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001664:	f003 fbc6 	bl	8004df4 <osDelay>
	SetAndResetU2parameter(0);
 8001668:	2000      	movs	r0, #0
 800166a:	f7ff ff41 	bl	80014f0 <SetAndResetU2parameter>
	ResetCount(&ENC_DC,1);
 800166e:	2101      	movs	r1, #1
 8001670:	482f      	ldr	r0, [pc, #188]	; (8001730 <HomeFinding+0x1a0>)
 8001672:	f7ff fce1 	bl	8001038 <ResetCount>
	target_DC_POS = 0;
 8001676:	492f      	ldr	r1, [pc, #188]	; (8001734 <HomeFinding+0x1a4>)
 8001678:	f04f 0200 	mov.w	r2, #0
 800167c:	f04f 0300 	mov.w	r3, #0
 8001680:	e9c1 2300 	strd	r2, r3, [r1]
	osDelay(10);
 8001684:	200a      	movs	r0, #10
 8001686:	f003 fbb5 	bl	8004df4 <osDelay>
	ResetCount(&ENC_DC,0);
 800168a:	2100      	movs	r1, #0
 800168c:	4828      	ldr	r0, [pc, #160]	; (8001730 <HomeFinding+0x1a0>)
 800168e:	f7ff fcd3 	bl	8001038 <ResetCount>
	SetAndResetU2parameter(1);
 8001692:	2001      	movs	r0, #1
 8001694:	f7ff ff2c 	bl	80014f0 <SetAndResetU2parameter>
	RunStatus += 1;
 8001698:	4b24      	ldr	r3, [pc, #144]	; (800172c <HomeFinding+0x19c>)
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	3301      	adds	r3, #1
 800169e:	b2da      	uxtb	r2, r3
 80016a0:	4b22      	ldr	r3, [pc, #136]	; (800172c <HomeFinding+0x19c>)
 80016a2:	701a      	strb	r2, [r3, #0]
}

//At this State the wheel will run at low speed to find its home
//And also reserve when its reach the degree limits
if ((RunStatus == AccurateFindingState)&&(HAL_GPIO_ReadPin(Home_GPIO_Port, Home_Pin) == NotAtHome)){
 80016a4:	4b21      	ldr	r3, [pc, #132]	; (800172c <HomeFinding+0x19c>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d131      	bne.n	8001710 <HomeFinding+0x180>
 80016ac:	2110      	movs	r1, #16
 80016ae:	481d      	ldr	r0, [pc, #116]	; (8001724 <HomeFinding+0x194>)
 80016b0:	f001 f9c4 	bl	8002a3c <HAL_GPIO_ReadPin>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d12a      	bne.n	8001710 <HomeFinding+0x180>
	if(CountRead(&ENC_DC,count_ModeDegree) < AccurateFindingDegreeBelowLimit){
 80016ba:	2102      	movs	r1, #2
 80016bc:	481c      	ldr	r0, [pc, #112]	; (8001730 <HomeFinding+0x1a0>)
 80016be:	f7ff fc59 	bl	8000f74 <CountRead>
 80016c2:	f04f 0200 	mov.w	r2, #0
 80016c6:	4b20      	ldr	r3, [pc, #128]	; (8001748 <HomeFinding+0x1b8>)
 80016c8:	f7ff f970 	bl	80009ac <__aeabi_dcmplt>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d003      	beq.n	80016da <HomeFinding+0x14a>
		RotateStatus = DCCounterClockWise;
 80016d2:	4b1a      	ldr	r3, [pc, #104]	; (800173c <HomeFinding+0x1ac>)
 80016d4:	2201      	movs	r2, #1
 80016d6:	701a      	strb	r2, [r3, #0]
 80016d8:	e00e      	b.n	80016f8 <HomeFinding+0x168>
	}else if(CountRead(&ENC_DC,count_ModeDegree) > AccurateFindingDegreeAboveLimit){
 80016da:	2102      	movs	r1, #2
 80016dc:	4814      	ldr	r0, [pc, #80]	; (8001730 <HomeFinding+0x1a0>)
 80016de:	f7ff fc49 	bl	8000f74 <CountRead>
 80016e2:	f04f 0200 	mov.w	r2, #0
 80016e6:	4b19      	ldr	r3, [pc, #100]	; (800174c <HomeFinding+0x1bc>)
 80016e8:	f7ff f97e 	bl	80009e8 <__aeabi_dcmpgt>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d002      	beq.n	80016f8 <HomeFinding+0x168>
		RotateStatus = DCClockWise;
 80016f2:	4b12      	ldr	r3, [pc, #72]	; (800173c <HomeFinding+0x1ac>)
 80016f4:	22ff      	movs	r2, #255	; 0xff
 80016f6:	701a      	strb	r2, [r3, #0]
	}
	target_DC_SPEED = AccurateFindingSpeed*RotateStatus;
 80016f8:	4b10      	ldr	r3, [pc, #64]	; (800173c <HomeFinding+0x1ac>)
 80016fa:	f993 3000 	ldrsb.w	r3, [r3]
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	4618      	mov	r0, r3
 8001702:	f7fe fe77 	bl	80003f4 <__aeabi_i2d>
 8001706:	4602      	mov	r2, r0
 8001708:	460b      	mov	r3, r1
 800170a:	490e      	ldr	r1, [pc, #56]	; (8001744 <HomeFinding+0x1b4>)
 800170c:	e9c1 2300 	strd	r2, r3, [r1]
	}
//End Home Finding
if (RunStatus == EndState){
 8001710:	4b06      	ldr	r3, [pc, #24]	; (800172c <HomeFinding+0x19c>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	2b04      	cmp	r3, #4
 8001716:	d102      	bne.n	800171e <HomeFinding+0x18e>
	HomeFound = 1;
 8001718:	4b0d      	ldr	r3, [pc, #52]	; (8001750 <HomeFinding+0x1c0>)
 800171a:	2201      	movs	r2, #1
 800171c:	701a      	strb	r2, [r3, #0]
}
}
 800171e:	bf00      	nop
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	40010c00 	.word	0x40010c00
 8001728:	200003d8 	.word	0x200003d8
 800172c:	200003d9 	.word	0x200003d9
 8001730:	200005f0 	.word	0x200005f0
 8001734:	20000298 	.word	0x20000298
 8001738:	40668000 	.word	0x40668000
 800173c:	20000000 	.word	0x20000000
 8001740:	c0668000 	.word	0xc0668000
 8001744:	20000290 	.word	0x20000290
 8001748:	c0240000 	.word	0xc0240000
 800174c:	40240000 	.word	0x40240000
 8001750:	200003da 	.word	0x200003da

08001754 <MergeByteToFloat>:
uint8_t *pByte = NULL;

uint8_t Mode;
float SpeedBLDC;
float DCDegree;
void MergeByteToFloat(uint8_t* dataArray){
 8001754:	b480      	push	{r7}
 8001756:	b085      	sub	sp, #20
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
	uint8_t *pFloat=NULL;
 800175c:	2300      	movs	r3, #0
 800175e:	60bb      	str	r3, [r7, #8]
	pFloat = &Mode;
 8001760:	4b19      	ldr	r3, [pc, #100]	; (80017c8 <MergeByteToFloat+0x74>)
 8001762:	60bb      	str	r3, [r7, #8]
	*(pFloat)=dataArray[0];
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	781a      	ldrb	r2, [r3, #0]
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	701a      	strb	r2, [r3, #0]
	pFloat = &SpeedBLDC;
 800176c:	4b17      	ldr	r3, [pc, #92]	; (80017cc <MergeByteToFloat+0x78>)
 800176e:	60bb      	str	r3, [r7, #8]
	for(uint8_t i = 1; i < 5;i++)
 8001770:	2301      	movs	r3, #1
 8001772:	73fb      	strb	r3, [r7, #15]
 8001774:	e00b      	b.n	800178e <MergeByteToFloat+0x3a>
	{
		*(pFloat+i-1)=dataArray[i];
 8001776:	7bfb      	ldrb	r3, [r7, #15]
 8001778:	687a      	ldr	r2, [r7, #4]
 800177a:	441a      	add	r2, r3
 800177c:	7bfb      	ldrb	r3, [r7, #15]
 800177e:	3b01      	subs	r3, #1
 8001780:	68b9      	ldr	r1, [r7, #8]
 8001782:	440b      	add	r3, r1
 8001784:	7812      	ldrb	r2, [r2, #0]
 8001786:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 1; i < 5;i++)
 8001788:	7bfb      	ldrb	r3, [r7, #15]
 800178a:	3301      	adds	r3, #1
 800178c:	73fb      	strb	r3, [r7, #15]
 800178e:	7bfb      	ldrb	r3, [r7, #15]
 8001790:	2b04      	cmp	r3, #4
 8001792:	d9f0      	bls.n	8001776 <MergeByteToFloat+0x22>
	}
	pFloat = &DCDegree;
 8001794:	4b0e      	ldr	r3, [pc, #56]	; (80017d0 <MergeByteToFloat+0x7c>)
 8001796:	60bb      	str	r3, [r7, #8]
	for(uint8_t i = 5; i < 9;i++)
 8001798:	2305      	movs	r3, #5
 800179a:	73bb      	strb	r3, [r7, #14]
 800179c:	e00b      	b.n	80017b6 <MergeByteToFloat+0x62>
	{
		*(pFloat+i-5)=dataArray[i];
 800179e:	7bbb      	ldrb	r3, [r7, #14]
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	441a      	add	r2, r3
 80017a4:	7bbb      	ldrb	r3, [r7, #14]
 80017a6:	3b05      	subs	r3, #5
 80017a8:	68b9      	ldr	r1, [r7, #8]
 80017aa:	440b      	add	r3, r1
 80017ac:	7812      	ldrb	r2, [r2, #0]
 80017ae:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 5; i < 9;i++)
 80017b0:	7bbb      	ldrb	r3, [r7, #14]
 80017b2:	3301      	adds	r3, #1
 80017b4:	73bb      	strb	r3, [r7, #14]
 80017b6:	7bbb      	ldrb	r3, [r7, #14]
 80017b8:	2b08      	cmp	r3, #8
 80017ba:	d9f0      	bls.n	800179e <MergeByteToFloat+0x4a>
	}
}
 80017bc:	bf00      	nop
 80017be:	bf00      	nop
 80017c0:	3714      	adds	r7, #20
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bc80      	pop	{r7}
 80017c6:	4770      	bx	lr
 80017c8:	20000670 	.word	0x20000670
 80017cc:	20000674 	.word	0x20000674
 80017d0:	20000678 	.word	0x20000678

080017d4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  HAL_UART_Receive_IT(&huart1, SlaveBuff, 10);
 80017dc:	220a      	movs	r2, #10
 80017de:	4905      	ldr	r1, [pc, #20]	; (80017f4 <HAL_UART_RxCpltCallback+0x20>)
 80017e0:	4805      	ldr	r0, [pc, #20]	; (80017f8 <HAL_UART_RxCpltCallback+0x24>)
 80017e2:	f002 fd65 	bl	80042b0 <HAL_UART_Receive_IT>
  MergeByteToFloat(SlaveBuff);
 80017e6:	4803      	ldr	r0, [pc, #12]	; (80017f4 <HAL_UART_RxCpltCallback+0x20>)
 80017e8:	f7ff ffb4 	bl	8001754 <MergeByteToFloat>
}
 80017ec:	bf00      	nop
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	200002a0 	.word	0x200002a0
 80017f8:	20000384 	.word	0x20000384
 80017fc:	00000000 	.word	0x00000000

08001800 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001800:	b5b0      	push	{r4, r5, r7, lr}
 8001802:	b0a6      	sub	sp, #152	; 0x98
 8001804:	af10      	add	r7, sp, #64	; 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001806:	f000 fdd1 	bl	80023ac <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800180a:	f000 f93d 	bl	8001a88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800180e:	f000 fac1 	bl	8001d94 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001812:	f000 f97f 	bl	8001b14 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001816:	f000 f9eb 	bl	8001bf0 <MX_TIM3_Init>
  MX_TIM4_Init();
 800181a:	f000 fa3d 	bl	8001c98 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 800181e:	f000 fa8f 	bl	8001d40 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
 8001822:	2104      	movs	r1, #4
 8001824:	4882      	ldr	r0, [pc, #520]	; (8001a30 <main+0x230>)
 8001826:	f001 fe95 	bl	8003554 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_3);
 800182a:	2108      	movs	r1, #8
 800182c:	4880      	ldr	r0, [pc, #512]	; (8001a30 <main+0x230>)
 800182e:	f001 fe91 	bl	8003554 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4);
 8001832:	210c      	movs	r1, #12
 8001834:	487e      	ldr	r0, [pc, #504]	; (8001a30 <main+0x230>)
 8001836:	f001 fe8d 	bl	8003554 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 800183a:	213c      	movs	r1, #60	; 0x3c
 800183c:	487d      	ldr	r0, [pc, #500]	; (8001a34 <main+0x234>)
 800183e:	f001 ffcd 	bl	80037dc <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8001842:	213c      	movs	r1, #60	; 0x3c
 8001844:	487c      	ldr	r0, [pc, #496]	; (8001a38 <main+0x238>)
 8001846:	f001 ffc9 	bl	80037dc <HAL_TIM_Encoder_Start_IT>
//  HAL_TIM_Base_Start_IT(&htim1);

  //Set intial Speed of both Motor as 0 RPM

  EncoderSetting(&ENC_BLDC,&htim4,_BLDCEncoderPerRound*2.5,BLDCDeltaT);
 800184a:	a373      	add	r3, pc, #460	; (adr r3, 8001a18 <main+0x218>)
 800184c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001850:	e9cd 2300 	strd	r2, r3, [sp]
 8001854:	f241 3288 	movw	r2, #5000	; 0x1388
 8001858:	4976      	ldr	r1, [pc, #472]	; (8001a34 <main+0x234>)
 800185a:	4878      	ldr	r0, [pc, #480]	; (8001a3c <main+0x23c>)
 800185c:	f7ff fa58 	bl	8000d10 <EncoderSetting>
  EncoderSetting(&ENC_DC,&htim3,_DCEncoderPerRound,DCDeltaT);
 8001860:	a36d      	add	r3, pc, #436	; (adr r3, 8001a18 <main+0x218>)
 8001862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001866:	e9cd 2300 	strd	r2, r3, [sp]
 800186a:	4a75      	ldr	r2, [pc, #468]	; (8001a40 <main+0x240>)
 800186c:	4972      	ldr	r1, [pc, #456]	; (8001a38 <main+0x238>)
 800186e:	4875      	ldr	r0, [pc, #468]	; (8001a44 <main+0x244>)
 8001870:	f7ff fa4e 	bl	8000d10 <EncoderSetting>

  Pid_SetParam(&PID_BLDC,BLDCProportion,BLDCIntegral,BLDCDerivative,BLDCAlpha,BLDCDeltaT,BLDCIntegralAboveLimit,BLDCIntegralBelowLimit,BLDCSumAboveLimit,BLDCSumBelowLimit);
 8001874:	a36a      	add	r3, pc, #424	; (adr r3, 8001a20 <main+0x220>)
 8001876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800187a:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800187e:	f04f 0200 	mov.w	r2, #0
 8001882:	4b71      	ldr	r3, [pc, #452]	; (8001a48 <main+0x248>)
 8001884:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8001888:	a365      	add	r3, pc, #404	; (adr r3, 8001a20 <main+0x220>)
 800188a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800188e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8001892:	f04f 0200 	mov.w	r2, #0
 8001896:	4b6c      	ldr	r3, [pc, #432]	; (8001a48 <main+0x248>)
 8001898:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800189c:	a35e      	add	r3, pc, #376	; (adr r3, 8001a18 <main+0x218>)
 800189e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80018a6:	f04f 0200 	mov.w	r2, #0
 80018aa:	f04f 0300 	mov.w	r3, #0
 80018ae:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80018b2:	f04f 0200 	mov.w	r2, #0
 80018b6:	f04f 0300 	mov.w	r3, #0
 80018ba:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80018be:	f04f 0200 	mov.w	r2, #0
 80018c2:	4b62      	ldr	r3, [pc, #392]	; (8001a4c <main+0x24c>)
 80018c4:	e9cd 2300 	strd	r2, r3, [sp]
 80018c8:	a357      	add	r3, pc, #348	; (adr r3, 8001a28 <main+0x228>)
 80018ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ce:	4860      	ldr	r0, [pc, #384]	; (8001a50 <main+0x250>)
 80018d0:	f7ff f8bc 	bl	8000a4c <Pid_SetParam>
  Pid_SetParam(&PID_DC_SPEED,DCProportion,DCIntegral,DCDerivative,DCAlpha,DCDeltaT,DCIntegralAboveLimit,DCIntegralBelowLimit,DCSumAboveLimit,DCSumBelowLimit);
 80018d4:	a352      	add	r3, pc, #328	; (adr r3, 8001a20 <main+0x220>)
 80018d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018da:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80018de:	f04f 0200 	mov.w	r2, #0
 80018e2:	4b59      	ldr	r3, [pc, #356]	; (8001a48 <main+0x248>)
 80018e4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80018e8:	a34d      	add	r3, pc, #308	; (adr r3, 8001a20 <main+0x220>)
 80018ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ee:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80018f2:	f04f 0200 	mov.w	r2, #0
 80018f6:	4b54      	ldr	r3, [pc, #336]	; (8001a48 <main+0x248>)
 80018f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80018fc:	a346      	add	r3, pc, #280	; (adr r3, 8001a18 <main+0x218>)
 80018fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001902:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	f04f 0300 	mov.w	r3, #0
 800190e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001912:	f04f 0200 	mov.w	r2, #0
 8001916:	f04f 0300 	mov.w	r3, #0
 800191a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800191e:	f04f 0200 	mov.w	r2, #0
 8001922:	4b4c      	ldr	r3, [pc, #304]	; (8001a54 <main+0x254>)
 8001924:	e9cd 2300 	strd	r2, r3, [sp]
 8001928:	f04f 0200 	mov.w	r2, #0
 800192c:	4b4a      	ldr	r3, [pc, #296]	; (8001a58 <main+0x258>)
 800192e:	484b      	ldr	r0, [pc, #300]	; (8001a5c <main+0x25c>)
 8001930:	f7ff f88c 	bl	8000a4c <Pid_SetParam>
  Pid_SetParam(&PID_DC_POS,DCProportionPOS,DCIntegralPOS,DCDerivativePOS,DCAlphaPOS,DCDeltaTPOS,DCIntegralAboveLimitPOS,DCIntegralBelowLimitPOS,DCSumAboveLimitPOS,DCSumBelowLimitPOS);
 8001934:	a33a      	add	r3, pc, #232	; (adr r3, 8001a20 <main+0x220>)
 8001936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193a:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800193e:	f04f 0200 	mov.w	r2, #0
 8001942:	4b41      	ldr	r3, [pc, #260]	; (8001a48 <main+0x248>)
 8001944:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8001948:	a335      	add	r3, pc, #212	; (adr r3, 8001a20 <main+0x220>)
 800194a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800194e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8001952:	f04f 0200 	mov.w	r2, #0
 8001956:	4b3c      	ldr	r3, [pc, #240]	; (8001a48 <main+0x248>)
 8001958:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800195c:	a32e      	add	r3, pc, #184	; (adr r3, 8001a18 <main+0x218>)
 800195e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001962:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001966:	f04f 0200 	mov.w	r2, #0
 800196a:	f04f 0300 	mov.w	r3, #0
 800196e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001972:	f04f 0200 	mov.w	r2, #0
 8001976:	f04f 0300 	mov.w	r3, #0
 800197a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800197e:	f04f 0200 	mov.w	r2, #0
 8001982:	f04f 0300 	mov.w	r3, #0
 8001986:	e9cd 2300 	strd	r2, r3, [sp]
 800198a:	f04f 0200 	mov.w	r2, #0
 800198e:	4b34      	ldr	r3, [pc, #208]	; (8001a60 <main+0x260>)
 8001990:	4834      	ldr	r0, [pc, #208]	; (8001a64 <main+0x264>)
 8001992:	f7ff f85b 	bl	8000a4c <Pid_SetParam>

  HAL_UART_Receive_IT (&huart1, SlaveBuff, 10);
 8001996:	220a      	movs	r2, #10
 8001998:	4933      	ldr	r1, [pc, #204]	; (8001a68 <main+0x268>)
 800199a:	4834      	ldr	r0, [pc, #208]	; (8001a6c <main+0x26c>)
 800199c:	f002 fc88 	bl	80042b0 <HAL_UART_Receive_IT>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of CalPIDDC */
  osThreadDef(CalPIDDC, StartCalPIDDC, osPriorityAboveNormal, 0, 128);
 80019a0:	4b33      	ldr	r3, [pc, #204]	; (8001a70 <main+0x270>)
 80019a2:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80019a6:	461d      	mov	r5, r3
 80019a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019ac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80019b0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CalPIDDCHandle = osThreadCreate(osThread(CalPIDDC), NULL);
 80019b4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80019b8:	2100      	movs	r1, #0
 80019ba:	4618      	mov	r0, r3
 80019bc:	f003 f9ce 	bl	8004d5c <osThreadCreate>
 80019c0:	4603      	mov	r3, r0
 80019c2:	4a2c      	ldr	r2, [pc, #176]	; (8001a74 <main+0x274>)
 80019c4:	6013      	str	r3, [r2, #0]

  /* definition and creation of CalPIDBLDC */
  osThreadDef(CalPIDBLDC, StartCalPIDBLDC, osPriorityBelowNormal, 0, 128);
 80019c6:	4b2c      	ldr	r3, [pc, #176]	; (8001a78 <main+0x278>)
 80019c8:	f107 0420 	add.w	r4, r7, #32
 80019cc:	461d      	mov	r5, r3
 80019ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019d2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80019d6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CalPIDBLDCHandle = osThreadCreate(osThread(CalPIDBLDC), NULL);
 80019da:	f107 0320 	add.w	r3, r7, #32
 80019de:	2100      	movs	r1, #0
 80019e0:	4618      	mov	r0, r3
 80019e2:	f003 f9bb 	bl	8004d5c <osThreadCreate>
 80019e6:	4603      	mov	r3, r0
 80019e8:	4a24      	ldr	r2, [pc, #144]	; (8001a7c <main+0x27c>)
 80019ea:	6013      	str	r3, [r2, #0]

  /* definition and creation of LogicControl */
  osThreadDef(LogicControl, StartLogicControl, osPriorityNormal, 0, 128);
 80019ec:	4b24      	ldr	r3, [pc, #144]	; (8001a80 <main+0x280>)
 80019ee:	1d3c      	adds	r4, r7, #4
 80019f0:	461d      	mov	r5, r3
 80019f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80019fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LogicControlHandle = osThreadCreate(osThread(LogicControl), NULL);
 80019fe:	1d3b      	adds	r3, r7, #4
 8001a00:	2100      	movs	r1, #0
 8001a02:	4618      	mov	r0, r3
 8001a04:	f003 f9aa 	bl	8004d5c <osThreadCreate>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	4a1e      	ldr	r2, [pc, #120]	; (8001a84 <main+0x284>)
 8001a0c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001a0e:	f003 f99e 	bl	8004d4e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a12:	e7fe      	b.n	8001a12 <main+0x212>
 8001a14:	f3af 8000 	nop.w
 8001a18:	d2f1a9fc 	.word	0xd2f1a9fc
 8001a1c:	3f50624d 	.word	0x3f50624d
 8001a20:	00000000 	.word	0x00000000
 8001a24:	c08f4000 	.word	0xc08f4000
 8001a28:	9999999a 	.word	0x9999999a
 8001a2c:	3fc99999 	.word	0x3fc99999
 8001a30:	200002ac 	.word	0x200002ac
 8001a34:	2000033c 	.word	0x2000033c
 8001a38:	200002f4 	.word	0x200002f4
 8001a3c:	200005a8 	.word	0x200005a8
 8001a40:	000109a0 	.word	0x000109a0
 8001a44:	200005f0 	.word	0x200005f0
 8001a48:	408f4000 	.word	0x408f4000
 8001a4c:	40240000 	.word	0x40240000
 8001a50:	200003e0 	.word	0x200003e0
 8001a54:	407f4000 	.word	0x407f4000
 8001a58:	40340000 	.word	0x40340000
 8001a5c:	20000478 	.word	0x20000478
 8001a60:	40140000 	.word	0x40140000
 8001a64:	20000510 	.word	0x20000510
 8001a68:	200002a0 	.word	0x200002a0
 8001a6c:	20000384 	.word	0x20000384
 8001a70:	08006168 	.word	0x08006168
 8001a74:	200003cc 	.word	0x200003cc
 8001a78:	08006184 	.word	0x08006184
 8001a7c:	200003d0 	.word	0x200003d0
 8001a80:	080061a0 	.word	0x080061a0
 8001a84:	200003d4 	.word	0x200003d4

08001a88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b090      	sub	sp, #64	; 0x40
 8001a8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a8e:	f107 0318 	add.w	r3, r7, #24
 8001a92:	2228      	movs	r2, #40	; 0x28
 8001a94:	2100      	movs	r1, #0
 8001a96:	4618      	mov	r0, r3
 8001a98:	f004 fb3e 	bl	8006118 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a9c:	1d3b      	adds	r3, r7, #4
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]
 8001aa2:	605a      	str	r2, [r3, #4]
 8001aa4:	609a      	str	r2, [r3, #8]
 8001aa6:	60da      	str	r2, [r3, #12]
 8001aa8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001aae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ab2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001abc:	2302      	movs	r3, #2
 8001abe:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ac0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ac4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001ac6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001aca:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001acc:	f107 0318 	add.w	r3, r7, #24
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f001 f805 	bl	8002ae0 <HAL_RCC_OscConfig>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001adc:	f000 fa4e 	bl	8001f7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ae0:	230f      	movs	r3, #15
 8001ae2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001aec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001af0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001af2:	2300      	movs	r3, #0
 8001af4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001af6:	1d3b      	adds	r3, r7, #4
 8001af8:	2102      	movs	r1, #2
 8001afa:	4618      	mov	r0, r3
 8001afc:	f001 fa72 	bl	8002fe4 <HAL_RCC_ClockConfig>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001b06:	f000 fa39 	bl	8001f7c <Error_Handler>
  }
}
 8001b0a:	bf00      	nop
 8001b0c:	3740      	adds	r7, #64	; 0x40
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
	...

08001b14 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b08a      	sub	sp, #40	; 0x28
 8001b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b1a:	f107 0320 	add.w	r3, r7, #32
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b24:	1d3b      	adds	r3, r7, #4
 8001b26:	2200      	movs	r2, #0
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	605a      	str	r2, [r3, #4]
 8001b2c:	609a      	str	r2, [r3, #8]
 8001b2e:	60da      	str	r2, [r3, #12]
 8001b30:	611a      	str	r2, [r3, #16]
 8001b32:	615a      	str	r2, [r3, #20]
 8001b34:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b36:	4b2d      	ldr	r3, [pc, #180]	; (8001bec <MX_TIM2_Init+0xd8>)
 8001b38:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b3c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7-1;
 8001b3e:	4b2b      	ldr	r3, [pc, #172]	; (8001bec <MX_TIM2_Init+0xd8>)
 8001b40:	2206      	movs	r2, #6
 8001b42:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b44:	4b29      	ldr	r3, [pc, #164]	; (8001bec <MX_TIM2_Init+0xd8>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001b4a:	4b28      	ldr	r3, [pc, #160]	; (8001bec <MX_TIM2_Init+0xd8>)
 8001b4c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b50:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b52:	4b26      	ldr	r3, [pc, #152]	; (8001bec <MX_TIM2_Init+0xd8>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b58:	4b24      	ldr	r3, [pc, #144]	; (8001bec <MX_TIM2_Init+0xd8>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001b5e:	4823      	ldr	r0, [pc, #140]	; (8001bec <MX_TIM2_Init+0xd8>)
 8001b60:	f001 fca8 	bl	80034b4 <HAL_TIM_PWM_Init>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001b6a:	f000 fa07 	bl	8001f7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b72:	2300      	movs	r3, #0
 8001b74:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b76:	f107 0320 	add.w	r3, r7, #32
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	481b      	ldr	r0, [pc, #108]	; (8001bec <MX_TIM2_Init+0xd8>)
 8001b7e:	f002 fad7 	bl	8004130 <HAL_TIMEx_MasterConfigSynchronization>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001b88:	f000 f9f8 	bl	8001f7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b8c:	2360      	movs	r3, #96	; 0x60
 8001b8e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b90:	2300      	movs	r3, #0
 8001b92:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b94:	2300      	movs	r3, #0
 8001b96:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b9c:	1d3b      	adds	r3, r7, #4
 8001b9e:	2204      	movs	r2, #4
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4812      	ldr	r0, [pc, #72]	; (8001bec <MX_TIM2_Init+0xd8>)
 8001ba4:	f001 ffd0 	bl	8003b48 <HAL_TIM_PWM_ConfigChannel>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001bae:	f000 f9e5 	bl	8001f7c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001bb2:	1d3b      	adds	r3, r7, #4
 8001bb4:	2208      	movs	r2, #8
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	480c      	ldr	r0, [pc, #48]	; (8001bec <MX_TIM2_Init+0xd8>)
 8001bba:	f001 ffc5 	bl	8003b48 <HAL_TIM_PWM_ConfigChannel>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001bc4:	f000 f9da 	bl	8001f7c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001bc8:	1d3b      	adds	r3, r7, #4
 8001bca:	220c      	movs	r2, #12
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4807      	ldr	r0, [pc, #28]	; (8001bec <MX_TIM2_Init+0xd8>)
 8001bd0:	f001 ffba 	bl	8003b48 <HAL_TIM_PWM_ConfigChannel>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 8001bda:	f000 f9cf 	bl	8001f7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001bde:	4803      	ldr	r0, [pc, #12]	; (8001bec <MX_TIM2_Init+0xd8>)
 8001be0:	f000 fa92 	bl	8002108 <HAL_TIM_MspPostInit>

}
 8001be4:	bf00      	nop
 8001be6:	3728      	adds	r7, #40	; 0x28
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	200002ac 	.word	0x200002ac

08001bf0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b08c      	sub	sp, #48	; 0x30
 8001bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001bf6:	f107 030c 	add.w	r3, r7, #12
 8001bfa:	2224      	movs	r2, #36	; 0x24
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f004 fa8a 	bl	8006118 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c04:	1d3b      	adds	r3, r7, #4
 8001c06:	2200      	movs	r2, #0
 8001c08:	601a      	str	r2, [r3, #0]
 8001c0a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c0c:	4b20      	ldr	r3, [pc, #128]	; (8001c90 <MX_TIM3_Init+0xa0>)
 8001c0e:	4a21      	ldr	r2, [pc, #132]	; (8001c94 <MX_TIM3_Init+0xa4>)
 8001c10:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c12:	4b1f      	ldr	r3, [pc, #124]	; (8001c90 <MX_TIM3_Init+0xa0>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c18:	4b1d      	ldr	r3, [pc, #116]	; (8001c90 <MX_TIM3_Init+0xa0>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001c1e:	4b1c      	ldr	r3, [pc, #112]	; (8001c90 <MX_TIM3_Init+0xa0>)
 8001c20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c24:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c26:	4b1a      	ldr	r3, [pc, #104]	; (8001c90 <MX_TIM3_Init+0xa0>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c2c:	4b18      	ldr	r3, [pc, #96]	; (8001c90 <MX_TIM3_Init+0xa0>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c32:	2303      	movs	r3, #3
 8001c34:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c36:	2300      	movs	r3, #0
 8001c38:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c42:	2300      	movs	r3, #0
 8001c44:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c46:	2300      	movs	r3, #0
 8001c48:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001c52:	2300      	movs	r3, #0
 8001c54:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001c56:	f107 030c 	add.w	r3, r7, #12
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	480c      	ldr	r0, [pc, #48]	; (8001c90 <MX_TIM3_Init+0xa0>)
 8001c5e:	f001 fd1b 	bl	8003698 <HAL_TIM_Encoder_Init>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001c68:	f000 f988 	bl	8001f7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c70:	2300      	movs	r3, #0
 8001c72:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c74:	1d3b      	adds	r3, r7, #4
 8001c76:	4619      	mov	r1, r3
 8001c78:	4805      	ldr	r0, [pc, #20]	; (8001c90 <MX_TIM3_Init+0xa0>)
 8001c7a:	f002 fa59 	bl	8004130 <HAL_TIMEx_MasterConfigSynchronization>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001c84:	f000 f97a 	bl	8001f7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c88:	bf00      	nop
 8001c8a:	3730      	adds	r7, #48	; 0x30
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	200002f4 	.word	0x200002f4
 8001c94:	40000400 	.word	0x40000400

08001c98 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08c      	sub	sp, #48	; 0x30
 8001c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c9e:	f107 030c 	add.w	r3, r7, #12
 8001ca2:	2224      	movs	r2, #36	; 0x24
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f004 fa36 	bl	8006118 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cac:	1d3b      	adds	r3, r7, #4
 8001cae:	2200      	movs	r2, #0
 8001cb0:	601a      	str	r2, [r3, #0]
 8001cb2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001cb4:	4b20      	ldr	r3, [pc, #128]	; (8001d38 <MX_TIM4_Init+0xa0>)
 8001cb6:	4a21      	ldr	r2, [pc, #132]	; (8001d3c <MX_TIM4_Init+0xa4>)
 8001cb8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001cba:	4b1f      	ldr	r3, [pc, #124]	; (8001d38 <MX_TIM4_Init+0xa0>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cc0:	4b1d      	ldr	r3, [pc, #116]	; (8001d38 <MX_TIM4_Init+0xa0>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001cc6:	4b1c      	ldr	r3, [pc, #112]	; (8001d38 <MX_TIM4_Init+0xa0>)
 8001cc8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ccc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cce:	4b1a      	ldr	r3, [pc, #104]	; (8001d38 <MX_TIM4_Init+0xa0>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cd4:	4b18      	ldr	r3, [pc, #96]	; (8001d38 <MX_TIM4_Init+0xa0>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001cea:	2300      	movs	r3, #0
 8001cec:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001cfe:	f107 030c 	add.w	r3, r7, #12
 8001d02:	4619      	mov	r1, r3
 8001d04:	480c      	ldr	r0, [pc, #48]	; (8001d38 <MX_TIM4_Init+0xa0>)
 8001d06:	f001 fcc7 	bl	8003698 <HAL_TIM_Encoder_Init>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001d10:	f000 f934 	bl	8001f7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d14:	2300      	movs	r3, #0
 8001d16:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d1c:	1d3b      	adds	r3, r7, #4
 8001d1e:	4619      	mov	r1, r3
 8001d20:	4805      	ldr	r0, [pc, #20]	; (8001d38 <MX_TIM4_Init+0xa0>)
 8001d22:	f002 fa05 	bl	8004130 <HAL_TIMEx_MasterConfigSynchronization>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001d2c:	f000 f926 	bl	8001f7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001d30:	bf00      	nop
 8001d32:	3730      	adds	r7, #48	; 0x30
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	2000033c 	.word	0x2000033c
 8001d3c:	40000800 	.word	0x40000800

08001d40 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d44:	4b11      	ldr	r3, [pc, #68]	; (8001d8c <MX_USART1_UART_Init+0x4c>)
 8001d46:	4a12      	ldr	r2, [pc, #72]	; (8001d90 <MX_USART1_UART_Init+0x50>)
 8001d48:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d4a:	4b10      	ldr	r3, [pc, #64]	; (8001d8c <MX_USART1_UART_Init+0x4c>)
 8001d4c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d50:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d52:	4b0e      	ldr	r3, [pc, #56]	; (8001d8c <MX_USART1_UART_Init+0x4c>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d58:	4b0c      	ldr	r3, [pc, #48]	; (8001d8c <MX_USART1_UART_Init+0x4c>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d5e:	4b0b      	ldr	r3, [pc, #44]	; (8001d8c <MX_USART1_UART_Init+0x4c>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d64:	4b09      	ldr	r3, [pc, #36]	; (8001d8c <MX_USART1_UART_Init+0x4c>)
 8001d66:	220c      	movs	r2, #12
 8001d68:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d6a:	4b08      	ldr	r3, [pc, #32]	; (8001d8c <MX_USART1_UART_Init+0x4c>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d70:	4b06      	ldr	r3, [pc, #24]	; (8001d8c <MX_USART1_UART_Init+0x4c>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d76:	4805      	ldr	r0, [pc, #20]	; (8001d8c <MX_USART1_UART_Init+0x4c>)
 8001d78:	f002 fa4a 	bl	8004210 <HAL_UART_Init>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001d82:	f000 f8fb 	bl	8001f7c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d86:	bf00      	nop
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	20000384 	.word	0x20000384
 8001d90:	40013800 	.word	0x40013800

08001d94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b088      	sub	sp, #32
 8001d98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d9a:	f107 0310 	add.w	r3, r7, #16
 8001d9e:	2200      	movs	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]
 8001da2:	605a      	str	r2, [r3, #4]
 8001da4:	609a      	str	r2, [r3, #8]
 8001da6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001da8:	4b27      	ldr	r3, [pc, #156]	; (8001e48 <MX_GPIO_Init+0xb4>)
 8001daa:	699b      	ldr	r3, [r3, #24]
 8001dac:	4a26      	ldr	r2, [pc, #152]	; (8001e48 <MX_GPIO_Init+0xb4>)
 8001dae:	f043 0320 	orr.w	r3, r3, #32
 8001db2:	6193      	str	r3, [r2, #24]
 8001db4:	4b24      	ldr	r3, [pc, #144]	; (8001e48 <MX_GPIO_Init+0xb4>)
 8001db6:	699b      	ldr	r3, [r3, #24]
 8001db8:	f003 0320 	and.w	r3, r3, #32
 8001dbc:	60fb      	str	r3, [r7, #12]
 8001dbe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc0:	4b21      	ldr	r3, [pc, #132]	; (8001e48 <MX_GPIO_Init+0xb4>)
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	4a20      	ldr	r2, [pc, #128]	; (8001e48 <MX_GPIO_Init+0xb4>)
 8001dc6:	f043 0304 	orr.w	r3, r3, #4
 8001dca:	6193      	str	r3, [r2, #24]
 8001dcc:	4b1e      	ldr	r3, [pc, #120]	; (8001e48 <MX_GPIO_Init+0xb4>)
 8001dce:	699b      	ldr	r3, [r3, #24]
 8001dd0:	f003 0304 	and.w	r3, r3, #4
 8001dd4:	60bb      	str	r3, [r7, #8]
 8001dd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd8:	4b1b      	ldr	r3, [pc, #108]	; (8001e48 <MX_GPIO_Init+0xb4>)
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	4a1a      	ldr	r2, [pc, #104]	; (8001e48 <MX_GPIO_Init+0xb4>)
 8001dde:	f043 0308 	orr.w	r3, r3, #8
 8001de2:	6193      	str	r3, [r2, #24]
 8001de4:	4b18      	ldr	r3, [pc, #96]	; (8001e48 <MX_GPIO_Init+0xb4>)
 8001de6:	699b      	ldr	r3, [r3, #24]
 8001de8:	f003 0308 	and.w	r3, r3, #8
 8001dec:	607b      	str	r3, [r7, #4]
 8001dee:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DirBLDC_GPIO_Port, DirBLDC_Pin, GPIO_PIN_RESET);
 8001df0:	2200      	movs	r2, #0
 8001df2:	2101      	movs	r1, #1
 8001df4:	4815      	ldr	r0, [pc, #84]	; (8001e4c <MX_GPIO_Init+0xb8>)
 8001df6:	f000 fe38 	bl	8002a6a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DirBLDC_Pin */
  GPIO_InitStruct.Pin = DirBLDC_Pin;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e02:	2300      	movs	r3, #0
 8001e04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e06:	2302      	movs	r3, #2
 8001e08:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DirBLDC_GPIO_Port, &GPIO_InitStruct);
 8001e0a:	f107 0310 	add.w	r3, r7, #16
 8001e0e:	4619      	mov	r1, r3
 8001e10:	480e      	ldr	r0, [pc, #56]	; (8001e4c <MX_GPIO_Init+0xb8>)
 8001e12:	f000 fc8f 	bl	8002734 <HAL_GPIO_Init>

  /*Configure GPIO pin : Home_Pin */
  GPIO_InitStruct.Pin = Home_Pin;
 8001e16:	2310      	movs	r3, #16
 8001e18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e1a:	4b0d      	ldr	r3, [pc, #52]	; (8001e50 <MX_GPIO_Init+0xbc>)
 8001e1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Home_GPIO_Port, &GPIO_InitStruct);
 8001e22:	f107 0310 	add.w	r3, r7, #16
 8001e26:	4619      	mov	r1, r3
 8001e28:	480a      	ldr	r0, [pc, #40]	; (8001e54 <MX_GPIO_Init+0xc0>)
 8001e2a:	f000 fc83 	bl	8002734 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8001e2e:	2200      	movs	r2, #0
 8001e30:	2105      	movs	r1, #5
 8001e32:	200a      	movs	r0, #10
 8001e34:	f000 fba1 	bl	800257a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001e38:	200a      	movs	r0, #10
 8001e3a:	f000 fbba 	bl	80025b2 <HAL_NVIC_EnableIRQ>

}
 8001e3e:	bf00      	nop
 8001e40:	3720      	adds	r7, #32
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	40010800 	.word	0x40010800
 8001e50:	10110000 	.word	0x10110000
 8001e54:	40010c00 	.word	0x40010c00

08001e58 <StartCalPIDDC>:
  * @retval None
  */

/* USER CODE END Header_StartCalPIDDC */
void StartCalPIDDC(void const * argument)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


	if((HomeStatus)&&(RunStatus != AccurateFindingState)){
 8001e60:	4b08      	ldr	r3, [pc, #32]	; (8001e84 <StartCalPIDDC+0x2c>)
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d006      	beq.n	8001e76 <StartCalPIDDC+0x1e>
 8001e68:	4b07      	ldr	r3, [pc, #28]	; (8001e88 <StartCalPIDDC+0x30>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	2b02      	cmp	r3, #2
 8001e6e:	d002      	beq.n	8001e76 <StartCalPIDDC+0x1e>
		PIDDCPos();
 8001e70:	f7ff fb18 	bl	80014a4 <PIDDCPos>
 8001e74:	e001      	b.n	8001e7a <StartCalPIDDC+0x22>
	}
	else{
		PIDDCSpeed();
 8001e76:	f7ff fae3 	bl	8001440 <PIDDCSpeed>
	}

	osDelay(1);
 8001e7a:	2001      	movs	r0, #1
 8001e7c:	f002 ffba 	bl	8004df4 <osDelay>
	if((HomeStatus)&&(RunStatus != AccurateFindingState)){
 8001e80:	e7ee      	b.n	8001e60 <StartCalPIDDC+0x8>
 8001e82:	bf00      	nop
 8001e84:	200003d8 	.word	0x200003d8
 8001e88:	200003d9 	.word	0x200003d9

08001e8c <StartCalPIDBLDC>:
* @retval None
*/
int AntiProtection;
/* USER CODE END Header_StartCalPIDBLDC */
void StartCalPIDBLDC(void const * argument)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCalPIDBLDC */
  /* Infinite loop */
  for(;;)
  {
	if(AntiProtection == 1){
 8001e94:	4b15      	ldr	r3, [pc, #84]	; (8001eec <StartCalPIDBLDC+0x60>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d121      	bne.n	8001ee0 <StartCalPIDBLDC+0x54>
		PID_BLDC.uI = 0;
 8001e9c:	4914      	ldr	r1, [pc, #80]	; (8001ef0 <StartCalPIDBLDC+0x64>)
 8001e9e:	f04f 0200 	mov.w	r2, #0
 8001ea2:	f04f 0300 	mov.w	r3, #0
 8001ea6:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
		PID_BLDC.uI_Pre = 0;
 8001eaa:	4911      	ldr	r1, [pc, #68]	; (8001ef0 <StartCalPIDBLDC+0x64>)
 8001eac:	f04f 0200 	mov.w	r2, #0
 8001eb0:	f04f 0300 	mov.w	r3, #0
 8001eb4:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
		PID_BLDC.u = 0;
 8001eb8:	490d      	ldr	r1, [pc, #52]	; (8001ef0 <StartCalPIDBLDC+0x64>)
 8001eba:	f04f 0200 	mov.w	r2, #0
 8001ebe:	f04f 0300 	mov.w	r3, #0
 8001ec2:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
		BLDC_Drive_RedBoard(&BLDC,&htim2,0,TIM_CHANNEL_2);
 8001ec6:	2304      	movs	r3, #4
 8001ec8:	2200      	movs	r2, #0
 8001eca:	490a      	ldr	r1, [pc, #40]	; (8001ef4 <StartCalPIDBLDC+0x68>)
 8001ecc:	480a      	ldr	r0, [pc, #40]	; (8001ef8 <StartCalPIDBLDC+0x6c>)
 8001ece:	f7ff f8c9 	bl	8001064 <BLDC_Drive_RedBoard>
		osDelay(100);
 8001ed2:	2064      	movs	r0, #100	; 0x64
 8001ed4:	f002 ff8e 	bl	8004df4 <osDelay>
		AntiProtection = 0;
 8001ed8:	4b04      	ldr	r3, [pc, #16]	; (8001eec <StartCalPIDBLDC+0x60>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	601a      	str	r2, [r3, #0]
 8001ede:	e001      	b.n	8001ee4 <StartCalPIDBLDC+0x58>
	}else{
		PIDBLDC();
 8001ee0:	f7ff fa80 	bl	80013e4 <PIDBLDC>
	}
	osDelay(1);
 8001ee4:	2001      	movs	r0, #1
 8001ee6:	f002 ff85 	bl	8004df4 <osDelay>
	if(AntiProtection == 1){
 8001eea:	e7d3      	b.n	8001e94 <StartCalPIDBLDC+0x8>
 8001eec:	2000067c 	.word	0x2000067c
 8001ef0:	200003e0 	.word	0x200003e0
 8001ef4:	200002ac 	.word	0x200002ac
 8001ef8:	20000638 	.word	0x20000638

08001efc <StartLogicControl>:
int TestDegree[] = {90,180,50,0,60,0,-90,10};
int TestSpeed[] = {100,0,120,200,100,200,100,0};

/* USER CODE END Header_StartLogicControl */
void StartLogicControl(void const * argument)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLogicControl */
  /* Infinite loop */
  for(;;)
  {
	if(HomeFound == 0)
 8001f04:	4b0f      	ldr	r3, [pc, #60]	; (8001f44 <StartLogicControl+0x48>)
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d102      	bne.n	8001f12 <StartLogicControl+0x16>
	{
		HomeFinding();
 8001f0c:	f7ff fb40 	bl	8001590 <HomeFinding>
 8001f10:	e013      	b.n	8001f3a <StartLogicControl+0x3e>
	}
	else
	{
		target_BLDC_Speed = SpeedBLDC;
 8001f12:	4b0d      	ldr	r3, [pc, #52]	; (8001f48 <StartLogicControl+0x4c>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7fe fa7e 	bl	8000418 <__aeabi_f2d>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	490a      	ldr	r1, [pc, #40]	; (8001f4c <StartLogicControl+0x50>)
 8001f22:	e9c1 2300 	strd	r2, r3, [r1]
		target_DC_POS = DCDegree;
 8001f26:	4b0a      	ldr	r3, [pc, #40]	; (8001f50 <StartLogicControl+0x54>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7fe fa74 	bl	8000418 <__aeabi_f2d>
 8001f30:	4602      	mov	r2, r0
 8001f32:	460b      	mov	r3, r1
 8001f34:	4907      	ldr	r1, [pc, #28]	; (8001f54 <StartLogicControl+0x58>)
 8001f36:	e9c1 2300 	strd	r2, r3, [r1]
	}
    osDelay(1);
 8001f3a:	2001      	movs	r0, #1
 8001f3c:	f002 ff5a 	bl	8004df4 <osDelay>
	if(HomeFound == 0)
 8001f40:	e7e0      	b.n	8001f04 <StartLogicControl+0x8>
 8001f42:	bf00      	nop
 8001f44:	200003da 	.word	0x200003da
 8001f48:	20000674 	.word	0x20000674
 8001f4c:	20000288 	.word	0x20000288
 8001f50:	20000678 	.word	0x20000678
 8001f54:	20000298 	.word	0x20000298

08001f58 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a04      	ldr	r2, [pc, #16]	; (8001f78 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d101      	bne.n	8001f6e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001f6a:	f000 fa35 	bl	80023d8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001f6e:	bf00      	nop
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	40012c00 	.word	0x40012c00

08001f7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f80:	b672      	cpsid	i
}
 8001f82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f84:	e7fe      	b.n	8001f84 <Error_Handler+0x8>
	...

08001f88 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f8e:	4b18      	ldr	r3, [pc, #96]	; (8001ff0 <HAL_MspInit+0x68>)
 8001f90:	699b      	ldr	r3, [r3, #24]
 8001f92:	4a17      	ldr	r2, [pc, #92]	; (8001ff0 <HAL_MspInit+0x68>)
 8001f94:	f043 0301 	orr.w	r3, r3, #1
 8001f98:	6193      	str	r3, [r2, #24]
 8001f9a:	4b15      	ldr	r3, [pc, #84]	; (8001ff0 <HAL_MspInit+0x68>)
 8001f9c:	699b      	ldr	r3, [r3, #24]
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	60bb      	str	r3, [r7, #8]
 8001fa4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fa6:	4b12      	ldr	r3, [pc, #72]	; (8001ff0 <HAL_MspInit+0x68>)
 8001fa8:	69db      	ldr	r3, [r3, #28]
 8001faa:	4a11      	ldr	r2, [pc, #68]	; (8001ff0 <HAL_MspInit+0x68>)
 8001fac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fb0:	61d3      	str	r3, [r2, #28]
 8001fb2:	4b0f      	ldr	r3, [pc, #60]	; (8001ff0 <HAL_MspInit+0x68>)
 8001fb4:	69db      	ldr	r3, [r3, #28]
 8001fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fba:	607b      	str	r3, [r7, #4]
 8001fbc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	210f      	movs	r1, #15
 8001fc2:	f06f 0001 	mvn.w	r0, #1
 8001fc6:	f000 fad8 	bl	800257a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001fca:	4b0a      	ldr	r3, [pc, #40]	; (8001ff4 <HAL_MspInit+0x6c>)
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001fd6:	60fb      	str	r3, [r7, #12]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	4a04      	ldr	r2, [pc, #16]	; (8001ff4 <HAL_MspInit+0x6c>)
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fe6:	bf00      	nop
 8001fe8:	3710      	adds	r7, #16
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40021000 	.word	0x40021000
 8001ff4:	40010000 	.word	0x40010000

08001ff8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002008:	d10b      	bne.n	8002022 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800200a:	4b08      	ldr	r3, [pc, #32]	; (800202c <HAL_TIM_PWM_MspInit+0x34>)
 800200c:	69db      	ldr	r3, [r3, #28]
 800200e:	4a07      	ldr	r2, [pc, #28]	; (800202c <HAL_TIM_PWM_MspInit+0x34>)
 8002010:	f043 0301 	orr.w	r3, r3, #1
 8002014:	61d3      	str	r3, [r2, #28]
 8002016:	4b05      	ldr	r3, [pc, #20]	; (800202c <HAL_TIM_PWM_MspInit+0x34>)
 8002018:	69db      	ldr	r3, [r3, #28]
 800201a:	f003 0301 	and.w	r3, r3, #1
 800201e:	60fb      	str	r3, [r7, #12]
 8002020:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002022:	bf00      	nop
 8002024:	3714      	adds	r7, #20
 8002026:	46bd      	mov	sp, r7
 8002028:	bc80      	pop	{r7}
 800202a:	4770      	bx	lr
 800202c:	40021000 	.word	0x40021000

08002030 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b08a      	sub	sp, #40	; 0x28
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002038:	f107 0318 	add.w	r3, r7, #24
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
 8002040:	605a      	str	r2, [r3, #4]
 8002042:	609a      	str	r2, [r3, #8]
 8002044:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a2a      	ldr	r2, [pc, #168]	; (80020f4 <HAL_TIM_Encoder_MspInit+0xc4>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d124      	bne.n	800209a <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002050:	4b29      	ldr	r3, [pc, #164]	; (80020f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002052:	69db      	ldr	r3, [r3, #28]
 8002054:	4a28      	ldr	r2, [pc, #160]	; (80020f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002056:	f043 0302 	orr.w	r3, r3, #2
 800205a:	61d3      	str	r3, [r2, #28]
 800205c:	4b26      	ldr	r3, [pc, #152]	; (80020f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 800205e:	69db      	ldr	r3, [r3, #28]
 8002060:	f003 0302 	and.w	r3, r3, #2
 8002064:	617b      	str	r3, [r7, #20]
 8002066:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002068:	4b23      	ldr	r3, [pc, #140]	; (80020f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 800206a:	699b      	ldr	r3, [r3, #24]
 800206c:	4a22      	ldr	r2, [pc, #136]	; (80020f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 800206e:	f043 0304 	orr.w	r3, r3, #4
 8002072:	6193      	str	r3, [r2, #24]
 8002074:	4b20      	ldr	r3, [pc, #128]	; (80020f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	f003 0304 	and.w	r3, r3, #4
 800207c:	613b      	str	r3, [r7, #16]
 800207e:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002080:	23c0      	movs	r3, #192	; 0xc0
 8002082:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002084:	2300      	movs	r3, #0
 8002086:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002088:	2300      	movs	r3, #0
 800208a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800208c:	f107 0318 	add.w	r3, r7, #24
 8002090:	4619      	mov	r1, r3
 8002092:	481a      	ldr	r0, [pc, #104]	; (80020fc <HAL_TIM_Encoder_MspInit+0xcc>)
 8002094:	f000 fb4e 	bl	8002734 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002098:	e028      	b.n	80020ec <HAL_TIM_Encoder_MspInit+0xbc>
  else if(htim_encoder->Instance==TIM4)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a18      	ldr	r2, [pc, #96]	; (8002100 <HAL_TIM_Encoder_MspInit+0xd0>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d123      	bne.n	80020ec <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80020a4:	4b14      	ldr	r3, [pc, #80]	; (80020f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 80020a6:	69db      	ldr	r3, [r3, #28]
 80020a8:	4a13      	ldr	r2, [pc, #76]	; (80020f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 80020aa:	f043 0304 	orr.w	r3, r3, #4
 80020ae:	61d3      	str	r3, [r2, #28]
 80020b0:	4b11      	ldr	r3, [pc, #68]	; (80020f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 80020b2:	69db      	ldr	r3, [r3, #28]
 80020b4:	f003 0304 	and.w	r3, r3, #4
 80020b8:	60fb      	str	r3, [r7, #12]
 80020ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020bc:	4b0e      	ldr	r3, [pc, #56]	; (80020f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 80020be:	699b      	ldr	r3, [r3, #24]
 80020c0:	4a0d      	ldr	r2, [pc, #52]	; (80020f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 80020c2:	f043 0308 	orr.w	r3, r3, #8
 80020c6:	6193      	str	r3, [r2, #24]
 80020c8:	4b0b      	ldr	r3, [pc, #44]	; (80020f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	f003 0308 	and.w	r3, r3, #8
 80020d0:	60bb      	str	r3, [r7, #8]
 80020d2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80020d4:	23c0      	movs	r3, #192	; 0xc0
 80020d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020d8:	2300      	movs	r3, #0
 80020da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020dc:	2300      	movs	r3, #0
 80020de:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020e0:	f107 0318 	add.w	r3, r7, #24
 80020e4:	4619      	mov	r1, r3
 80020e6:	4807      	ldr	r0, [pc, #28]	; (8002104 <HAL_TIM_Encoder_MspInit+0xd4>)
 80020e8:	f000 fb24 	bl	8002734 <HAL_GPIO_Init>
}
 80020ec:	bf00      	nop
 80020ee:	3728      	adds	r7, #40	; 0x28
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40000400 	.word	0x40000400
 80020f8:	40021000 	.word	0x40021000
 80020fc:	40010800 	.word	0x40010800
 8002100:	40000800 	.word	0x40000800
 8002104:	40010c00 	.word	0x40010c00

08002108 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b088      	sub	sp, #32
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002110:	f107 0310 	add.w	r3, r7, #16
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	609a      	str	r2, [r3, #8]
 800211c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002126:	d117      	bne.n	8002158 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002128:	4b0d      	ldr	r3, [pc, #52]	; (8002160 <HAL_TIM_MspPostInit+0x58>)
 800212a:	699b      	ldr	r3, [r3, #24]
 800212c:	4a0c      	ldr	r2, [pc, #48]	; (8002160 <HAL_TIM_MspPostInit+0x58>)
 800212e:	f043 0304 	orr.w	r3, r3, #4
 8002132:	6193      	str	r3, [r2, #24]
 8002134:	4b0a      	ldr	r3, [pc, #40]	; (8002160 <HAL_TIM_MspPostInit+0x58>)
 8002136:	699b      	ldr	r3, [r3, #24]
 8002138:	f003 0304 	and.w	r3, r3, #4
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002140:	230e      	movs	r3, #14
 8002142:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002144:	2302      	movs	r3, #2
 8002146:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002148:	2302      	movs	r3, #2
 800214a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800214c:	f107 0310 	add.w	r3, r7, #16
 8002150:	4619      	mov	r1, r3
 8002152:	4804      	ldr	r0, [pc, #16]	; (8002164 <HAL_TIM_MspPostInit+0x5c>)
 8002154:	f000 faee 	bl	8002734 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002158:	bf00      	nop
 800215a:	3720      	adds	r7, #32
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	40021000 	.word	0x40021000
 8002164:	40010800 	.word	0x40010800

08002168 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b088      	sub	sp, #32
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002170:	f107 0310 	add.w	r3, r7, #16
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a20      	ldr	r2, [pc, #128]	; (8002204 <HAL_UART_MspInit+0x9c>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d139      	bne.n	80021fc <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002188:	4b1f      	ldr	r3, [pc, #124]	; (8002208 <HAL_UART_MspInit+0xa0>)
 800218a:	699b      	ldr	r3, [r3, #24]
 800218c:	4a1e      	ldr	r2, [pc, #120]	; (8002208 <HAL_UART_MspInit+0xa0>)
 800218e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002192:	6193      	str	r3, [r2, #24]
 8002194:	4b1c      	ldr	r3, [pc, #112]	; (8002208 <HAL_UART_MspInit+0xa0>)
 8002196:	699b      	ldr	r3, [r3, #24]
 8002198:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a0:	4b19      	ldr	r3, [pc, #100]	; (8002208 <HAL_UART_MspInit+0xa0>)
 80021a2:	699b      	ldr	r3, [r3, #24]
 80021a4:	4a18      	ldr	r2, [pc, #96]	; (8002208 <HAL_UART_MspInit+0xa0>)
 80021a6:	f043 0304 	orr.w	r3, r3, #4
 80021aa:	6193      	str	r3, [r2, #24]
 80021ac:	4b16      	ldr	r3, [pc, #88]	; (8002208 <HAL_UART_MspInit+0xa0>)
 80021ae:	699b      	ldr	r3, [r3, #24]
 80021b0:	f003 0304 	and.w	r3, r3, #4
 80021b4:	60bb      	str	r3, [r7, #8]
 80021b6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80021b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021be:	2302      	movs	r3, #2
 80021c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021c2:	2303      	movs	r3, #3
 80021c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021c6:	f107 0310 	add.w	r3, r7, #16
 80021ca:	4619      	mov	r1, r3
 80021cc:	480f      	ldr	r0, [pc, #60]	; (800220c <HAL_UART_MspInit+0xa4>)
 80021ce:	f000 fab1 	bl	8002734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021d8:	2300      	movs	r3, #0
 80021da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021dc:	2300      	movs	r3, #0
 80021de:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e0:	f107 0310 	add.w	r3, r7, #16
 80021e4:	4619      	mov	r1, r3
 80021e6:	4809      	ldr	r0, [pc, #36]	; (800220c <HAL_UART_MspInit+0xa4>)
 80021e8:	f000 faa4 	bl	8002734 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80021ec:	2200      	movs	r2, #0
 80021ee:	2105      	movs	r1, #5
 80021f0:	2025      	movs	r0, #37	; 0x25
 80021f2:	f000 f9c2 	bl	800257a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80021f6:	2025      	movs	r0, #37	; 0x25
 80021f8:	f000 f9db 	bl	80025b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80021fc:	bf00      	nop
 80021fe:	3720      	adds	r7, #32
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40013800 	.word	0x40013800
 8002208:	40021000 	.word	0x40021000
 800220c:	40010800 	.word	0x40010800

08002210 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b08c      	sub	sp, #48	; 0x30
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002218:	2300      	movs	r3, #0
 800221a:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 800221c:	2300      	movs	r3, #0
 800221e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002220:	2300      	movs	r3, #0
 8002222:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002226:	4b2e      	ldr	r3, [pc, #184]	; (80022e0 <HAL_InitTick+0xd0>)
 8002228:	699b      	ldr	r3, [r3, #24]
 800222a:	4a2d      	ldr	r2, [pc, #180]	; (80022e0 <HAL_InitTick+0xd0>)
 800222c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002230:	6193      	str	r3, [r2, #24]
 8002232:	4b2b      	ldr	r3, [pc, #172]	; (80022e0 <HAL_InitTick+0xd0>)
 8002234:	699b      	ldr	r3, [r3, #24]
 8002236:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800223a:	60bb      	str	r3, [r7, #8]
 800223c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800223e:	f107 020c 	add.w	r2, r7, #12
 8002242:	f107 0310 	add.w	r3, r7, #16
 8002246:	4611      	mov	r1, r2
 8002248:	4618      	mov	r0, r3
 800224a:	f001 f83b 	bl	80032c4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800224e:	f001 f825 	bl	800329c <HAL_RCC_GetPCLK2Freq>
 8002252:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002256:	4a23      	ldr	r2, [pc, #140]	; (80022e4 <HAL_InitTick+0xd4>)
 8002258:	fba2 2303 	umull	r2, r3, r2, r3
 800225c:	0c9b      	lsrs	r3, r3, #18
 800225e:	3b01      	subs	r3, #1
 8002260:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002262:	4b21      	ldr	r3, [pc, #132]	; (80022e8 <HAL_InitTick+0xd8>)
 8002264:	4a21      	ldr	r2, [pc, #132]	; (80022ec <HAL_InitTick+0xdc>)
 8002266:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002268:	4b1f      	ldr	r3, [pc, #124]	; (80022e8 <HAL_InitTick+0xd8>)
 800226a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800226e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002270:	4a1d      	ldr	r2, [pc, #116]	; (80022e8 <HAL_InitTick+0xd8>)
 8002272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002274:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002276:	4b1c      	ldr	r3, [pc, #112]	; (80022e8 <HAL_InitTick+0xd8>)
 8002278:	2200      	movs	r2, #0
 800227a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800227c:	4b1a      	ldr	r3, [pc, #104]	; (80022e8 <HAL_InitTick+0xd8>)
 800227e:	2200      	movs	r2, #0
 8002280:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002282:	4b19      	ldr	r3, [pc, #100]	; (80022e8 <HAL_InitTick+0xd8>)
 8002284:	2200      	movs	r2, #0
 8002286:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002288:	4817      	ldr	r0, [pc, #92]	; (80022e8 <HAL_InitTick+0xd8>)
 800228a:	f001 f869 	bl	8003360 <HAL_TIM_Base_Init>
 800228e:	4603      	mov	r3, r0
 8002290:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8002294:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002298:	2b00      	cmp	r3, #0
 800229a:	d11b      	bne.n	80022d4 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800229c:	4812      	ldr	r0, [pc, #72]	; (80022e8 <HAL_InitTick+0xd8>)
 800229e:	f001 f8b7 	bl	8003410 <HAL_TIM_Base_Start_IT>
 80022a2:	4603      	mov	r3, r0
 80022a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80022a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d111      	bne.n	80022d4 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80022b0:	2019      	movs	r0, #25
 80022b2:	f000 f97e 	bl	80025b2 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2b0f      	cmp	r3, #15
 80022ba:	d808      	bhi.n	80022ce <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 80022bc:	2200      	movs	r2, #0
 80022be:	6879      	ldr	r1, [r7, #4]
 80022c0:	2019      	movs	r0, #25
 80022c2:	f000 f95a 	bl	800257a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80022c6:	4a0a      	ldr	r2, [pc, #40]	; (80022f0 <HAL_InitTick+0xe0>)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6013      	str	r3, [r2, #0]
 80022cc:	e002      	b.n	80022d4 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80022d4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3730      	adds	r7, #48	; 0x30
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	40021000 	.word	0x40021000
 80022e4:	431bde83 	.word	0x431bde83
 80022e8:	20000680 	.word	0x20000680
 80022ec:	40012c00 	.word	0x40012c00
 80022f0:	20000008 	.word	0x20000008

080022f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022f8:	e7fe      	b.n	80022f8 <NMI_Handler+0x4>

080022fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022fa:	b480      	push	{r7}
 80022fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022fe:	e7fe      	b.n	80022fe <HardFault_Handler+0x4>

08002300 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002304:	e7fe      	b.n	8002304 <MemManage_Handler+0x4>

08002306 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002306:	b480      	push	{r7}
 8002308:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800230a:	e7fe      	b.n	800230a <BusFault_Handler+0x4>

0800230c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002310:	e7fe      	b.n	8002310 <UsageFault_Handler+0x4>

08002312 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002312:	b480      	push	{r7}
 8002314:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002316:	bf00      	nop
 8002318:	46bd      	mov	sp, r7
 800231a:	bc80      	pop	{r7}
 800231c:	4770      	bx	lr

0800231e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800231e:	b580      	push	{r7, lr}
 8002320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Home_Pin);
 8002322:	2010      	movs	r0, #16
 8002324:	f000 fbba 	bl	8002a9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002328:	bf00      	nop
 800232a:	bd80      	pop	{r7, pc}

0800232c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002330:	4802      	ldr	r0, [pc, #8]	; (800233c <TIM1_UP_IRQHandler+0x10>)
 8002332:	f001 fb01 	bl	8003938 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002336:	bf00      	nop
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	20000680 	.word	0x20000680

08002340 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002344:	4802      	ldr	r0, [pc, #8]	; (8002350 <USART1_IRQHandler+0x10>)
 8002346:	f001 ffd9 	bl	80042fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800234a:	bf00      	nop
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	20000384 	.word	0x20000384

08002354 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002358:	bf00      	nop
 800235a:	46bd      	mov	sp, r7
 800235c:	bc80      	pop	{r7}
 800235e:	4770      	bx	lr

08002360 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002360:	f7ff fff8 	bl	8002354 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002364:	480b      	ldr	r0, [pc, #44]	; (8002394 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002366:	490c      	ldr	r1, [pc, #48]	; (8002398 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002368:	4a0c      	ldr	r2, [pc, #48]	; (800239c <LoopFillZerobss+0x16>)
  movs r3, #0
 800236a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800236c:	e002      	b.n	8002374 <LoopCopyDataInit>

0800236e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800236e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002370:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002372:	3304      	adds	r3, #4

08002374 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002374:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002376:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002378:	d3f9      	bcc.n	800236e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800237a:	4a09      	ldr	r2, [pc, #36]	; (80023a0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800237c:	4c09      	ldr	r4, [pc, #36]	; (80023a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800237e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002380:	e001      	b.n	8002386 <LoopFillZerobss>

08002382 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002382:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002384:	3204      	adds	r2, #4

08002386 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002386:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002388:	d3fb      	bcc.n	8002382 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800238a:	f003 fea1 	bl	80060d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800238e:	f7ff fa37 	bl	8001800 <main>
  bx lr
 8002392:	4770      	bx	lr
  ldr r0, =_sdata
 8002394:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002398:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800239c:	080061f8 	.word	0x080061f8
  ldr r2, =_sbss
 80023a0:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 80023a4:	20001418 	.word	0x20001418

080023a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80023a8:	e7fe      	b.n	80023a8 <ADC1_2_IRQHandler>
	...

080023ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023b0:	4b08      	ldr	r3, [pc, #32]	; (80023d4 <HAL_Init+0x28>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a07      	ldr	r2, [pc, #28]	; (80023d4 <HAL_Init+0x28>)
 80023b6:	f043 0310 	orr.w	r3, r3, #16
 80023ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023bc:	2003      	movs	r0, #3
 80023be:	f000 f8d1 	bl	8002564 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023c2:	200f      	movs	r0, #15
 80023c4:	f7ff ff24 	bl	8002210 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023c8:	f7ff fdde 	bl	8001f88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	40022000 	.word	0x40022000

080023d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023dc:	4b05      	ldr	r3, [pc, #20]	; (80023f4 <HAL_IncTick+0x1c>)
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	461a      	mov	r2, r3
 80023e2:	4b05      	ldr	r3, [pc, #20]	; (80023f8 <HAL_IncTick+0x20>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4413      	add	r3, r2
 80023e8:	4a03      	ldr	r2, [pc, #12]	; (80023f8 <HAL_IncTick+0x20>)
 80023ea:	6013      	str	r3, [r2, #0]
}
 80023ec:	bf00      	nop
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bc80      	pop	{r7}
 80023f2:	4770      	bx	lr
 80023f4:	2000000c 	.word	0x2000000c
 80023f8:	200006c8 	.word	0x200006c8

080023fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002400:	4b02      	ldr	r3, [pc, #8]	; (800240c <HAL_GetTick+0x10>)
 8002402:	681b      	ldr	r3, [r3, #0]
}
 8002404:	4618      	mov	r0, r3
 8002406:	46bd      	mov	sp, r7
 8002408:	bc80      	pop	{r7}
 800240a:	4770      	bx	lr
 800240c:	200006c8 	.word	0x200006c8

08002410 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f003 0307 	and.w	r3, r3, #7
 800241e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002420:	4b0c      	ldr	r3, [pc, #48]	; (8002454 <__NVIC_SetPriorityGrouping+0x44>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002426:	68ba      	ldr	r2, [r7, #8]
 8002428:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800242c:	4013      	ands	r3, r2
 800242e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002438:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800243c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002440:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002442:	4a04      	ldr	r2, [pc, #16]	; (8002454 <__NVIC_SetPriorityGrouping+0x44>)
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	60d3      	str	r3, [r2, #12]
}
 8002448:	bf00      	nop
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	bc80      	pop	{r7}
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	e000ed00 	.word	0xe000ed00

08002458 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800245c:	4b04      	ldr	r3, [pc, #16]	; (8002470 <__NVIC_GetPriorityGrouping+0x18>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	0a1b      	lsrs	r3, r3, #8
 8002462:	f003 0307 	and.w	r3, r3, #7
}
 8002466:	4618      	mov	r0, r3
 8002468:	46bd      	mov	sp, r7
 800246a:	bc80      	pop	{r7}
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	e000ed00 	.word	0xe000ed00

08002474 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800247e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002482:	2b00      	cmp	r3, #0
 8002484:	db0b      	blt.n	800249e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	f003 021f 	and.w	r2, r3, #31
 800248c:	4906      	ldr	r1, [pc, #24]	; (80024a8 <__NVIC_EnableIRQ+0x34>)
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	095b      	lsrs	r3, r3, #5
 8002494:	2001      	movs	r0, #1
 8002496:	fa00 f202 	lsl.w	r2, r0, r2
 800249a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800249e:	bf00      	nop
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bc80      	pop	{r7}
 80024a6:	4770      	bx	lr
 80024a8:	e000e100 	.word	0xe000e100

080024ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	6039      	str	r1, [r7, #0]
 80024b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	db0a      	blt.n	80024d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	b2da      	uxtb	r2, r3
 80024c4:	490c      	ldr	r1, [pc, #48]	; (80024f8 <__NVIC_SetPriority+0x4c>)
 80024c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ca:	0112      	lsls	r2, r2, #4
 80024cc:	b2d2      	uxtb	r2, r2
 80024ce:	440b      	add	r3, r1
 80024d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024d4:	e00a      	b.n	80024ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	b2da      	uxtb	r2, r3
 80024da:	4908      	ldr	r1, [pc, #32]	; (80024fc <__NVIC_SetPriority+0x50>)
 80024dc:	79fb      	ldrb	r3, [r7, #7]
 80024de:	f003 030f 	and.w	r3, r3, #15
 80024e2:	3b04      	subs	r3, #4
 80024e4:	0112      	lsls	r2, r2, #4
 80024e6:	b2d2      	uxtb	r2, r2
 80024e8:	440b      	add	r3, r1
 80024ea:	761a      	strb	r2, [r3, #24]
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bc80      	pop	{r7}
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	e000e100 	.word	0xe000e100
 80024fc:	e000ed00 	.word	0xe000ed00

08002500 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002500:	b480      	push	{r7}
 8002502:	b089      	sub	sp, #36	; 0x24
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f003 0307 	and.w	r3, r3, #7
 8002512:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	f1c3 0307 	rsb	r3, r3, #7
 800251a:	2b04      	cmp	r3, #4
 800251c:	bf28      	it	cs
 800251e:	2304      	movcs	r3, #4
 8002520:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	3304      	adds	r3, #4
 8002526:	2b06      	cmp	r3, #6
 8002528:	d902      	bls.n	8002530 <NVIC_EncodePriority+0x30>
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	3b03      	subs	r3, #3
 800252e:	e000      	b.n	8002532 <NVIC_EncodePriority+0x32>
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002534:	f04f 32ff 	mov.w	r2, #4294967295
 8002538:	69bb      	ldr	r3, [r7, #24]
 800253a:	fa02 f303 	lsl.w	r3, r2, r3
 800253e:	43da      	mvns	r2, r3
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	401a      	ands	r2, r3
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002548:	f04f 31ff 	mov.w	r1, #4294967295
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	fa01 f303 	lsl.w	r3, r1, r3
 8002552:	43d9      	mvns	r1, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002558:	4313      	orrs	r3, r2
         );
}
 800255a:	4618      	mov	r0, r3
 800255c:	3724      	adds	r7, #36	; 0x24
 800255e:	46bd      	mov	sp, r7
 8002560:	bc80      	pop	{r7}
 8002562:	4770      	bx	lr

08002564 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f7ff ff4f 	bl	8002410 <__NVIC_SetPriorityGrouping>
}
 8002572:	bf00      	nop
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}

0800257a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800257a:	b580      	push	{r7, lr}
 800257c:	b086      	sub	sp, #24
 800257e:	af00      	add	r7, sp, #0
 8002580:	4603      	mov	r3, r0
 8002582:	60b9      	str	r1, [r7, #8]
 8002584:	607a      	str	r2, [r7, #4]
 8002586:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002588:	2300      	movs	r3, #0
 800258a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800258c:	f7ff ff64 	bl	8002458 <__NVIC_GetPriorityGrouping>
 8002590:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	68b9      	ldr	r1, [r7, #8]
 8002596:	6978      	ldr	r0, [r7, #20]
 8002598:	f7ff ffb2 	bl	8002500 <NVIC_EncodePriority>
 800259c:	4602      	mov	r2, r0
 800259e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025a2:	4611      	mov	r1, r2
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7ff ff81 	bl	80024ac <__NVIC_SetPriority>
}
 80025aa:	bf00      	nop
 80025ac:	3718      	adds	r7, #24
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}

080025b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025b2:	b580      	push	{r7, lr}
 80025b4:	b082      	sub	sp, #8
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	4603      	mov	r3, r0
 80025ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c0:	4618      	mov	r0, r3
 80025c2:	f7ff ff57 	bl	8002474 <__NVIC_EnableIRQ>
}
 80025c6:	bf00      	nop
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025ce:	b480      	push	{r7}
 80025d0:	b085      	sub	sp, #20
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025d6:	2300      	movs	r3, #0
 80025d8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d008      	beq.n	80025f8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2204      	movs	r2, #4
 80025ea:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e020      	b.n	800263a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f022 020e 	bic.w	r2, r2, #14
 8002606:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f022 0201 	bic.w	r2, r2, #1
 8002616:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002620:	2101      	movs	r1, #1
 8002622:	fa01 f202 	lsl.w	r2, r1, r2
 8002626:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002638:	7bfb      	ldrb	r3, [r7, #15]
}
 800263a:	4618      	mov	r0, r3
 800263c:	3714      	adds	r7, #20
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr

08002644 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800264c:	2300      	movs	r3, #0
 800264e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002656:	b2db      	uxtb	r3, r3
 8002658:	2b02      	cmp	r3, #2
 800265a:	d005      	beq.n	8002668 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2204      	movs	r2, #4
 8002660:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	73fb      	strb	r3, [r7, #15]
 8002666:	e051      	b.n	800270c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f022 020e 	bic.w	r2, r2, #14
 8002676:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f022 0201 	bic.w	r2, r2, #1
 8002686:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a22      	ldr	r2, [pc, #136]	; (8002718 <HAL_DMA_Abort_IT+0xd4>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d029      	beq.n	80026e6 <HAL_DMA_Abort_IT+0xa2>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a21      	ldr	r2, [pc, #132]	; (800271c <HAL_DMA_Abort_IT+0xd8>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d022      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x9e>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a1f      	ldr	r2, [pc, #124]	; (8002720 <HAL_DMA_Abort_IT+0xdc>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d01a      	beq.n	80026dc <HAL_DMA_Abort_IT+0x98>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a1e      	ldr	r2, [pc, #120]	; (8002724 <HAL_DMA_Abort_IT+0xe0>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d012      	beq.n	80026d6 <HAL_DMA_Abort_IT+0x92>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a1c      	ldr	r2, [pc, #112]	; (8002728 <HAL_DMA_Abort_IT+0xe4>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d00a      	beq.n	80026d0 <HAL_DMA_Abort_IT+0x8c>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a1b      	ldr	r2, [pc, #108]	; (800272c <HAL_DMA_Abort_IT+0xe8>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d102      	bne.n	80026ca <HAL_DMA_Abort_IT+0x86>
 80026c4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80026c8:	e00e      	b.n	80026e8 <HAL_DMA_Abort_IT+0xa4>
 80026ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026ce:	e00b      	b.n	80026e8 <HAL_DMA_Abort_IT+0xa4>
 80026d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026d4:	e008      	b.n	80026e8 <HAL_DMA_Abort_IT+0xa4>
 80026d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026da:	e005      	b.n	80026e8 <HAL_DMA_Abort_IT+0xa4>
 80026dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026e0:	e002      	b.n	80026e8 <HAL_DMA_Abort_IT+0xa4>
 80026e2:	2310      	movs	r3, #16
 80026e4:	e000      	b.n	80026e8 <HAL_DMA_Abort_IT+0xa4>
 80026e6:	2301      	movs	r3, #1
 80026e8:	4a11      	ldr	r2, [pc, #68]	; (8002730 <HAL_DMA_Abort_IT+0xec>)
 80026ea:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2201      	movs	r2, #1
 80026f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002700:	2b00      	cmp	r3, #0
 8002702:	d003      	beq.n	800270c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	4798      	blx	r3
    } 
  }
  return status;
 800270c:	7bfb      	ldrb	r3, [r7, #15]
}
 800270e:	4618      	mov	r0, r3
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	40020008 	.word	0x40020008
 800271c:	4002001c 	.word	0x4002001c
 8002720:	40020030 	.word	0x40020030
 8002724:	40020044 	.word	0x40020044
 8002728:	40020058 	.word	0x40020058
 800272c:	4002006c 	.word	0x4002006c
 8002730:	40020000 	.word	0x40020000

08002734 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002734:	b480      	push	{r7}
 8002736:	b08b      	sub	sp, #44	; 0x2c
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800273e:	2300      	movs	r3, #0
 8002740:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002742:	2300      	movs	r3, #0
 8002744:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002746:	e169      	b.n	8002a1c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002748:	2201      	movs	r2, #1
 800274a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	69fa      	ldr	r2, [r7, #28]
 8002758:	4013      	ands	r3, r2
 800275a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800275c:	69ba      	ldr	r2, [r7, #24]
 800275e:	69fb      	ldr	r3, [r7, #28]
 8002760:	429a      	cmp	r2, r3
 8002762:	f040 8158 	bne.w	8002a16 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	4a9a      	ldr	r2, [pc, #616]	; (80029d4 <HAL_GPIO_Init+0x2a0>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d05e      	beq.n	800282e <HAL_GPIO_Init+0xfa>
 8002770:	4a98      	ldr	r2, [pc, #608]	; (80029d4 <HAL_GPIO_Init+0x2a0>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d875      	bhi.n	8002862 <HAL_GPIO_Init+0x12e>
 8002776:	4a98      	ldr	r2, [pc, #608]	; (80029d8 <HAL_GPIO_Init+0x2a4>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d058      	beq.n	800282e <HAL_GPIO_Init+0xfa>
 800277c:	4a96      	ldr	r2, [pc, #600]	; (80029d8 <HAL_GPIO_Init+0x2a4>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d86f      	bhi.n	8002862 <HAL_GPIO_Init+0x12e>
 8002782:	4a96      	ldr	r2, [pc, #600]	; (80029dc <HAL_GPIO_Init+0x2a8>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d052      	beq.n	800282e <HAL_GPIO_Init+0xfa>
 8002788:	4a94      	ldr	r2, [pc, #592]	; (80029dc <HAL_GPIO_Init+0x2a8>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d869      	bhi.n	8002862 <HAL_GPIO_Init+0x12e>
 800278e:	4a94      	ldr	r2, [pc, #592]	; (80029e0 <HAL_GPIO_Init+0x2ac>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d04c      	beq.n	800282e <HAL_GPIO_Init+0xfa>
 8002794:	4a92      	ldr	r2, [pc, #584]	; (80029e0 <HAL_GPIO_Init+0x2ac>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d863      	bhi.n	8002862 <HAL_GPIO_Init+0x12e>
 800279a:	4a92      	ldr	r2, [pc, #584]	; (80029e4 <HAL_GPIO_Init+0x2b0>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d046      	beq.n	800282e <HAL_GPIO_Init+0xfa>
 80027a0:	4a90      	ldr	r2, [pc, #576]	; (80029e4 <HAL_GPIO_Init+0x2b0>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d85d      	bhi.n	8002862 <HAL_GPIO_Init+0x12e>
 80027a6:	2b12      	cmp	r3, #18
 80027a8:	d82a      	bhi.n	8002800 <HAL_GPIO_Init+0xcc>
 80027aa:	2b12      	cmp	r3, #18
 80027ac:	d859      	bhi.n	8002862 <HAL_GPIO_Init+0x12e>
 80027ae:	a201      	add	r2, pc, #4	; (adr r2, 80027b4 <HAL_GPIO_Init+0x80>)
 80027b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027b4:	0800282f 	.word	0x0800282f
 80027b8:	08002809 	.word	0x08002809
 80027bc:	0800281b 	.word	0x0800281b
 80027c0:	0800285d 	.word	0x0800285d
 80027c4:	08002863 	.word	0x08002863
 80027c8:	08002863 	.word	0x08002863
 80027cc:	08002863 	.word	0x08002863
 80027d0:	08002863 	.word	0x08002863
 80027d4:	08002863 	.word	0x08002863
 80027d8:	08002863 	.word	0x08002863
 80027dc:	08002863 	.word	0x08002863
 80027e0:	08002863 	.word	0x08002863
 80027e4:	08002863 	.word	0x08002863
 80027e8:	08002863 	.word	0x08002863
 80027ec:	08002863 	.word	0x08002863
 80027f0:	08002863 	.word	0x08002863
 80027f4:	08002863 	.word	0x08002863
 80027f8:	08002811 	.word	0x08002811
 80027fc:	08002825 	.word	0x08002825
 8002800:	4a79      	ldr	r2, [pc, #484]	; (80029e8 <HAL_GPIO_Init+0x2b4>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d013      	beq.n	800282e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002806:	e02c      	b.n	8002862 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	623b      	str	r3, [r7, #32]
          break;
 800280e:	e029      	b.n	8002864 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	3304      	adds	r3, #4
 8002816:	623b      	str	r3, [r7, #32]
          break;
 8002818:	e024      	b.n	8002864 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	3308      	adds	r3, #8
 8002820:	623b      	str	r3, [r7, #32]
          break;
 8002822:	e01f      	b.n	8002864 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	330c      	adds	r3, #12
 800282a:	623b      	str	r3, [r7, #32]
          break;
 800282c:	e01a      	b.n	8002864 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d102      	bne.n	800283c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002836:	2304      	movs	r3, #4
 8002838:	623b      	str	r3, [r7, #32]
          break;
 800283a:	e013      	b.n	8002864 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d105      	bne.n	8002850 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002844:	2308      	movs	r3, #8
 8002846:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	69fa      	ldr	r2, [r7, #28]
 800284c:	611a      	str	r2, [r3, #16]
          break;
 800284e:	e009      	b.n	8002864 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002850:	2308      	movs	r3, #8
 8002852:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	69fa      	ldr	r2, [r7, #28]
 8002858:	615a      	str	r2, [r3, #20]
          break;
 800285a:	e003      	b.n	8002864 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800285c:	2300      	movs	r3, #0
 800285e:	623b      	str	r3, [r7, #32]
          break;
 8002860:	e000      	b.n	8002864 <HAL_GPIO_Init+0x130>
          break;
 8002862:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002864:	69bb      	ldr	r3, [r7, #24]
 8002866:	2bff      	cmp	r3, #255	; 0xff
 8002868:	d801      	bhi.n	800286e <HAL_GPIO_Init+0x13a>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	e001      	b.n	8002872 <HAL_GPIO_Init+0x13e>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	3304      	adds	r3, #4
 8002872:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	2bff      	cmp	r3, #255	; 0xff
 8002878:	d802      	bhi.n	8002880 <HAL_GPIO_Init+0x14c>
 800287a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	e002      	b.n	8002886 <HAL_GPIO_Init+0x152>
 8002880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002882:	3b08      	subs	r3, #8
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	210f      	movs	r1, #15
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	fa01 f303 	lsl.w	r3, r1, r3
 8002894:	43db      	mvns	r3, r3
 8002896:	401a      	ands	r2, r3
 8002898:	6a39      	ldr	r1, [r7, #32]
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	fa01 f303 	lsl.w	r3, r1, r3
 80028a0:	431a      	orrs	r2, r3
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	f000 80b1 	beq.w	8002a16 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80028b4:	4b4d      	ldr	r3, [pc, #308]	; (80029ec <HAL_GPIO_Init+0x2b8>)
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	4a4c      	ldr	r2, [pc, #304]	; (80029ec <HAL_GPIO_Init+0x2b8>)
 80028ba:	f043 0301 	orr.w	r3, r3, #1
 80028be:	6193      	str	r3, [r2, #24]
 80028c0:	4b4a      	ldr	r3, [pc, #296]	; (80029ec <HAL_GPIO_Init+0x2b8>)
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	f003 0301 	and.w	r3, r3, #1
 80028c8:	60bb      	str	r3, [r7, #8]
 80028ca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80028cc:	4a48      	ldr	r2, [pc, #288]	; (80029f0 <HAL_GPIO_Init+0x2bc>)
 80028ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d0:	089b      	lsrs	r3, r3, #2
 80028d2:	3302      	adds	r3, #2
 80028d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028d8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80028da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028dc:	f003 0303 	and.w	r3, r3, #3
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	220f      	movs	r2, #15
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	43db      	mvns	r3, r3
 80028ea:	68fa      	ldr	r2, [r7, #12]
 80028ec:	4013      	ands	r3, r2
 80028ee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a40      	ldr	r2, [pc, #256]	; (80029f4 <HAL_GPIO_Init+0x2c0>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d013      	beq.n	8002920 <HAL_GPIO_Init+0x1ec>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a3f      	ldr	r2, [pc, #252]	; (80029f8 <HAL_GPIO_Init+0x2c4>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d00d      	beq.n	800291c <HAL_GPIO_Init+0x1e8>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a3e      	ldr	r2, [pc, #248]	; (80029fc <HAL_GPIO_Init+0x2c8>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d007      	beq.n	8002918 <HAL_GPIO_Init+0x1e4>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a3d      	ldr	r2, [pc, #244]	; (8002a00 <HAL_GPIO_Init+0x2cc>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d101      	bne.n	8002914 <HAL_GPIO_Init+0x1e0>
 8002910:	2303      	movs	r3, #3
 8002912:	e006      	b.n	8002922 <HAL_GPIO_Init+0x1ee>
 8002914:	2304      	movs	r3, #4
 8002916:	e004      	b.n	8002922 <HAL_GPIO_Init+0x1ee>
 8002918:	2302      	movs	r3, #2
 800291a:	e002      	b.n	8002922 <HAL_GPIO_Init+0x1ee>
 800291c:	2301      	movs	r3, #1
 800291e:	e000      	b.n	8002922 <HAL_GPIO_Init+0x1ee>
 8002920:	2300      	movs	r3, #0
 8002922:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002924:	f002 0203 	and.w	r2, r2, #3
 8002928:	0092      	lsls	r2, r2, #2
 800292a:	4093      	lsls	r3, r2
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	4313      	orrs	r3, r2
 8002930:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002932:	492f      	ldr	r1, [pc, #188]	; (80029f0 <HAL_GPIO_Init+0x2bc>)
 8002934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002936:	089b      	lsrs	r3, r3, #2
 8002938:	3302      	adds	r3, #2
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d006      	beq.n	800295a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800294c:	4b2d      	ldr	r3, [pc, #180]	; (8002a04 <HAL_GPIO_Init+0x2d0>)
 800294e:	689a      	ldr	r2, [r3, #8]
 8002950:	492c      	ldr	r1, [pc, #176]	; (8002a04 <HAL_GPIO_Init+0x2d0>)
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	4313      	orrs	r3, r2
 8002956:	608b      	str	r3, [r1, #8]
 8002958:	e006      	b.n	8002968 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800295a:	4b2a      	ldr	r3, [pc, #168]	; (8002a04 <HAL_GPIO_Init+0x2d0>)
 800295c:	689a      	ldr	r2, [r3, #8]
 800295e:	69bb      	ldr	r3, [r7, #24]
 8002960:	43db      	mvns	r3, r3
 8002962:	4928      	ldr	r1, [pc, #160]	; (8002a04 <HAL_GPIO_Init+0x2d0>)
 8002964:	4013      	ands	r3, r2
 8002966:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002970:	2b00      	cmp	r3, #0
 8002972:	d006      	beq.n	8002982 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002974:	4b23      	ldr	r3, [pc, #140]	; (8002a04 <HAL_GPIO_Init+0x2d0>)
 8002976:	68da      	ldr	r2, [r3, #12]
 8002978:	4922      	ldr	r1, [pc, #136]	; (8002a04 <HAL_GPIO_Init+0x2d0>)
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	4313      	orrs	r3, r2
 800297e:	60cb      	str	r3, [r1, #12]
 8002980:	e006      	b.n	8002990 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002982:	4b20      	ldr	r3, [pc, #128]	; (8002a04 <HAL_GPIO_Init+0x2d0>)
 8002984:	68da      	ldr	r2, [r3, #12]
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	43db      	mvns	r3, r3
 800298a:	491e      	ldr	r1, [pc, #120]	; (8002a04 <HAL_GPIO_Init+0x2d0>)
 800298c:	4013      	ands	r3, r2
 800298e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d006      	beq.n	80029aa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800299c:	4b19      	ldr	r3, [pc, #100]	; (8002a04 <HAL_GPIO_Init+0x2d0>)
 800299e:	685a      	ldr	r2, [r3, #4]
 80029a0:	4918      	ldr	r1, [pc, #96]	; (8002a04 <HAL_GPIO_Init+0x2d0>)
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	604b      	str	r3, [r1, #4]
 80029a8:	e006      	b.n	80029b8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80029aa:	4b16      	ldr	r3, [pc, #88]	; (8002a04 <HAL_GPIO_Init+0x2d0>)
 80029ac:	685a      	ldr	r2, [r3, #4]
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	43db      	mvns	r3, r3
 80029b2:	4914      	ldr	r1, [pc, #80]	; (8002a04 <HAL_GPIO_Init+0x2d0>)
 80029b4:	4013      	ands	r3, r2
 80029b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d021      	beq.n	8002a08 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80029c4:	4b0f      	ldr	r3, [pc, #60]	; (8002a04 <HAL_GPIO_Init+0x2d0>)
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	490e      	ldr	r1, [pc, #56]	; (8002a04 <HAL_GPIO_Init+0x2d0>)
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	600b      	str	r3, [r1, #0]
 80029d0:	e021      	b.n	8002a16 <HAL_GPIO_Init+0x2e2>
 80029d2:	bf00      	nop
 80029d4:	10320000 	.word	0x10320000
 80029d8:	10310000 	.word	0x10310000
 80029dc:	10220000 	.word	0x10220000
 80029e0:	10210000 	.word	0x10210000
 80029e4:	10120000 	.word	0x10120000
 80029e8:	10110000 	.word	0x10110000
 80029ec:	40021000 	.word	0x40021000
 80029f0:	40010000 	.word	0x40010000
 80029f4:	40010800 	.word	0x40010800
 80029f8:	40010c00 	.word	0x40010c00
 80029fc:	40011000 	.word	0x40011000
 8002a00:	40011400 	.word	0x40011400
 8002a04:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a08:	4b0b      	ldr	r3, [pc, #44]	; (8002a38 <HAL_GPIO_Init+0x304>)
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	69bb      	ldr	r3, [r7, #24]
 8002a0e:	43db      	mvns	r3, r3
 8002a10:	4909      	ldr	r1, [pc, #36]	; (8002a38 <HAL_GPIO_Init+0x304>)
 8002a12:	4013      	ands	r3, r2
 8002a14:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a18:	3301      	adds	r3, #1
 8002a1a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a22:	fa22 f303 	lsr.w	r3, r2, r3
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	f47f ae8e 	bne.w	8002748 <HAL_GPIO_Init+0x14>
  }
}
 8002a2c:	bf00      	nop
 8002a2e:	bf00      	nop
 8002a30:	372c      	adds	r7, #44	; 0x2c
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bc80      	pop	{r7}
 8002a36:	4770      	bx	lr
 8002a38:	40010400 	.word	0x40010400

08002a3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b085      	sub	sp, #20
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	460b      	mov	r3, r1
 8002a46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	689a      	ldr	r2, [r3, #8]
 8002a4c:	887b      	ldrh	r3, [r7, #2]
 8002a4e:	4013      	ands	r3, r2
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d002      	beq.n	8002a5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a54:	2301      	movs	r3, #1
 8002a56:	73fb      	strb	r3, [r7, #15]
 8002a58:	e001      	b.n	8002a5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3714      	adds	r7, #20
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bc80      	pop	{r7}
 8002a68:	4770      	bx	lr

08002a6a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	b083      	sub	sp, #12
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	6078      	str	r0, [r7, #4]
 8002a72:	460b      	mov	r3, r1
 8002a74:	807b      	strh	r3, [r7, #2]
 8002a76:	4613      	mov	r3, r2
 8002a78:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a7a:	787b      	ldrb	r3, [r7, #1]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d003      	beq.n	8002a88 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a80:	887a      	ldrh	r2, [r7, #2]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a86:	e003      	b.n	8002a90 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a88:	887b      	ldrh	r3, [r7, #2]
 8002a8a:	041a      	lsls	r2, r3, #16
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	611a      	str	r2, [r3, #16]
}
 8002a90:	bf00      	nop
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bc80      	pop	{r7}
 8002a98:	4770      	bx	lr
	...

08002a9c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002aa6:	4b08      	ldr	r3, [pc, #32]	; (8002ac8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002aa8:	695a      	ldr	r2, [r3, #20]
 8002aaa:	88fb      	ldrh	r3, [r7, #6]
 8002aac:	4013      	ands	r3, r2
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d006      	beq.n	8002ac0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ab2:	4a05      	ldr	r2, [pc, #20]	; (8002ac8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ab4:	88fb      	ldrh	r3, [r7, #6]
 8002ab6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ab8:	88fb      	ldrh	r3, [r7, #6]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f000 f806 	bl	8002acc <HAL_GPIO_EXTI_Callback>
  }
}
 8002ac0:	bf00      	nop
 8002ac2:	3708      	adds	r7, #8
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	40010400 	.word	0x40010400

08002acc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002ad6:	bf00      	nop
 8002ad8:	370c      	adds	r7, #12
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bc80      	pop	{r7}
 8002ade:	4770      	bx	lr

08002ae0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b086      	sub	sp, #24
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d101      	bne.n	8002af2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e272      	b.n	8002fd8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	f000 8087 	beq.w	8002c0e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b00:	4b92      	ldr	r3, [pc, #584]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f003 030c 	and.w	r3, r3, #12
 8002b08:	2b04      	cmp	r3, #4
 8002b0a:	d00c      	beq.n	8002b26 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b0c:	4b8f      	ldr	r3, [pc, #572]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f003 030c 	and.w	r3, r3, #12
 8002b14:	2b08      	cmp	r3, #8
 8002b16:	d112      	bne.n	8002b3e <HAL_RCC_OscConfig+0x5e>
 8002b18:	4b8c      	ldr	r3, [pc, #560]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b24:	d10b      	bne.n	8002b3e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b26:	4b89      	ldr	r3, [pc, #548]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d06c      	beq.n	8002c0c <HAL_RCC_OscConfig+0x12c>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d168      	bne.n	8002c0c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e24c      	b.n	8002fd8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b46:	d106      	bne.n	8002b56 <HAL_RCC_OscConfig+0x76>
 8002b48:	4b80      	ldr	r3, [pc, #512]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a7f      	ldr	r2, [pc, #508]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002b4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b52:	6013      	str	r3, [r2, #0]
 8002b54:	e02e      	b.n	8002bb4 <HAL_RCC_OscConfig+0xd4>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d10c      	bne.n	8002b78 <HAL_RCC_OscConfig+0x98>
 8002b5e:	4b7b      	ldr	r3, [pc, #492]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a7a      	ldr	r2, [pc, #488]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002b64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b68:	6013      	str	r3, [r2, #0]
 8002b6a:	4b78      	ldr	r3, [pc, #480]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a77      	ldr	r2, [pc, #476]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002b70:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b74:	6013      	str	r3, [r2, #0]
 8002b76:	e01d      	b.n	8002bb4 <HAL_RCC_OscConfig+0xd4>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b80:	d10c      	bne.n	8002b9c <HAL_RCC_OscConfig+0xbc>
 8002b82:	4b72      	ldr	r3, [pc, #456]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a71      	ldr	r2, [pc, #452]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002b88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b8c:	6013      	str	r3, [r2, #0]
 8002b8e:	4b6f      	ldr	r3, [pc, #444]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a6e      	ldr	r2, [pc, #440]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002b94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b98:	6013      	str	r3, [r2, #0]
 8002b9a:	e00b      	b.n	8002bb4 <HAL_RCC_OscConfig+0xd4>
 8002b9c:	4b6b      	ldr	r3, [pc, #428]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a6a      	ldr	r2, [pc, #424]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002ba2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ba6:	6013      	str	r3, [r2, #0]
 8002ba8:	4b68      	ldr	r3, [pc, #416]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a67      	ldr	r2, [pc, #412]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002bae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bb2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d013      	beq.n	8002be4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bbc:	f7ff fc1e 	bl	80023fc <HAL_GetTick>
 8002bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bc2:	e008      	b.n	8002bd6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bc4:	f7ff fc1a 	bl	80023fc <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	2b64      	cmp	r3, #100	; 0x64
 8002bd0:	d901      	bls.n	8002bd6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e200      	b.n	8002fd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bd6:	4b5d      	ldr	r3, [pc, #372]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d0f0      	beq.n	8002bc4 <HAL_RCC_OscConfig+0xe4>
 8002be2:	e014      	b.n	8002c0e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be4:	f7ff fc0a 	bl	80023fc <HAL_GetTick>
 8002be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bea:	e008      	b.n	8002bfe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bec:	f7ff fc06 	bl	80023fc <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b64      	cmp	r3, #100	; 0x64
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e1ec      	b.n	8002fd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bfe:	4b53      	ldr	r3, [pc, #332]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d1f0      	bne.n	8002bec <HAL_RCC_OscConfig+0x10c>
 8002c0a:	e000      	b.n	8002c0e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0302 	and.w	r3, r3, #2
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d063      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c1a:	4b4c      	ldr	r3, [pc, #304]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	f003 030c 	and.w	r3, r3, #12
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d00b      	beq.n	8002c3e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c26:	4b49      	ldr	r3, [pc, #292]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f003 030c 	and.w	r3, r3, #12
 8002c2e:	2b08      	cmp	r3, #8
 8002c30:	d11c      	bne.n	8002c6c <HAL_RCC_OscConfig+0x18c>
 8002c32:	4b46      	ldr	r3, [pc, #280]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d116      	bne.n	8002c6c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c3e:	4b43      	ldr	r3, [pc, #268]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 0302 	and.w	r3, r3, #2
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d005      	beq.n	8002c56 <HAL_RCC_OscConfig+0x176>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d001      	beq.n	8002c56 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e1c0      	b.n	8002fd8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c56:	4b3d      	ldr	r3, [pc, #244]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	695b      	ldr	r3, [r3, #20]
 8002c62:	00db      	lsls	r3, r3, #3
 8002c64:	4939      	ldr	r1, [pc, #228]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c6a:	e03a      	b.n	8002ce2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	691b      	ldr	r3, [r3, #16]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d020      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c74:	4b36      	ldr	r3, [pc, #216]	; (8002d50 <HAL_RCC_OscConfig+0x270>)
 8002c76:	2201      	movs	r2, #1
 8002c78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c7a:	f7ff fbbf 	bl	80023fc <HAL_GetTick>
 8002c7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c80:	e008      	b.n	8002c94 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c82:	f7ff fbbb 	bl	80023fc <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d901      	bls.n	8002c94 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	e1a1      	b.n	8002fd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c94:	4b2d      	ldr	r3, [pc, #180]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0302 	and.w	r3, r3, #2
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d0f0      	beq.n	8002c82 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ca0:	4b2a      	ldr	r3, [pc, #168]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	695b      	ldr	r3, [r3, #20]
 8002cac:	00db      	lsls	r3, r3, #3
 8002cae:	4927      	ldr	r1, [pc, #156]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	600b      	str	r3, [r1, #0]
 8002cb4:	e015      	b.n	8002ce2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cb6:	4b26      	ldr	r3, [pc, #152]	; (8002d50 <HAL_RCC_OscConfig+0x270>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cbc:	f7ff fb9e 	bl	80023fc <HAL_GetTick>
 8002cc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cc2:	e008      	b.n	8002cd6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cc4:	f7ff fb9a 	bl	80023fc <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e180      	b.n	8002fd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cd6:	4b1d      	ldr	r3, [pc, #116]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1f0      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0308 	and.w	r3, r3, #8
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d03a      	beq.n	8002d64 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	699b      	ldr	r3, [r3, #24]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d019      	beq.n	8002d2a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cf6:	4b17      	ldr	r3, [pc, #92]	; (8002d54 <HAL_RCC_OscConfig+0x274>)
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cfc:	f7ff fb7e 	bl	80023fc <HAL_GetTick>
 8002d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d02:	e008      	b.n	8002d16 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d04:	f7ff fb7a 	bl	80023fc <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	2b02      	cmp	r3, #2
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e160      	b.n	8002fd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d16:	4b0d      	ldr	r3, [pc, #52]	; (8002d4c <HAL_RCC_OscConfig+0x26c>)
 8002d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d1a:	f003 0302 	and.w	r3, r3, #2
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d0f0      	beq.n	8002d04 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002d22:	2001      	movs	r0, #1
 8002d24:	f000 fafe 	bl	8003324 <RCC_Delay>
 8002d28:	e01c      	b.n	8002d64 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d2a:	4b0a      	ldr	r3, [pc, #40]	; (8002d54 <HAL_RCC_OscConfig+0x274>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d30:	f7ff fb64 	bl	80023fc <HAL_GetTick>
 8002d34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d36:	e00f      	b.n	8002d58 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d38:	f7ff fb60 	bl	80023fc <HAL_GetTick>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d908      	bls.n	8002d58 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e146      	b.n	8002fd8 <HAL_RCC_OscConfig+0x4f8>
 8002d4a:	bf00      	nop
 8002d4c:	40021000 	.word	0x40021000
 8002d50:	42420000 	.word	0x42420000
 8002d54:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d58:	4b92      	ldr	r3, [pc, #584]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d5c:	f003 0302 	and.w	r3, r3, #2
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d1e9      	bne.n	8002d38 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 0304 	and.w	r3, r3, #4
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	f000 80a6 	beq.w	8002ebe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d72:	2300      	movs	r3, #0
 8002d74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d76:	4b8b      	ldr	r3, [pc, #556]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002d78:	69db      	ldr	r3, [r3, #28]
 8002d7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d10d      	bne.n	8002d9e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d82:	4b88      	ldr	r3, [pc, #544]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002d84:	69db      	ldr	r3, [r3, #28]
 8002d86:	4a87      	ldr	r2, [pc, #540]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002d88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d8c:	61d3      	str	r3, [r2, #28]
 8002d8e:	4b85      	ldr	r3, [pc, #532]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002d90:	69db      	ldr	r3, [r3, #28]
 8002d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d96:	60bb      	str	r3, [r7, #8]
 8002d98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d9e:	4b82      	ldr	r3, [pc, #520]	; (8002fa8 <HAL_RCC_OscConfig+0x4c8>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d118      	bne.n	8002ddc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002daa:	4b7f      	ldr	r3, [pc, #508]	; (8002fa8 <HAL_RCC_OscConfig+0x4c8>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a7e      	ldr	r2, [pc, #504]	; (8002fa8 <HAL_RCC_OscConfig+0x4c8>)
 8002db0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002db4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002db6:	f7ff fb21 	bl	80023fc <HAL_GetTick>
 8002dba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dbc:	e008      	b.n	8002dd0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dbe:	f7ff fb1d 	bl	80023fc <HAL_GetTick>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	1ad3      	subs	r3, r2, r3
 8002dc8:	2b64      	cmp	r3, #100	; 0x64
 8002dca:	d901      	bls.n	8002dd0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	e103      	b.n	8002fd8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dd0:	4b75      	ldr	r3, [pc, #468]	; (8002fa8 <HAL_RCC_OscConfig+0x4c8>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d0f0      	beq.n	8002dbe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d106      	bne.n	8002df2 <HAL_RCC_OscConfig+0x312>
 8002de4:	4b6f      	ldr	r3, [pc, #444]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002de6:	6a1b      	ldr	r3, [r3, #32]
 8002de8:	4a6e      	ldr	r2, [pc, #440]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002dea:	f043 0301 	orr.w	r3, r3, #1
 8002dee:	6213      	str	r3, [r2, #32]
 8002df0:	e02d      	b.n	8002e4e <HAL_RCC_OscConfig+0x36e>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d10c      	bne.n	8002e14 <HAL_RCC_OscConfig+0x334>
 8002dfa:	4b6a      	ldr	r3, [pc, #424]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002dfc:	6a1b      	ldr	r3, [r3, #32]
 8002dfe:	4a69      	ldr	r2, [pc, #420]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002e00:	f023 0301 	bic.w	r3, r3, #1
 8002e04:	6213      	str	r3, [r2, #32]
 8002e06:	4b67      	ldr	r3, [pc, #412]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002e08:	6a1b      	ldr	r3, [r3, #32]
 8002e0a:	4a66      	ldr	r2, [pc, #408]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002e0c:	f023 0304 	bic.w	r3, r3, #4
 8002e10:	6213      	str	r3, [r2, #32]
 8002e12:	e01c      	b.n	8002e4e <HAL_RCC_OscConfig+0x36e>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	2b05      	cmp	r3, #5
 8002e1a:	d10c      	bne.n	8002e36 <HAL_RCC_OscConfig+0x356>
 8002e1c:	4b61      	ldr	r3, [pc, #388]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002e1e:	6a1b      	ldr	r3, [r3, #32]
 8002e20:	4a60      	ldr	r2, [pc, #384]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002e22:	f043 0304 	orr.w	r3, r3, #4
 8002e26:	6213      	str	r3, [r2, #32]
 8002e28:	4b5e      	ldr	r3, [pc, #376]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	4a5d      	ldr	r2, [pc, #372]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002e2e:	f043 0301 	orr.w	r3, r3, #1
 8002e32:	6213      	str	r3, [r2, #32]
 8002e34:	e00b      	b.n	8002e4e <HAL_RCC_OscConfig+0x36e>
 8002e36:	4b5b      	ldr	r3, [pc, #364]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002e38:	6a1b      	ldr	r3, [r3, #32]
 8002e3a:	4a5a      	ldr	r2, [pc, #360]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002e3c:	f023 0301 	bic.w	r3, r3, #1
 8002e40:	6213      	str	r3, [r2, #32]
 8002e42:	4b58      	ldr	r3, [pc, #352]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002e44:	6a1b      	ldr	r3, [r3, #32]
 8002e46:	4a57      	ldr	r2, [pc, #348]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002e48:	f023 0304 	bic.w	r3, r3, #4
 8002e4c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	68db      	ldr	r3, [r3, #12]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d015      	beq.n	8002e82 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e56:	f7ff fad1 	bl	80023fc <HAL_GetTick>
 8002e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e5c:	e00a      	b.n	8002e74 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e5e:	f7ff facd 	bl	80023fc <HAL_GetTick>
 8002e62:	4602      	mov	r2, r0
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	1ad3      	subs	r3, r2, r3
 8002e68:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d901      	bls.n	8002e74 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e70:	2303      	movs	r3, #3
 8002e72:	e0b1      	b.n	8002fd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e74:	4b4b      	ldr	r3, [pc, #300]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002e76:	6a1b      	ldr	r3, [r3, #32]
 8002e78:	f003 0302 	and.w	r3, r3, #2
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d0ee      	beq.n	8002e5e <HAL_RCC_OscConfig+0x37e>
 8002e80:	e014      	b.n	8002eac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e82:	f7ff fabb 	bl	80023fc <HAL_GetTick>
 8002e86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e88:	e00a      	b.n	8002ea0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e8a:	f7ff fab7 	bl	80023fc <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d901      	bls.n	8002ea0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002e9c:	2303      	movs	r3, #3
 8002e9e:	e09b      	b.n	8002fd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ea0:	4b40      	ldr	r3, [pc, #256]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002ea2:	6a1b      	ldr	r3, [r3, #32]
 8002ea4:	f003 0302 	and.w	r3, r3, #2
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1ee      	bne.n	8002e8a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002eac:	7dfb      	ldrb	r3, [r7, #23]
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d105      	bne.n	8002ebe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eb2:	4b3c      	ldr	r3, [pc, #240]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002eb4:	69db      	ldr	r3, [r3, #28]
 8002eb6:	4a3b      	ldr	r2, [pc, #236]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002eb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ebc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	69db      	ldr	r3, [r3, #28]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	f000 8087 	beq.w	8002fd6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ec8:	4b36      	ldr	r3, [pc, #216]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f003 030c 	and.w	r3, r3, #12
 8002ed0:	2b08      	cmp	r3, #8
 8002ed2:	d061      	beq.n	8002f98 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	69db      	ldr	r3, [r3, #28]
 8002ed8:	2b02      	cmp	r3, #2
 8002eda:	d146      	bne.n	8002f6a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002edc:	4b33      	ldr	r3, [pc, #204]	; (8002fac <HAL_RCC_OscConfig+0x4cc>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee2:	f7ff fa8b 	bl	80023fc <HAL_GetTick>
 8002ee6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ee8:	e008      	b.n	8002efc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eea:	f7ff fa87 	bl	80023fc <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d901      	bls.n	8002efc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	e06d      	b.n	8002fd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002efc:	4b29      	ldr	r3, [pc, #164]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d1f0      	bne.n	8002eea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a1b      	ldr	r3, [r3, #32]
 8002f0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f10:	d108      	bne.n	8002f24 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f12:	4b24      	ldr	r3, [pc, #144]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	4921      	ldr	r1, [pc, #132]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002f20:	4313      	orrs	r3, r2
 8002f22:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f24:	4b1f      	ldr	r3, [pc, #124]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a19      	ldr	r1, [r3, #32]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f34:	430b      	orrs	r3, r1
 8002f36:	491b      	ldr	r1, [pc, #108]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f3c:	4b1b      	ldr	r3, [pc, #108]	; (8002fac <HAL_RCC_OscConfig+0x4cc>)
 8002f3e:	2201      	movs	r2, #1
 8002f40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f42:	f7ff fa5b 	bl	80023fc <HAL_GetTick>
 8002f46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f48:	e008      	b.n	8002f5c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f4a:	f7ff fa57 	bl	80023fc <HAL_GetTick>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d901      	bls.n	8002f5c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e03d      	b.n	8002fd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f5c:	4b11      	ldr	r3, [pc, #68]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d0f0      	beq.n	8002f4a <HAL_RCC_OscConfig+0x46a>
 8002f68:	e035      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f6a:	4b10      	ldr	r3, [pc, #64]	; (8002fac <HAL_RCC_OscConfig+0x4cc>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f70:	f7ff fa44 	bl	80023fc <HAL_GetTick>
 8002f74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f76:	e008      	b.n	8002f8a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f78:	f7ff fa40 	bl	80023fc <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d901      	bls.n	8002f8a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e026      	b.n	8002fd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f8a:	4b06      	ldr	r3, [pc, #24]	; (8002fa4 <HAL_RCC_OscConfig+0x4c4>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d1f0      	bne.n	8002f78 <HAL_RCC_OscConfig+0x498>
 8002f96:	e01e      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	69db      	ldr	r3, [r3, #28]
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d107      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e019      	b.n	8002fd8 <HAL_RCC_OscConfig+0x4f8>
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	40007000 	.word	0x40007000
 8002fac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002fb0:	4b0b      	ldr	r3, [pc, #44]	; (8002fe0 <HAL_RCC_OscConfig+0x500>)
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a1b      	ldr	r3, [r3, #32]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d106      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d001      	beq.n	8002fd6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e000      	b.n	8002fd8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3718      	adds	r7, #24
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	40021000 	.word	0x40021000

08002fe4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d101      	bne.n	8002ff8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e0d0      	b.n	800319a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ff8:	4b6a      	ldr	r3, [pc, #424]	; (80031a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0307 	and.w	r3, r3, #7
 8003000:	683a      	ldr	r2, [r7, #0]
 8003002:	429a      	cmp	r2, r3
 8003004:	d910      	bls.n	8003028 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003006:	4b67      	ldr	r3, [pc, #412]	; (80031a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f023 0207 	bic.w	r2, r3, #7
 800300e:	4965      	ldr	r1, [pc, #404]	; (80031a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	4313      	orrs	r3, r2
 8003014:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003016:	4b63      	ldr	r3, [pc, #396]	; (80031a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0307 	and.w	r3, r3, #7
 800301e:	683a      	ldr	r2, [r7, #0]
 8003020:	429a      	cmp	r2, r3
 8003022:	d001      	beq.n	8003028 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e0b8      	b.n	800319a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0302 	and.w	r3, r3, #2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d020      	beq.n	8003076 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0304 	and.w	r3, r3, #4
 800303c:	2b00      	cmp	r3, #0
 800303e:	d005      	beq.n	800304c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003040:	4b59      	ldr	r3, [pc, #356]	; (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	4a58      	ldr	r2, [pc, #352]	; (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003046:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800304a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0308 	and.w	r3, r3, #8
 8003054:	2b00      	cmp	r3, #0
 8003056:	d005      	beq.n	8003064 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003058:	4b53      	ldr	r3, [pc, #332]	; (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	4a52      	ldr	r2, [pc, #328]	; (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 800305e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003062:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003064:	4b50      	ldr	r3, [pc, #320]	; (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	494d      	ldr	r1, [pc, #308]	; (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003072:	4313      	orrs	r3, r2
 8003074:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	d040      	beq.n	8003104 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d107      	bne.n	800309a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800308a:	4b47      	ldr	r3, [pc, #284]	; (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d115      	bne.n	80030c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e07f      	b.n	800319a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	2b02      	cmp	r3, #2
 80030a0:	d107      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030a2:	4b41      	ldr	r3, [pc, #260]	; (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d109      	bne.n	80030c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e073      	b.n	800319a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030b2:	4b3d      	ldr	r3, [pc, #244]	; (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d101      	bne.n	80030c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e06b      	b.n	800319a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030c2:	4b39      	ldr	r3, [pc, #228]	; (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	f023 0203 	bic.w	r2, r3, #3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	4936      	ldr	r1, [pc, #216]	; (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 80030d0:	4313      	orrs	r3, r2
 80030d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030d4:	f7ff f992 	bl	80023fc <HAL_GetTick>
 80030d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030da:	e00a      	b.n	80030f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030dc:	f7ff f98e 	bl	80023fc <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d901      	bls.n	80030f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e053      	b.n	800319a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030f2:	4b2d      	ldr	r3, [pc, #180]	; (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	f003 020c 	and.w	r2, r3, #12
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	429a      	cmp	r2, r3
 8003102:	d1eb      	bne.n	80030dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003104:	4b27      	ldr	r3, [pc, #156]	; (80031a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0307 	and.w	r3, r3, #7
 800310c:	683a      	ldr	r2, [r7, #0]
 800310e:	429a      	cmp	r2, r3
 8003110:	d210      	bcs.n	8003134 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003112:	4b24      	ldr	r3, [pc, #144]	; (80031a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f023 0207 	bic.w	r2, r3, #7
 800311a:	4922      	ldr	r1, [pc, #136]	; (80031a4 <HAL_RCC_ClockConfig+0x1c0>)
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	4313      	orrs	r3, r2
 8003120:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003122:	4b20      	ldr	r3, [pc, #128]	; (80031a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 0307 	and.w	r3, r3, #7
 800312a:	683a      	ldr	r2, [r7, #0]
 800312c:	429a      	cmp	r2, r3
 800312e:	d001      	beq.n	8003134 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e032      	b.n	800319a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0304 	and.w	r3, r3, #4
 800313c:	2b00      	cmp	r3, #0
 800313e:	d008      	beq.n	8003152 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003140:	4b19      	ldr	r3, [pc, #100]	; (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	4916      	ldr	r1, [pc, #88]	; (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 800314e:	4313      	orrs	r3, r2
 8003150:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0308 	and.w	r3, r3, #8
 800315a:	2b00      	cmp	r3, #0
 800315c:	d009      	beq.n	8003172 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800315e:	4b12      	ldr	r3, [pc, #72]	; (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	691b      	ldr	r3, [r3, #16]
 800316a:	00db      	lsls	r3, r3, #3
 800316c:	490e      	ldr	r1, [pc, #56]	; (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 800316e:	4313      	orrs	r3, r2
 8003170:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003172:	f000 f821 	bl	80031b8 <HAL_RCC_GetSysClockFreq>
 8003176:	4602      	mov	r2, r0
 8003178:	4b0b      	ldr	r3, [pc, #44]	; (80031a8 <HAL_RCC_ClockConfig+0x1c4>)
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	091b      	lsrs	r3, r3, #4
 800317e:	f003 030f 	and.w	r3, r3, #15
 8003182:	490a      	ldr	r1, [pc, #40]	; (80031ac <HAL_RCC_ClockConfig+0x1c8>)
 8003184:	5ccb      	ldrb	r3, [r1, r3]
 8003186:	fa22 f303 	lsr.w	r3, r2, r3
 800318a:	4a09      	ldr	r2, [pc, #36]	; (80031b0 <HAL_RCC_ClockConfig+0x1cc>)
 800318c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800318e:	4b09      	ldr	r3, [pc, #36]	; (80031b4 <HAL_RCC_ClockConfig+0x1d0>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4618      	mov	r0, r3
 8003194:	f7ff f83c 	bl	8002210 <HAL_InitTick>

  return HAL_OK;
 8003198:	2300      	movs	r3, #0
}
 800319a:	4618      	mov	r0, r3
 800319c:	3710      	adds	r7, #16
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	40022000 	.word	0x40022000
 80031a8:	40021000 	.word	0x40021000
 80031ac:	080061c4 	.word	0x080061c4
 80031b0:	20000004 	.word	0x20000004
 80031b4:	20000008 	.word	0x20000008

080031b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b087      	sub	sp, #28
 80031bc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80031be:	2300      	movs	r3, #0
 80031c0:	60fb      	str	r3, [r7, #12]
 80031c2:	2300      	movs	r3, #0
 80031c4:	60bb      	str	r3, [r7, #8]
 80031c6:	2300      	movs	r3, #0
 80031c8:	617b      	str	r3, [r7, #20]
 80031ca:	2300      	movs	r3, #0
 80031cc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80031ce:	2300      	movs	r3, #0
 80031d0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80031d2:	4b1e      	ldr	r3, [pc, #120]	; (800324c <HAL_RCC_GetSysClockFreq+0x94>)
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f003 030c 	and.w	r3, r3, #12
 80031de:	2b04      	cmp	r3, #4
 80031e0:	d002      	beq.n	80031e8 <HAL_RCC_GetSysClockFreq+0x30>
 80031e2:	2b08      	cmp	r3, #8
 80031e4:	d003      	beq.n	80031ee <HAL_RCC_GetSysClockFreq+0x36>
 80031e6:	e027      	b.n	8003238 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80031e8:	4b19      	ldr	r3, [pc, #100]	; (8003250 <HAL_RCC_GetSysClockFreq+0x98>)
 80031ea:	613b      	str	r3, [r7, #16]
      break;
 80031ec:	e027      	b.n	800323e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	0c9b      	lsrs	r3, r3, #18
 80031f2:	f003 030f 	and.w	r3, r3, #15
 80031f6:	4a17      	ldr	r2, [pc, #92]	; (8003254 <HAL_RCC_GetSysClockFreq+0x9c>)
 80031f8:	5cd3      	ldrb	r3, [r2, r3]
 80031fa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d010      	beq.n	8003228 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003206:	4b11      	ldr	r3, [pc, #68]	; (800324c <HAL_RCC_GetSysClockFreq+0x94>)
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	0c5b      	lsrs	r3, r3, #17
 800320c:	f003 0301 	and.w	r3, r3, #1
 8003210:	4a11      	ldr	r2, [pc, #68]	; (8003258 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003212:	5cd3      	ldrb	r3, [r2, r3]
 8003214:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a0d      	ldr	r2, [pc, #52]	; (8003250 <HAL_RCC_GetSysClockFreq+0x98>)
 800321a:	fb03 f202 	mul.w	r2, r3, r2
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	fbb2 f3f3 	udiv	r3, r2, r3
 8003224:	617b      	str	r3, [r7, #20]
 8003226:	e004      	b.n	8003232 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a0c      	ldr	r2, [pc, #48]	; (800325c <HAL_RCC_GetSysClockFreq+0xa4>)
 800322c:	fb02 f303 	mul.w	r3, r2, r3
 8003230:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	613b      	str	r3, [r7, #16]
      break;
 8003236:	e002      	b.n	800323e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003238:	4b05      	ldr	r3, [pc, #20]	; (8003250 <HAL_RCC_GetSysClockFreq+0x98>)
 800323a:	613b      	str	r3, [r7, #16]
      break;
 800323c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800323e:	693b      	ldr	r3, [r7, #16]
}
 8003240:	4618      	mov	r0, r3
 8003242:	371c      	adds	r7, #28
 8003244:	46bd      	mov	sp, r7
 8003246:	bc80      	pop	{r7}
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	40021000 	.word	0x40021000
 8003250:	007a1200 	.word	0x007a1200
 8003254:	080061dc 	.word	0x080061dc
 8003258:	080061ec 	.word	0x080061ec
 800325c:	003d0900 	.word	0x003d0900

08003260 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003264:	4b02      	ldr	r3, [pc, #8]	; (8003270 <HAL_RCC_GetHCLKFreq+0x10>)
 8003266:	681b      	ldr	r3, [r3, #0]
}
 8003268:	4618      	mov	r0, r3
 800326a:	46bd      	mov	sp, r7
 800326c:	bc80      	pop	{r7}
 800326e:	4770      	bx	lr
 8003270:	20000004 	.word	0x20000004

08003274 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003278:	f7ff fff2 	bl	8003260 <HAL_RCC_GetHCLKFreq>
 800327c:	4602      	mov	r2, r0
 800327e:	4b05      	ldr	r3, [pc, #20]	; (8003294 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	0a1b      	lsrs	r3, r3, #8
 8003284:	f003 0307 	and.w	r3, r3, #7
 8003288:	4903      	ldr	r1, [pc, #12]	; (8003298 <HAL_RCC_GetPCLK1Freq+0x24>)
 800328a:	5ccb      	ldrb	r3, [r1, r3]
 800328c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003290:	4618      	mov	r0, r3
 8003292:	bd80      	pop	{r7, pc}
 8003294:	40021000 	.word	0x40021000
 8003298:	080061d4 	.word	0x080061d4

0800329c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032a0:	f7ff ffde 	bl	8003260 <HAL_RCC_GetHCLKFreq>
 80032a4:	4602      	mov	r2, r0
 80032a6:	4b05      	ldr	r3, [pc, #20]	; (80032bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	0adb      	lsrs	r3, r3, #11
 80032ac:	f003 0307 	and.w	r3, r3, #7
 80032b0:	4903      	ldr	r1, [pc, #12]	; (80032c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032b2:	5ccb      	ldrb	r3, [r1, r3]
 80032b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	40021000 	.word	0x40021000
 80032c0:	080061d4 	.word	0x080061d4

080032c4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	220f      	movs	r2, #15
 80032d2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80032d4:	4b11      	ldr	r3, [pc, #68]	; (800331c <HAL_RCC_GetClockConfig+0x58>)
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f003 0203 	and.w	r2, r3, #3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80032e0:	4b0e      	ldr	r3, [pc, #56]	; (800331c <HAL_RCC_GetClockConfig+0x58>)
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80032ec:	4b0b      	ldr	r3, [pc, #44]	; (800331c <HAL_RCC_GetClockConfig+0x58>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80032f8:	4b08      	ldr	r3, [pc, #32]	; (800331c <HAL_RCC_GetClockConfig+0x58>)
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	08db      	lsrs	r3, r3, #3
 80032fe:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003306:	4b06      	ldr	r3, [pc, #24]	; (8003320 <HAL_RCC_GetClockConfig+0x5c>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0207 	and.w	r2, r3, #7
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003312:	bf00      	nop
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	bc80      	pop	{r7}
 800331a:	4770      	bx	lr
 800331c:	40021000 	.word	0x40021000
 8003320:	40022000 	.word	0x40022000

08003324 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003324:	b480      	push	{r7}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800332c:	4b0a      	ldr	r3, [pc, #40]	; (8003358 <RCC_Delay+0x34>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a0a      	ldr	r2, [pc, #40]	; (800335c <RCC_Delay+0x38>)
 8003332:	fba2 2303 	umull	r2, r3, r2, r3
 8003336:	0a5b      	lsrs	r3, r3, #9
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	fb02 f303 	mul.w	r3, r2, r3
 800333e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003340:	bf00      	nop
  }
  while (Delay --);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	1e5a      	subs	r2, r3, #1
 8003346:	60fa      	str	r2, [r7, #12]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d1f9      	bne.n	8003340 <RCC_Delay+0x1c>
}
 800334c:	bf00      	nop
 800334e:	bf00      	nop
 8003350:	3714      	adds	r7, #20
 8003352:	46bd      	mov	sp, r7
 8003354:	bc80      	pop	{r7}
 8003356:	4770      	bx	lr
 8003358:	20000004 	.word	0x20000004
 800335c:	10624dd3 	.word	0x10624dd3

08003360 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d101      	bne.n	8003372 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e041      	b.n	80033f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003378:	b2db      	uxtb	r3, r3
 800337a:	2b00      	cmp	r3, #0
 800337c:	d106      	bne.n	800338c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f000 f839 	bl	80033fe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2202      	movs	r2, #2
 8003390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	3304      	adds	r3, #4
 800339c:	4619      	mov	r1, r3
 800339e:	4610      	mov	r0, r2
 80033a0:	f000 fcb8 	bl	8003d14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2201      	movs	r2, #1
 80033e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033f4:	2300      	movs	r3, #0
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3708      	adds	r7, #8
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}

080033fe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80033fe:	b480      	push	{r7}
 8003400:	b083      	sub	sp, #12
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003406:	bf00      	nop
 8003408:	370c      	adds	r7, #12
 800340a:	46bd      	mov	sp, r7
 800340c:	bc80      	pop	{r7}
 800340e:	4770      	bx	lr

08003410 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800341e:	b2db      	uxtb	r3, r3
 8003420:	2b01      	cmp	r3, #1
 8003422:	d001      	beq.n	8003428 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e03a      	b.n	800349e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2202      	movs	r2, #2
 800342c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68da      	ldr	r2, [r3, #12]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f042 0201 	orr.w	r2, r2, #1
 800343e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a18      	ldr	r2, [pc, #96]	; (80034a8 <HAL_TIM_Base_Start_IT+0x98>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d00e      	beq.n	8003468 <HAL_TIM_Base_Start_IT+0x58>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003452:	d009      	beq.n	8003468 <HAL_TIM_Base_Start_IT+0x58>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a14      	ldr	r2, [pc, #80]	; (80034ac <HAL_TIM_Base_Start_IT+0x9c>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d004      	beq.n	8003468 <HAL_TIM_Base_Start_IT+0x58>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a13      	ldr	r2, [pc, #76]	; (80034b0 <HAL_TIM_Base_Start_IT+0xa0>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d111      	bne.n	800348c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f003 0307 	and.w	r3, r3, #7
 8003472:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2b06      	cmp	r3, #6
 8003478:	d010      	beq.n	800349c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f042 0201 	orr.w	r2, r2, #1
 8003488:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800348a:	e007      	b.n	800349c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f042 0201 	orr.w	r2, r2, #1
 800349a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3714      	adds	r7, #20
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bc80      	pop	{r7}
 80034a6:	4770      	bx	lr
 80034a8:	40012c00 	.word	0x40012c00
 80034ac:	40000400 	.word	0x40000400
 80034b0:	40000800 	.word	0x40000800

080034b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b082      	sub	sp, #8
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d101      	bne.n	80034c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e041      	b.n	800354a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d106      	bne.n	80034e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2200      	movs	r2, #0
 80034d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f7fe fd8c 	bl	8001ff8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2202      	movs	r2, #2
 80034e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	3304      	adds	r3, #4
 80034f0:	4619      	mov	r1, r3
 80034f2:	4610      	mov	r0, r2
 80034f4:	f000 fc0e 	bl	8003d14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2201      	movs	r2, #1
 80034fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2201      	movs	r2, #1
 800352c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003548:	2300      	movs	r3, #0
}
 800354a:	4618      	mov	r0, r3
 800354c:	3708      	adds	r7, #8
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}
	...

08003554 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d109      	bne.n	8003578 <HAL_TIM_PWM_Start+0x24>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800356a:	b2db      	uxtb	r3, r3
 800356c:	2b01      	cmp	r3, #1
 800356e:	bf14      	ite	ne
 8003570:	2301      	movne	r3, #1
 8003572:	2300      	moveq	r3, #0
 8003574:	b2db      	uxtb	r3, r3
 8003576:	e022      	b.n	80035be <HAL_TIM_PWM_Start+0x6a>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	2b04      	cmp	r3, #4
 800357c:	d109      	bne.n	8003592 <HAL_TIM_PWM_Start+0x3e>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003584:	b2db      	uxtb	r3, r3
 8003586:	2b01      	cmp	r3, #1
 8003588:	bf14      	ite	ne
 800358a:	2301      	movne	r3, #1
 800358c:	2300      	moveq	r3, #0
 800358e:	b2db      	uxtb	r3, r3
 8003590:	e015      	b.n	80035be <HAL_TIM_PWM_Start+0x6a>
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	2b08      	cmp	r3, #8
 8003596:	d109      	bne.n	80035ac <HAL_TIM_PWM_Start+0x58>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	bf14      	ite	ne
 80035a4:	2301      	movne	r3, #1
 80035a6:	2300      	moveq	r3, #0
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	e008      	b.n	80035be <HAL_TIM_PWM_Start+0x6a>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	bf14      	ite	ne
 80035b8:	2301      	movne	r3, #1
 80035ba:	2300      	moveq	r3, #0
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d001      	beq.n	80035c6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e05e      	b.n	8003684 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d104      	bne.n	80035d6 <HAL_TIM_PWM_Start+0x82>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2202      	movs	r2, #2
 80035d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035d4:	e013      	b.n	80035fe <HAL_TIM_PWM_Start+0xaa>
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	2b04      	cmp	r3, #4
 80035da:	d104      	bne.n	80035e6 <HAL_TIM_PWM_Start+0x92>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2202      	movs	r2, #2
 80035e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80035e4:	e00b      	b.n	80035fe <HAL_TIM_PWM_Start+0xaa>
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	2b08      	cmp	r3, #8
 80035ea:	d104      	bne.n	80035f6 <HAL_TIM_PWM_Start+0xa2>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2202      	movs	r2, #2
 80035f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035f4:	e003      	b.n	80035fe <HAL_TIM_PWM_Start+0xaa>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2202      	movs	r2, #2
 80035fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2201      	movs	r2, #1
 8003604:	6839      	ldr	r1, [r7, #0]
 8003606:	4618      	mov	r0, r3
 8003608:	f000 fd6e 	bl	80040e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a1e      	ldr	r2, [pc, #120]	; (800368c <HAL_TIM_PWM_Start+0x138>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d107      	bne.n	8003626 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003624:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a18      	ldr	r2, [pc, #96]	; (800368c <HAL_TIM_PWM_Start+0x138>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d00e      	beq.n	800364e <HAL_TIM_PWM_Start+0xfa>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003638:	d009      	beq.n	800364e <HAL_TIM_PWM_Start+0xfa>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a14      	ldr	r2, [pc, #80]	; (8003690 <HAL_TIM_PWM_Start+0x13c>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d004      	beq.n	800364e <HAL_TIM_PWM_Start+0xfa>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a12      	ldr	r2, [pc, #72]	; (8003694 <HAL_TIM_PWM_Start+0x140>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d111      	bne.n	8003672 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f003 0307 	and.w	r3, r3, #7
 8003658:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2b06      	cmp	r3, #6
 800365e:	d010      	beq.n	8003682 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f042 0201 	orr.w	r2, r2, #1
 800366e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003670:	e007      	b.n	8003682 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f042 0201 	orr.w	r2, r2, #1
 8003680:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003682:	2300      	movs	r3, #0
}
 8003684:	4618      	mov	r0, r3
 8003686:	3710      	adds	r7, #16
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}
 800368c:	40012c00 	.word	0x40012c00
 8003690:	40000400 	.word	0x40000400
 8003694:	40000800 	.word	0x40000800

08003698 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b086      	sub	sp, #24
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d101      	bne.n	80036ac <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e093      	b.n	80037d4 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d106      	bne.n	80036c6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f7fe fcb5 	bl	8002030 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2202      	movs	r2, #2
 80036ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	6812      	ldr	r2, [r2, #0]
 80036d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80036dc:	f023 0307 	bic.w	r3, r3, #7
 80036e0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	3304      	adds	r3, #4
 80036ea:	4619      	mov	r1, r3
 80036ec:	4610      	mov	r0, r2
 80036ee:	f000 fb11 	bl	8003d14 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	699b      	ldr	r3, [r3, #24]
 8003700:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	6a1b      	ldr	r3, [r3, #32]
 8003708:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	4313      	orrs	r3, r2
 8003712:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800371a:	f023 0303 	bic.w	r3, r3, #3
 800371e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	689a      	ldr	r2, [r3, #8]
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	699b      	ldr	r3, [r3, #24]
 8003728:	021b      	lsls	r3, r3, #8
 800372a:	4313      	orrs	r3, r2
 800372c:	693a      	ldr	r2, [r7, #16]
 800372e:	4313      	orrs	r3, r2
 8003730:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003738:	f023 030c 	bic.w	r3, r3, #12
 800373c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003744:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003748:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	68da      	ldr	r2, [r3, #12]
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	69db      	ldr	r3, [r3, #28]
 8003752:	021b      	lsls	r3, r3, #8
 8003754:	4313      	orrs	r3, r2
 8003756:	693a      	ldr	r2, [r7, #16]
 8003758:	4313      	orrs	r3, r2
 800375a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	691b      	ldr	r3, [r3, #16]
 8003760:	011a      	lsls	r2, r3, #4
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	6a1b      	ldr	r3, [r3, #32]
 8003766:	031b      	lsls	r3, r3, #12
 8003768:	4313      	orrs	r3, r2
 800376a:	693a      	ldr	r2, [r7, #16]
 800376c:	4313      	orrs	r3, r2
 800376e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003776:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685a      	ldr	r2, [r3, #4]
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	695b      	ldr	r3, [r3, #20]
 8003780:	011b      	lsls	r3, r3, #4
 8003782:	4313      	orrs	r3, r2
 8003784:	68fa      	ldr	r2, [r7, #12]
 8003786:	4313      	orrs	r3, r2
 8003788:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	697a      	ldr	r2, [r7, #20]
 8003790:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	693a      	ldr	r2, [r7, #16]
 8003798:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	68fa      	ldr	r2, [r7, #12]
 80037a0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2201      	movs	r2, #1
 80037a6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2201      	movs	r2, #1
 80037ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2201      	movs	r2, #1
 80037b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2201      	movs	r2, #1
 80037be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2201      	movs	r2, #1
 80037c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2201      	movs	r2, #1
 80037ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3718      	adds	r7, #24
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037ec:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80037f4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80037fc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003804:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d110      	bne.n	800382e <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800380c:	7bfb      	ldrb	r3, [r7, #15]
 800380e:	2b01      	cmp	r3, #1
 8003810:	d102      	bne.n	8003818 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003812:	7b7b      	ldrb	r3, [r7, #13]
 8003814:	2b01      	cmp	r3, #1
 8003816:	d001      	beq.n	800381c <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e089      	b.n	8003930 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2202      	movs	r2, #2
 8003820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2202      	movs	r2, #2
 8003828:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800382c:	e031      	b.n	8003892 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	2b04      	cmp	r3, #4
 8003832:	d110      	bne.n	8003856 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003834:	7bbb      	ldrb	r3, [r7, #14]
 8003836:	2b01      	cmp	r3, #1
 8003838:	d102      	bne.n	8003840 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800383a:	7b3b      	ldrb	r3, [r7, #12]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d001      	beq.n	8003844 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	e075      	b.n	8003930 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2202      	movs	r2, #2
 8003848:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2202      	movs	r2, #2
 8003850:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003854:	e01d      	b.n	8003892 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003856:	7bfb      	ldrb	r3, [r7, #15]
 8003858:	2b01      	cmp	r3, #1
 800385a:	d108      	bne.n	800386e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800385c:	7bbb      	ldrb	r3, [r7, #14]
 800385e:	2b01      	cmp	r3, #1
 8003860:	d105      	bne.n	800386e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003862:	7b7b      	ldrb	r3, [r7, #13]
 8003864:	2b01      	cmp	r3, #1
 8003866:	d102      	bne.n	800386e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003868:	7b3b      	ldrb	r3, [r7, #12]
 800386a:	2b01      	cmp	r3, #1
 800386c:	d001      	beq.n	8003872 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e05e      	b.n	8003930 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2202      	movs	r2, #2
 8003876:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2202      	movs	r2, #2
 800387e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2202      	movs	r2, #2
 8003886:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2202      	movs	r2, #2
 800388e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d003      	beq.n	80038a0 <HAL_TIM_Encoder_Start_IT+0xc4>
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	2b04      	cmp	r3, #4
 800389c:	d010      	beq.n	80038c0 <HAL_TIM_Encoder_Start_IT+0xe4>
 800389e:	e01f      	b.n	80038e0 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2201      	movs	r2, #1
 80038a6:	2100      	movs	r1, #0
 80038a8:	4618      	mov	r0, r3
 80038aa:	f000 fc1d 	bl	80040e8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68da      	ldr	r2, [r3, #12]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f042 0202 	orr.w	r2, r2, #2
 80038bc:	60da      	str	r2, [r3, #12]
      break;
 80038be:	e02e      	b.n	800391e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2201      	movs	r2, #1
 80038c6:	2104      	movs	r1, #4
 80038c8:	4618      	mov	r0, r3
 80038ca:	f000 fc0d 	bl	80040e8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	68da      	ldr	r2, [r3, #12]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f042 0204 	orr.w	r2, r2, #4
 80038dc:	60da      	str	r2, [r3, #12]
      break;
 80038de:	e01e      	b.n	800391e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	2201      	movs	r2, #1
 80038e6:	2100      	movs	r1, #0
 80038e8:	4618      	mov	r0, r3
 80038ea:	f000 fbfd 	bl	80040e8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2201      	movs	r2, #1
 80038f4:	2104      	movs	r1, #4
 80038f6:	4618      	mov	r0, r3
 80038f8:	f000 fbf6 	bl	80040e8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	68da      	ldr	r2, [r3, #12]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f042 0202 	orr.w	r2, r2, #2
 800390a:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	68da      	ldr	r2, [r3, #12]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f042 0204 	orr.w	r2, r2, #4
 800391a:	60da      	str	r2, [r3, #12]
      break;
 800391c:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f042 0201 	orr.w	r2, r2, #1
 800392c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	3710      	adds	r7, #16
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}

08003938 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	691b      	ldr	r3, [r3, #16]
 8003946:	f003 0302 	and.w	r3, r3, #2
 800394a:	2b02      	cmp	r3, #2
 800394c:	d122      	bne.n	8003994 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	f003 0302 	and.w	r3, r3, #2
 8003958:	2b02      	cmp	r3, #2
 800395a:	d11b      	bne.n	8003994 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f06f 0202 	mvn.w	r2, #2
 8003964:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2201      	movs	r2, #1
 800396a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	699b      	ldr	r3, [r3, #24]
 8003972:	f003 0303 	and.w	r3, r3, #3
 8003976:	2b00      	cmp	r3, #0
 8003978:	d003      	beq.n	8003982 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f000 f9af 	bl	8003cde <HAL_TIM_IC_CaptureCallback>
 8003980:	e005      	b.n	800398e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 f9a2 	bl	8003ccc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f000 f9b1 	bl	8003cf0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	691b      	ldr	r3, [r3, #16]
 800399a:	f003 0304 	and.w	r3, r3, #4
 800399e:	2b04      	cmp	r3, #4
 80039a0:	d122      	bne.n	80039e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	f003 0304 	and.w	r3, r3, #4
 80039ac:	2b04      	cmp	r3, #4
 80039ae:	d11b      	bne.n	80039e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f06f 0204 	mvn.w	r2, #4
 80039b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2202      	movs	r2, #2
 80039be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d003      	beq.n	80039d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f000 f985 	bl	8003cde <HAL_TIM_IC_CaptureCallback>
 80039d4:	e005      	b.n	80039e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 f978 	bl	8003ccc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f000 f987 	bl	8003cf0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	f003 0308 	and.w	r3, r3, #8
 80039f2:	2b08      	cmp	r3, #8
 80039f4:	d122      	bne.n	8003a3c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	f003 0308 	and.w	r3, r3, #8
 8003a00:	2b08      	cmp	r3, #8
 8003a02:	d11b      	bne.n	8003a3c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f06f 0208 	mvn.w	r2, #8
 8003a0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2204      	movs	r2, #4
 8003a12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	69db      	ldr	r3, [r3, #28]
 8003a1a:	f003 0303 	and.w	r3, r3, #3
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d003      	beq.n	8003a2a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f000 f95b 	bl	8003cde <HAL_TIM_IC_CaptureCallback>
 8003a28:	e005      	b.n	8003a36 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f000 f94e 	bl	8003ccc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f000 f95d 	bl	8003cf0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	f003 0310 	and.w	r3, r3, #16
 8003a46:	2b10      	cmp	r3, #16
 8003a48:	d122      	bne.n	8003a90 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	f003 0310 	and.w	r3, r3, #16
 8003a54:	2b10      	cmp	r3, #16
 8003a56:	d11b      	bne.n	8003a90 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f06f 0210 	mvn.w	r2, #16
 8003a60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2208      	movs	r2, #8
 8003a66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	69db      	ldr	r3, [r3, #28]
 8003a6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d003      	beq.n	8003a7e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f000 f931 	bl	8003cde <HAL_TIM_IC_CaptureCallback>
 8003a7c:	e005      	b.n	8003a8a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 f924 	bl	8003ccc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	f000 f933 	bl	8003cf0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	691b      	ldr	r3, [r3, #16]
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d10e      	bne.n	8003abc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	f003 0301 	and.w	r3, r3, #1
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d107      	bne.n	8003abc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f06f 0201 	mvn.w	r2, #1
 8003ab4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f7fe fa4e 	bl	8001f58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ac6:	2b80      	cmp	r3, #128	; 0x80
 8003ac8:	d10e      	bne.n	8003ae8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ad4:	2b80      	cmp	r3, #128	; 0x80
 8003ad6:	d107      	bne.n	8003ae8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ae0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 fb8b 	bl	80041fe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	691b      	ldr	r3, [r3, #16]
 8003aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003af2:	2b40      	cmp	r3, #64	; 0x40
 8003af4:	d10e      	bne.n	8003b14 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b00:	2b40      	cmp	r3, #64	; 0x40
 8003b02:	d107      	bne.n	8003b14 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003b0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f000 f8f7 	bl	8003d02 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	691b      	ldr	r3, [r3, #16]
 8003b1a:	f003 0320 	and.w	r3, r3, #32
 8003b1e:	2b20      	cmp	r3, #32
 8003b20:	d10e      	bne.n	8003b40 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	f003 0320 	and.w	r3, r3, #32
 8003b2c:	2b20      	cmp	r3, #32
 8003b2e:	d107      	bne.n	8003b40 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f06f 0220 	mvn.w	r2, #32
 8003b38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 fb56 	bl	80041ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b40:	bf00      	nop
 8003b42:	3708      	adds	r7, #8
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b086      	sub	sp, #24
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	60b9      	str	r1, [r7, #8]
 8003b52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b54:	2300      	movs	r3, #0
 8003b56:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d101      	bne.n	8003b66 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003b62:	2302      	movs	r3, #2
 8003b64:	e0ae      	b.n	8003cc4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2201      	movs	r2, #1
 8003b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2b0c      	cmp	r3, #12
 8003b72:	f200 809f 	bhi.w	8003cb4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003b76:	a201      	add	r2, pc, #4	; (adr r2, 8003b7c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b7c:	08003bb1 	.word	0x08003bb1
 8003b80:	08003cb5 	.word	0x08003cb5
 8003b84:	08003cb5 	.word	0x08003cb5
 8003b88:	08003cb5 	.word	0x08003cb5
 8003b8c:	08003bf1 	.word	0x08003bf1
 8003b90:	08003cb5 	.word	0x08003cb5
 8003b94:	08003cb5 	.word	0x08003cb5
 8003b98:	08003cb5 	.word	0x08003cb5
 8003b9c:	08003c33 	.word	0x08003c33
 8003ba0:	08003cb5 	.word	0x08003cb5
 8003ba4:	08003cb5 	.word	0x08003cb5
 8003ba8:	08003cb5 	.word	0x08003cb5
 8003bac:	08003c73 	.word	0x08003c73
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	68b9      	ldr	r1, [r7, #8]
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f000 f90e 	bl	8003dd8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	699a      	ldr	r2, [r3, #24]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f042 0208 	orr.w	r2, r2, #8
 8003bca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	699a      	ldr	r2, [r3, #24]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f022 0204 	bic.w	r2, r2, #4
 8003bda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	6999      	ldr	r1, [r3, #24]
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	691a      	ldr	r2, [r3, #16]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	430a      	orrs	r2, r1
 8003bec:	619a      	str	r2, [r3, #24]
      break;
 8003bee:	e064      	b.n	8003cba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	68b9      	ldr	r1, [r7, #8]
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f000 f954 	bl	8003ea4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	699a      	ldr	r2, [r3, #24]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	699a      	ldr	r2, [r3, #24]
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	6999      	ldr	r1, [r3, #24]
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	691b      	ldr	r3, [r3, #16]
 8003c26:	021a      	lsls	r2, r3, #8
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	430a      	orrs	r2, r1
 8003c2e:	619a      	str	r2, [r3, #24]
      break;
 8003c30:	e043      	b.n	8003cba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	68b9      	ldr	r1, [r7, #8]
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f000 f99d 	bl	8003f78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	69da      	ldr	r2, [r3, #28]
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f042 0208 	orr.w	r2, r2, #8
 8003c4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	69da      	ldr	r2, [r3, #28]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f022 0204 	bic.w	r2, r2, #4
 8003c5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	69d9      	ldr	r1, [r3, #28]
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	691a      	ldr	r2, [r3, #16]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	430a      	orrs	r2, r1
 8003c6e:	61da      	str	r2, [r3, #28]
      break;
 8003c70:	e023      	b.n	8003cba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	68b9      	ldr	r1, [r7, #8]
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f000 f9e7 	bl	800404c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	69da      	ldr	r2, [r3, #28]
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	69da      	ldr	r2, [r3, #28]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	69d9      	ldr	r1, [r3, #28]
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	021a      	lsls	r2, r3, #8
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	430a      	orrs	r2, r1
 8003cb0:	61da      	str	r2, [r3, #28]
      break;
 8003cb2:	e002      	b.n	8003cba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	75fb      	strb	r3, [r7, #23]
      break;
 8003cb8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003cc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3718      	adds	r7, #24
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}

08003ccc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003cd4:	bf00      	nop
 8003cd6:	370c      	adds	r7, #12
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bc80      	pop	{r7}
 8003cdc:	4770      	bx	lr

08003cde <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003cde:	b480      	push	{r7}
 8003ce0:	b083      	sub	sp, #12
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ce6:	bf00      	nop
 8003ce8:	370c      	adds	r7, #12
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bc80      	pop	{r7}
 8003cee:	4770      	bx	lr

08003cf0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003cf8:	bf00      	nop
 8003cfa:	370c      	adds	r7, #12
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bc80      	pop	{r7}
 8003d00:	4770      	bx	lr

08003d02 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d02:	b480      	push	{r7}
 8003d04:	b083      	sub	sp, #12
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d0a:	bf00      	nop
 8003d0c:	370c      	adds	r7, #12
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bc80      	pop	{r7}
 8003d12:	4770      	bx	lr

08003d14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b085      	sub	sp, #20
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	4a29      	ldr	r2, [pc, #164]	; (8003dcc <TIM_Base_SetConfig+0xb8>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d00b      	beq.n	8003d44 <TIM_Base_SetConfig+0x30>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d32:	d007      	beq.n	8003d44 <TIM_Base_SetConfig+0x30>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	4a26      	ldr	r2, [pc, #152]	; (8003dd0 <TIM_Base_SetConfig+0xbc>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d003      	beq.n	8003d44 <TIM_Base_SetConfig+0x30>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	4a25      	ldr	r2, [pc, #148]	; (8003dd4 <TIM_Base_SetConfig+0xc0>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d108      	bne.n	8003d56 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	68fa      	ldr	r2, [r7, #12]
 8003d52:	4313      	orrs	r3, r2
 8003d54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a1c      	ldr	r2, [pc, #112]	; (8003dcc <TIM_Base_SetConfig+0xb8>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d00b      	beq.n	8003d76 <TIM_Base_SetConfig+0x62>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d64:	d007      	beq.n	8003d76 <TIM_Base_SetConfig+0x62>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a19      	ldr	r2, [pc, #100]	; (8003dd0 <TIM_Base_SetConfig+0xbc>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d003      	beq.n	8003d76 <TIM_Base_SetConfig+0x62>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a18      	ldr	r2, [pc, #96]	; (8003dd4 <TIM_Base_SetConfig+0xc0>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d108      	bne.n	8003d88 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68fa      	ldr	r2, [r7, #12]
 8003d9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	689a      	ldr	r2, [r3, #8]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	4a07      	ldr	r2, [pc, #28]	; (8003dcc <TIM_Base_SetConfig+0xb8>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d103      	bne.n	8003dbc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	691a      	ldr	r2, [r3, #16]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	615a      	str	r2, [r3, #20]
}
 8003dc2:	bf00      	nop
 8003dc4:	3714      	adds	r7, #20
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bc80      	pop	{r7}
 8003dca:	4770      	bx	lr
 8003dcc:	40012c00 	.word	0x40012c00
 8003dd0:	40000400 	.word	0x40000400
 8003dd4:	40000800 	.word	0x40000800

08003dd8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b087      	sub	sp, #28
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a1b      	ldr	r3, [r3, #32]
 8003de6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6a1b      	ldr	r3, [r3, #32]
 8003dec:	f023 0201 	bic.w	r2, r3, #1
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	699b      	ldr	r3, [r3, #24]
 8003dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f023 0303 	bic.w	r3, r3, #3
 8003e0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	68fa      	ldr	r2, [r7, #12]
 8003e16:	4313      	orrs	r3, r2
 8003e18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	f023 0302 	bic.w	r3, r3, #2
 8003e20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	697a      	ldr	r2, [r7, #20]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	4a1c      	ldr	r2, [pc, #112]	; (8003ea0 <TIM_OC1_SetConfig+0xc8>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d10c      	bne.n	8003e4e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	f023 0308 	bic.w	r3, r3, #8
 8003e3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	697a      	ldr	r2, [r7, #20]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	f023 0304 	bic.w	r3, r3, #4
 8003e4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a13      	ldr	r2, [pc, #76]	; (8003ea0 <TIM_OC1_SetConfig+0xc8>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d111      	bne.n	8003e7a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003e64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	695b      	ldr	r3, [r3, #20]
 8003e6a:	693a      	ldr	r2, [r7, #16]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	693a      	ldr	r2, [r7, #16]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	693a      	ldr	r2, [r7, #16]
 8003e7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	68fa      	ldr	r2, [r7, #12]
 8003e84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	685a      	ldr	r2, [r3, #4]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	697a      	ldr	r2, [r7, #20]
 8003e92:	621a      	str	r2, [r3, #32]
}
 8003e94:	bf00      	nop
 8003e96:	371c      	adds	r7, #28
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bc80      	pop	{r7}
 8003e9c:	4770      	bx	lr
 8003e9e:	bf00      	nop
 8003ea0:	40012c00 	.word	0x40012c00

08003ea4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b087      	sub	sp, #28
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a1b      	ldr	r3, [r3, #32]
 8003eb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a1b      	ldr	r3, [r3, #32]
 8003eb8:	f023 0210 	bic.w	r2, r3, #16
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ed2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	021b      	lsls	r3, r3, #8
 8003ee2:	68fa      	ldr	r2, [r7, #12]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	f023 0320 	bic.w	r3, r3, #32
 8003eee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	011b      	lsls	r3, r3, #4
 8003ef6:	697a      	ldr	r2, [r7, #20]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	4a1d      	ldr	r2, [pc, #116]	; (8003f74 <TIM_OC2_SetConfig+0xd0>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d10d      	bne.n	8003f20 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	011b      	lsls	r3, r3, #4
 8003f12:	697a      	ldr	r2, [r7, #20]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f1e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	4a14      	ldr	r2, [pc, #80]	; (8003f74 <TIM_OC2_SetConfig+0xd0>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d113      	bne.n	8003f50 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	695b      	ldr	r3, [r3, #20]
 8003f3c:	009b      	lsls	r3, r3, #2
 8003f3e:	693a      	ldr	r2, [r7, #16]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	699b      	ldr	r3, [r3, #24]
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	693a      	ldr	r2, [r7, #16]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	693a      	ldr	r2, [r7, #16]
 8003f54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	685a      	ldr	r2, [r3, #4]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	697a      	ldr	r2, [r7, #20]
 8003f68:	621a      	str	r2, [r3, #32]
}
 8003f6a:	bf00      	nop
 8003f6c:	371c      	adds	r7, #28
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bc80      	pop	{r7}
 8003f72:	4770      	bx	lr
 8003f74:	40012c00 	.word	0x40012c00

08003f78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b087      	sub	sp, #28
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6a1b      	ldr	r3, [r3, #32]
 8003f86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a1b      	ldr	r3, [r3, #32]
 8003f8c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	69db      	ldr	r3, [r3, #28]
 8003f9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f023 0303 	bic.w	r3, r3, #3
 8003fae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	68fa      	ldr	r2, [r7, #12]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003fc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	021b      	lsls	r3, r3, #8
 8003fc8:	697a      	ldr	r2, [r7, #20]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a1d      	ldr	r2, [pc, #116]	; (8004048 <TIM_OC3_SetConfig+0xd0>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d10d      	bne.n	8003ff2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003fdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	021b      	lsls	r3, r3, #8
 8003fe4:	697a      	ldr	r2, [r7, #20]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003ff0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a14      	ldr	r2, [pc, #80]	; (8004048 <TIM_OC3_SetConfig+0xd0>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d113      	bne.n	8004022 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004000:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004008:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	011b      	lsls	r3, r3, #4
 8004010:	693a      	ldr	r2, [r7, #16]
 8004012:	4313      	orrs	r3, r2
 8004014:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	011b      	lsls	r3, r3, #4
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	4313      	orrs	r3, r2
 8004020:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	693a      	ldr	r2, [r7, #16]
 8004026:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	685a      	ldr	r2, [r3, #4]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	621a      	str	r2, [r3, #32]
}
 800403c:	bf00      	nop
 800403e:	371c      	adds	r7, #28
 8004040:	46bd      	mov	sp, r7
 8004042:	bc80      	pop	{r7}
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	40012c00 	.word	0x40012c00

0800404c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800404c:	b480      	push	{r7}
 800404e:	b087      	sub	sp, #28
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a1b      	ldr	r3, [r3, #32]
 800405a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a1b      	ldr	r3, [r3, #32]
 8004060:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	69db      	ldr	r3, [r3, #28]
 8004072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800407a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004082:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	021b      	lsls	r3, r3, #8
 800408a:	68fa      	ldr	r2, [r7, #12]
 800408c:	4313      	orrs	r3, r2
 800408e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004096:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	031b      	lsls	r3, r3, #12
 800409e:	693a      	ldr	r2, [r7, #16]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	4a0f      	ldr	r2, [pc, #60]	; (80040e4 <TIM_OC4_SetConfig+0x98>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d109      	bne.n	80040c0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	695b      	ldr	r3, [r3, #20]
 80040b8:	019b      	lsls	r3, r3, #6
 80040ba:	697a      	ldr	r2, [r7, #20]
 80040bc:	4313      	orrs	r3, r2
 80040be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	697a      	ldr	r2, [r7, #20]
 80040c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	685a      	ldr	r2, [r3, #4]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	693a      	ldr	r2, [r7, #16]
 80040d8:	621a      	str	r2, [r3, #32]
}
 80040da:	bf00      	nop
 80040dc:	371c      	adds	r7, #28
 80040de:	46bd      	mov	sp, r7
 80040e0:	bc80      	pop	{r7}
 80040e2:	4770      	bx	lr
 80040e4:	40012c00 	.word	0x40012c00

080040e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b087      	sub	sp, #28
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	60f8      	str	r0, [r7, #12]
 80040f0:	60b9      	str	r1, [r7, #8]
 80040f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	f003 031f 	and.w	r3, r3, #31
 80040fa:	2201      	movs	r2, #1
 80040fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004100:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	6a1a      	ldr	r2, [r3, #32]
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	43db      	mvns	r3, r3
 800410a:	401a      	ands	r2, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6a1a      	ldr	r2, [r3, #32]
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	f003 031f 	and.w	r3, r3, #31
 800411a:	6879      	ldr	r1, [r7, #4]
 800411c:	fa01 f303 	lsl.w	r3, r1, r3
 8004120:	431a      	orrs	r2, r3
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	621a      	str	r2, [r3, #32]
}
 8004126:	bf00      	nop
 8004128:	371c      	adds	r7, #28
 800412a:	46bd      	mov	sp, r7
 800412c:	bc80      	pop	{r7}
 800412e:	4770      	bx	lr

08004130 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004140:	2b01      	cmp	r3, #1
 8004142:	d101      	bne.n	8004148 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004144:	2302      	movs	r3, #2
 8004146:	e046      	b.n	80041d6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2202      	movs	r2, #2
 8004154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800416e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	68fa      	ldr	r2, [r7, #12]
 8004176:	4313      	orrs	r3, r2
 8004178:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a16      	ldr	r2, [pc, #88]	; (80041e0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d00e      	beq.n	80041aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004194:	d009      	beq.n	80041aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a12      	ldr	r2, [pc, #72]	; (80041e4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d004      	beq.n	80041aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a10      	ldr	r2, [pc, #64]	; (80041e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d10c      	bne.n	80041c4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	68ba      	ldr	r2, [r7, #8]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	68ba      	ldr	r2, [r7, #8]
 80041c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2201      	movs	r2, #1
 80041c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80041d4:	2300      	movs	r3, #0
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3714      	adds	r7, #20
 80041da:	46bd      	mov	sp, r7
 80041dc:	bc80      	pop	{r7}
 80041de:	4770      	bx	lr
 80041e0:	40012c00 	.word	0x40012c00
 80041e4:	40000400 	.word	0x40000400
 80041e8:	40000800 	.word	0x40000800

080041ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b083      	sub	sp, #12
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80041f4:	bf00      	nop
 80041f6:	370c      	adds	r7, #12
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bc80      	pop	{r7}
 80041fc:	4770      	bx	lr

080041fe <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80041fe:	b480      	push	{r7}
 8004200:	b083      	sub	sp, #12
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004206:	bf00      	nop
 8004208:	370c      	adds	r7, #12
 800420a:	46bd      	mov	sp, r7
 800420c:	bc80      	pop	{r7}
 800420e:	4770      	bx	lr

08004210 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b082      	sub	sp, #8
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d101      	bne.n	8004222 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e042      	b.n	80042a8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004228:	b2db      	uxtb	r3, r3
 800422a:	2b00      	cmp	r3, #0
 800422c:	d106      	bne.n	800423c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f7fd ff96 	bl	8002168 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2224      	movs	r2, #36	; 0x24
 8004240:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	68da      	ldr	r2, [r3, #12]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004252:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f000 fcd5 	bl	8004c04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	691a      	ldr	r2, [r3, #16]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004268:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	695a      	ldr	r2, [r3, #20]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004278:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	68da      	ldr	r2, [r3, #12]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004288:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2220      	movs	r2, #32
 8004294:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2220      	movs	r2, #32
 800429c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80042a6:	2300      	movs	r3, #0
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3708      	adds	r7, #8
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}

080042b0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	60f8      	str	r0, [r7, #12]
 80042b8:	60b9      	str	r1, [r7, #8]
 80042ba:	4613      	mov	r3, r2
 80042bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b20      	cmp	r3, #32
 80042c8:	d112      	bne.n	80042f0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d002      	beq.n	80042d6 <HAL_UART_Receive_IT+0x26>
 80042d0:	88fb      	ldrh	r3, [r7, #6]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d101      	bne.n	80042da <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e00b      	b.n	80042f2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2200      	movs	r2, #0
 80042de:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80042e0:	88fb      	ldrh	r3, [r7, #6]
 80042e2:	461a      	mov	r2, r3
 80042e4:	68b9      	ldr	r1, [r7, #8]
 80042e6:	68f8      	ldr	r0, [r7, #12]
 80042e8:	f000 fab7 	bl	800485a <UART_Start_Receive_IT>
 80042ec:	4603      	mov	r3, r0
 80042ee:	e000      	b.n	80042f2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80042f0:	2302      	movs	r3, #2
  }
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3710      	adds	r7, #16
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
	...

080042fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b0ba      	sub	sp, #232	; 0xe8
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	695b      	ldr	r3, [r3, #20]
 800431e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004322:	2300      	movs	r3, #0
 8004324:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004328:	2300      	movs	r3, #0
 800432a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800432e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004332:	f003 030f 	and.w	r3, r3, #15
 8004336:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800433a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800433e:	2b00      	cmp	r3, #0
 8004340:	d10f      	bne.n	8004362 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004342:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004346:	f003 0320 	and.w	r3, r3, #32
 800434a:	2b00      	cmp	r3, #0
 800434c:	d009      	beq.n	8004362 <HAL_UART_IRQHandler+0x66>
 800434e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004352:	f003 0320 	and.w	r3, r3, #32
 8004356:	2b00      	cmp	r3, #0
 8004358:	d003      	beq.n	8004362 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f000 fb93 	bl	8004a86 <UART_Receive_IT>
      return;
 8004360:	e25b      	b.n	800481a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004362:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004366:	2b00      	cmp	r3, #0
 8004368:	f000 80de 	beq.w	8004528 <HAL_UART_IRQHandler+0x22c>
 800436c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	2b00      	cmp	r3, #0
 8004376:	d106      	bne.n	8004386 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004378:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800437c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004380:	2b00      	cmp	r3, #0
 8004382:	f000 80d1 	beq.w	8004528 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004386:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800438a:	f003 0301 	and.w	r3, r3, #1
 800438e:	2b00      	cmp	r3, #0
 8004390:	d00b      	beq.n	80043aa <HAL_UART_IRQHandler+0xae>
 8004392:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800439a:	2b00      	cmp	r3, #0
 800439c:	d005      	beq.n	80043aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043a2:	f043 0201 	orr.w	r2, r3, #1
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80043aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043ae:	f003 0304 	and.w	r3, r3, #4
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d00b      	beq.n	80043ce <HAL_UART_IRQHandler+0xd2>
 80043b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d005      	beq.n	80043ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043c6:	f043 0202 	orr.w	r2, r3, #2
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80043ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043d2:	f003 0302 	and.w	r3, r3, #2
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d00b      	beq.n	80043f2 <HAL_UART_IRQHandler+0xf6>
 80043da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d005      	beq.n	80043f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ea:	f043 0204 	orr.w	r2, r3, #4
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80043f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043f6:	f003 0308 	and.w	r3, r3, #8
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d011      	beq.n	8004422 <HAL_UART_IRQHandler+0x126>
 80043fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004402:	f003 0320 	and.w	r3, r3, #32
 8004406:	2b00      	cmp	r3, #0
 8004408:	d105      	bne.n	8004416 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800440a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800440e:	f003 0301 	and.w	r3, r3, #1
 8004412:	2b00      	cmp	r3, #0
 8004414:	d005      	beq.n	8004422 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800441a:	f043 0208 	orr.w	r2, r3, #8
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004426:	2b00      	cmp	r3, #0
 8004428:	f000 81f2 	beq.w	8004810 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800442c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004430:	f003 0320 	and.w	r3, r3, #32
 8004434:	2b00      	cmp	r3, #0
 8004436:	d008      	beq.n	800444a <HAL_UART_IRQHandler+0x14e>
 8004438:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800443c:	f003 0320 	and.w	r3, r3, #32
 8004440:	2b00      	cmp	r3, #0
 8004442:	d002      	beq.n	800444a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f000 fb1e 	bl	8004a86 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	695b      	ldr	r3, [r3, #20]
 8004450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004454:	2b00      	cmp	r3, #0
 8004456:	bf14      	ite	ne
 8004458:	2301      	movne	r3, #1
 800445a:	2300      	moveq	r3, #0
 800445c:	b2db      	uxtb	r3, r3
 800445e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004466:	f003 0308 	and.w	r3, r3, #8
 800446a:	2b00      	cmp	r3, #0
 800446c:	d103      	bne.n	8004476 <HAL_UART_IRQHandler+0x17a>
 800446e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004472:	2b00      	cmp	r3, #0
 8004474:	d04f      	beq.n	8004516 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 fa28 	bl	80048cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	695b      	ldr	r3, [r3, #20]
 8004482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004486:	2b00      	cmp	r3, #0
 8004488:	d041      	beq.n	800450e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	3314      	adds	r3, #20
 8004490:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004494:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004498:	e853 3f00 	ldrex	r3, [r3]
 800449c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80044a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80044a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	3314      	adds	r3, #20
 80044b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80044b6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80044ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80044c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80044c6:	e841 2300 	strex	r3, r2, [r1]
 80044ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80044ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d1d9      	bne.n	800448a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d013      	beq.n	8004506 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044e2:	4a7e      	ldr	r2, [pc, #504]	; (80046dc <HAL_UART_IRQHandler+0x3e0>)
 80044e4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7fe f8aa 	bl	8002644 <HAL_DMA_Abort_IT>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d016      	beq.n	8004524 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044fc:	687a      	ldr	r2, [r7, #4]
 80044fe:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004500:	4610      	mov	r0, r2
 8004502:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004504:	e00e      	b.n	8004524 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f000 f993 	bl	8004832 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800450c:	e00a      	b.n	8004524 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 f98f 	bl	8004832 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004514:	e006      	b.n	8004524 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 f98b 	bl	8004832 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8004522:	e175      	b.n	8004810 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004524:	bf00      	nop
    return;
 8004526:	e173      	b.n	8004810 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800452c:	2b01      	cmp	r3, #1
 800452e:	f040 814f 	bne.w	80047d0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004536:	f003 0310 	and.w	r3, r3, #16
 800453a:	2b00      	cmp	r3, #0
 800453c:	f000 8148 	beq.w	80047d0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004540:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004544:	f003 0310 	and.w	r3, r3, #16
 8004548:	2b00      	cmp	r3, #0
 800454a:	f000 8141 	beq.w	80047d0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800454e:	2300      	movs	r3, #0
 8004550:	60bb      	str	r3, [r7, #8]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	60bb      	str	r3, [r7, #8]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	60bb      	str	r3, [r7, #8]
 8004562:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	695b      	ldr	r3, [r3, #20]
 800456a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800456e:	2b00      	cmp	r3, #0
 8004570:	f000 80b6 	beq.w	80046e0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004580:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004584:	2b00      	cmp	r3, #0
 8004586:	f000 8145 	beq.w	8004814 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800458e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004592:	429a      	cmp	r2, r3
 8004594:	f080 813e 	bcs.w	8004814 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800459e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045a4:	699b      	ldr	r3, [r3, #24]
 80045a6:	2b20      	cmp	r3, #32
 80045a8:	f000 8088 	beq.w	80046bc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	330c      	adds	r3, #12
 80045b2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80045ba:	e853 3f00 	ldrex	r3, [r3]
 80045be:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80045c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80045c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80045ca:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	330c      	adds	r3, #12
 80045d4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80045d8:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80045dc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80045e4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80045e8:	e841 2300 	strex	r3, r2, [r1]
 80045ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80045f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d1d9      	bne.n	80045ac <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	3314      	adds	r3, #20
 80045fe:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004600:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004602:	e853 3f00 	ldrex	r3, [r3]
 8004606:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004608:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800460a:	f023 0301 	bic.w	r3, r3, #1
 800460e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	3314      	adds	r3, #20
 8004618:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800461c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004620:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004622:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004624:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004628:	e841 2300 	strex	r3, r2, [r1]
 800462c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800462e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004630:	2b00      	cmp	r3, #0
 8004632:	d1e1      	bne.n	80045f8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	3314      	adds	r3, #20
 800463a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800463c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800463e:	e853 3f00 	ldrex	r3, [r3]
 8004642:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004644:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004646:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800464a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	3314      	adds	r3, #20
 8004654:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004658:	66fa      	str	r2, [r7, #108]	; 0x6c
 800465a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800465c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800465e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004660:	e841 2300 	strex	r3, r2, [r1]
 8004664:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004666:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004668:	2b00      	cmp	r3, #0
 800466a:	d1e3      	bne.n	8004634 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2220      	movs	r2, #32
 8004670:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	330c      	adds	r3, #12
 8004680:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004682:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004684:	e853 3f00 	ldrex	r3, [r3]
 8004688:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800468a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800468c:	f023 0310 	bic.w	r3, r3, #16
 8004690:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	330c      	adds	r3, #12
 800469a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800469e:	65ba      	str	r2, [r7, #88]	; 0x58
 80046a0:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80046a4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80046a6:	e841 2300 	strex	r3, r2, [r1]
 80046aa:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80046ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d1e3      	bne.n	800467a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046b6:	4618      	mov	r0, r3
 80046b8:	f7fd ff89 	bl	80025ce <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2202      	movs	r2, #2
 80046c0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	4619      	mov	r1, r3
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f000 f8b6 	bl	8004844 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80046d8:	e09c      	b.n	8004814 <HAL_UART_IRQHandler+0x518>
 80046da:	bf00      	nop
 80046dc:	08004991 	.word	0x08004991
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	1ad3      	subs	r3, r2, r3
 80046ec:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80046f4:	b29b      	uxth	r3, r3
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	f000 808e 	beq.w	8004818 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80046fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004700:	2b00      	cmp	r3, #0
 8004702:	f000 8089 	beq.w	8004818 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	330c      	adds	r3, #12
 800470c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800470e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004710:	e853 3f00 	ldrex	r3, [r3]
 8004714:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004718:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800471c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	330c      	adds	r3, #12
 8004726:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800472a:	647a      	str	r2, [r7, #68]	; 0x44
 800472c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800472e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004730:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004732:	e841 2300 	strex	r3, r2, [r1]
 8004736:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004738:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800473a:	2b00      	cmp	r3, #0
 800473c:	d1e3      	bne.n	8004706 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	3314      	adds	r3, #20
 8004744:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004748:	e853 3f00 	ldrex	r3, [r3]
 800474c:	623b      	str	r3, [r7, #32]
   return(result);
 800474e:	6a3b      	ldr	r3, [r7, #32]
 8004750:	f023 0301 	bic.w	r3, r3, #1
 8004754:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	3314      	adds	r3, #20
 800475e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004762:	633a      	str	r2, [r7, #48]	; 0x30
 8004764:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004766:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004768:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800476a:	e841 2300 	strex	r3, r2, [r1]
 800476e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1e3      	bne.n	800473e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2220      	movs	r2, #32
 800477a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	330c      	adds	r3, #12
 800478a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	e853 3f00 	ldrex	r3, [r3]
 8004792:	60fb      	str	r3, [r7, #12]
   return(result);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	f023 0310 	bic.w	r3, r3, #16
 800479a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	330c      	adds	r3, #12
 80047a4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80047a8:	61fa      	str	r2, [r7, #28]
 80047aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ac:	69b9      	ldr	r1, [r7, #24]
 80047ae:	69fa      	ldr	r2, [r7, #28]
 80047b0:	e841 2300 	strex	r3, r2, [r1]
 80047b4:	617b      	str	r3, [r7, #20]
   return(result);
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d1e3      	bne.n	8004784 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2202      	movs	r2, #2
 80047c0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80047c2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80047c6:	4619      	mov	r1, r3
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f000 f83b 	bl	8004844 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80047ce:	e023      	b.n	8004818 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80047d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d009      	beq.n	80047f0 <HAL_UART_IRQHandler+0x4f4>
 80047dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d003      	beq.n	80047f0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	f000 f8e5 	bl	80049b8 <UART_Transmit_IT>
    return;
 80047ee:	e014      	b.n	800481a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80047f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d00e      	beq.n	800481a <HAL_UART_IRQHandler+0x51e>
 80047fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004800:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004804:	2b00      	cmp	r3, #0
 8004806:	d008      	beq.n	800481a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f000 f924 	bl	8004a56 <UART_EndTransmit_IT>
    return;
 800480e:	e004      	b.n	800481a <HAL_UART_IRQHandler+0x51e>
    return;
 8004810:	bf00      	nop
 8004812:	e002      	b.n	800481a <HAL_UART_IRQHandler+0x51e>
      return;
 8004814:	bf00      	nop
 8004816:	e000      	b.n	800481a <HAL_UART_IRQHandler+0x51e>
      return;
 8004818:	bf00      	nop
  }
}
 800481a:	37e8      	adds	r7, #232	; 0xe8
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}

08004820 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004820:	b480      	push	{r7}
 8004822:	b083      	sub	sp, #12
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004828:	bf00      	nop
 800482a:	370c      	adds	r7, #12
 800482c:	46bd      	mov	sp, r7
 800482e:	bc80      	pop	{r7}
 8004830:	4770      	bx	lr

08004832 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004832:	b480      	push	{r7}
 8004834:	b083      	sub	sp, #12
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800483a:	bf00      	nop
 800483c:	370c      	adds	r7, #12
 800483e:	46bd      	mov	sp, r7
 8004840:	bc80      	pop	{r7}
 8004842:	4770      	bx	lr

08004844 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004844:	b480      	push	{r7}
 8004846:	b083      	sub	sp, #12
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	460b      	mov	r3, r1
 800484e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004850:	bf00      	nop
 8004852:	370c      	adds	r7, #12
 8004854:	46bd      	mov	sp, r7
 8004856:	bc80      	pop	{r7}
 8004858:	4770      	bx	lr

0800485a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800485a:	b480      	push	{r7}
 800485c:	b085      	sub	sp, #20
 800485e:	af00      	add	r7, sp, #0
 8004860:	60f8      	str	r0, [r7, #12]
 8004862:	60b9      	str	r1, [r7, #8]
 8004864:	4613      	mov	r3, r2
 8004866:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	88fa      	ldrh	r2, [r7, #6]
 8004872:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	88fa      	ldrh	r2, [r7, #6]
 8004878:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2200      	movs	r2, #0
 800487e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2222      	movs	r2, #34	; 0x22
 8004884:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	691b      	ldr	r3, [r3, #16]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d007      	beq.n	80048a0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	68da      	ldr	r2, [r3, #12]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800489e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	695a      	ldr	r2, [r3, #20]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f042 0201 	orr.w	r2, r2, #1
 80048ae:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	68da      	ldr	r2, [r3, #12]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f042 0220 	orr.w	r2, r2, #32
 80048be:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80048c0:	2300      	movs	r3, #0
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3714      	adds	r7, #20
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bc80      	pop	{r7}
 80048ca:	4770      	bx	lr

080048cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b095      	sub	sp, #84	; 0x54
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	330c      	adds	r3, #12
 80048da:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048de:	e853 3f00 	ldrex	r3, [r3]
 80048e2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80048e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80048ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	330c      	adds	r3, #12
 80048f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80048f4:	643a      	str	r2, [r7, #64]	; 0x40
 80048f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80048fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048fc:	e841 2300 	strex	r3, r2, [r1]
 8004900:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004904:	2b00      	cmp	r3, #0
 8004906:	d1e5      	bne.n	80048d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	3314      	adds	r3, #20
 800490e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004910:	6a3b      	ldr	r3, [r7, #32]
 8004912:	e853 3f00 	ldrex	r3, [r3]
 8004916:	61fb      	str	r3, [r7, #28]
   return(result);
 8004918:	69fb      	ldr	r3, [r7, #28]
 800491a:	f023 0301 	bic.w	r3, r3, #1
 800491e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	3314      	adds	r3, #20
 8004926:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004928:	62fa      	str	r2, [r7, #44]	; 0x2c
 800492a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800492c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800492e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004930:	e841 2300 	strex	r3, r2, [r1]
 8004934:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004938:	2b00      	cmp	r3, #0
 800493a:	d1e5      	bne.n	8004908 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004940:	2b01      	cmp	r3, #1
 8004942:	d119      	bne.n	8004978 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	330c      	adds	r3, #12
 800494a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	e853 3f00 	ldrex	r3, [r3]
 8004952:	60bb      	str	r3, [r7, #8]
   return(result);
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	f023 0310 	bic.w	r3, r3, #16
 800495a:	647b      	str	r3, [r7, #68]	; 0x44
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	330c      	adds	r3, #12
 8004962:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004964:	61ba      	str	r2, [r7, #24]
 8004966:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004968:	6979      	ldr	r1, [r7, #20]
 800496a:	69ba      	ldr	r2, [r7, #24]
 800496c:	e841 2300 	strex	r3, r2, [r1]
 8004970:	613b      	str	r3, [r7, #16]
   return(result);
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d1e5      	bne.n	8004944 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2220      	movs	r2, #32
 800497c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2200      	movs	r2, #0
 8004984:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004986:	bf00      	nop
 8004988:	3754      	adds	r7, #84	; 0x54
 800498a:	46bd      	mov	sp, r7
 800498c:	bc80      	pop	{r7}
 800498e:	4770      	bx	lr

08004990 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b084      	sub	sp, #16
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2200      	movs	r2, #0
 80049a2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2200      	movs	r2, #0
 80049a8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80049aa:	68f8      	ldr	r0, [r7, #12]
 80049ac:	f7ff ff41 	bl	8004832 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049b0:	bf00      	nop
 80049b2:	3710      	adds	r7, #16
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b085      	sub	sp, #20
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	2b21      	cmp	r3, #33	; 0x21
 80049ca:	d13e      	bne.n	8004a4a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049d4:	d114      	bne.n	8004a00 <UART_Transmit_IT+0x48>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	691b      	ldr	r3, [r3, #16]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d110      	bne.n	8004a00 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a1b      	ldr	r3, [r3, #32]
 80049e2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	881b      	ldrh	r3, [r3, #0]
 80049e8:	461a      	mov	r2, r3
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049f2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6a1b      	ldr	r3, [r3, #32]
 80049f8:	1c9a      	adds	r2, r3, #2
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	621a      	str	r2, [r3, #32]
 80049fe:	e008      	b.n	8004a12 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6a1b      	ldr	r3, [r3, #32]
 8004a04:	1c59      	adds	r1, r3, #1
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	6211      	str	r1, [r2, #32]
 8004a0a:	781a      	ldrb	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	3b01      	subs	r3, #1
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	4619      	mov	r1, r3
 8004a20:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d10f      	bne.n	8004a46 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	68da      	ldr	r2, [r3, #12]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a34:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68da      	ldr	r2, [r3, #12]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a44:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004a46:	2300      	movs	r3, #0
 8004a48:	e000      	b.n	8004a4c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004a4a:	2302      	movs	r3, #2
  }
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3714      	adds	r7, #20
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bc80      	pop	{r7}
 8004a54:	4770      	bx	lr

08004a56 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a56:	b580      	push	{r7, lr}
 8004a58:	b082      	sub	sp, #8
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	68da      	ldr	r2, [r3, #12]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a6c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2220      	movs	r2, #32
 8004a72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f7ff fed2 	bl	8004820 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3708      	adds	r7, #8
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004a86:	b580      	push	{r7, lr}
 8004a88:	b08c      	sub	sp, #48	; 0x30
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	2b22      	cmp	r3, #34	; 0x22
 8004a98:	f040 80ae 	bne.w	8004bf8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aa4:	d117      	bne.n	8004ad6 <UART_Receive_IT+0x50>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d113      	bne.n	8004ad6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ab6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ac4:	b29a      	uxth	r2, r3
 8004ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ac8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ace:	1c9a      	adds	r2, r3, #2
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	629a      	str	r2, [r3, #40]	; 0x28
 8004ad4:	e026      	b.n	8004b24 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ada:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004adc:	2300      	movs	r3, #0
 8004ade:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ae8:	d007      	beq.n	8004afa <UART_Receive_IT+0x74>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d10a      	bne.n	8004b08 <UART_Receive_IT+0x82>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d106      	bne.n	8004b08 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	b2da      	uxtb	r2, r3
 8004b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b04:	701a      	strb	r2, [r3, #0]
 8004b06:	e008      	b.n	8004b1a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b14:	b2da      	uxtb	r2, r3
 8004b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b18:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b1e:	1c5a      	adds	r2, r3, #1
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b28:	b29b      	uxth	r3, r3
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	4619      	mov	r1, r3
 8004b32:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d15d      	bne.n	8004bf4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	68da      	ldr	r2, [r3, #12]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f022 0220 	bic.w	r2, r2, #32
 8004b46:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	68da      	ldr	r2, [r3, #12]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b56:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	695a      	ldr	r2, [r3, #20]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f022 0201 	bic.w	r2, r2, #1
 8004b66:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2220      	movs	r2, #32
 8004b6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d135      	bne.n	8004bea <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	330c      	adds	r3, #12
 8004b8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	e853 3f00 	ldrex	r3, [r3]
 8004b92:	613b      	str	r3, [r7, #16]
   return(result);
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	f023 0310 	bic.w	r3, r3, #16
 8004b9a:	627b      	str	r3, [r7, #36]	; 0x24
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	330c      	adds	r3, #12
 8004ba2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ba4:	623a      	str	r2, [r7, #32]
 8004ba6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba8:	69f9      	ldr	r1, [r7, #28]
 8004baa:	6a3a      	ldr	r2, [r7, #32]
 8004bac:	e841 2300 	strex	r3, r2, [r1]
 8004bb0:	61bb      	str	r3, [r7, #24]
   return(result);
 8004bb2:	69bb      	ldr	r3, [r7, #24]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d1e5      	bne.n	8004b84 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0310 	and.w	r3, r3, #16
 8004bc2:	2b10      	cmp	r3, #16
 8004bc4:	d10a      	bne.n	8004bdc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	60fb      	str	r3, [r7, #12]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	60fb      	str	r3, [r7, #12]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	60fb      	str	r3, [r7, #12]
 8004bda:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004be0:	4619      	mov	r1, r3
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f7ff fe2e 	bl	8004844 <HAL_UARTEx_RxEventCallback>
 8004be8:	e002      	b.n	8004bf0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f7fc fdf2 	bl	80017d4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	e002      	b.n	8004bfa <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	e000      	b.n	8004bfa <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004bf8:	2302      	movs	r3, #2
  }
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3730      	adds	r7, #48	; 0x30
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
	...

08004c04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	691b      	ldr	r3, [r3, #16]
 8004c12:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	68da      	ldr	r2, [r3, #12]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	430a      	orrs	r2, r1
 8004c20:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	689a      	ldr	r2, [r3, #8]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	431a      	orrs	r2, r3
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	695b      	ldr	r3, [r3, #20]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004c3e:	f023 030c 	bic.w	r3, r3, #12
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	6812      	ldr	r2, [r2, #0]
 8004c46:	68b9      	ldr	r1, [r7, #8]
 8004c48:	430b      	orrs	r3, r1
 8004c4a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	695b      	ldr	r3, [r3, #20]
 8004c52:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	699a      	ldr	r2, [r3, #24]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	430a      	orrs	r2, r1
 8004c60:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a2c      	ldr	r2, [pc, #176]	; (8004d18 <UART_SetConfig+0x114>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d103      	bne.n	8004c74 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004c6c:	f7fe fb16 	bl	800329c <HAL_RCC_GetPCLK2Freq>
 8004c70:	60f8      	str	r0, [r7, #12]
 8004c72:	e002      	b.n	8004c7a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004c74:	f7fe fafe 	bl	8003274 <HAL_RCC_GetPCLK1Freq>
 8004c78:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c7a:	68fa      	ldr	r2, [r7, #12]
 8004c7c:	4613      	mov	r3, r2
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	4413      	add	r3, r2
 8004c82:	009a      	lsls	r2, r3, #2
 8004c84:	441a      	add	r2, r3
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c90:	4a22      	ldr	r2, [pc, #136]	; (8004d1c <UART_SetConfig+0x118>)
 8004c92:	fba2 2303 	umull	r2, r3, r2, r3
 8004c96:	095b      	lsrs	r3, r3, #5
 8004c98:	0119      	lsls	r1, r3, #4
 8004c9a:	68fa      	ldr	r2, [r7, #12]
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	009b      	lsls	r3, r3, #2
 8004ca0:	4413      	add	r3, r2
 8004ca2:	009a      	lsls	r2, r3, #2
 8004ca4:	441a      	add	r2, r3
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	009b      	lsls	r3, r3, #2
 8004cac:	fbb2 f2f3 	udiv	r2, r2, r3
 8004cb0:	4b1a      	ldr	r3, [pc, #104]	; (8004d1c <UART_SetConfig+0x118>)
 8004cb2:	fba3 0302 	umull	r0, r3, r3, r2
 8004cb6:	095b      	lsrs	r3, r3, #5
 8004cb8:	2064      	movs	r0, #100	; 0x64
 8004cba:	fb00 f303 	mul.w	r3, r0, r3
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	011b      	lsls	r3, r3, #4
 8004cc2:	3332      	adds	r3, #50	; 0x32
 8004cc4:	4a15      	ldr	r2, [pc, #84]	; (8004d1c <UART_SetConfig+0x118>)
 8004cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cca:	095b      	lsrs	r3, r3, #5
 8004ccc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004cd0:	4419      	add	r1, r3
 8004cd2:	68fa      	ldr	r2, [r7, #12]
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	4413      	add	r3, r2
 8004cda:	009a      	lsls	r2, r3, #2
 8004cdc:	441a      	add	r2, r3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ce8:	4b0c      	ldr	r3, [pc, #48]	; (8004d1c <UART_SetConfig+0x118>)
 8004cea:	fba3 0302 	umull	r0, r3, r3, r2
 8004cee:	095b      	lsrs	r3, r3, #5
 8004cf0:	2064      	movs	r0, #100	; 0x64
 8004cf2:	fb00 f303 	mul.w	r3, r0, r3
 8004cf6:	1ad3      	subs	r3, r2, r3
 8004cf8:	011b      	lsls	r3, r3, #4
 8004cfa:	3332      	adds	r3, #50	; 0x32
 8004cfc:	4a07      	ldr	r2, [pc, #28]	; (8004d1c <UART_SetConfig+0x118>)
 8004cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8004d02:	095b      	lsrs	r3, r3, #5
 8004d04:	f003 020f 	and.w	r2, r3, #15
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	440a      	add	r2, r1
 8004d0e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004d10:	bf00      	nop
 8004d12:	3710      	adds	r7, #16
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}
 8004d18:	40013800 	.word	0x40013800
 8004d1c:	51eb851f 	.word	0x51eb851f

08004d20 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b085      	sub	sp, #20
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	4603      	mov	r3, r0
 8004d28:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004d2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d32:	2b84      	cmp	r3, #132	; 0x84
 8004d34:	d005      	beq.n	8004d42 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004d36:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	4413      	add	r3, r2
 8004d3e:	3303      	adds	r3, #3
 8004d40:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004d42:	68fb      	ldr	r3, [r7, #12]
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3714      	adds	r7, #20
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bc80      	pop	{r7}
 8004d4c:	4770      	bx	lr

08004d4e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004d4e:	b580      	push	{r7, lr}
 8004d50:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004d52:	f000 fad1 	bl	80052f8 <vTaskStartScheduler>
  
  return osOK;
 8004d56:	2300      	movs	r3, #0
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	bd80      	pop	{r7, pc}

08004d5c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d5e:	b089      	sub	sp, #36	; 0x24
 8004d60:	af04      	add	r7, sp, #16
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	695b      	ldr	r3, [r3, #20]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d020      	beq.n	8004db0 <osThreadCreate+0x54>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	699b      	ldr	r3, [r3, #24]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d01c      	beq.n	8004db0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	685c      	ldr	r4, [r3, #4]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681d      	ldr	r5, [r3, #0]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	691e      	ldr	r6, [r3, #16]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f7ff ffc9 	bl	8004d20 <makeFreeRtosPriority>
 8004d8e:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	695b      	ldr	r3, [r3, #20]
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d98:	9202      	str	r2, [sp, #8]
 8004d9a:	9301      	str	r3, [sp, #4]
 8004d9c:	9100      	str	r1, [sp, #0]
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	4632      	mov	r2, r6
 8004da2:	4629      	mov	r1, r5
 8004da4:	4620      	mov	r0, r4
 8004da6:	f000 f8e8 	bl	8004f7a <xTaskCreateStatic>
 8004daa:	4603      	mov	r3, r0
 8004dac:	60fb      	str	r3, [r7, #12]
 8004dae:	e01c      	b.n	8004dea <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	685c      	ldr	r4, [r3, #4]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004dbc:	b29e      	uxth	r6, r3
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f7ff ffab 	bl	8004d20 <makeFreeRtosPriority>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	f107 030c 	add.w	r3, r7, #12
 8004dd0:	9301      	str	r3, [sp, #4]
 8004dd2:	9200      	str	r2, [sp, #0]
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	4632      	mov	r2, r6
 8004dd8:	4629      	mov	r1, r5
 8004dda:	4620      	mov	r0, r4
 8004ddc:	f000 f929 	bl	8005032 <xTaskCreate>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d001      	beq.n	8004dea <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004de6:	2300      	movs	r3, #0
 8004de8:	e000      	b.n	8004dec <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004dea:	68fb      	ldr	r3, [r7, #12]
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3714      	adds	r7, #20
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004df4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b084      	sub	sp, #16
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d001      	beq.n	8004e0a <osDelay+0x16>
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	e000      	b.n	8004e0c <osDelay+0x18>
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f000 fa3f 	bl	8005290 <vTaskDelay>
  
  return osOK;
 8004e12:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3710      	adds	r7, #16
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f103 0208 	add.w	r2, r3, #8
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f04f 32ff 	mov.w	r2, #4294967295
 8004e34:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f103 0208 	add.w	r2, r3, #8
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f103 0208 	add.w	r2, r3, #8
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004e50:	bf00      	nop
 8004e52:	370c      	adds	r7, #12
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bc80      	pop	{r7}
 8004e58:	4770      	bx	lr

08004e5a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004e5a:	b480      	push	{r7}
 8004e5c:	b083      	sub	sp, #12
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bc80      	pop	{r7}
 8004e70:	4770      	bx	lr

08004e72 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e72:	b480      	push	{r7}
 8004e74:	b085      	sub	sp, #20
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
 8004e7a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	68fa      	ldr	r2, [r7, #12]
 8004e86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	689a      	ldr	r2, [r3, #8]
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	683a      	ldr	r2, [r7, #0]
 8004e96:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	683a      	ldr	r2, [r7, #0]
 8004e9c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	1c5a      	adds	r2, r3, #1
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	601a      	str	r2, [r3, #0]
}
 8004eae:	bf00      	nop
 8004eb0:	3714      	adds	r7, #20
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bc80      	pop	{r7}
 8004eb6:	4770      	bx	lr

08004eb8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b085      	sub	sp, #20
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ece:	d103      	bne.n	8004ed8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	691b      	ldr	r3, [r3, #16]
 8004ed4:	60fb      	str	r3, [r7, #12]
 8004ed6:	e00c      	b.n	8004ef2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	3308      	adds	r3, #8
 8004edc:	60fb      	str	r3, [r7, #12]
 8004ede:	e002      	b.n	8004ee6 <vListInsert+0x2e>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	60fb      	str	r3, [r7, #12]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68ba      	ldr	r2, [r7, #8]
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d2f6      	bcs.n	8004ee0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	685a      	ldr	r2, [r3, #4]
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	683a      	ldr	r2, [r7, #0]
 8004f00:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	68fa      	ldr	r2, [r7, #12]
 8004f06:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	683a      	ldr	r2, [r7, #0]
 8004f0c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	1c5a      	adds	r2, r3, #1
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	601a      	str	r2, [r3, #0]
}
 8004f1e:	bf00      	nop
 8004f20:	3714      	adds	r7, #20
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bc80      	pop	{r7}
 8004f26:	4770      	bx	lr

08004f28 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b085      	sub	sp, #20
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	691b      	ldr	r3, [r3, #16]
 8004f34:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	6892      	ldr	r2, [r2, #8]
 8004f3e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	6852      	ldr	r2, [r2, #4]
 8004f48:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d103      	bne.n	8004f5c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	689a      	ldr	r2, [r3, #8]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	1e5a      	subs	r2, r3, #1
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3714      	adds	r7, #20
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bc80      	pop	{r7}
 8004f78:	4770      	bx	lr

08004f7a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004f7a:	b580      	push	{r7, lr}
 8004f7c:	b08e      	sub	sp, #56	; 0x38
 8004f7e:	af04      	add	r7, sp, #16
 8004f80:	60f8      	str	r0, [r7, #12]
 8004f82:	60b9      	str	r1, [r7, #8]
 8004f84:	607a      	str	r2, [r7, #4]
 8004f86:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004f88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d10a      	bne.n	8004fa4 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f92:	f383 8811 	msr	BASEPRI, r3
 8004f96:	f3bf 8f6f 	isb	sy
 8004f9a:	f3bf 8f4f 	dsb	sy
 8004f9e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004fa0:	bf00      	nop
 8004fa2:	e7fe      	b.n	8004fa2 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d10a      	bne.n	8004fc0 <xTaskCreateStatic+0x46>
	__asm volatile
 8004faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fae:	f383 8811 	msr	BASEPRI, r3
 8004fb2:	f3bf 8f6f 	isb	sy
 8004fb6:	f3bf 8f4f 	dsb	sy
 8004fba:	61fb      	str	r3, [r7, #28]
}
 8004fbc:	bf00      	nop
 8004fbe:	e7fe      	b.n	8004fbe <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004fc0:	2354      	movs	r3, #84	; 0x54
 8004fc2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	2b54      	cmp	r3, #84	; 0x54
 8004fc8:	d00a      	beq.n	8004fe0 <xTaskCreateStatic+0x66>
	__asm volatile
 8004fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fce:	f383 8811 	msr	BASEPRI, r3
 8004fd2:	f3bf 8f6f 	isb	sy
 8004fd6:	f3bf 8f4f 	dsb	sy
 8004fda:	61bb      	str	r3, [r7, #24]
}
 8004fdc:	bf00      	nop
 8004fde:	e7fe      	b.n	8004fde <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d01e      	beq.n	8005024 <xTaskCreateStatic+0xaa>
 8004fe6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d01b      	beq.n	8005024 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fee:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ff4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff8:	2202      	movs	r2, #2
 8004ffa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004ffe:	2300      	movs	r3, #0
 8005000:	9303      	str	r3, [sp, #12]
 8005002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005004:	9302      	str	r3, [sp, #8]
 8005006:	f107 0314 	add.w	r3, r7, #20
 800500a:	9301      	str	r3, [sp, #4]
 800500c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800500e:	9300      	str	r3, [sp, #0]
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	68b9      	ldr	r1, [r7, #8]
 8005016:	68f8      	ldr	r0, [r7, #12]
 8005018:	f000 f850 	bl	80050bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800501c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800501e:	f000 f8cd 	bl	80051bc <prvAddNewTaskToReadyList>
 8005022:	e001      	b.n	8005028 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8005024:	2300      	movs	r3, #0
 8005026:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005028:	697b      	ldr	r3, [r7, #20]
	}
 800502a:	4618      	mov	r0, r3
 800502c:	3728      	adds	r7, #40	; 0x28
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}

08005032 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005032:	b580      	push	{r7, lr}
 8005034:	b08c      	sub	sp, #48	; 0x30
 8005036:	af04      	add	r7, sp, #16
 8005038:	60f8      	str	r0, [r7, #12]
 800503a:	60b9      	str	r1, [r7, #8]
 800503c:	603b      	str	r3, [r7, #0]
 800503e:	4613      	mov	r3, r2
 8005040:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005042:	88fb      	ldrh	r3, [r7, #6]
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	4618      	mov	r0, r3
 8005048:	f000 fe6a 	bl	8005d20 <pvPortMalloc>
 800504c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d00e      	beq.n	8005072 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005054:	2054      	movs	r0, #84	; 0x54
 8005056:	f000 fe63 	bl	8005d20 <pvPortMalloc>
 800505a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800505c:	69fb      	ldr	r3, [r7, #28]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d003      	beq.n	800506a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005062:	69fb      	ldr	r3, [r7, #28]
 8005064:	697a      	ldr	r2, [r7, #20]
 8005066:	631a      	str	r2, [r3, #48]	; 0x30
 8005068:	e005      	b.n	8005076 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800506a:	6978      	ldr	r0, [r7, #20]
 800506c:	f000 ff1c 	bl	8005ea8 <vPortFree>
 8005070:	e001      	b.n	8005076 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005072:	2300      	movs	r3, #0
 8005074:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d017      	beq.n	80050ac <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	2200      	movs	r2, #0
 8005080:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005084:	88fa      	ldrh	r2, [r7, #6]
 8005086:	2300      	movs	r3, #0
 8005088:	9303      	str	r3, [sp, #12]
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	9302      	str	r3, [sp, #8]
 800508e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005090:	9301      	str	r3, [sp, #4]
 8005092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005094:	9300      	str	r3, [sp, #0]
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	68b9      	ldr	r1, [r7, #8]
 800509a:	68f8      	ldr	r0, [r7, #12]
 800509c:	f000 f80e 	bl	80050bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80050a0:	69f8      	ldr	r0, [r7, #28]
 80050a2:	f000 f88b 	bl	80051bc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80050a6:	2301      	movs	r3, #1
 80050a8:	61bb      	str	r3, [r7, #24]
 80050aa:	e002      	b.n	80050b2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80050ac:	f04f 33ff 	mov.w	r3, #4294967295
 80050b0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80050b2:	69bb      	ldr	r3, [r7, #24]
	}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3720      	adds	r7, #32
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b088      	sub	sp, #32
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	607a      	str	r2, [r7, #4]
 80050c8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80050ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80050d4:	3b01      	subs	r3, #1
 80050d6:	009b      	lsls	r3, r3, #2
 80050d8:	4413      	add	r3, r2
 80050da:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80050dc:	69bb      	ldr	r3, [r7, #24]
 80050de:	f023 0307 	bic.w	r3, r3, #7
 80050e2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80050e4:	69bb      	ldr	r3, [r7, #24]
 80050e6:	f003 0307 	and.w	r3, r3, #7
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d00a      	beq.n	8005104 <prvInitialiseNewTask+0x48>
	__asm volatile
 80050ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050f2:	f383 8811 	msr	BASEPRI, r3
 80050f6:	f3bf 8f6f 	isb	sy
 80050fa:	f3bf 8f4f 	dsb	sy
 80050fe:	617b      	str	r3, [r7, #20]
}
 8005100:	bf00      	nop
 8005102:	e7fe      	b.n	8005102 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005104:	2300      	movs	r3, #0
 8005106:	61fb      	str	r3, [r7, #28]
 8005108:	e012      	b.n	8005130 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800510a:	68ba      	ldr	r2, [r7, #8]
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	4413      	add	r3, r2
 8005110:	7819      	ldrb	r1, [r3, #0]
 8005112:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	4413      	add	r3, r2
 8005118:	3334      	adds	r3, #52	; 0x34
 800511a:	460a      	mov	r2, r1
 800511c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800511e:	68ba      	ldr	r2, [r7, #8]
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	4413      	add	r3, r2
 8005124:	781b      	ldrb	r3, [r3, #0]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d006      	beq.n	8005138 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	3301      	adds	r3, #1
 800512e:	61fb      	str	r3, [r7, #28]
 8005130:	69fb      	ldr	r3, [r7, #28]
 8005132:	2b0f      	cmp	r3, #15
 8005134:	d9e9      	bls.n	800510a <prvInitialiseNewTask+0x4e>
 8005136:	e000      	b.n	800513a <prvInitialiseNewTask+0x7e>
		{
			break;
 8005138:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800513a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800513c:	2200      	movs	r2, #0
 800513e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005144:	2b06      	cmp	r3, #6
 8005146:	d901      	bls.n	800514c <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005148:	2306      	movs	r3, #6
 800514a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800514c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800514e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005150:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005154:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005156:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800515a:	2200      	movs	r2, #0
 800515c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800515e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005160:	3304      	adds	r3, #4
 8005162:	4618      	mov	r0, r3
 8005164:	f7ff fe79 	bl	8004e5a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800516a:	3318      	adds	r3, #24
 800516c:	4618      	mov	r0, r3
 800516e:	f7ff fe74 	bl	8004e5a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005174:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005176:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800517a:	f1c3 0207 	rsb	r2, r3, #7
 800517e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005180:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005184:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005186:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800518a:	2200      	movs	r2, #0
 800518c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800518e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005190:	2200      	movs	r2, #0
 8005192:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005196:	683a      	ldr	r2, [r7, #0]
 8005198:	68f9      	ldr	r1, [r7, #12]
 800519a:	69b8      	ldr	r0, [r7, #24]
 800519c:	f000 fc0e 	bl	80059bc <pxPortInitialiseStack>
 80051a0:	4602      	mov	r2, r0
 80051a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051a4:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80051a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d002      	beq.n	80051b2 <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80051ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80051b2:	bf00      	nop
 80051b4:	3720      	adds	r7, #32
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
	...

080051bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80051c4:	f000 fcea 	bl	8005b9c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80051c8:	4b2a      	ldr	r3, [pc, #168]	; (8005274 <prvAddNewTaskToReadyList+0xb8>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	3301      	adds	r3, #1
 80051ce:	4a29      	ldr	r2, [pc, #164]	; (8005274 <prvAddNewTaskToReadyList+0xb8>)
 80051d0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80051d2:	4b29      	ldr	r3, [pc, #164]	; (8005278 <prvAddNewTaskToReadyList+0xbc>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d109      	bne.n	80051ee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80051da:	4a27      	ldr	r2, [pc, #156]	; (8005278 <prvAddNewTaskToReadyList+0xbc>)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80051e0:	4b24      	ldr	r3, [pc, #144]	; (8005274 <prvAddNewTaskToReadyList+0xb8>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d110      	bne.n	800520a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80051e8:	f000 fac0 	bl	800576c <prvInitialiseTaskLists>
 80051ec:	e00d      	b.n	800520a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80051ee:	4b23      	ldr	r3, [pc, #140]	; (800527c <prvAddNewTaskToReadyList+0xc0>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d109      	bne.n	800520a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80051f6:	4b20      	ldr	r3, [pc, #128]	; (8005278 <prvAddNewTaskToReadyList+0xbc>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005200:	429a      	cmp	r2, r3
 8005202:	d802      	bhi.n	800520a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005204:	4a1c      	ldr	r2, [pc, #112]	; (8005278 <prvAddNewTaskToReadyList+0xbc>)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800520a:	4b1d      	ldr	r3, [pc, #116]	; (8005280 <prvAddNewTaskToReadyList+0xc4>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	3301      	adds	r3, #1
 8005210:	4a1b      	ldr	r2, [pc, #108]	; (8005280 <prvAddNewTaskToReadyList+0xc4>)
 8005212:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005218:	2201      	movs	r2, #1
 800521a:	409a      	lsls	r2, r3
 800521c:	4b19      	ldr	r3, [pc, #100]	; (8005284 <prvAddNewTaskToReadyList+0xc8>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4313      	orrs	r3, r2
 8005222:	4a18      	ldr	r2, [pc, #96]	; (8005284 <prvAddNewTaskToReadyList+0xc8>)
 8005224:	6013      	str	r3, [r2, #0]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800522a:	4613      	mov	r3, r2
 800522c:	009b      	lsls	r3, r3, #2
 800522e:	4413      	add	r3, r2
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	4a15      	ldr	r2, [pc, #84]	; (8005288 <prvAddNewTaskToReadyList+0xcc>)
 8005234:	441a      	add	r2, r3
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	3304      	adds	r3, #4
 800523a:	4619      	mov	r1, r3
 800523c:	4610      	mov	r0, r2
 800523e:	f7ff fe18 	bl	8004e72 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005242:	f000 fcdb 	bl	8005bfc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005246:	4b0d      	ldr	r3, [pc, #52]	; (800527c <prvAddNewTaskToReadyList+0xc0>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d00e      	beq.n	800526c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800524e:	4b0a      	ldr	r3, [pc, #40]	; (8005278 <prvAddNewTaskToReadyList+0xbc>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005258:	429a      	cmp	r2, r3
 800525a:	d207      	bcs.n	800526c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800525c:	4b0b      	ldr	r3, [pc, #44]	; (800528c <prvAddNewTaskToReadyList+0xd0>)
 800525e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005262:	601a      	str	r2, [r3, #0]
 8005264:	f3bf 8f4f 	dsb	sy
 8005268:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800526c:	bf00      	nop
 800526e:	3708      	adds	r7, #8
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}
 8005274:	200007cc 	.word	0x200007cc
 8005278:	200006cc 	.word	0x200006cc
 800527c:	200007d8 	.word	0x200007d8
 8005280:	200007e8 	.word	0x200007e8
 8005284:	200007d4 	.word	0x200007d4
 8005288:	200006d0 	.word	0x200006d0
 800528c:	e000ed04 	.word	0xe000ed04

08005290 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005290:	b580      	push	{r7, lr}
 8005292:	b084      	sub	sp, #16
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005298:	2300      	movs	r3, #0
 800529a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d017      	beq.n	80052d2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80052a2:	4b13      	ldr	r3, [pc, #76]	; (80052f0 <vTaskDelay+0x60>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d00a      	beq.n	80052c0 <vTaskDelay+0x30>
	__asm volatile
 80052aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052ae:	f383 8811 	msr	BASEPRI, r3
 80052b2:	f3bf 8f6f 	isb	sy
 80052b6:	f3bf 8f4f 	dsb	sy
 80052ba:	60bb      	str	r3, [r7, #8]
}
 80052bc:	bf00      	nop
 80052be:	e7fe      	b.n	80052be <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80052c0:	f000 f87a 	bl	80053b8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80052c4:	2100      	movs	r1, #0
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f000 fb12 	bl	80058f0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80052cc:	f000 f882 	bl	80053d4 <xTaskResumeAll>
 80052d0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d107      	bne.n	80052e8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80052d8:	4b06      	ldr	r3, [pc, #24]	; (80052f4 <vTaskDelay+0x64>)
 80052da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052de:	601a      	str	r2, [r3, #0]
 80052e0:	f3bf 8f4f 	dsb	sy
 80052e4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80052e8:	bf00      	nop
 80052ea:	3710      	adds	r7, #16
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}
 80052f0:	200007f4 	.word	0x200007f4
 80052f4:	e000ed04 	.word	0xe000ed04

080052f8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b08a      	sub	sp, #40	; 0x28
 80052fc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80052fe:	2300      	movs	r3, #0
 8005300:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005302:	2300      	movs	r3, #0
 8005304:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005306:	463a      	mov	r2, r7
 8005308:	1d39      	adds	r1, r7, #4
 800530a:	f107 0308 	add.w	r3, r7, #8
 800530e:	4618      	mov	r0, r3
 8005310:	f7fc f850 	bl	80013b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005314:	6839      	ldr	r1, [r7, #0]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	68ba      	ldr	r2, [r7, #8]
 800531a:	9202      	str	r2, [sp, #8]
 800531c:	9301      	str	r3, [sp, #4]
 800531e:	2300      	movs	r3, #0
 8005320:	9300      	str	r3, [sp, #0]
 8005322:	2300      	movs	r3, #0
 8005324:	460a      	mov	r2, r1
 8005326:	491e      	ldr	r1, [pc, #120]	; (80053a0 <vTaskStartScheduler+0xa8>)
 8005328:	481e      	ldr	r0, [pc, #120]	; (80053a4 <vTaskStartScheduler+0xac>)
 800532a:	f7ff fe26 	bl	8004f7a <xTaskCreateStatic>
 800532e:	4603      	mov	r3, r0
 8005330:	4a1d      	ldr	r2, [pc, #116]	; (80053a8 <vTaskStartScheduler+0xb0>)
 8005332:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005334:	4b1c      	ldr	r3, [pc, #112]	; (80053a8 <vTaskStartScheduler+0xb0>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d002      	beq.n	8005342 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800533c:	2301      	movs	r3, #1
 800533e:	617b      	str	r3, [r7, #20]
 8005340:	e001      	b.n	8005346 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005342:	2300      	movs	r3, #0
 8005344:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	2b01      	cmp	r3, #1
 800534a:	d116      	bne.n	800537a <vTaskStartScheduler+0x82>
	__asm volatile
 800534c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005350:	f383 8811 	msr	BASEPRI, r3
 8005354:	f3bf 8f6f 	isb	sy
 8005358:	f3bf 8f4f 	dsb	sy
 800535c:	613b      	str	r3, [r7, #16]
}
 800535e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005360:	4b12      	ldr	r3, [pc, #72]	; (80053ac <vTaskStartScheduler+0xb4>)
 8005362:	f04f 32ff 	mov.w	r2, #4294967295
 8005366:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005368:	4b11      	ldr	r3, [pc, #68]	; (80053b0 <vTaskStartScheduler+0xb8>)
 800536a:	2201      	movs	r2, #1
 800536c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800536e:	4b11      	ldr	r3, [pc, #68]	; (80053b4 <vTaskStartScheduler+0xbc>)
 8005370:	2200      	movs	r2, #0
 8005372:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005374:	f000 fba0 	bl	8005ab8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005378:	e00e      	b.n	8005398 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005380:	d10a      	bne.n	8005398 <vTaskStartScheduler+0xa0>
	__asm volatile
 8005382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005386:	f383 8811 	msr	BASEPRI, r3
 800538a:	f3bf 8f6f 	isb	sy
 800538e:	f3bf 8f4f 	dsb	sy
 8005392:	60fb      	str	r3, [r7, #12]
}
 8005394:	bf00      	nop
 8005396:	e7fe      	b.n	8005396 <vTaskStartScheduler+0x9e>
}
 8005398:	bf00      	nop
 800539a:	3718      	adds	r7, #24
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	080061bc 	.word	0x080061bc
 80053a4:	0800573d 	.word	0x0800573d
 80053a8:	200007f0 	.word	0x200007f0
 80053ac:	200007ec 	.word	0x200007ec
 80053b0:	200007d8 	.word	0x200007d8
 80053b4:	200007d0 	.word	0x200007d0

080053b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80053b8:	b480      	push	{r7}
 80053ba:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80053bc:	4b04      	ldr	r3, [pc, #16]	; (80053d0 <vTaskSuspendAll+0x18>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	3301      	adds	r3, #1
 80053c2:	4a03      	ldr	r2, [pc, #12]	; (80053d0 <vTaskSuspendAll+0x18>)
 80053c4:	6013      	str	r3, [r2, #0]
}
 80053c6:	bf00      	nop
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bc80      	pop	{r7}
 80053cc:	4770      	bx	lr
 80053ce:	bf00      	nop
 80053d0:	200007f4 	.word	0x200007f4

080053d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80053da:	2300      	movs	r3, #0
 80053dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80053de:	2300      	movs	r3, #0
 80053e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80053e2:	4b41      	ldr	r3, [pc, #260]	; (80054e8 <xTaskResumeAll+0x114>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10a      	bne.n	8005400 <xTaskResumeAll+0x2c>
	__asm volatile
 80053ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ee:	f383 8811 	msr	BASEPRI, r3
 80053f2:	f3bf 8f6f 	isb	sy
 80053f6:	f3bf 8f4f 	dsb	sy
 80053fa:	603b      	str	r3, [r7, #0]
}
 80053fc:	bf00      	nop
 80053fe:	e7fe      	b.n	80053fe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005400:	f000 fbcc 	bl	8005b9c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005404:	4b38      	ldr	r3, [pc, #224]	; (80054e8 <xTaskResumeAll+0x114>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	3b01      	subs	r3, #1
 800540a:	4a37      	ldr	r2, [pc, #220]	; (80054e8 <xTaskResumeAll+0x114>)
 800540c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800540e:	4b36      	ldr	r3, [pc, #216]	; (80054e8 <xTaskResumeAll+0x114>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d161      	bne.n	80054da <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005416:	4b35      	ldr	r3, [pc, #212]	; (80054ec <xTaskResumeAll+0x118>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d05d      	beq.n	80054da <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800541e:	e02e      	b.n	800547e <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005420:	4b33      	ldr	r3, [pc, #204]	; (80054f0 <xTaskResumeAll+0x11c>)
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	3318      	adds	r3, #24
 800542c:	4618      	mov	r0, r3
 800542e:	f7ff fd7b 	bl	8004f28 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	3304      	adds	r3, #4
 8005436:	4618      	mov	r0, r3
 8005438:	f7ff fd76 	bl	8004f28 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005440:	2201      	movs	r2, #1
 8005442:	409a      	lsls	r2, r3
 8005444:	4b2b      	ldr	r3, [pc, #172]	; (80054f4 <xTaskResumeAll+0x120>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4313      	orrs	r3, r2
 800544a:	4a2a      	ldr	r2, [pc, #168]	; (80054f4 <xTaskResumeAll+0x120>)
 800544c:	6013      	str	r3, [r2, #0]
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005452:	4613      	mov	r3, r2
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	4413      	add	r3, r2
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	4a27      	ldr	r2, [pc, #156]	; (80054f8 <xTaskResumeAll+0x124>)
 800545c:	441a      	add	r2, r3
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	3304      	adds	r3, #4
 8005462:	4619      	mov	r1, r3
 8005464:	4610      	mov	r0, r2
 8005466:	f7ff fd04 	bl	8004e72 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800546e:	4b23      	ldr	r3, [pc, #140]	; (80054fc <xTaskResumeAll+0x128>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005474:	429a      	cmp	r2, r3
 8005476:	d302      	bcc.n	800547e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005478:	4b21      	ldr	r3, [pc, #132]	; (8005500 <xTaskResumeAll+0x12c>)
 800547a:	2201      	movs	r2, #1
 800547c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800547e:	4b1c      	ldr	r3, [pc, #112]	; (80054f0 <xTaskResumeAll+0x11c>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d1cc      	bne.n	8005420 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d001      	beq.n	8005490 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800548c:	f000 fa0c 	bl	80058a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005490:	4b1c      	ldr	r3, [pc, #112]	; (8005504 <xTaskResumeAll+0x130>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d010      	beq.n	80054be <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800549c:	f000 f836 	bl	800550c <xTaskIncrementTick>
 80054a0:	4603      	mov	r3, r0
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d002      	beq.n	80054ac <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80054a6:	4b16      	ldr	r3, [pc, #88]	; (8005500 <xTaskResumeAll+0x12c>)
 80054a8:	2201      	movs	r2, #1
 80054aa:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	3b01      	subs	r3, #1
 80054b0:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d1f1      	bne.n	800549c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80054b8:	4b12      	ldr	r3, [pc, #72]	; (8005504 <xTaskResumeAll+0x130>)
 80054ba:	2200      	movs	r2, #0
 80054bc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80054be:	4b10      	ldr	r3, [pc, #64]	; (8005500 <xTaskResumeAll+0x12c>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d009      	beq.n	80054da <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80054c6:	2301      	movs	r3, #1
 80054c8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80054ca:	4b0f      	ldr	r3, [pc, #60]	; (8005508 <xTaskResumeAll+0x134>)
 80054cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054d0:	601a      	str	r2, [r3, #0]
 80054d2:	f3bf 8f4f 	dsb	sy
 80054d6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80054da:	f000 fb8f 	bl	8005bfc <vPortExitCritical>

	return xAlreadyYielded;
 80054de:	68bb      	ldr	r3, [r7, #8]
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3710      	adds	r7, #16
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}
 80054e8:	200007f4 	.word	0x200007f4
 80054ec:	200007cc 	.word	0x200007cc
 80054f0:	2000078c 	.word	0x2000078c
 80054f4:	200007d4 	.word	0x200007d4
 80054f8:	200006d0 	.word	0x200006d0
 80054fc:	200006cc 	.word	0x200006cc
 8005500:	200007e0 	.word	0x200007e0
 8005504:	200007dc 	.word	0x200007dc
 8005508:	e000ed04 	.word	0xe000ed04

0800550c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b086      	sub	sp, #24
 8005510:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005512:	2300      	movs	r3, #0
 8005514:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005516:	4b51      	ldr	r3, [pc, #324]	; (800565c <xTaskIncrementTick+0x150>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	2b00      	cmp	r3, #0
 800551c:	f040 808d 	bne.w	800563a <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005520:	4b4f      	ldr	r3, [pc, #316]	; (8005660 <xTaskIncrementTick+0x154>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	3301      	adds	r3, #1
 8005526:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005528:	4a4d      	ldr	r2, [pc, #308]	; (8005660 <xTaskIncrementTick+0x154>)
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d120      	bne.n	8005576 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005534:	4b4b      	ldr	r3, [pc, #300]	; (8005664 <xTaskIncrementTick+0x158>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d00a      	beq.n	8005554 <xTaskIncrementTick+0x48>
	__asm volatile
 800553e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005542:	f383 8811 	msr	BASEPRI, r3
 8005546:	f3bf 8f6f 	isb	sy
 800554a:	f3bf 8f4f 	dsb	sy
 800554e:	603b      	str	r3, [r7, #0]
}
 8005550:	bf00      	nop
 8005552:	e7fe      	b.n	8005552 <xTaskIncrementTick+0x46>
 8005554:	4b43      	ldr	r3, [pc, #268]	; (8005664 <xTaskIncrementTick+0x158>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	60fb      	str	r3, [r7, #12]
 800555a:	4b43      	ldr	r3, [pc, #268]	; (8005668 <xTaskIncrementTick+0x15c>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a41      	ldr	r2, [pc, #260]	; (8005664 <xTaskIncrementTick+0x158>)
 8005560:	6013      	str	r3, [r2, #0]
 8005562:	4a41      	ldr	r2, [pc, #260]	; (8005668 <xTaskIncrementTick+0x15c>)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6013      	str	r3, [r2, #0]
 8005568:	4b40      	ldr	r3, [pc, #256]	; (800566c <xTaskIncrementTick+0x160>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	3301      	adds	r3, #1
 800556e:	4a3f      	ldr	r2, [pc, #252]	; (800566c <xTaskIncrementTick+0x160>)
 8005570:	6013      	str	r3, [r2, #0]
 8005572:	f000 f999 	bl	80058a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005576:	4b3e      	ldr	r3, [pc, #248]	; (8005670 <xTaskIncrementTick+0x164>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	693a      	ldr	r2, [r7, #16]
 800557c:	429a      	cmp	r2, r3
 800557e:	d34d      	bcc.n	800561c <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005580:	4b38      	ldr	r3, [pc, #224]	; (8005664 <xTaskIncrementTick+0x158>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d101      	bne.n	800558e <xTaskIncrementTick+0x82>
 800558a:	2301      	movs	r3, #1
 800558c:	e000      	b.n	8005590 <xTaskIncrementTick+0x84>
 800558e:	2300      	movs	r3, #0
 8005590:	2b00      	cmp	r3, #0
 8005592:	d004      	beq.n	800559e <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005594:	4b36      	ldr	r3, [pc, #216]	; (8005670 <xTaskIncrementTick+0x164>)
 8005596:	f04f 32ff 	mov.w	r2, #4294967295
 800559a:	601a      	str	r2, [r3, #0]
					break;
 800559c:	e03e      	b.n	800561c <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800559e:	4b31      	ldr	r3, [pc, #196]	; (8005664 <xTaskIncrementTick+0x158>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80055ae:	693a      	ldr	r2, [r7, #16]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d203      	bcs.n	80055be <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80055b6:	4a2e      	ldr	r2, [pc, #184]	; (8005670 <xTaskIncrementTick+0x164>)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6013      	str	r3, [r2, #0]
						break;
 80055bc:	e02e      	b.n	800561c <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	3304      	adds	r3, #4
 80055c2:	4618      	mov	r0, r3
 80055c4:	f7ff fcb0 	bl	8004f28 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d004      	beq.n	80055da <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	3318      	adds	r3, #24
 80055d4:	4618      	mov	r0, r3
 80055d6:	f7ff fca7 	bl	8004f28 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055de:	2201      	movs	r2, #1
 80055e0:	409a      	lsls	r2, r3
 80055e2:	4b24      	ldr	r3, [pc, #144]	; (8005674 <xTaskIncrementTick+0x168>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4313      	orrs	r3, r2
 80055e8:	4a22      	ldr	r2, [pc, #136]	; (8005674 <xTaskIncrementTick+0x168>)
 80055ea:	6013      	str	r3, [r2, #0]
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055f0:	4613      	mov	r3, r2
 80055f2:	009b      	lsls	r3, r3, #2
 80055f4:	4413      	add	r3, r2
 80055f6:	009b      	lsls	r3, r3, #2
 80055f8:	4a1f      	ldr	r2, [pc, #124]	; (8005678 <xTaskIncrementTick+0x16c>)
 80055fa:	441a      	add	r2, r3
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	3304      	adds	r3, #4
 8005600:	4619      	mov	r1, r3
 8005602:	4610      	mov	r0, r2
 8005604:	f7ff fc35 	bl	8004e72 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800560c:	4b1b      	ldr	r3, [pc, #108]	; (800567c <xTaskIncrementTick+0x170>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005612:	429a      	cmp	r2, r3
 8005614:	d3b4      	bcc.n	8005580 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005616:	2301      	movs	r3, #1
 8005618:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800561a:	e7b1      	b.n	8005580 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800561c:	4b17      	ldr	r3, [pc, #92]	; (800567c <xTaskIncrementTick+0x170>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005622:	4915      	ldr	r1, [pc, #84]	; (8005678 <xTaskIncrementTick+0x16c>)
 8005624:	4613      	mov	r3, r2
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	4413      	add	r3, r2
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	440b      	add	r3, r1
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2b01      	cmp	r3, #1
 8005632:	d907      	bls.n	8005644 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8005634:	2301      	movs	r3, #1
 8005636:	617b      	str	r3, [r7, #20]
 8005638:	e004      	b.n	8005644 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800563a:	4b11      	ldr	r3, [pc, #68]	; (8005680 <xTaskIncrementTick+0x174>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	3301      	adds	r3, #1
 8005640:	4a0f      	ldr	r2, [pc, #60]	; (8005680 <xTaskIncrementTick+0x174>)
 8005642:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005644:	4b0f      	ldr	r3, [pc, #60]	; (8005684 <xTaskIncrementTick+0x178>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d001      	beq.n	8005650 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 800564c:	2301      	movs	r3, #1
 800564e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005650:	697b      	ldr	r3, [r7, #20]
}
 8005652:	4618      	mov	r0, r3
 8005654:	3718      	adds	r7, #24
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}
 800565a:	bf00      	nop
 800565c:	200007f4 	.word	0x200007f4
 8005660:	200007d0 	.word	0x200007d0
 8005664:	20000784 	.word	0x20000784
 8005668:	20000788 	.word	0x20000788
 800566c:	200007e4 	.word	0x200007e4
 8005670:	200007ec 	.word	0x200007ec
 8005674:	200007d4 	.word	0x200007d4
 8005678:	200006d0 	.word	0x200006d0
 800567c:	200006cc 	.word	0x200006cc
 8005680:	200007dc 	.word	0x200007dc
 8005684:	200007e0 	.word	0x200007e0

08005688 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005688:	b480      	push	{r7}
 800568a:	b087      	sub	sp, #28
 800568c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800568e:	4b26      	ldr	r3, [pc, #152]	; (8005728 <vTaskSwitchContext+0xa0>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d003      	beq.n	800569e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005696:	4b25      	ldr	r3, [pc, #148]	; (800572c <vTaskSwitchContext+0xa4>)
 8005698:	2201      	movs	r2, #1
 800569a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800569c:	e03f      	b.n	800571e <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800569e:	4b23      	ldr	r3, [pc, #140]	; (800572c <vTaskSwitchContext+0xa4>)
 80056a0:	2200      	movs	r2, #0
 80056a2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80056a4:	4b22      	ldr	r3, [pc, #136]	; (8005730 <vTaskSwitchContext+0xa8>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	fab3 f383 	clz	r3, r3
 80056b0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80056b2:	7afb      	ldrb	r3, [r7, #11]
 80056b4:	f1c3 031f 	rsb	r3, r3, #31
 80056b8:	617b      	str	r3, [r7, #20]
 80056ba:	491e      	ldr	r1, [pc, #120]	; (8005734 <vTaskSwitchContext+0xac>)
 80056bc:	697a      	ldr	r2, [r7, #20]
 80056be:	4613      	mov	r3, r2
 80056c0:	009b      	lsls	r3, r3, #2
 80056c2:	4413      	add	r3, r2
 80056c4:	009b      	lsls	r3, r3, #2
 80056c6:	440b      	add	r3, r1
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d10a      	bne.n	80056e4 <vTaskSwitchContext+0x5c>
	__asm volatile
 80056ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056d2:	f383 8811 	msr	BASEPRI, r3
 80056d6:	f3bf 8f6f 	isb	sy
 80056da:	f3bf 8f4f 	dsb	sy
 80056de:	607b      	str	r3, [r7, #4]
}
 80056e0:	bf00      	nop
 80056e2:	e7fe      	b.n	80056e2 <vTaskSwitchContext+0x5a>
 80056e4:	697a      	ldr	r2, [r7, #20]
 80056e6:	4613      	mov	r3, r2
 80056e8:	009b      	lsls	r3, r3, #2
 80056ea:	4413      	add	r3, r2
 80056ec:	009b      	lsls	r3, r3, #2
 80056ee:	4a11      	ldr	r2, [pc, #68]	; (8005734 <vTaskSwitchContext+0xac>)
 80056f0:	4413      	add	r3, r2
 80056f2:	613b      	str	r3, [r7, #16]
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	685a      	ldr	r2, [r3, #4]
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	605a      	str	r2, [r3, #4]
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	685a      	ldr	r2, [r3, #4]
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	3308      	adds	r3, #8
 8005706:	429a      	cmp	r2, r3
 8005708:	d104      	bne.n	8005714 <vTaskSwitchContext+0x8c>
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	685a      	ldr	r2, [r3, #4]
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	605a      	str	r2, [r3, #4]
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	4a07      	ldr	r2, [pc, #28]	; (8005738 <vTaskSwitchContext+0xb0>)
 800571c:	6013      	str	r3, [r2, #0]
}
 800571e:	bf00      	nop
 8005720:	371c      	adds	r7, #28
 8005722:	46bd      	mov	sp, r7
 8005724:	bc80      	pop	{r7}
 8005726:	4770      	bx	lr
 8005728:	200007f4 	.word	0x200007f4
 800572c:	200007e0 	.word	0x200007e0
 8005730:	200007d4 	.word	0x200007d4
 8005734:	200006d0 	.word	0x200006d0
 8005738:	200006cc 	.word	0x200006cc

0800573c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b082      	sub	sp, #8
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005744:	f000 f852 	bl	80057ec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005748:	4b06      	ldr	r3, [pc, #24]	; (8005764 <prvIdleTask+0x28>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	2b01      	cmp	r3, #1
 800574e:	d9f9      	bls.n	8005744 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005750:	4b05      	ldr	r3, [pc, #20]	; (8005768 <prvIdleTask+0x2c>)
 8005752:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005756:	601a      	str	r2, [r3, #0]
 8005758:	f3bf 8f4f 	dsb	sy
 800575c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005760:	e7f0      	b.n	8005744 <prvIdleTask+0x8>
 8005762:	bf00      	nop
 8005764:	200006d0 	.word	0x200006d0
 8005768:	e000ed04 	.word	0xe000ed04

0800576c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b082      	sub	sp, #8
 8005770:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005772:	2300      	movs	r3, #0
 8005774:	607b      	str	r3, [r7, #4]
 8005776:	e00c      	b.n	8005792 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005778:	687a      	ldr	r2, [r7, #4]
 800577a:	4613      	mov	r3, r2
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	4413      	add	r3, r2
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	4a12      	ldr	r2, [pc, #72]	; (80057cc <prvInitialiseTaskLists+0x60>)
 8005784:	4413      	add	r3, r2
 8005786:	4618      	mov	r0, r3
 8005788:	f7ff fb48 	bl	8004e1c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	3301      	adds	r3, #1
 8005790:	607b      	str	r3, [r7, #4]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2b06      	cmp	r3, #6
 8005796:	d9ef      	bls.n	8005778 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005798:	480d      	ldr	r0, [pc, #52]	; (80057d0 <prvInitialiseTaskLists+0x64>)
 800579a:	f7ff fb3f 	bl	8004e1c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800579e:	480d      	ldr	r0, [pc, #52]	; (80057d4 <prvInitialiseTaskLists+0x68>)
 80057a0:	f7ff fb3c 	bl	8004e1c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80057a4:	480c      	ldr	r0, [pc, #48]	; (80057d8 <prvInitialiseTaskLists+0x6c>)
 80057a6:	f7ff fb39 	bl	8004e1c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80057aa:	480c      	ldr	r0, [pc, #48]	; (80057dc <prvInitialiseTaskLists+0x70>)
 80057ac:	f7ff fb36 	bl	8004e1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80057b0:	480b      	ldr	r0, [pc, #44]	; (80057e0 <prvInitialiseTaskLists+0x74>)
 80057b2:	f7ff fb33 	bl	8004e1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80057b6:	4b0b      	ldr	r3, [pc, #44]	; (80057e4 <prvInitialiseTaskLists+0x78>)
 80057b8:	4a05      	ldr	r2, [pc, #20]	; (80057d0 <prvInitialiseTaskLists+0x64>)
 80057ba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80057bc:	4b0a      	ldr	r3, [pc, #40]	; (80057e8 <prvInitialiseTaskLists+0x7c>)
 80057be:	4a05      	ldr	r2, [pc, #20]	; (80057d4 <prvInitialiseTaskLists+0x68>)
 80057c0:	601a      	str	r2, [r3, #0]
}
 80057c2:	bf00      	nop
 80057c4:	3708      	adds	r7, #8
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	bf00      	nop
 80057cc:	200006d0 	.word	0x200006d0
 80057d0:	2000075c 	.word	0x2000075c
 80057d4:	20000770 	.word	0x20000770
 80057d8:	2000078c 	.word	0x2000078c
 80057dc:	200007a0 	.word	0x200007a0
 80057e0:	200007b8 	.word	0x200007b8
 80057e4:	20000784 	.word	0x20000784
 80057e8:	20000788 	.word	0x20000788

080057ec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b082      	sub	sp, #8
 80057f0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80057f2:	e019      	b.n	8005828 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80057f4:	f000 f9d2 	bl	8005b9c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80057f8:	4b10      	ldr	r3, [pc, #64]	; (800583c <prvCheckTasksWaitingTermination+0x50>)
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	3304      	adds	r3, #4
 8005804:	4618      	mov	r0, r3
 8005806:	f7ff fb8f 	bl	8004f28 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800580a:	4b0d      	ldr	r3, [pc, #52]	; (8005840 <prvCheckTasksWaitingTermination+0x54>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	3b01      	subs	r3, #1
 8005810:	4a0b      	ldr	r2, [pc, #44]	; (8005840 <prvCheckTasksWaitingTermination+0x54>)
 8005812:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005814:	4b0b      	ldr	r3, [pc, #44]	; (8005844 <prvCheckTasksWaitingTermination+0x58>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	3b01      	subs	r3, #1
 800581a:	4a0a      	ldr	r2, [pc, #40]	; (8005844 <prvCheckTasksWaitingTermination+0x58>)
 800581c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800581e:	f000 f9ed 	bl	8005bfc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f000 f810 	bl	8005848 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005828:	4b06      	ldr	r3, [pc, #24]	; (8005844 <prvCheckTasksWaitingTermination+0x58>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d1e1      	bne.n	80057f4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005830:	bf00      	nop
 8005832:	bf00      	nop
 8005834:	3708      	adds	r7, #8
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}
 800583a:	bf00      	nop
 800583c:	200007a0 	.word	0x200007a0
 8005840:	200007cc 	.word	0x200007cc
 8005844:	200007b4 	.word	0x200007b4

08005848 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005856:	2b00      	cmp	r3, #0
 8005858:	d108      	bne.n	800586c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800585e:	4618      	mov	r0, r3
 8005860:	f000 fb22 	bl	8005ea8 <vPortFree>
				vPortFree( pxTCB );
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f000 fb1f 	bl	8005ea8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800586a:	e018      	b.n	800589e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005872:	2b01      	cmp	r3, #1
 8005874:	d103      	bne.n	800587e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 fb16 	bl	8005ea8 <vPortFree>
	}
 800587c:	e00f      	b.n	800589e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005884:	2b02      	cmp	r3, #2
 8005886:	d00a      	beq.n	800589e <prvDeleteTCB+0x56>
	__asm volatile
 8005888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800588c:	f383 8811 	msr	BASEPRI, r3
 8005890:	f3bf 8f6f 	isb	sy
 8005894:	f3bf 8f4f 	dsb	sy
 8005898:	60fb      	str	r3, [r7, #12]
}
 800589a:	bf00      	nop
 800589c:	e7fe      	b.n	800589c <prvDeleteTCB+0x54>
	}
 800589e:	bf00      	nop
 80058a0:	3710      	adds	r7, #16
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
	...

080058a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80058a8:	b480      	push	{r7}
 80058aa:	b083      	sub	sp, #12
 80058ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80058ae:	4b0e      	ldr	r3, [pc, #56]	; (80058e8 <prvResetNextTaskUnblockTime+0x40>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d101      	bne.n	80058bc <prvResetNextTaskUnblockTime+0x14>
 80058b8:	2301      	movs	r3, #1
 80058ba:	e000      	b.n	80058be <prvResetNextTaskUnblockTime+0x16>
 80058bc:	2300      	movs	r3, #0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d004      	beq.n	80058cc <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80058c2:	4b0a      	ldr	r3, [pc, #40]	; (80058ec <prvResetNextTaskUnblockTime+0x44>)
 80058c4:	f04f 32ff 	mov.w	r2, #4294967295
 80058c8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80058ca:	e008      	b.n	80058de <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80058cc:	4b06      	ldr	r3, [pc, #24]	; (80058e8 <prvResetNextTaskUnblockTime+0x40>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	68db      	ldr	r3, [r3, #12]
 80058d2:	68db      	ldr	r3, [r3, #12]
 80058d4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	4a04      	ldr	r2, [pc, #16]	; (80058ec <prvResetNextTaskUnblockTime+0x44>)
 80058dc:	6013      	str	r3, [r2, #0]
}
 80058de:	bf00      	nop
 80058e0:	370c      	adds	r7, #12
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bc80      	pop	{r7}
 80058e6:	4770      	bx	lr
 80058e8:	20000784 	.word	0x20000784
 80058ec:	200007ec 	.word	0x200007ec

080058f0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b084      	sub	sp, #16
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80058fa:	4b29      	ldr	r3, [pc, #164]	; (80059a0 <prvAddCurrentTaskToDelayedList+0xb0>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005900:	4b28      	ldr	r3, [pc, #160]	; (80059a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	3304      	adds	r3, #4
 8005906:	4618      	mov	r0, r3
 8005908:	f7ff fb0e 	bl	8004f28 <uxListRemove>
 800590c:	4603      	mov	r3, r0
 800590e:	2b00      	cmp	r3, #0
 8005910:	d10b      	bne.n	800592a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8005912:	4b24      	ldr	r3, [pc, #144]	; (80059a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005918:	2201      	movs	r2, #1
 800591a:	fa02 f303 	lsl.w	r3, r2, r3
 800591e:	43da      	mvns	r2, r3
 8005920:	4b21      	ldr	r3, [pc, #132]	; (80059a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4013      	ands	r3, r2
 8005926:	4a20      	ldr	r2, [pc, #128]	; (80059a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005928:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005930:	d10a      	bne.n	8005948 <prvAddCurrentTaskToDelayedList+0x58>
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d007      	beq.n	8005948 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005938:	4b1a      	ldr	r3, [pc, #104]	; (80059a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	3304      	adds	r3, #4
 800593e:	4619      	mov	r1, r3
 8005940:	481a      	ldr	r0, [pc, #104]	; (80059ac <prvAddCurrentTaskToDelayedList+0xbc>)
 8005942:	f7ff fa96 	bl	8004e72 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005946:	e026      	b.n	8005996 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005948:	68fa      	ldr	r2, [r7, #12]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4413      	add	r3, r2
 800594e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005950:	4b14      	ldr	r3, [pc, #80]	; (80059a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	68ba      	ldr	r2, [r7, #8]
 8005956:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005958:	68ba      	ldr	r2, [r7, #8]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	429a      	cmp	r2, r3
 800595e:	d209      	bcs.n	8005974 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005960:	4b13      	ldr	r3, [pc, #76]	; (80059b0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	4b0f      	ldr	r3, [pc, #60]	; (80059a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	3304      	adds	r3, #4
 800596a:	4619      	mov	r1, r3
 800596c:	4610      	mov	r0, r2
 800596e:	f7ff faa3 	bl	8004eb8 <vListInsert>
}
 8005972:	e010      	b.n	8005996 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005974:	4b0f      	ldr	r3, [pc, #60]	; (80059b4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	4b0a      	ldr	r3, [pc, #40]	; (80059a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	3304      	adds	r3, #4
 800597e:	4619      	mov	r1, r3
 8005980:	4610      	mov	r0, r2
 8005982:	f7ff fa99 	bl	8004eb8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005986:	4b0c      	ldr	r3, [pc, #48]	; (80059b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	68ba      	ldr	r2, [r7, #8]
 800598c:	429a      	cmp	r2, r3
 800598e:	d202      	bcs.n	8005996 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005990:	4a09      	ldr	r2, [pc, #36]	; (80059b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	6013      	str	r3, [r2, #0]
}
 8005996:	bf00      	nop
 8005998:	3710      	adds	r7, #16
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
 800599e:	bf00      	nop
 80059a0:	200007d0 	.word	0x200007d0
 80059a4:	200006cc 	.word	0x200006cc
 80059a8:	200007d4 	.word	0x200007d4
 80059ac:	200007b8 	.word	0x200007b8
 80059b0:	20000788 	.word	0x20000788
 80059b4:	20000784 	.word	0x20000784
 80059b8:	200007ec 	.word	0x200007ec

080059bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80059bc:	b480      	push	{r7}
 80059be:	b085      	sub	sp, #20
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	60f8      	str	r0, [r7, #12]
 80059c4:	60b9      	str	r1, [r7, #8]
 80059c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	3b04      	subs	r3, #4
 80059cc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80059d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	3b04      	subs	r3, #4
 80059da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	f023 0201 	bic.w	r2, r3, #1
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	3b04      	subs	r3, #4
 80059ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80059ec:	4a08      	ldr	r2, [pc, #32]	; (8005a10 <pxPortInitialiseStack+0x54>)
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	3b14      	subs	r3, #20
 80059f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80059f8:	687a      	ldr	r2, [r7, #4]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	3b20      	subs	r3, #32
 8005a02:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005a04:	68fb      	ldr	r3, [r7, #12]
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3714      	adds	r7, #20
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bc80      	pop	{r7}
 8005a0e:	4770      	bx	lr
 8005a10:	08005a15 	.word	0x08005a15

08005a14 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005a14:	b480      	push	{r7}
 8005a16:	b085      	sub	sp, #20
 8005a18:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005a1e:	4b12      	ldr	r3, [pc, #72]	; (8005a68 <prvTaskExitError+0x54>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a26:	d00a      	beq.n	8005a3e <prvTaskExitError+0x2a>
	__asm volatile
 8005a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a2c:	f383 8811 	msr	BASEPRI, r3
 8005a30:	f3bf 8f6f 	isb	sy
 8005a34:	f3bf 8f4f 	dsb	sy
 8005a38:	60fb      	str	r3, [r7, #12]
}
 8005a3a:	bf00      	nop
 8005a3c:	e7fe      	b.n	8005a3c <prvTaskExitError+0x28>
	__asm volatile
 8005a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a42:	f383 8811 	msr	BASEPRI, r3
 8005a46:	f3bf 8f6f 	isb	sy
 8005a4a:	f3bf 8f4f 	dsb	sy
 8005a4e:	60bb      	str	r3, [r7, #8]
}
 8005a50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005a52:	bf00      	nop
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d0fc      	beq.n	8005a54 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005a5a:	bf00      	nop
 8005a5c:	bf00      	nop
 8005a5e:	3714      	adds	r7, #20
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bc80      	pop	{r7}
 8005a64:	4770      	bx	lr
 8005a66:	bf00      	nop
 8005a68:	20000010 	.word	0x20000010
 8005a6c:	00000000 	.word	0x00000000

08005a70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005a70:	4b07      	ldr	r3, [pc, #28]	; (8005a90 <pxCurrentTCBConst2>)
 8005a72:	6819      	ldr	r1, [r3, #0]
 8005a74:	6808      	ldr	r0, [r1, #0]
 8005a76:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005a7a:	f380 8809 	msr	PSP, r0
 8005a7e:	f3bf 8f6f 	isb	sy
 8005a82:	f04f 0000 	mov.w	r0, #0
 8005a86:	f380 8811 	msr	BASEPRI, r0
 8005a8a:	f04e 0e0d 	orr.w	lr, lr, #13
 8005a8e:	4770      	bx	lr

08005a90 <pxCurrentTCBConst2>:
 8005a90:	200006cc 	.word	0x200006cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005a94:	bf00      	nop
 8005a96:	bf00      	nop

08005a98 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005a98:	4806      	ldr	r0, [pc, #24]	; (8005ab4 <prvPortStartFirstTask+0x1c>)
 8005a9a:	6800      	ldr	r0, [r0, #0]
 8005a9c:	6800      	ldr	r0, [r0, #0]
 8005a9e:	f380 8808 	msr	MSP, r0
 8005aa2:	b662      	cpsie	i
 8005aa4:	b661      	cpsie	f
 8005aa6:	f3bf 8f4f 	dsb	sy
 8005aaa:	f3bf 8f6f 	isb	sy
 8005aae:	df00      	svc	0
 8005ab0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005ab2:	bf00      	nop
 8005ab4:	e000ed08 	.word	0xe000ed08

08005ab8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b084      	sub	sp, #16
 8005abc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005abe:	4b32      	ldr	r3, [pc, #200]	; (8005b88 <xPortStartScheduler+0xd0>)
 8005ac0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	781b      	ldrb	r3, [r3, #0]
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	22ff      	movs	r2, #255	; 0xff
 8005ace:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	781b      	ldrb	r3, [r3, #0]
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005ad8:	78fb      	ldrb	r3, [r7, #3]
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005ae0:	b2da      	uxtb	r2, r3
 8005ae2:	4b2a      	ldr	r3, [pc, #168]	; (8005b8c <xPortStartScheduler+0xd4>)
 8005ae4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005ae6:	4b2a      	ldr	r3, [pc, #168]	; (8005b90 <xPortStartScheduler+0xd8>)
 8005ae8:	2207      	movs	r2, #7
 8005aea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005aec:	e009      	b.n	8005b02 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8005aee:	4b28      	ldr	r3, [pc, #160]	; (8005b90 <xPortStartScheduler+0xd8>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	3b01      	subs	r3, #1
 8005af4:	4a26      	ldr	r2, [pc, #152]	; (8005b90 <xPortStartScheduler+0xd8>)
 8005af6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005af8:	78fb      	ldrb	r3, [r7, #3]
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	005b      	lsls	r3, r3, #1
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005b02:	78fb      	ldrb	r3, [r7, #3]
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b0a:	2b80      	cmp	r3, #128	; 0x80
 8005b0c:	d0ef      	beq.n	8005aee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005b0e:	4b20      	ldr	r3, [pc, #128]	; (8005b90 <xPortStartScheduler+0xd8>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f1c3 0307 	rsb	r3, r3, #7
 8005b16:	2b04      	cmp	r3, #4
 8005b18:	d00a      	beq.n	8005b30 <xPortStartScheduler+0x78>
	__asm volatile
 8005b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b1e:	f383 8811 	msr	BASEPRI, r3
 8005b22:	f3bf 8f6f 	isb	sy
 8005b26:	f3bf 8f4f 	dsb	sy
 8005b2a:	60bb      	str	r3, [r7, #8]
}
 8005b2c:	bf00      	nop
 8005b2e:	e7fe      	b.n	8005b2e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005b30:	4b17      	ldr	r3, [pc, #92]	; (8005b90 <xPortStartScheduler+0xd8>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	021b      	lsls	r3, r3, #8
 8005b36:	4a16      	ldr	r2, [pc, #88]	; (8005b90 <xPortStartScheduler+0xd8>)
 8005b38:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005b3a:	4b15      	ldr	r3, [pc, #84]	; (8005b90 <xPortStartScheduler+0xd8>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005b42:	4a13      	ldr	r2, [pc, #76]	; (8005b90 <xPortStartScheduler+0xd8>)
 8005b44:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	b2da      	uxtb	r2, r3
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005b4e:	4b11      	ldr	r3, [pc, #68]	; (8005b94 <xPortStartScheduler+0xdc>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a10      	ldr	r2, [pc, #64]	; (8005b94 <xPortStartScheduler+0xdc>)
 8005b54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005b58:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005b5a:	4b0e      	ldr	r3, [pc, #56]	; (8005b94 <xPortStartScheduler+0xdc>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a0d      	ldr	r2, [pc, #52]	; (8005b94 <xPortStartScheduler+0xdc>)
 8005b60:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005b64:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005b66:	f000 f8b9 	bl	8005cdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005b6a:	4b0b      	ldr	r3, [pc, #44]	; (8005b98 <xPortStartScheduler+0xe0>)
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005b70:	f7ff ff92 	bl	8005a98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005b74:	f7ff fd88 	bl	8005688 <vTaskSwitchContext>
	prvTaskExitError();
 8005b78:	f7ff ff4c 	bl	8005a14 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005b7c:	2300      	movs	r3, #0
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3710      	adds	r7, #16
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}
 8005b86:	bf00      	nop
 8005b88:	e000e400 	.word	0xe000e400
 8005b8c:	200007f8 	.word	0x200007f8
 8005b90:	200007fc 	.word	0x200007fc
 8005b94:	e000ed20 	.word	0xe000ed20
 8005b98:	20000010 	.word	0x20000010

08005b9c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b083      	sub	sp, #12
 8005ba0:	af00      	add	r7, sp, #0
	__asm volatile
 8005ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ba6:	f383 8811 	msr	BASEPRI, r3
 8005baa:	f3bf 8f6f 	isb	sy
 8005bae:	f3bf 8f4f 	dsb	sy
 8005bb2:	607b      	str	r3, [r7, #4]
}
 8005bb4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005bb6:	4b0f      	ldr	r3, [pc, #60]	; (8005bf4 <vPortEnterCritical+0x58>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	3301      	adds	r3, #1
 8005bbc:	4a0d      	ldr	r2, [pc, #52]	; (8005bf4 <vPortEnterCritical+0x58>)
 8005bbe:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005bc0:	4b0c      	ldr	r3, [pc, #48]	; (8005bf4 <vPortEnterCritical+0x58>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d10f      	bne.n	8005be8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005bc8:	4b0b      	ldr	r3, [pc, #44]	; (8005bf8 <vPortEnterCritical+0x5c>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d00a      	beq.n	8005be8 <vPortEnterCritical+0x4c>
	__asm volatile
 8005bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bd6:	f383 8811 	msr	BASEPRI, r3
 8005bda:	f3bf 8f6f 	isb	sy
 8005bde:	f3bf 8f4f 	dsb	sy
 8005be2:	603b      	str	r3, [r7, #0]
}
 8005be4:	bf00      	nop
 8005be6:	e7fe      	b.n	8005be6 <vPortEnterCritical+0x4a>
	}
}
 8005be8:	bf00      	nop
 8005bea:	370c      	adds	r7, #12
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bc80      	pop	{r7}
 8005bf0:	4770      	bx	lr
 8005bf2:	bf00      	nop
 8005bf4:	20000010 	.word	0x20000010
 8005bf8:	e000ed04 	.word	0xe000ed04

08005bfc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b083      	sub	sp, #12
 8005c00:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005c02:	4b11      	ldr	r3, [pc, #68]	; (8005c48 <vPortExitCritical+0x4c>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d10a      	bne.n	8005c20 <vPortExitCritical+0x24>
	__asm volatile
 8005c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c0e:	f383 8811 	msr	BASEPRI, r3
 8005c12:	f3bf 8f6f 	isb	sy
 8005c16:	f3bf 8f4f 	dsb	sy
 8005c1a:	607b      	str	r3, [r7, #4]
}
 8005c1c:	bf00      	nop
 8005c1e:	e7fe      	b.n	8005c1e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005c20:	4b09      	ldr	r3, [pc, #36]	; (8005c48 <vPortExitCritical+0x4c>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	3b01      	subs	r3, #1
 8005c26:	4a08      	ldr	r2, [pc, #32]	; (8005c48 <vPortExitCritical+0x4c>)
 8005c28:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005c2a:	4b07      	ldr	r3, [pc, #28]	; (8005c48 <vPortExitCritical+0x4c>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d105      	bne.n	8005c3e <vPortExitCritical+0x42>
 8005c32:	2300      	movs	r3, #0
 8005c34:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005c3c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005c3e:	bf00      	nop
 8005c40:	370c      	adds	r7, #12
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bc80      	pop	{r7}
 8005c46:	4770      	bx	lr
 8005c48:	20000010 	.word	0x20000010
 8005c4c:	00000000 	.word	0x00000000

08005c50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005c50:	f3ef 8009 	mrs	r0, PSP
 8005c54:	f3bf 8f6f 	isb	sy
 8005c58:	4b0d      	ldr	r3, [pc, #52]	; (8005c90 <pxCurrentTCBConst>)
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005c60:	6010      	str	r0, [r2, #0]
 8005c62:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005c66:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005c6a:	f380 8811 	msr	BASEPRI, r0
 8005c6e:	f7ff fd0b 	bl	8005688 <vTaskSwitchContext>
 8005c72:	f04f 0000 	mov.w	r0, #0
 8005c76:	f380 8811 	msr	BASEPRI, r0
 8005c7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005c7e:	6819      	ldr	r1, [r3, #0]
 8005c80:	6808      	ldr	r0, [r1, #0]
 8005c82:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005c86:	f380 8809 	msr	PSP, r0
 8005c8a:	f3bf 8f6f 	isb	sy
 8005c8e:	4770      	bx	lr

08005c90 <pxCurrentTCBConst>:
 8005c90:	200006cc 	.word	0x200006cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005c94:	bf00      	nop
 8005c96:	bf00      	nop

08005c98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b082      	sub	sp, #8
 8005c9c:	af00      	add	r7, sp, #0
	__asm volatile
 8005c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ca2:	f383 8811 	msr	BASEPRI, r3
 8005ca6:	f3bf 8f6f 	isb	sy
 8005caa:	f3bf 8f4f 	dsb	sy
 8005cae:	607b      	str	r3, [r7, #4]
}
 8005cb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005cb2:	f7ff fc2b 	bl	800550c <xTaskIncrementTick>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d003      	beq.n	8005cc4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005cbc:	4b06      	ldr	r3, [pc, #24]	; (8005cd8 <SysTick_Handler+0x40>)
 8005cbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cc2:	601a      	str	r2, [r3, #0]
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	f383 8811 	msr	BASEPRI, r3
}
 8005cce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005cd0:	bf00      	nop
 8005cd2:	3708      	adds	r7, #8
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}
 8005cd8:	e000ed04 	.word	0xe000ed04

08005cdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005cdc:	b480      	push	{r7}
 8005cde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005ce0:	4b0a      	ldr	r3, [pc, #40]	; (8005d0c <vPortSetupTimerInterrupt+0x30>)
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005ce6:	4b0a      	ldr	r3, [pc, #40]	; (8005d10 <vPortSetupTimerInterrupt+0x34>)
 8005ce8:	2200      	movs	r2, #0
 8005cea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005cec:	4b09      	ldr	r3, [pc, #36]	; (8005d14 <vPortSetupTimerInterrupt+0x38>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a09      	ldr	r2, [pc, #36]	; (8005d18 <vPortSetupTimerInterrupt+0x3c>)
 8005cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf6:	099b      	lsrs	r3, r3, #6
 8005cf8:	4a08      	ldr	r2, [pc, #32]	; (8005d1c <vPortSetupTimerInterrupt+0x40>)
 8005cfa:	3b01      	subs	r3, #1
 8005cfc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005cfe:	4b03      	ldr	r3, [pc, #12]	; (8005d0c <vPortSetupTimerInterrupt+0x30>)
 8005d00:	2207      	movs	r2, #7
 8005d02:	601a      	str	r2, [r3, #0]
}
 8005d04:	bf00      	nop
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bc80      	pop	{r7}
 8005d0a:	4770      	bx	lr
 8005d0c:	e000e010 	.word	0xe000e010
 8005d10:	e000e018 	.word	0xe000e018
 8005d14:	20000004 	.word	0x20000004
 8005d18:	10624dd3 	.word	0x10624dd3
 8005d1c:	e000e014 	.word	0xe000e014

08005d20 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b08a      	sub	sp, #40	; 0x28
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005d2c:	f7ff fb44 	bl	80053b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005d30:	4b58      	ldr	r3, [pc, #352]	; (8005e94 <pvPortMalloc+0x174>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d101      	bne.n	8005d3c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005d38:	f000 f910 	bl	8005f5c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005d3c:	4b56      	ldr	r3, [pc, #344]	; (8005e98 <pvPortMalloc+0x178>)
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	4013      	ands	r3, r2
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	f040 808e 	bne.w	8005e66 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d01d      	beq.n	8005d8c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005d50:	2208      	movs	r2, #8
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4413      	add	r3, r2
 8005d56:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f003 0307 	and.w	r3, r3, #7
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d014      	beq.n	8005d8c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f023 0307 	bic.w	r3, r3, #7
 8005d68:	3308      	adds	r3, #8
 8005d6a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	f003 0307 	and.w	r3, r3, #7
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d00a      	beq.n	8005d8c <pvPortMalloc+0x6c>
	__asm volatile
 8005d76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d7a:	f383 8811 	msr	BASEPRI, r3
 8005d7e:	f3bf 8f6f 	isb	sy
 8005d82:	f3bf 8f4f 	dsb	sy
 8005d86:	617b      	str	r3, [r7, #20]
}
 8005d88:	bf00      	nop
 8005d8a:	e7fe      	b.n	8005d8a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d069      	beq.n	8005e66 <pvPortMalloc+0x146>
 8005d92:	4b42      	ldr	r3, [pc, #264]	; (8005e9c <pvPortMalloc+0x17c>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d864      	bhi.n	8005e66 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005d9c:	4b40      	ldr	r3, [pc, #256]	; (8005ea0 <pvPortMalloc+0x180>)
 8005d9e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005da0:	4b3f      	ldr	r3, [pc, #252]	; (8005ea0 <pvPortMalloc+0x180>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005da6:	e004      	b.n	8005db2 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005daa:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	687a      	ldr	r2, [r7, #4]
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d903      	bls.n	8005dc4 <pvPortMalloc+0xa4>
 8005dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d1f1      	bne.n	8005da8 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005dc4:	4b33      	ldr	r3, [pc, #204]	; (8005e94 <pvPortMalloc+0x174>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	d04b      	beq.n	8005e66 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005dce:	6a3b      	ldr	r3, [r7, #32]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	2208      	movs	r2, #8
 8005dd4:	4413      	add	r3, r2
 8005dd6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	6a3b      	ldr	r3, [r7, #32]
 8005dde:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de2:	685a      	ldr	r2, [r3, #4]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	1ad2      	subs	r2, r2, r3
 8005de8:	2308      	movs	r3, #8
 8005dea:	005b      	lsls	r3, r3, #1
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d91f      	bls.n	8005e30 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005df0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4413      	add	r3, r2
 8005df6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005df8:	69bb      	ldr	r3, [r7, #24]
 8005dfa:	f003 0307 	and.w	r3, r3, #7
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d00a      	beq.n	8005e18 <pvPortMalloc+0xf8>
	__asm volatile
 8005e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e06:	f383 8811 	msr	BASEPRI, r3
 8005e0a:	f3bf 8f6f 	isb	sy
 8005e0e:	f3bf 8f4f 	dsb	sy
 8005e12:	613b      	str	r3, [r7, #16]
}
 8005e14:	bf00      	nop
 8005e16:	e7fe      	b.n	8005e16 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e1a:	685a      	ldr	r2, [r3, #4]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	1ad2      	subs	r2, r2, r3
 8005e20:	69bb      	ldr	r3, [r7, #24]
 8005e22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e26:	687a      	ldr	r2, [r7, #4]
 8005e28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005e2a:	69b8      	ldr	r0, [r7, #24]
 8005e2c:	f000 f8f8 	bl	8006020 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005e30:	4b1a      	ldr	r3, [pc, #104]	; (8005e9c <pvPortMalloc+0x17c>)
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	4a18      	ldr	r2, [pc, #96]	; (8005e9c <pvPortMalloc+0x17c>)
 8005e3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005e3e:	4b17      	ldr	r3, [pc, #92]	; (8005e9c <pvPortMalloc+0x17c>)
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	4b18      	ldr	r3, [pc, #96]	; (8005ea4 <pvPortMalloc+0x184>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d203      	bcs.n	8005e52 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005e4a:	4b14      	ldr	r3, [pc, #80]	; (8005e9c <pvPortMalloc+0x17c>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a15      	ldr	r2, [pc, #84]	; (8005ea4 <pvPortMalloc+0x184>)
 8005e50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e54:	685a      	ldr	r2, [r3, #4]
 8005e56:	4b10      	ldr	r3, [pc, #64]	; (8005e98 <pvPortMalloc+0x178>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	431a      	orrs	r2, r3
 8005e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e62:	2200      	movs	r2, #0
 8005e64:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005e66:	f7ff fab5 	bl	80053d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e6a:	69fb      	ldr	r3, [r7, #28]
 8005e6c:	f003 0307 	and.w	r3, r3, #7
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d00a      	beq.n	8005e8a <pvPortMalloc+0x16a>
	__asm volatile
 8005e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e78:	f383 8811 	msr	BASEPRI, r3
 8005e7c:	f3bf 8f6f 	isb	sy
 8005e80:	f3bf 8f4f 	dsb	sy
 8005e84:	60fb      	str	r3, [r7, #12]
}
 8005e86:	bf00      	nop
 8005e88:	e7fe      	b.n	8005e88 <pvPortMalloc+0x168>
	return pvReturn;
 8005e8a:	69fb      	ldr	r3, [r7, #28]
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3728      	adds	r7, #40	; 0x28
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}
 8005e94:	20001408 	.word	0x20001408
 8005e98:	20001414 	.word	0x20001414
 8005e9c:	2000140c 	.word	0x2000140c
 8005ea0:	20001400 	.word	0x20001400
 8005ea4:	20001410 	.word	0x20001410

08005ea8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b086      	sub	sp, #24
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d048      	beq.n	8005f4c <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005eba:	2308      	movs	r3, #8
 8005ebc:	425b      	negs	r3, r3
 8005ebe:	697a      	ldr	r2, [r7, #20]
 8005ec0:	4413      	add	r3, r2
 8005ec2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	685a      	ldr	r2, [r3, #4]
 8005ecc:	4b21      	ldr	r3, [pc, #132]	; (8005f54 <vPortFree+0xac>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4013      	ands	r3, r2
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d10a      	bne.n	8005eec <vPortFree+0x44>
	__asm volatile
 8005ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eda:	f383 8811 	msr	BASEPRI, r3
 8005ede:	f3bf 8f6f 	isb	sy
 8005ee2:	f3bf 8f4f 	dsb	sy
 8005ee6:	60fb      	str	r3, [r7, #12]
}
 8005ee8:	bf00      	nop
 8005eea:	e7fe      	b.n	8005eea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d00a      	beq.n	8005f0a <vPortFree+0x62>
	__asm volatile
 8005ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ef8:	f383 8811 	msr	BASEPRI, r3
 8005efc:	f3bf 8f6f 	isb	sy
 8005f00:	f3bf 8f4f 	dsb	sy
 8005f04:	60bb      	str	r3, [r7, #8]
}
 8005f06:	bf00      	nop
 8005f08:	e7fe      	b.n	8005f08 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	685a      	ldr	r2, [r3, #4]
 8005f0e:	4b11      	ldr	r3, [pc, #68]	; (8005f54 <vPortFree+0xac>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4013      	ands	r3, r2
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d019      	beq.n	8005f4c <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d115      	bne.n	8005f4c <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	685a      	ldr	r2, [r3, #4]
 8005f24:	4b0b      	ldr	r3, [pc, #44]	; (8005f54 <vPortFree+0xac>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	43db      	mvns	r3, r3
 8005f2a:	401a      	ands	r2, r3
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005f30:	f7ff fa42 	bl	80053b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	685a      	ldr	r2, [r3, #4]
 8005f38:	4b07      	ldr	r3, [pc, #28]	; (8005f58 <vPortFree+0xb0>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4413      	add	r3, r2
 8005f3e:	4a06      	ldr	r2, [pc, #24]	; (8005f58 <vPortFree+0xb0>)
 8005f40:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005f42:	6938      	ldr	r0, [r7, #16]
 8005f44:	f000 f86c 	bl	8006020 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005f48:	f7ff fa44 	bl	80053d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005f4c:	bf00      	nop
 8005f4e:	3718      	adds	r7, #24
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	20001414 	.word	0x20001414
 8005f58:	2000140c 	.word	0x2000140c

08005f5c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b085      	sub	sp, #20
 8005f60:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005f62:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005f66:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005f68:	4b27      	ldr	r3, [pc, #156]	; (8006008 <prvHeapInit+0xac>)
 8005f6a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f003 0307 	and.w	r3, r3, #7
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d00c      	beq.n	8005f90 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	3307      	adds	r3, #7
 8005f7a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f023 0307 	bic.w	r3, r3, #7
 8005f82:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005f84:	68ba      	ldr	r2, [r7, #8]
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	1ad3      	subs	r3, r2, r3
 8005f8a:	4a1f      	ldr	r2, [pc, #124]	; (8006008 <prvHeapInit+0xac>)
 8005f8c:	4413      	add	r3, r2
 8005f8e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005f94:	4a1d      	ldr	r2, [pc, #116]	; (800600c <prvHeapInit+0xb0>)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005f9a:	4b1c      	ldr	r3, [pc, #112]	; (800600c <prvHeapInit+0xb0>)
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	68ba      	ldr	r2, [r7, #8]
 8005fa4:	4413      	add	r3, r2
 8005fa6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005fa8:	2208      	movs	r2, #8
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	1a9b      	subs	r3, r3, r2
 8005fae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f023 0307 	bic.w	r3, r3, #7
 8005fb6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	4a15      	ldr	r2, [pc, #84]	; (8006010 <prvHeapInit+0xb4>)
 8005fbc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005fbe:	4b14      	ldr	r3, [pc, #80]	; (8006010 <prvHeapInit+0xb4>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005fc6:	4b12      	ldr	r3, [pc, #72]	; (8006010 <prvHeapInit+0xb4>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	68fa      	ldr	r2, [r7, #12]
 8005fd6:	1ad2      	subs	r2, r2, r3
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005fdc:	4b0c      	ldr	r3, [pc, #48]	; (8006010 <prvHeapInit+0xb4>)
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	4a0a      	ldr	r2, [pc, #40]	; (8006014 <prvHeapInit+0xb8>)
 8005fea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	4a09      	ldr	r2, [pc, #36]	; (8006018 <prvHeapInit+0xbc>)
 8005ff2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005ff4:	4b09      	ldr	r3, [pc, #36]	; (800601c <prvHeapInit+0xc0>)
 8005ff6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005ffa:	601a      	str	r2, [r3, #0]
}
 8005ffc:	bf00      	nop
 8005ffe:	3714      	adds	r7, #20
 8006000:	46bd      	mov	sp, r7
 8006002:	bc80      	pop	{r7}
 8006004:	4770      	bx	lr
 8006006:	bf00      	nop
 8006008:	20000800 	.word	0x20000800
 800600c:	20001400 	.word	0x20001400
 8006010:	20001408 	.word	0x20001408
 8006014:	20001410 	.word	0x20001410
 8006018:	2000140c 	.word	0x2000140c
 800601c:	20001414 	.word	0x20001414

08006020 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006020:	b480      	push	{r7}
 8006022:	b085      	sub	sp, #20
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006028:	4b27      	ldr	r3, [pc, #156]	; (80060c8 <prvInsertBlockIntoFreeList+0xa8>)
 800602a:	60fb      	str	r3, [r7, #12]
 800602c:	e002      	b.n	8006034 <prvInsertBlockIntoFreeList+0x14>
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	60fb      	str	r3, [r7, #12]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	429a      	cmp	r2, r3
 800603c:	d8f7      	bhi.n	800602e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	68ba      	ldr	r2, [r7, #8]
 8006048:	4413      	add	r3, r2
 800604a:	687a      	ldr	r2, [r7, #4]
 800604c:	429a      	cmp	r2, r3
 800604e:	d108      	bne.n	8006062 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	685a      	ldr	r2, [r3, #4]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	441a      	add	r2, r3
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	68ba      	ldr	r2, [r7, #8]
 800606c:	441a      	add	r2, r3
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	429a      	cmp	r2, r3
 8006074:	d118      	bne.n	80060a8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	4b14      	ldr	r3, [pc, #80]	; (80060cc <prvInsertBlockIntoFreeList+0xac>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	429a      	cmp	r2, r3
 8006080:	d00d      	beq.n	800609e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	685a      	ldr	r2, [r3, #4]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	441a      	add	r2, r3
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	601a      	str	r2, [r3, #0]
 800609c:	e008      	b.n	80060b0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800609e:	4b0b      	ldr	r3, [pc, #44]	; (80060cc <prvInsertBlockIntoFreeList+0xac>)
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	601a      	str	r2, [r3, #0]
 80060a6:	e003      	b.n	80060b0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80060b0:	68fa      	ldr	r2, [r7, #12]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d002      	beq.n	80060be <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80060be:	bf00      	nop
 80060c0:	3714      	adds	r7, #20
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bc80      	pop	{r7}
 80060c6:	4770      	bx	lr
 80060c8:	20001400 	.word	0x20001400
 80060cc:	20001408 	.word	0x20001408

080060d0 <__libc_init_array>:
 80060d0:	b570      	push	{r4, r5, r6, lr}
 80060d2:	2600      	movs	r6, #0
 80060d4:	4d0c      	ldr	r5, [pc, #48]	; (8006108 <__libc_init_array+0x38>)
 80060d6:	4c0d      	ldr	r4, [pc, #52]	; (800610c <__libc_init_array+0x3c>)
 80060d8:	1b64      	subs	r4, r4, r5
 80060da:	10a4      	asrs	r4, r4, #2
 80060dc:	42a6      	cmp	r6, r4
 80060de:	d109      	bne.n	80060f4 <__libc_init_array+0x24>
 80060e0:	f000 f822 	bl	8006128 <_init>
 80060e4:	2600      	movs	r6, #0
 80060e6:	4d0a      	ldr	r5, [pc, #40]	; (8006110 <__libc_init_array+0x40>)
 80060e8:	4c0a      	ldr	r4, [pc, #40]	; (8006114 <__libc_init_array+0x44>)
 80060ea:	1b64      	subs	r4, r4, r5
 80060ec:	10a4      	asrs	r4, r4, #2
 80060ee:	42a6      	cmp	r6, r4
 80060f0:	d105      	bne.n	80060fe <__libc_init_array+0x2e>
 80060f2:	bd70      	pop	{r4, r5, r6, pc}
 80060f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80060f8:	4798      	blx	r3
 80060fa:	3601      	adds	r6, #1
 80060fc:	e7ee      	b.n	80060dc <__libc_init_array+0xc>
 80060fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006102:	4798      	blx	r3
 8006104:	3601      	adds	r6, #1
 8006106:	e7f2      	b.n	80060ee <__libc_init_array+0x1e>
 8006108:	080061f0 	.word	0x080061f0
 800610c:	080061f0 	.word	0x080061f0
 8006110:	080061f0 	.word	0x080061f0
 8006114:	080061f4 	.word	0x080061f4

08006118 <memset>:
 8006118:	4603      	mov	r3, r0
 800611a:	4402      	add	r2, r0
 800611c:	4293      	cmp	r3, r2
 800611e:	d100      	bne.n	8006122 <memset+0xa>
 8006120:	4770      	bx	lr
 8006122:	f803 1b01 	strb.w	r1, [r3], #1
 8006126:	e7f9      	b.n	800611c <memset+0x4>

08006128 <_init>:
 8006128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800612a:	bf00      	nop
 800612c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800612e:	bc08      	pop	{r3}
 8006130:	469e      	mov	lr, r3
 8006132:	4770      	bx	lr

08006134 <_fini>:
 8006134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006136:	bf00      	nop
 8006138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800613a:	bc08      	pop	{r3}
 800613c:	469e      	mov	lr, r3
 800613e:	4770      	bx	lr
