(edif todo
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2024 2 7 14 50 4)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure todo.ngc todo.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAM32X1S
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port A4
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAM64X1S
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port A4
              (direction INPUT)
            )
            (port A5
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAM16X1D
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port DPRA0
              (direction INPUT)
            )
            (port DPRA1
              (direction INPUT)
            )
            (port DPRA2
              (direction INPUT)
            )
            (port DPRA3
              (direction INPUT)
            )
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port SPO
              (direction OUTPUT)
            )
            (port DPO
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRSE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDS
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library todo_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell todo
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK
              (direction INPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port INT
              (direction INPUT)
            )
            (port (array (rename output00 "output00<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename input00 "input00<7:0>") 8)
              (direction INPUT))
            (designator "xc3s500e-4-fg320")
            (property TYPE (string "todo") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:output00<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:input00<7:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "todo_todo") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename inport_output_v_7 "inport/output_v_7")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename inport_output_v_6 "inport/output_v_6")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename inport_output_v_5 "inport/output_v_5")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename inport_output_v_4 "inport/output_v_4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename inport_output_v_3 "inport/output_v_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename inport_output_v_2 "inport/output_v_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename inport_output_v_1 "inport/output_v_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename inport_output_v_0 "inport/output_v_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename oport_output_00_7 "oport/output_00_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename oport_output_00_6 "oport/output_00_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename oport_output_00_5 "oport/output_00_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename oport_output_00_4 "oport/output_00_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename oport_output_00_3 "oport/output_00_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename oport_output_00_2 "oport/output_00_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename oport_output_00_1 "oport/output_00_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename oport_output_00_0 "oport/output_00_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_4__msb_stack_count_count_xor "pb3/stack_count_loop[4].msb_stack_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_4__msb_stack_count_count_lut "pb3/stack_count_loop[4].msb_stack_count.count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A999") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_3__mid_stack_count_count_xor "pb3/stack_count_loop[3].mid_stack_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_3__mid_stack_count_count_muxcy "pb3/stack_count_loop[3].mid_stack_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_3__mid_stack_count_count_lut "pb3/stack_count_loop[3].mid_stack_count.count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A999") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_2__mid_stack_count_count_xor "pb3/stack_count_loop[2].mid_stack_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_2__mid_stack_count_count_muxcy "pb3/stack_count_loop[2].mid_stack_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_2__mid_stack_count_count_lut "pb3/stack_count_loop[2].mid_stack_count.count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A999") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_1__mid_stack_count_count_xor "pb3/stack_count_loop[1].mid_stack_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_1__mid_stack_count_count_muxcy "pb3/stack_count_loop[1].mid_stack_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_1__mid_stack_count_count_lut "pb3/stack_count_loop[1].mid_stack_count.count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A999") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_0__lsb_stack_count_count_xor "pb3/stack_count_loop[0].lsb_stack_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_0__lsb_stack_count_count_muxcy "pb3/stack_count_loop[0].lsb_stack_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_0__lsb_stack_count_count_lut "pb3/stack_count_loop[0].lsb_stack_count.count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6555") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_inv "pb3/stack_count_inv")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_9__stack_bit "pb3/stack_ram_loop[9].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_8__stack_bit "pb3/stack_ram_loop[8].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_7__stack_bit "pb3/stack_ram_loop[7].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_6__stack_bit "pb3/stack_ram_loop[6].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_5__stack_bit "pb3/stack_ram_loop[5].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_4__stack_bit "pb3/stack_ram_loop[4].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_3__stack_bit "pb3/stack_ram_loop[3].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_2__stack_bit "pb3/stack_ram_loop[2].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_1__stack_bit "pb3/stack_ram_loop[1].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_0__stack_bit "pb3/stack_ram_loop[0].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_inv "pb3/stack_ram_inv")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_read_active_lut "pb3/read_active_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename pb3_write_active_lut "pb3/write_active_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4000") (owner "Xilinx"))
            )
            (instance (rename pb3_io_decode_lut "pb3/io_decode_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0010") (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_7__shift_in_muxf5 "pb3/alu_mux_loop[7].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_7__mux_lut "pb3/alu_mux_loop[7].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_7__or_lut "pb3/alu_mux_loop[7].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_6__shift_in_muxf5 "pb3/alu_mux_loop[6].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_6__mux_lut "pb3/alu_mux_loop[6].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_6__or_lut "pb3/alu_mux_loop[6].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_5__shift_in_muxf5 "pb3/alu_mux_loop[5].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_5__mux_lut "pb3/alu_mux_loop[5].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_5__or_lut "pb3/alu_mux_loop[5].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_4__shift_in_muxf5 "pb3/alu_mux_loop[4].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_4__mux_lut "pb3/alu_mux_loop[4].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_4__or_lut "pb3/alu_mux_loop[4].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_3__shift_in_muxf5 "pb3/alu_mux_loop[3].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_3__mux_lut "pb3/alu_mux_loop[3].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_3__or_lut "pb3/alu_mux_loop[3].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_2__shift_in_muxf5 "pb3/alu_mux_loop[2].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_2__mux_lut "pb3/alu_mux_loop[2].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_2__or_lut "pb3/alu_mux_loop[2].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_1__shift_in_muxf5 "pb3/alu_mux_loop[1].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_1__mux_lut "pb3/alu_mux_loop[1].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_1__or_lut "pb3/alu_mux_loop[1].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_0__shift_in_muxf5 "pb3/alu_mux_loop[0].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_0__mux_lut "pb3/alu_mux_loop[0].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_alu_mux_loop_0__or_lut "pb3/alu_mux_loop[0].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename pb3_input_fetch_type_lut "pb3/input_fetch_type_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0002") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_7__arith_lut "pb3/arith_loop[7].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_7__msb_arith_arith_carry_out_xor "pb3/arith_loop[7].msb_arith.arith_carry_out_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_7__msb_arith_arith_carry_out_lut "pb3/arith_loop[7].msb_arith.arith_carry_out_lut")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_7__msb_arith_arith_xor "pb3/arith_loop[7].msb_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_7__msb_arith_arith_muxcy "pb3/arith_loop[7].msb_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_6__arith_lut "pb3/arith_loop[6].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_6__mid_arith_arith_xor "pb3/arith_loop[6].mid_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_6__mid_arith_arith_muxcy "pb3/arith_loop[6].mid_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_5__arith_lut "pb3/arith_loop[5].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_5__mid_arith_arith_xor "pb3/arith_loop[5].mid_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_5__mid_arith_arith_muxcy "pb3/arith_loop[5].mid_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_4__arith_lut "pb3/arith_loop[4].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_4__mid_arith_arith_xor "pb3/arith_loop[4].mid_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_4__mid_arith_arith_muxcy "pb3/arith_loop[4].mid_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_3__arith_lut "pb3/arith_loop[3].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_3__mid_arith_arith_xor "pb3/arith_loop[3].mid_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_3__mid_arith_arith_muxcy "pb3/arith_loop[3].mid_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_2__arith_lut "pb3/arith_loop[2].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_2__mid_arith_arith_xor "pb3/arith_loop[2].mid_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_2__mid_arith_arith_muxcy "pb3/arith_loop[2].mid_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_1__arith_lut "pb3/arith_loop[1].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_1__mid_arith_arith_xor "pb3/arith_loop[1].mid_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_1__mid_arith_arith_muxcy "pb3/arith_loop[1].mid_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_0__arith_lut "pb3/arith_loop[0].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_0__lsb_arith_arith_xor "pb3/arith_loop[0].lsb_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_0__lsb_arith_arith_muxcy "pb3/arith_loop[0].lsb_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_0__lsb_arith_arith_carry_in_muxcy "pb3/arith_loop[0].lsb_arith.arith_carry_in_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_0__lsb_arith_arith_carry_in_lut "pb3/arith_loop[0].lsb_arith.arith_carry_in_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6C") (owner "Xilinx"))
            )
            (instance (rename pb3_sel_arith_lut "pb3/sel_arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1F") (owner "Xilinx"))
            )
            (instance (rename pb3_shift_loop_7__msb_shift_shift_mux_lut "pb3/shift_loop[7].msb_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_shift_loop_6__mid_shift_shift_mux_lut "pb3/shift_loop[6].mid_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_shift_loop_5__mid_shift_shift_mux_lut "pb3/shift_loop[5].mid_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_shift_loop_4__mid_shift_shift_mux_lut "pb3/shift_loop[4].mid_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_shift_loop_3__mid_shift_shift_mux_lut "pb3/shift_loop[3].mid_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_shift_loop_2__mid_shift_shift_mux_lut "pb3/shift_loop[2].mid_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_shift_loop_1__mid_shift_shift_mux_lut "pb3/shift_loop[1].mid_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_shift_loop_0__lsb_shift_shift_mux_lut "pb3/shift_loop[0].lsb_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_shift_carry_lut "pb3/shift_carry_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_shift_in_muxf5 "pb3/shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_low_shift_in_lut "pb3/low_shift_in_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_high_shift_in_lut "pb3/high_shift_in_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_sel_shift_inv "pb3/sel_shift_inv")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_logical_loop_7__logical_lut "pb3/logical_loop[7].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename pb3_logical_loop_6__logical_lut "pb3/logical_loop[6].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename pb3_logical_loop_5__logical_lut "pb3/logical_loop[5].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename pb3_logical_loop_4__logical_lut "pb3/logical_loop[4].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename pb3_logical_loop_3__logical_lut "pb3/logical_loop[3].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename pb3_logical_loop_2__logical_lut "pb3/logical_loop[2].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename pb3_logical_loop_1__logical_lut "pb3/logical_loop[1].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename pb3_logical_loop_0__logical_lut "pb3/logical_loop[0].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename pb3_sel_logical_lut "pb3/sel_logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFE2") (owner "Xilinx"))
            )
            (instance (rename pb3_store_loop_7__memory_bit "pb3/store_loop[7].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename pb3_store_loop_6__memory_bit "pb3/store_loop[6].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename pb3_store_loop_5__memory_bit "pb3/store_loop[5].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename pb3_store_loop_4__memory_bit "pb3/store_loop[4].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename pb3_store_loop_3__memory_bit "pb3/store_loop[3].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename pb3_store_loop_2__memory_bit "pb3/store_loop[2].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename pb3_store_loop_1__memory_bit "pb3/store_loop[1].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename pb3_store_loop_0__memory_bit "pb3/store_loop[0].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename pb3_memory_enable_lut "pb3/memory_enable_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename pb3_memory_type_lut "pb3/memory_type_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0400") (owner "Xilinx"))
            )
            (instance (rename pb3_reg_loop_7__operand_select_mux "pb3/reg_loop[7].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_reg_loop_7__register_bit "pb3/reg_loop[7].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename pb3_reg_loop_6__operand_select_mux "pb3/reg_loop[6].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_reg_loop_6__register_bit "pb3/reg_loop[6].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename pb3_reg_loop_5__operand_select_mux "pb3/reg_loop[5].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_reg_loop_5__register_bit "pb3/reg_loop[5].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename pb3_reg_loop_4__operand_select_mux "pb3/reg_loop[4].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_reg_loop_4__register_bit "pb3/reg_loop[4].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename pb3_reg_loop_3__operand_select_mux "pb3/reg_loop[3].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_reg_loop_3__register_bit "pb3/reg_loop[3].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename pb3_reg_loop_2__operand_select_mux "pb3/reg_loop[2].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_reg_loop_2__register_bit "pb3/reg_loop[2].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename pb3_reg_loop_1__operand_select_mux "pb3/reg_loop[1].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_reg_loop_1__register_bit "pb3/reg_loop[1].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename pb3_reg_loop_0__operand_select_mux "pb3/reg_loop[0].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_reg_loop_0__register_bit "pb3/reg_loop[0].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename pb3_register_enable_lut "pb3/register_enable_lut")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename pb3_register_type_lut "pb3/register_type_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0145") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_9__pc_msb_carry_pc_value_xor "pb3/pc_loop[9].pc_msb_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_9__pc_msb_carry_pc_vector_xor "pb3/pc_loop[9].pc_msb_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_9__value_select_mux "pb3/pc_loop[9].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_9__vector_select_mux "pb3/pc_loop[9].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_8__pc_mid_carry_pc_value_xor "pb3/pc_loop[8].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_8__pc_mid_carry_pc_value_muxcy "pb3/pc_loop[8].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_8__pc_mid_carry_pc_vector_xor "pb3/pc_loop[8].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_8__pc_mid_carry_pc_vector_muxcy "pb3/pc_loop[8].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_8__value_select_mux "pb3/pc_loop[8].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_8__vector_select_mux "pb3/pc_loop[8].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_7__pc_mid_carry_pc_value_xor "pb3/pc_loop[7].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_7__pc_mid_carry_pc_value_muxcy "pb3/pc_loop[7].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_7__pc_mid_carry_pc_vector_xor "pb3/pc_loop[7].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_7__pc_mid_carry_pc_vector_muxcy "pb3/pc_loop[7].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_7__value_select_mux "pb3/pc_loop[7].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_7__vector_select_mux "pb3/pc_loop[7].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_6__pc_mid_carry_pc_value_xor "pb3/pc_loop[6].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_6__pc_mid_carry_pc_value_muxcy "pb3/pc_loop[6].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_6__pc_mid_carry_pc_vector_xor "pb3/pc_loop[6].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_6__pc_mid_carry_pc_vector_muxcy "pb3/pc_loop[6].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_6__value_select_mux "pb3/pc_loop[6].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_6__vector_select_mux "pb3/pc_loop[6].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_5__pc_mid_carry_pc_value_xor "pb3/pc_loop[5].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_5__pc_mid_carry_pc_value_muxcy "pb3/pc_loop[5].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_5__pc_mid_carry_pc_vector_xor "pb3/pc_loop[5].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_5__pc_mid_carry_pc_vector_muxcy "pb3/pc_loop[5].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_5__value_select_mux "pb3/pc_loop[5].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_5__vector_select_mux "pb3/pc_loop[5].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_4__pc_mid_carry_pc_value_xor "pb3/pc_loop[4].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_4__pc_mid_carry_pc_value_muxcy "pb3/pc_loop[4].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_4__pc_mid_carry_pc_vector_xor "pb3/pc_loop[4].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_4__pc_mid_carry_pc_vector_muxcy "pb3/pc_loop[4].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_4__value_select_mux "pb3/pc_loop[4].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_4__vector_select_mux "pb3/pc_loop[4].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_3__pc_mid_carry_pc_value_xor "pb3/pc_loop[3].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_3__pc_mid_carry_pc_value_muxcy "pb3/pc_loop[3].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_3__pc_mid_carry_pc_vector_xor "pb3/pc_loop[3].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_3__pc_mid_carry_pc_vector_muxcy "pb3/pc_loop[3].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_3__value_select_mux "pb3/pc_loop[3].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_3__vector_select_mux "pb3/pc_loop[3].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_2__pc_mid_carry_pc_value_xor "pb3/pc_loop[2].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_2__pc_mid_carry_pc_value_muxcy "pb3/pc_loop[2].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_2__pc_mid_carry_pc_vector_xor "pb3/pc_loop[2].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_2__pc_mid_carry_pc_vector_muxcy "pb3/pc_loop[2].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_2__value_select_mux "pb3/pc_loop[2].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_2__vector_select_mux "pb3/pc_loop[2].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_1__pc_mid_carry_pc_value_xor "pb3/pc_loop[1].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_1__pc_mid_carry_pc_value_muxcy "pb3/pc_loop[1].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_1__pc_mid_carry_pc_vector_xor "pb3/pc_loop[1].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_1__pc_mid_carry_pc_vector_muxcy "pb3/pc_loop[1].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_1__value_select_mux "pb3/pc_loop[1].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_1__vector_select_mux "pb3/pc_loop[1].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_0__pc_lsb_carry_pc_value_xor "pb3/pc_loop[0].pc_lsb_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_0__pc_lsb_carry_pc_value_muxcy "pb3/pc_loop[0].pc_lsb_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_0__pc_lsb_carry_pc_vector_xor "pb3/pc_loop[0].pc_lsb_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_0__pc_lsb_carry_pc_vector_muxcy "pb3/pc_loop[0].pc_lsb_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_0__value_select_mux "pb3/pc_loop[0].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_0__vector_select_mux "pb3/pc_loop[0].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename pb3_invert_enable "pb3/invert_enable")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_carry_xor "pb3/carry_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_sel_parity_muxcy "pb3/sel_parity_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_sel_arith_muxcy "pb3/sel_arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_sel_shift_muxcy "pb3/sel_shift_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_sel_shadow_muxcy "pb3/sel_shadow_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_sel_shadow_carry_lut "pb3/sel_shadow_carry_lut")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3") (owner "Xilinx"))
            )
            (instance (rename pb3_sel_shift_carry_lut "pb3/sel_shift_carry_lut")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "C") (owner "Xilinx"))
            )
            (instance (rename pb3_sel_arith_carry_lut "pb3/sel_arith_carry_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F3") (owner "Xilinx"))
            )
            (instance (rename pb3_sel_parity_lut "pb3/sel_parity_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F3FF") (owner "Xilinx"))
            )
            (instance (rename pb3_parity_xor "pb3/parity_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_parity_muxcy "pb3/parity_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_high_parity_lut "pb3/high_parity_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6996") (owner "Xilinx"))
            )
            (instance (rename pb3_low_parity_lut "pb3/low_parity_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6996") (owner "Xilinx"))
            )
            (instance (rename pb3_zero_xor "pb3/zero_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_zero_cymux "pb3/zero_cymux")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_sel_shadow_zero_lut "pb3/sel_shadow_zero_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3F") (owner "Xilinx"))
            )
            (instance (rename pb3_high_zero_cymux "pb3/high_zero_cymux")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_low_zero_muxcy "pb3/low_zero_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pb3_high_zero_lut "pb3/high_zero_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename pb3_low_zero_lut "pb3/low_zero_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename pb3_flag_enable_lut "pb3/flag_enable_lut")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename pb3_flag_type_lut "pb3/flag_type_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "41FC") (owner "Xilinx"))
            )
            (instance (rename pb3_valid_move_lut "pb3/valid_move_lut")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D") (owner "Xilinx"))
            )
            (instance (rename pb3_push_pop_lut "pb3/push_pop_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5400") (owner "Xilinx"))
            )
            (instance (rename pb3_call_type_lut "pb3/call_type_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1000") (owner "Xilinx"))
            )
            (instance (rename pb3_normal_count_lut "pb3/normal_count_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2F") (owner "Xilinx"))
            )
            (instance (rename pb3_condition_met_lut "pb3/condition_met_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5A3C") (owner "Xilinx"))
            )
            (instance (rename pb3_move_group_lut "pb3/move_group_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7400") (owner "Xilinx"))
            )
            (instance (rename pb3_int_value_lut "pb3/int_value_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "04") (owner "Xilinx"))
            )
            (instance (rename pb3_int_update_lut "pb3/int_update_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAA") (owner "Xilinx"))
            )
            (instance (rename pb3_int_pulse_lut "pb3/int_pulse_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0080") (owner "Xilinx"))
            )
            (instance (rename pb3_t_state_lut "pb3/t_state_lut")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_4__register_bit "pb3/stack_count_loop[4].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_3__register_bit "pb3/stack_count_loop[3].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_2__register_bit "pb3/stack_count_loop[2].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_1__register_bit "pb3/stack_count_loop[1].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_count_loop_0__register_bit "pb3/stack_count_loop[0].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_9__stack_flop "pb3/stack_ram_loop[9].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_8__stack_flop "pb3/stack_ram_loop[8].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_7__stack_flop "pb3/stack_ram_loop[7].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_6__stack_flop "pb3/stack_ram_loop[6].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_5__stack_flop "pb3/stack_ram_loop[5].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_4__stack_flop "pb3/stack_ram_loop[4].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_3__stack_flop "pb3/stack_ram_loop[3].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_2__stack_flop "pb3/stack_ram_loop[2].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_1__stack_flop "pb3/stack_ram_loop[1].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_stack_ram_loop_0__stack_flop "pb3/stack_ram_loop[0].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_read_strobe_flop "pb3/read_strobe_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_write_strobe_flop "pb3/write_strobe_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_sel_group_flop "pb3/sel_group_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_7__arith_flop "pb3/arith_loop[7].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_7__msb_arith_arith_carry_flop "pb3/arith_loop[7].msb_arith.arith_carry_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_6__arith_flop "pb3/arith_loop[6].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_5__arith_flop "pb3/arith_loop[5].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_4__arith_flop "pb3/arith_loop[4].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_3__arith_flop "pb3/arith_loop[3].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_2__arith_flop "pb3/arith_loop[2].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_1__arith_flop "pb3/arith_loop[1].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_arith_loop_0__arith_flop "pb3/arith_loop[0].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_shift_loop_7__shift_flop "pb3/shift_loop[7].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_shift_loop_6__shift_flop "pb3/shift_loop[6].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_shift_loop_5__shift_flop "pb3/shift_loop[5].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_shift_loop_4__shift_flop "pb3/shift_loop[4].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_shift_loop_3__shift_flop "pb3/shift_loop[3].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_shift_loop_2__shift_flop "pb3/shift_loop[2].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_shift_loop_1__shift_flop "pb3/shift_loop[1].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_shift_loop_0__shift_flop "pb3/shift_loop[0].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_pipeline_bit "pb3/pipeline_bit")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_logical_loop_7__logical_flop "pb3/logical_loop[7].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_logical_loop_6__logical_flop "pb3/logical_loop[6].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_logical_loop_5__logical_flop "pb3/logical_loop[5].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_logical_loop_4__logical_flop "pb3/logical_loop[4].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_logical_loop_3__logical_flop "pb3/logical_loop[3].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_logical_loop_2__logical_flop "pb3/logical_loop[2].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_logical_loop_1__logical_flop "pb3/logical_loop[1].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_logical_loop_0__logical_flop "pb3/logical_loop[0].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_store_loop_7__store_flop "pb3/store_loop[7].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_store_loop_6__store_flop "pb3/store_loop[6].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_store_loop_5__store_flop "pb3/store_loop[5].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_store_loop_4__store_flop "pb3/store_loop[4].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_store_loop_3__store_flop "pb3/store_loop[3].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_store_loop_2__store_flop "pb3/store_loop[2].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_store_loop_1__store_flop "pb3/store_loop[1].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_store_loop_0__store_flop "pb3/store_loop[0].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_memory_write_flop "pb3/memory_write_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_register_write_flop "pb3/register_write_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_9__register_bit "pb3/pc_loop[9].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_8__register_bit "pb3/pc_loop[8].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_7__register_bit "pb3/pc_loop[7].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_6__register_bit "pb3/pc_loop[6].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_5__register_bit "pb3/pc_loop[5].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_4__register_bit "pb3/pc_loop[4].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_3__register_bit "pb3/pc_loop[3].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_2__register_bit "pb3/pc_loop[2].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_1__register_bit "pb3/pc_loop[1].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_pc_loop_0__register_bit "pb3/pc_loop[0].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_carry_flag_flop "pb3/carry_flag_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_zero_flag_flop "pb3/zero_flag_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_flag_write_flop "pb3/flag_write_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_int_enable_flop "pb3/int_enable_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_shadow_zero_flop "pb3/shadow_zero_flop")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_shadow_carry_flop "pb3/shadow_carry_flop")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_ack_flop "pb3/ack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_int_flop "pb3/int_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_int_capture_flop "pb3/int_capture_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pb3_reset_flop2 "pb3/reset_flop2")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename pb3_reset_flop1 "pb3/reset_flop1")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename pb3_toggle_flop "pb3/toggle_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename inport_output_v_mux0000_0_1_SW0 "inport/output_v_mux0000<0>1_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename inport_output_v_mux0000_0_1 "inport/output_v_mux0000<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFA8") (owner "Xilinx"))
            )
            (instance (rename oport_output_00_cmp_eq000012 "oport/output_00_cmp_eq000012")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename oport_output_00_cmp_eq000025 "oport/output_00_cmp_eq000025")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename oport_output_00_cmp_eq000026 "oport/output_00_cmp_eq000026")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename inport_output_v_mux0000_7_1 "inport/output_v_mux0000<7>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename inport_output_v_mux0000_6_1 "inport/output_v_mux0000<6>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename inport_output_v_mux0000_5_1 "inport/output_v_mux0000<5>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename inport_output_v_mux0000_4_1 "inport/output_v_mux0000<4>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename inport_output_v_mux0000_3_1 "inport/output_v_mux0000<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename inport_output_v_mux0000_2_1 "inport/output_v_mux0000<2>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename inport_output_v_mux0000_1_1 "inport/output_v_mux0000<1>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename inport_output_v_mux0000_0_2 "inport/output_v_mux0000<0>2")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename RST_IBUF_renamed_0 "RST_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename INT_IBUF_renamed_1 "INT_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename input00_7_IBUF_renamed_2 "input00_7_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename input00_6_IBUF_renamed_3 "input00_6_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename input00_5_IBUF_renamed_4 "input00_5_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename input00_4_IBUF_renamed_5 "input00_4_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename input00_3_IBUF_renamed_6 "input00_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename input00_2_IBUF_renamed_7 "input00_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename input00_1_IBUF_renamed_8 "input00_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename input00_0_IBUF_renamed_9 "input00_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance output00_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance output00_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance output00_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance output00_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance output00_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance output00_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance output00_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance output00_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename CLK_BUFGP_renamed_10 "CLK_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net CLK
              (joined
                (portRef CLK)
                (portRef I (instanceRef CLK_BUFGP_renamed_10))
              )
            )
            (net CLK_BUFGP
              (joined
                (portRef C (instanceRef pb3_toggle_flop))
                (portRef C (instanceRef pb3_reset_flop1))
                (portRef C (instanceRef pb3_reset_flop2))
                (portRef C (instanceRef pb3_int_capture_flop))
                (portRef C (instanceRef pb3_int_flop))
                (portRef C (instanceRef pb3_ack_flop))
                (portRef C (instanceRef pb3_shadow_carry_flop))
                (portRef C (instanceRef pb3_shadow_zero_flop))
                (portRef C (instanceRef pb3_int_enable_flop))
                (portRef C (instanceRef pb3_flag_write_flop))
                (portRef C (instanceRef pb3_zero_flag_flop))
                (portRef C (instanceRef pb3_carry_flag_flop))
                (portRef C (instanceRef pb3_pc_loop_0__register_bit))
                (portRef C (instanceRef pb3_pc_loop_1__register_bit))
                (portRef C (instanceRef pb3_pc_loop_2__register_bit))
                (portRef C (instanceRef pb3_pc_loop_3__register_bit))
                (portRef C (instanceRef pb3_pc_loop_4__register_bit))
                (portRef C (instanceRef pb3_pc_loop_5__register_bit))
                (portRef C (instanceRef pb3_pc_loop_6__register_bit))
                (portRef C (instanceRef pb3_pc_loop_7__register_bit))
                (portRef C (instanceRef pb3_pc_loop_8__register_bit))
                (portRef C (instanceRef pb3_pc_loop_9__register_bit))
                (portRef C (instanceRef pb3_register_write_flop))
                (portRef C (instanceRef pb3_memory_write_flop))
                (portRef C (instanceRef pb3_store_loop_0__store_flop))
                (portRef C (instanceRef pb3_store_loop_1__store_flop))
                (portRef C (instanceRef pb3_store_loop_2__store_flop))
                (portRef C (instanceRef pb3_store_loop_3__store_flop))
                (portRef C (instanceRef pb3_store_loop_4__store_flop))
                (portRef C (instanceRef pb3_store_loop_5__store_flop))
                (portRef C (instanceRef pb3_store_loop_6__store_flop))
                (portRef C (instanceRef pb3_store_loop_7__store_flop))
                (portRef C (instanceRef pb3_logical_loop_0__logical_flop))
                (portRef C (instanceRef pb3_logical_loop_1__logical_flop))
                (portRef C (instanceRef pb3_logical_loop_2__logical_flop))
                (portRef C (instanceRef pb3_logical_loop_3__logical_flop))
                (portRef C (instanceRef pb3_logical_loop_4__logical_flop))
                (portRef C (instanceRef pb3_logical_loop_5__logical_flop))
                (portRef C (instanceRef pb3_logical_loop_6__logical_flop))
                (portRef C (instanceRef pb3_logical_loop_7__logical_flop))
                (portRef C (instanceRef pb3_pipeline_bit))
                (portRef C (instanceRef pb3_shift_loop_0__shift_flop))
                (portRef C (instanceRef pb3_shift_loop_1__shift_flop))
                (portRef C (instanceRef pb3_shift_loop_2__shift_flop))
                (portRef C (instanceRef pb3_shift_loop_3__shift_flop))
                (portRef C (instanceRef pb3_shift_loop_4__shift_flop))
                (portRef C (instanceRef pb3_shift_loop_5__shift_flop))
                (portRef C (instanceRef pb3_shift_loop_6__shift_flop))
                (portRef C (instanceRef pb3_shift_loop_7__shift_flop))
                (portRef C (instanceRef pb3_arith_loop_0__arith_flop))
                (portRef C (instanceRef pb3_arith_loop_1__arith_flop))
                (portRef C (instanceRef pb3_arith_loop_2__arith_flop))
                (portRef C (instanceRef pb3_arith_loop_3__arith_flop))
                (portRef C (instanceRef pb3_arith_loop_4__arith_flop))
                (portRef C (instanceRef pb3_arith_loop_5__arith_flop))
                (portRef C (instanceRef pb3_arith_loop_6__arith_flop))
                (portRef C (instanceRef pb3_arith_loop_7__msb_arith_arith_carry_flop))
                (portRef C (instanceRef pb3_arith_loop_7__arith_flop))
                (portRef C (instanceRef pb3_sel_group_flop))
                (portRef C (instanceRef pb3_write_strobe_flop))
                (portRef C (instanceRef pb3_read_strobe_flop))
                (portRef C (instanceRef pb3_stack_ram_loop_0__stack_flop))
                (portRef C (instanceRef pb3_stack_ram_loop_1__stack_flop))
                (portRef C (instanceRef pb3_stack_ram_loop_2__stack_flop))
                (portRef C (instanceRef pb3_stack_ram_loop_3__stack_flop))
                (portRef C (instanceRef pb3_stack_ram_loop_4__stack_flop))
                (portRef C (instanceRef pb3_stack_ram_loop_5__stack_flop))
                (portRef C (instanceRef pb3_stack_ram_loop_6__stack_flop))
                (portRef C (instanceRef pb3_stack_ram_loop_7__stack_flop))
                (portRef C (instanceRef pb3_stack_ram_loop_8__stack_flop))
                (portRef C (instanceRef pb3_stack_ram_loop_9__stack_flop))
                (portRef C (instanceRef pb3_stack_count_loop_0__register_bit))
                (portRef C (instanceRef pb3_stack_count_loop_1__register_bit))
                (portRef C (instanceRef pb3_stack_count_loop_2__register_bit))
                (portRef C (instanceRef pb3_stack_count_loop_3__register_bit))
                (portRef C (instanceRef pb3_stack_count_loop_4__register_bit))
                (portRef WCLK (instanceRef pb3_reg_loop_0__register_bit))
                (portRef WCLK (instanceRef pb3_reg_loop_1__register_bit))
                (portRef WCLK (instanceRef pb3_reg_loop_2__register_bit))
                (portRef WCLK (instanceRef pb3_reg_loop_3__register_bit))
                (portRef WCLK (instanceRef pb3_reg_loop_4__register_bit))
                (portRef WCLK (instanceRef pb3_reg_loop_5__register_bit))
                (portRef WCLK (instanceRef pb3_reg_loop_6__register_bit))
                (portRef WCLK (instanceRef pb3_reg_loop_7__register_bit))
                (portRef WCLK (instanceRef pb3_store_loop_0__memory_bit))
                (portRef WCLK (instanceRef pb3_store_loop_1__memory_bit))
                (portRef WCLK (instanceRef pb3_store_loop_2__memory_bit))
                (portRef WCLK (instanceRef pb3_store_loop_3__memory_bit))
                (portRef WCLK (instanceRef pb3_store_loop_4__memory_bit))
                (portRef WCLK (instanceRef pb3_store_loop_5__memory_bit))
                (portRef WCLK (instanceRef pb3_store_loop_6__memory_bit))
                (portRef WCLK (instanceRef pb3_store_loop_7__memory_bit))
                (portRef WCLK (instanceRef pb3_stack_ram_loop_0__stack_bit))
                (portRef WCLK (instanceRef pb3_stack_ram_loop_1__stack_bit))
                (portRef WCLK (instanceRef pb3_stack_ram_loop_2__stack_bit))
                (portRef WCLK (instanceRef pb3_stack_ram_loop_3__stack_bit))
                (portRef WCLK (instanceRef pb3_stack_ram_loop_4__stack_bit))
                (portRef WCLK (instanceRef pb3_stack_ram_loop_5__stack_bit))
                (portRef WCLK (instanceRef pb3_stack_ram_loop_6__stack_bit))
                (portRef WCLK (instanceRef pb3_stack_ram_loop_7__stack_bit))
                (portRef WCLK (instanceRef pb3_stack_ram_loop_8__stack_bit))
                (portRef WCLK (instanceRef pb3_stack_ram_loop_9__stack_bit))
                (portRef O (instanceRef CLK_BUFGP_renamed_10))
              )
            )
            (net INT
              (joined
                (portRef INT)
                (portRef I (instanceRef INT_IBUF_renamed_1))
              )
            )
            (net INT_IBUF
              (joined
                (portRef D (instanceRef pb3_int_capture_flop))
                (portRef O (instanceRef INT_IBUF_renamed_1))
              )
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef D (instanceRef pb3_reset_flop1))
                (portRef I1 (instanceRef pb3_int_update_lut))
                (portRef I2 (instanceRef pb3_int_update_lut))
                (portRef I3 (instanceRef pb3_int_update_lut))
                (portRef I1 (instanceRef pb3_int_value_lut))
                (portRef I0 (instanceRef pb3_move_group_lut))
                (portRef I1 (instanceRef pb3_move_group_lut))
                (portRef I2 (instanceRef pb3_move_group_lut))
                (portRef I3 (instanceRef pb3_move_group_lut))
                (portRef I2 (instanceRef pb3_condition_met_lut))
                (portRef I3 (instanceRef pb3_condition_met_lut))
                (portRef I0 (instanceRef pb3_normal_count_lut))
                (portRef I0 (instanceRef pb3_call_type_lut))
                (portRef I1 (instanceRef pb3_call_type_lut))
                (portRef I2 (instanceRef pb3_call_type_lut))
                (portRef I3 (instanceRef pb3_call_type_lut))
                (portRef I0 (instanceRef pb3_push_pop_lut))
                (portRef I1 (instanceRef pb3_push_pop_lut))
                (portRef I2 (instanceRef pb3_push_pop_lut))
                (portRef I3 (instanceRef pb3_push_pop_lut))
                (portRef I0 (instanceRef pb3_valid_move_lut))
                (portRef I0 (instanceRef pb3_flag_type_lut))
                (portRef I1 (instanceRef pb3_flag_type_lut))
                (portRef I2 (instanceRef pb3_flag_type_lut))
                (portRef I3 (instanceRef pb3_flag_type_lut))
                (portRef DI (instanceRef pb3_low_zero_muxcy))
                (portRef DI (instanceRef pb3_high_zero_cymux))
                (portRef I1 (instanceRef pb3_sel_shadow_zero_lut))
                (portRef I2 (instanceRef pb3_sel_shadow_zero_lut))
                (portRef LI (instanceRef pb3_zero_xor))
                (portRef DI (instanceRef pb3_parity_muxcy))
                (portRef I1 (instanceRef pb3_sel_parity_lut))
                (portRef I2 (instanceRef pb3_sel_parity_lut))
                (portRef I3 (instanceRef pb3_sel_parity_lut))
                (portRef I1 (instanceRef pb3_sel_arith_carry_lut))
                (portRef I2 (instanceRef pb3_sel_arith_carry_lut))
                (portRef I1 (instanceRef pb3_sel_shift_carry_lut))
                (portRef I1 (instanceRef pb3_sel_shadow_carry_lut))
                (portRef CI (instanceRef pb3_sel_shadow_muxcy))
                (portRef LI (instanceRef pb3_carry_xor))
                (portRef I0 (instanceRef pb3_pc_loop_0__vector_select_mux))
                (portRef I1 (instanceRef pb3_pc_loop_0__vector_select_mux))
                (portRef CI (instanceRef pb3_pc_loop_0__pc_lsb_carry_pc_vector_muxcy))
                (portRef DI (instanceRef pb3_pc_loop_0__pc_lsb_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_0__pc_lsb_carry_pc_vector_xor))
                (portRef DI (instanceRef pb3_pc_loop_0__pc_lsb_carry_pc_value_muxcy))
                (portRef I0 (instanceRef pb3_pc_loop_1__vector_select_mux))
                (portRef I1 (instanceRef pb3_pc_loop_1__vector_select_mux))
                (portRef DI (instanceRef pb3_pc_loop_1__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef pb3_pc_loop_1__pc_mid_carry_pc_value_muxcy))
                (portRef I0 (instanceRef pb3_pc_loop_2__vector_select_mux))
                (portRef I1 (instanceRef pb3_pc_loop_2__vector_select_mux))
                (portRef DI (instanceRef pb3_pc_loop_2__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef pb3_pc_loop_2__pc_mid_carry_pc_value_muxcy))
                (portRef I0 (instanceRef pb3_pc_loop_3__vector_select_mux))
                (portRef I1 (instanceRef pb3_pc_loop_3__vector_select_mux))
                (portRef DI (instanceRef pb3_pc_loop_3__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef pb3_pc_loop_3__pc_mid_carry_pc_value_muxcy))
                (portRef I0 (instanceRef pb3_pc_loop_4__vector_select_mux))
                (portRef I1 (instanceRef pb3_pc_loop_4__vector_select_mux))
                (portRef DI (instanceRef pb3_pc_loop_4__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef pb3_pc_loop_4__pc_mid_carry_pc_value_muxcy))
                (portRef I0 (instanceRef pb3_pc_loop_5__vector_select_mux))
                (portRef I1 (instanceRef pb3_pc_loop_5__vector_select_mux))
                (portRef DI (instanceRef pb3_pc_loop_5__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef pb3_pc_loop_5__pc_mid_carry_pc_value_muxcy))
                (portRef I0 (instanceRef pb3_pc_loop_6__vector_select_mux))
                (portRef I1 (instanceRef pb3_pc_loop_6__vector_select_mux))
                (portRef DI (instanceRef pb3_pc_loop_6__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef pb3_pc_loop_6__pc_mid_carry_pc_value_muxcy))
                (portRef I0 (instanceRef pb3_pc_loop_7__vector_select_mux))
                (portRef I1 (instanceRef pb3_pc_loop_7__vector_select_mux))
                (portRef DI (instanceRef pb3_pc_loop_7__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef pb3_pc_loop_7__pc_mid_carry_pc_value_muxcy))
                (portRef I0 (instanceRef pb3_pc_loop_8__vector_select_mux))
                (portRef I1 (instanceRef pb3_pc_loop_8__vector_select_mux))
                (portRef DI (instanceRef pb3_pc_loop_8__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef pb3_pc_loop_8__pc_mid_carry_pc_value_muxcy))
                (portRef I0 (instanceRef pb3_pc_loop_9__vector_select_mux))
                (portRef I1 (instanceRef pb3_pc_loop_9__vector_select_mux))
                (portRef I1 (instanceRef pb3_register_type_lut))
                (portRef I2 (instanceRef pb3_register_type_lut))
                (portRef I3 (instanceRef pb3_register_type_lut))
                (portRef A0 (instanceRef pb3_reg_loop_0__register_bit))
                (portRef A1 (instanceRef pb3_reg_loop_0__register_bit))
                (portRef A2 (instanceRef pb3_reg_loop_0__register_bit))
                (portRef A3 (instanceRef pb3_reg_loop_0__register_bit))
                (portRef DPRA0 (instanceRef pb3_reg_loop_0__register_bit))
                (portRef DPRA1 (instanceRef pb3_reg_loop_0__register_bit))
                (portRef DPRA2 (instanceRef pb3_reg_loop_0__register_bit))
                (portRef DPRA3 (instanceRef pb3_reg_loop_0__register_bit))
                (portRef I0 (instanceRef pb3_reg_loop_0__operand_select_mux))
                (portRef I1 (instanceRef pb3_reg_loop_0__operand_select_mux))
                (portRef A0 (instanceRef pb3_reg_loop_1__register_bit))
                (portRef A1 (instanceRef pb3_reg_loop_1__register_bit))
                (portRef A2 (instanceRef pb3_reg_loop_1__register_bit))
                (portRef A3 (instanceRef pb3_reg_loop_1__register_bit))
                (portRef DPRA0 (instanceRef pb3_reg_loop_1__register_bit))
                (portRef DPRA1 (instanceRef pb3_reg_loop_1__register_bit))
                (portRef DPRA2 (instanceRef pb3_reg_loop_1__register_bit))
                (portRef DPRA3 (instanceRef pb3_reg_loop_1__register_bit))
                (portRef I0 (instanceRef pb3_reg_loop_1__operand_select_mux))
                (portRef I1 (instanceRef pb3_reg_loop_1__operand_select_mux))
                (portRef A0 (instanceRef pb3_reg_loop_2__register_bit))
                (portRef A1 (instanceRef pb3_reg_loop_2__register_bit))
                (portRef A2 (instanceRef pb3_reg_loop_2__register_bit))
                (portRef A3 (instanceRef pb3_reg_loop_2__register_bit))
                (portRef DPRA0 (instanceRef pb3_reg_loop_2__register_bit))
                (portRef DPRA1 (instanceRef pb3_reg_loop_2__register_bit))
                (portRef DPRA2 (instanceRef pb3_reg_loop_2__register_bit))
                (portRef DPRA3 (instanceRef pb3_reg_loop_2__register_bit))
                (portRef I0 (instanceRef pb3_reg_loop_2__operand_select_mux))
                (portRef I1 (instanceRef pb3_reg_loop_2__operand_select_mux))
                (portRef A0 (instanceRef pb3_reg_loop_3__register_bit))
                (portRef A1 (instanceRef pb3_reg_loop_3__register_bit))
                (portRef A2 (instanceRef pb3_reg_loop_3__register_bit))
                (portRef A3 (instanceRef pb3_reg_loop_3__register_bit))
                (portRef DPRA0 (instanceRef pb3_reg_loop_3__register_bit))
                (portRef DPRA1 (instanceRef pb3_reg_loop_3__register_bit))
                (portRef DPRA2 (instanceRef pb3_reg_loop_3__register_bit))
                (portRef DPRA3 (instanceRef pb3_reg_loop_3__register_bit))
                (portRef I0 (instanceRef pb3_reg_loop_3__operand_select_mux))
                (portRef I1 (instanceRef pb3_reg_loop_3__operand_select_mux))
                (portRef A0 (instanceRef pb3_reg_loop_4__register_bit))
                (portRef A1 (instanceRef pb3_reg_loop_4__register_bit))
                (portRef A2 (instanceRef pb3_reg_loop_4__register_bit))
                (portRef A3 (instanceRef pb3_reg_loop_4__register_bit))
                (portRef DPRA0 (instanceRef pb3_reg_loop_4__register_bit))
                (portRef DPRA1 (instanceRef pb3_reg_loop_4__register_bit))
                (portRef DPRA2 (instanceRef pb3_reg_loop_4__register_bit))
                (portRef DPRA3 (instanceRef pb3_reg_loop_4__register_bit))
                (portRef I0 (instanceRef pb3_reg_loop_4__operand_select_mux))
                (portRef I1 (instanceRef pb3_reg_loop_4__operand_select_mux))
                (portRef A0 (instanceRef pb3_reg_loop_5__register_bit))
                (portRef A1 (instanceRef pb3_reg_loop_5__register_bit))
                (portRef A2 (instanceRef pb3_reg_loop_5__register_bit))
                (portRef A3 (instanceRef pb3_reg_loop_5__register_bit))
                (portRef DPRA0 (instanceRef pb3_reg_loop_5__register_bit))
                (portRef DPRA1 (instanceRef pb3_reg_loop_5__register_bit))
                (portRef DPRA2 (instanceRef pb3_reg_loop_5__register_bit))
                (portRef DPRA3 (instanceRef pb3_reg_loop_5__register_bit))
                (portRef I0 (instanceRef pb3_reg_loop_5__operand_select_mux))
                (portRef I1 (instanceRef pb3_reg_loop_5__operand_select_mux))
                (portRef A0 (instanceRef pb3_reg_loop_6__register_bit))
                (portRef A1 (instanceRef pb3_reg_loop_6__register_bit))
                (portRef A2 (instanceRef pb3_reg_loop_6__register_bit))
                (portRef A3 (instanceRef pb3_reg_loop_6__register_bit))
                (portRef DPRA0 (instanceRef pb3_reg_loop_6__register_bit))
                (portRef DPRA1 (instanceRef pb3_reg_loop_6__register_bit))
                (portRef DPRA2 (instanceRef pb3_reg_loop_6__register_bit))
                (portRef DPRA3 (instanceRef pb3_reg_loop_6__register_bit))
                (portRef I0 (instanceRef pb3_reg_loop_6__operand_select_mux))
                (portRef I1 (instanceRef pb3_reg_loop_6__operand_select_mux))
                (portRef A0 (instanceRef pb3_reg_loop_7__register_bit))
                (portRef A1 (instanceRef pb3_reg_loop_7__register_bit))
                (portRef A2 (instanceRef pb3_reg_loop_7__register_bit))
                (portRef A3 (instanceRef pb3_reg_loop_7__register_bit))
                (portRef DPRA0 (instanceRef pb3_reg_loop_7__register_bit))
                (portRef DPRA1 (instanceRef pb3_reg_loop_7__register_bit))
                (portRef DPRA2 (instanceRef pb3_reg_loop_7__register_bit))
                (portRef DPRA3 (instanceRef pb3_reg_loop_7__register_bit))
                (portRef I0 (instanceRef pb3_reg_loop_7__operand_select_mux))
                (portRef I1 (instanceRef pb3_reg_loop_7__operand_select_mux))
                (portRef I1 (instanceRef pb3_memory_type_lut))
                (portRef I2 (instanceRef pb3_memory_type_lut))
                (portRef I3 (instanceRef pb3_memory_type_lut))
                (portRef I1 (instanceRef pb3_memory_enable_lut))
                (portRef I2 (instanceRef pb3_memory_enable_lut))
                (portRef I0 (instanceRef pb3_sel_logical_lut))
                (portRef I1 (instanceRef pb3_sel_logical_lut))
                (portRef I2 (instanceRef pb3_sel_logical_lut))
                (portRef I3 (instanceRef pb3_sel_logical_lut))
                (portRef I2 (instanceRef pb3_logical_loop_0__logical_lut))
                (portRef I3 (instanceRef pb3_logical_loop_0__logical_lut))
                (portRef I2 (instanceRef pb3_logical_loop_1__logical_lut))
                (portRef I3 (instanceRef pb3_logical_loop_1__logical_lut))
                (portRef I2 (instanceRef pb3_logical_loop_2__logical_lut))
                (portRef I3 (instanceRef pb3_logical_loop_2__logical_lut))
                (portRef I2 (instanceRef pb3_logical_loop_3__logical_lut))
                (portRef I3 (instanceRef pb3_logical_loop_3__logical_lut))
                (portRef I2 (instanceRef pb3_logical_loop_4__logical_lut))
                (portRef I3 (instanceRef pb3_logical_loop_4__logical_lut))
                (portRef I2 (instanceRef pb3_logical_loop_5__logical_lut))
                (portRef I3 (instanceRef pb3_logical_loop_5__logical_lut))
                (portRef I2 (instanceRef pb3_logical_loop_6__logical_lut))
                (portRef I3 (instanceRef pb3_logical_loop_6__logical_lut))
                (portRef I2 (instanceRef pb3_logical_loop_7__logical_lut))
                (portRef I3 (instanceRef pb3_logical_loop_7__logical_lut))
                (portRef I (instanceRef pb3_sel_shift_inv))
                (portRef I0 (instanceRef pb3_high_shift_in_lut))
                (portRef I2 (instanceRef pb3_high_shift_in_lut))
                (portRef I0 (instanceRef pb3_low_shift_in_lut))
                (portRef S (instanceRef pb3_shift_in_muxf5))
                (portRef I0 (instanceRef pb3_shift_carry_lut))
                (portRef I0 (instanceRef pb3_shift_loop_0__lsb_shift_shift_mux_lut))
                (portRef I0 (instanceRef pb3_shift_loop_1__mid_shift_shift_mux_lut))
                (portRef I0 (instanceRef pb3_shift_loop_2__mid_shift_shift_mux_lut))
                (portRef I0 (instanceRef pb3_shift_loop_3__mid_shift_shift_mux_lut))
                (portRef I0 (instanceRef pb3_shift_loop_4__mid_shift_shift_mux_lut))
                (portRef I0 (instanceRef pb3_shift_loop_5__mid_shift_shift_mux_lut))
                (portRef I0 (instanceRef pb3_shift_loop_6__mid_shift_shift_mux_lut))
                (portRef I0 (instanceRef pb3_shift_loop_7__msb_shift_shift_mux_lut))
                (portRef I0 (instanceRef pb3_sel_arith_lut))
                (portRef I1 (instanceRef pb3_sel_arith_lut))
                (portRef I2 (instanceRef pb3_sel_arith_lut))
                (portRef I0 (instanceRef pb3_arith_loop_0__lsb_arith_arith_carry_in_lut))
                (portRef I1 (instanceRef pb3_arith_loop_0__lsb_arith_arith_carry_in_lut))
                (portRef DI (instanceRef pb3_arith_loop_0__lsb_arith_arith_carry_in_muxcy))
                (portRef I2 (instanceRef pb3_arith_loop_0__arith_lut))
                (portRef I2 (instanceRef pb3_arith_loop_1__arith_lut))
                (portRef I2 (instanceRef pb3_arith_loop_2__arith_lut))
                (portRef I2 (instanceRef pb3_arith_loop_3__arith_lut))
                (portRef I2 (instanceRef pb3_arith_loop_4__arith_lut))
                (portRef I2 (instanceRef pb3_arith_loop_5__arith_lut))
                (portRef I2 (instanceRef pb3_arith_loop_6__arith_lut))
                (portRef I0 (instanceRef pb3_arith_loop_7__msb_arith_arith_carry_out_lut))
                (portRef I2 (instanceRef pb3_arith_loop_7__arith_lut))
                (portRef I0 (instanceRef pb3_input_fetch_type_lut))
                (portRef I1 (instanceRef pb3_input_fetch_type_lut))
                (portRef I2 (instanceRef pb3_input_fetch_type_lut))
                (portRef I3 (instanceRef pb3_input_fetch_type_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_0__mux_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_1__mux_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_2__mux_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_3__mux_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_4__mux_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_5__mux_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_6__mux_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_7__mux_lut))
                (portRef I1 (instanceRef pb3_io_decode_lut))
                (portRef I2 (instanceRef pb3_io_decode_lut))
                (portRef I3 (instanceRef pb3_io_decode_lut))
                (portRef I1 (instanceRef pb3_write_active_lut))
                (portRef I2 (instanceRef pb3_write_active_lut))
                (portRef I1 (instanceRef pb3_read_active_lut))
                (portRef I2 (instanceRef pb3_read_active_lut))
                (portRef CI (instanceRef pb3_stack_count_loop_0__lsb_stack_count_count_muxcy))
                (portRef CI (instanceRef pb3_stack_count_loop_0__lsb_stack_count_count_xor))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CI (instanceRef pb3_low_zero_muxcy))
                (portRef CI (instanceRef pb3_parity_muxcy))
                (portRef CI (instanceRef pb3_arith_loop_0__lsb_arith_arith_carry_in_muxcy))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef inport_output_v_mux0000_0_1_SW0))
                (portRef I3 (instanceRef inport_output_v_mux0000_0_1))
              )
            )
            (net RST
              (joined
                (portRef RST)
                (portRef I (instanceRef RST_IBUF_renamed_0))
              )
            )
            (net RST_IBUF
              (joined
                (portRef CLR (instanceRef inport_output_v_0))
                (portRef CLR (instanceRef inport_output_v_1))
                (portRef CLR (instanceRef inport_output_v_2))
                (portRef CLR (instanceRef inport_output_v_3))
                (portRef CLR (instanceRef inport_output_v_4))
                (portRef CLR (instanceRef inport_output_v_5))
                (portRef CLR (instanceRef inport_output_v_6))
                (portRef CLR (instanceRef inport_output_v_7))
                (portRef CLR (instanceRef oport_output_00_0))
                (portRef CLR (instanceRef oport_output_00_1))
                (portRef CLR (instanceRef oport_output_00_2))
                (portRef CLR (instanceRef oport_output_00_3))
                (portRef CLR (instanceRef oport_output_00_4))
                (portRef CLR (instanceRef oport_output_00_5))
                (portRef CLR (instanceRef oport_output_00_6))
                (portRef CLR (instanceRef oport_output_00_7))
                (portRef S (instanceRef pb3_reset_flop1))
                (portRef S (instanceRef pb3_reset_flop2))
                (portRef O (instanceRef RST_IBUF_renamed_0))
              )
            )
            (net XLXN_2
              (joined
                (portRef C (instanceRef inport_output_v_0))
                (portRef C (instanceRef inport_output_v_1))
                (portRef C (instanceRef inport_output_v_2))
                (portRef C (instanceRef inport_output_v_3))
                (portRef C (instanceRef inport_output_v_4))
                (portRef C (instanceRef inport_output_v_5))
                (portRef C (instanceRef inport_output_v_6))
                (portRef C (instanceRef inport_output_v_7))
                (portRef Q (instanceRef pb3_read_strobe_flop))
              )
            )
            (net (rename XLXN_3_0_ "XLXN_3<0>")
              (joined
                (portRef D (instanceRef oport_output_00_0))
                (portRef SPO (instanceRef pb3_reg_loop_0__register_bit))
                (portRef D (instanceRef pb3_store_loop_0__memory_bit))
                (portRef I1 (instanceRef pb3_logical_loop_0__logical_lut))
                (portRef I1 (instanceRef pb3_high_shift_in_lut))
                (portRef I2 (instanceRef pb3_shift_carry_lut))
                (portRef I1 (instanceRef pb3_shift_loop_1__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef pb3_arith_loop_0__lsb_arith_arith_muxcy))
                (portRef I0 (instanceRef pb3_arith_loop_0__arith_lut))
              )
            )
            (net (rename XLXN_3_1_ "XLXN_3<1>")
              (joined
                (portRef D (instanceRef oport_output_00_1))
                (portRef SPO (instanceRef pb3_reg_loop_1__register_bit))
                (portRef D (instanceRef pb3_store_loop_1__memory_bit))
                (portRef I1 (instanceRef pb3_logical_loop_1__logical_lut))
                (portRef I2 (instanceRef pb3_shift_loop_0__lsb_shift_shift_mux_lut))
                (portRef I1 (instanceRef pb3_shift_loop_2__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef pb3_arith_loop_1__mid_arith_arith_muxcy))
                (portRef I0 (instanceRef pb3_arith_loop_1__arith_lut))
              )
            )
            (net (rename XLXN_3_2_ "XLXN_3<2>")
              (joined
                (portRef D (instanceRef oport_output_00_2))
                (portRef SPO (instanceRef pb3_reg_loop_2__register_bit))
                (portRef D (instanceRef pb3_store_loop_2__memory_bit))
                (portRef I1 (instanceRef pb3_logical_loop_2__logical_lut))
                (portRef I2 (instanceRef pb3_shift_loop_1__mid_shift_shift_mux_lut))
                (portRef I1 (instanceRef pb3_shift_loop_3__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef pb3_arith_loop_2__mid_arith_arith_muxcy))
                (portRef I0 (instanceRef pb3_arith_loop_2__arith_lut))
              )
            )
            (net (rename XLXN_3_3_ "XLXN_3<3>")
              (joined
                (portRef D (instanceRef oport_output_00_3))
                (portRef SPO (instanceRef pb3_reg_loop_3__register_bit))
                (portRef D (instanceRef pb3_store_loop_3__memory_bit))
                (portRef I1 (instanceRef pb3_logical_loop_3__logical_lut))
                (portRef I2 (instanceRef pb3_shift_loop_2__mid_shift_shift_mux_lut))
                (portRef I1 (instanceRef pb3_shift_loop_4__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef pb3_arith_loop_3__mid_arith_arith_muxcy))
                (portRef I0 (instanceRef pb3_arith_loop_3__arith_lut))
              )
            )
            (net (rename XLXN_3_4_ "XLXN_3<4>")
              (joined
                (portRef D (instanceRef oport_output_00_4))
                (portRef SPO (instanceRef pb3_reg_loop_4__register_bit))
                (portRef D (instanceRef pb3_store_loop_4__memory_bit))
                (portRef I1 (instanceRef pb3_logical_loop_4__logical_lut))
                (portRef I2 (instanceRef pb3_shift_loop_3__mid_shift_shift_mux_lut))
                (portRef I1 (instanceRef pb3_shift_loop_5__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef pb3_arith_loop_4__mid_arith_arith_muxcy))
                (portRef I0 (instanceRef pb3_arith_loop_4__arith_lut))
              )
            )
            (net (rename XLXN_3_5_ "XLXN_3<5>")
              (joined
                (portRef D (instanceRef oport_output_00_5))
                (portRef SPO (instanceRef pb3_reg_loop_5__register_bit))
                (portRef D (instanceRef pb3_store_loop_5__memory_bit))
                (portRef I1 (instanceRef pb3_logical_loop_5__logical_lut))
                (portRef I2 (instanceRef pb3_shift_loop_4__mid_shift_shift_mux_lut))
                (portRef I1 (instanceRef pb3_shift_loop_6__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef pb3_arith_loop_5__mid_arith_arith_muxcy))
                (portRef I0 (instanceRef pb3_arith_loop_5__arith_lut))
              )
            )
            (net (rename XLXN_3_6_ "XLXN_3<6>")
              (joined
                (portRef D (instanceRef oport_output_00_6))
                (portRef SPO (instanceRef pb3_reg_loop_6__register_bit))
                (portRef D (instanceRef pb3_store_loop_6__memory_bit))
                (portRef I1 (instanceRef pb3_logical_loop_6__logical_lut))
                (portRef I2 (instanceRef pb3_shift_loop_5__mid_shift_shift_mux_lut))
                (portRef I1 (instanceRef pb3_shift_loop_7__msb_shift_shift_mux_lut))
                (portRef DI (instanceRef pb3_arith_loop_6__mid_arith_arith_muxcy))
                (portRef I0 (instanceRef pb3_arith_loop_6__arith_lut))
              )
            )
            (net (rename XLXN_3_7_ "XLXN_3<7>")
              (joined
                (portRef D (instanceRef oport_output_00_7))
                (portRef SPO (instanceRef pb3_reg_loop_7__register_bit))
                (portRef D (instanceRef pb3_store_loop_7__memory_bit))
                (portRef I1 (instanceRef pb3_logical_loop_7__logical_lut))
                (portRef I2 (instanceRef pb3_low_shift_in_lut))
                (portRef I1 (instanceRef pb3_shift_carry_lut))
                (portRef I2 (instanceRef pb3_shift_loop_6__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef pb3_arith_loop_7__msb_arith_arith_muxcy))
                (portRef I0 (instanceRef pb3_arith_loop_7__arith_lut))
              )
            )
            (net (rename XLXN_4_0_ "XLXN_4<0>")
              (joined
                (portRef O (instanceRef pb3_reg_loop_0__operand_select_mux))
                (portRef A0 (instanceRef pb3_store_loop_0__memory_bit))
                (portRef A0 (instanceRef pb3_store_loop_1__memory_bit))
                (portRef A0 (instanceRef pb3_store_loop_2__memory_bit))
                (portRef A0 (instanceRef pb3_store_loop_3__memory_bit))
                (portRef A0 (instanceRef pb3_store_loop_4__memory_bit))
                (portRef A0 (instanceRef pb3_store_loop_5__memory_bit))
                (portRef A0 (instanceRef pb3_store_loop_6__memory_bit))
                (portRef A0 (instanceRef pb3_store_loop_7__memory_bit))
                (portRef I0 (instanceRef pb3_logical_loop_0__logical_lut))
                (portRef I1 (instanceRef pb3_arith_loop_0__arith_lut))
                (portRef I2 (instanceRef oport_output_00_cmp_eq000012))
              )
            )
            (net (rename XLXN_4_1_ "XLXN_4<1>")
              (joined
                (portRef O (instanceRef pb3_reg_loop_1__operand_select_mux))
                (portRef A1 (instanceRef pb3_store_loop_0__memory_bit))
                (portRef A1 (instanceRef pb3_store_loop_1__memory_bit))
                (portRef A1 (instanceRef pb3_store_loop_2__memory_bit))
                (portRef A1 (instanceRef pb3_store_loop_3__memory_bit))
                (portRef A1 (instanceRef pb3_store_loop_4__memory_bit))
                (portRef A1 (instanceRef pb3_store_loop_5__memory_bit))
                (portRef A1 (instanceRef pb3_store_loop_6__memory_bit))
                (portRef A1 (instanceRef pb3_store_loop_7__memory_bit))
                (portRef I0 (instanceRef pb3_logical_loop_1__logical_lut))
                (portRef I1 (instanceRef pb3_arith_loop_1__arith_lut))
                (portRef I1 (instanceRef inport_output_v_mux0000_0_1))
                (portRef I1 (instanceRef oport_output_00_cmp_eq000012))
              )
            )
            (net (rename XLXN_4_2_ "XLXN_4<2>")
              (joined
                (portRef O (instanceRef pb3_reg_loop_2__operand_select_mux))
                (portRef A2 (instanceRef pb3_store_loop_0__memory_bit))
                (portRef A2 (instanceRef pb3_store_loop_1__memory_bit))
                (portRef A2 (instanceRef pb3_store_loop_2__memory_bit))
                (portRef A2 (instanceRef pb3_store_loop_3__memory_bit))
                (portRef A2 (instanceRef pb3_store_loop_4__memory_bit))
                (portRef A2 (instanceRef pb3_store_loop_5__memory_bit))
                (portRef A2 (instanceRef pb3_store_loop_6__memory_bit))
                (portRef A2 (instanceRef pb3_store_loop_7__memory_bit))
                (portRef I0 (instanceRef pb3_logical_loop_2__logical_lut))
                (portRef I1 (instanceRef pb3_arith_loop_2__arith_lut))
                (portRef I2 (instanceRef inport_output_v_mux0000_0_1))
                (portRef I3 (instanceRef oport_output_00_cmp_eq000012))
              )
            )
            (net (rename XLXN_4_3_ "XLXN_4<3>")
              (joined
                (portRef O (instanceRef pb3_reg_loop_3__operand_select_mux))
                (portRef A3 (instanceRef pb3_store_loop_0__memory_bit))
                (portRef A3 (instanceRef pb3_store_loop_1__memory_bit))
                (portRef A3 (instanceRef pb3_store_loop_2__memory_bit))
                (portRef A3 (instanceRef pb3_store_loop_3__memory_bit))
                (portRef A3 (instanceRef pb3_store_loop_4__memory_bit))
                (portRef A3 (instanceRef pb3_store_loop_5__memory_bit))
                (portRef A3 (instanceRef pb3_store_loop_6__memory_bit))
                (portRef A3 (instanceRef pb3_store_loop_7__memory_bit))
                (portRef I0 (instanceRef pb3_logical_loop_3__logical_lut))
                (portRef I1 (instanceRef pb3_arith_loop_3__arith_lut))
                (portRef I0 (instanceRef inport_output_v_mux0000_0_1))
                (portRef I0 (instanceRef oport_output_00_cmp_eq000012))
              )
            )
            (net (rename XLXN_4_4_ "XLXN_4<4>")
              (joined
                (portRef O (instanceRef pb3_reg_loop_4__operand_select_mux))
                (portRef A4 (instanceRef pb3_store_loop_0__memory_bit))
                (portRef A4 (instanceRef pb3_store_loop_1__memory_bit))
                (portRef A4 (instanceRef pb3_store_loop_2__memory_bit))
                (portRef A4 (instanceRef pb3_store_loop_3__memory_bit))
                (portRef A4 (instanceRef pb3_store_loop_4__memory_bit))
                (portRef A4 (instanceRef pb3_store_loop_5__memory_bit))
                (portRef A4 (instanceRef pb3_store_loop_6__memory_bit))
                (portRef A4 (instanceRef pb3_store_loop_7__memory_bit))
                (portRef I0 (instanceRef pb3_logical_loop_4__logical_lut))
                (portRef I1 (instanceRef pb3_arith_loop_4__arith_lut))
                (portRef I0 (instanceRef inport_output_v_mux0000_0_1_SW0))
                (portRef I0 (instanceRef oport_output_00_cmp_eq000025))
              )
            )
            (net (rename XLXN_4_5_ "XLXN_4<5>")
              (joined
                (portRef O (instanceRef pb3_reg_loop_5__operand_select_mux))
                (portRef A5 (instanceRef pb3_store_loop_0__memory_bit))
                (portRef A5 (instanceRef pb3_store_loop_1__memory_bit))
                (portRef A5 (instanceRef pb3_store_loop_2__memory_bit))
                (portRef A5 (instanceRef pb3_store_loop_3__memory_bit))
                (portRef A5 (instanceRef pb3_store_loop_4__memory_bit))
                (portRef A5 (instanceRef pb3_store_loop_5__memory_bit))
                (portRef A5 (instanceRef pb3_store_loop_6__memory_bit))
                (portRef A5 (instanceRef pb3_store_loop_7__memory_bit))
                (portRef I0 (instanceRef pb3_logical_loop_5__logical_lut))
                (portRef I1 (instanceRef pb3_arith_loop_5__arith_lut))
                (portRef I1 (instanceRef inport_output_v_mux0000_0_1_SW0))
                (portRef I1 (instanceRef oport_output_00_cmp_eq000025))
              )
            )
            (net (rename XLXN_4_6_ "XLXN_4<6>")
              (joined
                (portRef O (instanceRef pb3_reg_loop_6__operand_select_mux))
                (portRef I0 (instanceRef pb3_logical_loop_6__logical_lut))
                (portRef I1 (instanceRef pb3_arith_loop_6__arith_lut))
                (portRef I2 (instanceRef inport_output_v_mux0000_0_1_SW0))
                (portRef I3 (instanceRef oport_output_00_cmp_eq000025))
              )
            )
            (net (rename XLXN_4_7_ "XLXN_4<7>")
              (joined
                (portRef O (instanceRef pb3_reg_loop_7__operand_select_mux))
                (portRef I0 (instanceRef pb3_logical_loop_7__logical_lut))
                (portRef I1 (instanceRef pb3_arith_loop_7__arith_lut))
                (portRef I3 (instanceRef inport_output_v_mux0000_0_1_SW0))
                (portRef I2 (instanceRef oport_output_00_cmp_eq000025))
              )
            )
            (net XLXN_5
              (joined
                (portRef C (instanceRef oport_output_00_0))
                (portRef C (instanceRef oport_output_00_1))
                (portRef C (instanceRef oport_output_00_2))
                (portRef C (instanceRef oport_output_00_3))
                (portRef C (instanceRef oport_output_00_4))
                (portRef C (instanceRef oport_output_00_5))
                (portRef C (instanceRef oport_output_00_6))
                (portRef C (instanceRef oport_output_00_7))
                (portRef Q (instanceRef pb3_write_strobe_flop))
              )
            )
            (net (rename inport_N01 "inport/N01")
              (joined
                (portRef O (instanceRef inport_output_v_mux0000_0_1))
                (portRef I0 (instanceRef inport_output_v_mux0000_7_1))
                (portRef I0 (instanceRef inport_output_v_mux0000_6_1))
                (portRef I0 (instanceRef inport_output_v_mux0000_5_1))
                (portRef I0 (instanceRef inport_output_v_mux0000_4_1))
                (portRef I0 (instanceRef inport_output_v_mux0000_3_1))
                (portRef I0 (instanceRef inport_output_v_mux0000_2_1))
                (portRef I0 (instanceRef inport_output_v_mux0000_1_1))
                (portRef I0 (instanceRef inport_output_v_mux0000_0_2))
              )
            )
            (net (rename inport_output_v_0_ "inport/output_v<0>")
              (joined
                (portRef Q (instanceRef inport_output_v_0))
                (portRef I1 (instanceRef pb3_alu_mux_loop_0__mux_lut))
                (portRef I1 (instanceRef inport_output_v_mux0000_0_2))
              )
            )
            (net (rename inport_output_v_1_ "inport/output_v<1>")
              (joined
                (portRef Q (instanceRef inport_output_v_1))
                (portRef I1 (instanceRef pb3_alu_mux_loop_1__mux_lut))
                (portRef I1 (instanceRef inport_output_v_mux0000_1_1))
              )
            )
            (net (rename inport_output_v_2_ "inport/output_v<2>")
              (joined
                (portRef Q (instanceRef inport_output_v_2))
                (portRef I1 (instanceRef pb3_alu_mux_loop_2__mux_lut))
                (portRef I1 (instanceRef inport_output_v_mux0000_2_1))
              )
            )
            (net (rename inport_output_v_3_ "inport/output_v<3>")
              (joined
                (portRef Q (instanceRef inport_output_v_3))
                (portRef I1 (instanceRef pb3_alu_mux_loop_3__mux_lut))
                (portRef I1 (instanceRef inport_output_v_mux0000_3_1))
              )
            )
            (net (rename inport_output_v_4_ "inport/output_v<4>")
              (joined
                (portRef Q (instanceRef inport_output_v_4))
                (portRef I1 (instanceRef pb3_alu_mux_loop_4__mux_lut))
                (portRef I1 (instanceRef inport_output_v_mux0000_4_1))
              )
            )
            (net (rename inport_output_v_5_ "inport/output_v<5>")
              (joined
                (portRef Q (instanceRef inport_output_v_5))
                (portRef I1 (instanceRef pb3_alu_mux_loop_5__mux_lut))
                (portRef I1 (instanceRef inport_output_v_mux0000_5_1))
              )
            )
            (net (rename inport_output_v_6_ "inport/output_v<6>")
              (joined
                (portRef Q (instanceRef inport_output_v_6))
                (portRef I1 (instanceRef pb3_alu_mux_loop_6__mux_lut))
                (portRef I1 (instanceRef inport_output_v_mux0000_6_1))
              )
            )
            (net (rename inport_output_v_7_ "inport/output_v<7>")
              (joined
                (portRef Q (instanceRef inport_output_v_7))
                (portRef I1 (instanceRef pb3_alu_mux_loop_7__mux_lut))
                (portRef I1 (instanceRef inport_output_v_mux0000_7_1))
              )
            )
            (net (rename inport_output_v_mux0000_0_ "inport/output_v_mux0000<0>")
              (joined
                (portRef D (instanceRef inport_output_v_0))
                (portRef O (instanceRef inport_output_v_mux0000_0_2))
              )
            )
            (net (rename inport_output_v_mux0000_0_212 "inport/output_v_mux0000<0>212")
              (joined
                (portRef O (instanceRef oport_output_00_cmp_eq000025))
                (portRef I1 (instanceRef oport_output_00_cmp_eq000026))
              )
            )
            (net (rename inport_output_v_mux0000_0_225 "inport/output_v_mux0000<0>225")
              (joined
                (portRef O (instanceRef oport_output_00_cmp_eq000012))
                (portRef I0 (instanceRef oport_output_00_cmp_eq000026))
              )
            )
            (net (rename inport_output_v_mux0000_1_ "inport/output_v_mux0000<1>")
              (joined
                (portRef D (instanceRef inport_output_v_1))
                (portRef O (instanceRef inport_output_v_mux0000_1_1))
              )
            )
            (net (rename inport_output_v_mux0000_2_ "inport/output_v_mux0000<2>")
              (joined
                (portRef D (instanceRef inport_output_v_2))
                (portRef O (instanceRef inport_output_v_mux0000_2_1))
              )
            )
            (net (rename inport_output_v_mux0000_3_ "inport/output_v_mux0000<3>")
              (joined
                (portRef D (instanceRef inport_output_v_3))
                (portRef O (instanceRef inport_output_v_mux0000_3_1))
              )
            )
            (net (rename inport_output_v_mux0000_4_ "inport/output_v_mux0000<4>")
              (joined
                (portRef D (instanceRef inport_output_v_4))
                (portRef O (instanceRef inport_output_v_mux0000_4_1))
              )
            )
            (net (rename inport_output_v_mux0000_5_ "inport/output_v_mux0000<5>")
              (joined
                (portRef D (instanceRef inport_output_v_5))
                (portRef O (instanceRef inport_output_v_mux0000_5_1))
              )
            )
            (net (rename inport_output_v_mux0000_6_ "inport/output_v_mux0000<6>")
              (joined
                (portRef D (instanceRef inport_output_v_6))
                (portRef O (instanceRef inport_output_v_mux0000_6_1))
              )
            )
            (net (rename inport_output_v_mux0000_7_ "inport/output_v_mux0000<7>")
              (joined
                (portRef D (instanceRef inport_output_v_7))
                (portRef O (instanceRef inport_output_v_mux0000_7_1))
              )
            )
            (net (rename input00_0_ "input00<0>")
              (joined
                (portRef (member input00 7))
                (portRef I (instanceRef input00_0_IBUF_renamed_9))
              )
            )
            (net (rename input00_1_ "input00<1>")
              (joined
                (portRef (member input00 6))
                (portRef I (instanceRef input00_1_IBUF_renamed_8))
              )
            )
            (net (rename input00_2_ "input00<2>")
              (joined
                (portRef (member input00 5))
                (portRef I (instanceRef input00_2_IBUF_renamed_7))
              )
            )
            (net (rename input00_3_ "input00<3>")
              (joined
                (portRef (member input00 4))
                (portRef I (instanceRef input00_3_IBUF_renamed_6))
              )
            )
            (net (rename input00_4_ "input00<4>")
              (joined
                (portRef (member input00 3))
                (portRef I (instanceRef input00_4_IBUF_renamed_5))
              )
            )
            (net (rename input00_5_ "input00<5>")
              (joined
                (portRef (member input00 2))
                (portRef I (instanceRef input00_5_IBUF_renamed_4))
              )
            )
            (net (rename input00_6_ "input00<6>")
              (joined
                (portRef (member input00 1))
                (portRef I (instanceRef input00_6_IBUF_renamed_3))
              )
            )
            (net (rename input00_7_ "input00<7>")
              (joined
                (portRef (member input00 0))
                (portRef I (instanceRef input00_7_IBUF_renamed_2))
              )
            )
            (net input00_0_IBUF
              (joined
                (portRef I2 (instanceRef inport_output_v_mux0000_0_2))
                (portRef O (instanceRef input00_0_IBUF_renamed_9))
              )
            )
            (net input00_1_IBUF
              (joined
                (portRef I2 (instanceRef inport_output_v_mux0000_1_1))
                (portRef O (instanceRef input00_1_IBUF_renamed_8))
              )
            )
            (net input00_2_IBUF
              (joined
                (portRef I2 (instanceRef inport_output_v_mux0000_2_1))
                (portRef O (instanceRef input00_2_IBUF_renamed_7))
              )
            )
            (net input00_3_IBUF
              (joined
                (portRef I2 (instanceRef inport_output_v_mux0000_3_1))
                (portRef O (instanceRef input00_3_IBUF_renamed_6))
              )
            )
            (net input00_4_IBUF
              (joined
                (portRef I2 (instanceRef inport_output_v_mux0000_4_1))
                (portRef O (instanceRef input00_4_IBUF_renamed_5))
              )
            )
            (net input00_5_IBUF
              (joined
                (portRef I2 (instanceRef inport_output_v_mux0000_5_1))
                (portRef O (instanceRef input00_5_IBUF_renamed_4))
              )
            )
            (net input00_6_IBUF
              (joined
                (portRef I2 (instanceRef inport_output_v_mux0000_6_1))
                (portRef O (instanceRef input00_6_IBUF_renamed_3))
              )
            )
            (net input00_7_IBUF
              (joined
                (portRef I2 (instanceRef inport_output_v_mux0000_7_1))
                (portRef O (instanceRef input00_7_IBUF_renamed_2))
              )
            )
            (net (rename oport_output_00_0_ "oport/output_00<0>")
              (joined
                (portRef Q (instanceRef oport_output_00_0))
                (portRef I (instanceRef output00_0_OBUF))
              )
            )
            (net (rename oport_output_00_1_ "oport/output_00<1>")
              (joined
                (portRef Q (instanceRef oport_output_00_1))
                (portRef I (instanceRef output00_1_OBUF))
              )
            )
            (net (rename oport_output_00_2_ "oport/output_00<2>")
              (joined
                (portRef Q (instanceRef oport_output_00_2))
                (portRef I (instanceRef output00_2_OBUF))
              )
            )
            (net (rename oport_output_00_3_ "oport/output_00<3>")
              (joined
                (portRef Q (instanceRef oport_output_00_3))
                (portRef I (instanceRef output00_3_OBUF))
              )
            )
            (net (rename oport_output_00_4_ "oport/output_00<4>")
              (joined
                (portRef Q (instanceRef oport_output_00_4))
                (portRef I (instanceRef output00_4_OBUF))
              )
            )
            (net (rename oport_output_00_5_ "oport/output_00<5>")
              (joined
                (portRef Q (instanceRef oport_output_00_5))
                (portRef I (instanceRef output00_5_OBUF))
              )
            )
            (net (rename oport_output_00_6_ "oport/output_00<6>")
              (joined
                (portRef Q (instanceRef oport_output_00_6))
                (portRef I (instanceRef output00_6_OBUF))
              )
            )
            (net (rename oport_output_00_7_ "oport/output_00<7>")
              (joined
                (portRef Q (instanceRef oport_output_00_7))
                (portRef I (instanceRef output00_7_OBUF))
              )
            )
            (net (rename oport_output_00_not0001_inv "oport/output_00_not0001_inv")
              (joined
                (portRef CE (instanceRef oport_output_00_0))
                (portRef CE (instanceRef oport_output_00_1))
                (portRef CE (instanceRef oport_output_00_2))
                (portRef CE (instanceRef oport_output_00_3))
                (portRef CE (instanceRef oport_output_00_4))
                (portRef CE (instanceRef oport_output_00_5))
                (portRef CE (instanceRef oport_output_00_6))
                (portRef CE (instanceRef oport_output_00_7))
                (portRef O (instanceRef oport_output_00_cmp_eq000026))
                (portRef I3 (instanceRef inport_output_v_mux0000_7_1))
                (portRef I3 (instanceRef inport_output_v_mux0000_6_1))
                (portRef I3 (instanceRef inport_output_v_mux0000_5_1))
                (portRef I3 (instanceRef inport_output_v_mux0000_4_1))
                (portRef I3 (instanceRef inport_output_v_mux0000_3_1))
                (portRef I3 (instanceRef inport_output_v_mux0000_2_1))
                (portRef I3 (instanceRef inport_output_v_mux0000_1_1))
                (portRef I3 (instanceRef inport_output_v_mux0000_0_2))
              )
            )
            (net (rename output00_0_ "output00<0>")
              (joined
                (portRef (member output00 7))
                (portRef O (instanceRef output00_0_OBUF))
              )
            )
            (net (rename output00_1_ "output00<1>")
              (joined
                (portRef (member output00 6))
                (portRef O (instanceRef output00_1_OBUF))
              )
            )
            (net (rename output00_2_ "output00<2>")
              (joined
                (portRef (member output00 5))
                (portRef O (instanceRef output00_2_OBUF))
              )
            )
            (net (rename output00_3_ "output00<3>")
              (joined
                (portRef (member output00 4))
                (portRef O (instanceRef output00_3_OBUF))
              )
            )
            (net (rename output00_4_ "output00<4>")
              (joined
                (portRef (member output00 3))
                (portRef O (instanceRef output00_4_OBUF))
              )
            )
            (net (rename output00_5_ "output00<5>")
              (joined
                (portRef (member output00 2))
                (portRef O (instanceRef output00_5_OBUF))
              )
            )
            (net (rename output00_6_ "output00<6>")
              (joined
                (portRef (member output00 1))
                (portRef O (instanceRef output00_6_OBUF))
              )
            )
            (net (rename output00_7_ "output00<7>")
              (joined
                (portRef (member output00 0))
                (portRef O (instanceRef output00_7_OBUF))
              )
            )
            (net (rename pb3_active_interrupt "pb3/active_interrupt")
              (joined
                (portRef Q (instanceRef pb3_int_flop))
                (portRef D (instanceRef pb3_ack_flop))
                (portRef CE (instanceRef pb3_shadow_carry_flop))
                (portRef CE (instanceRef pb3_shadow_zero_flop))
                (portRef S (instanceRef pb3_pc_loop_0__register_bit))
                (portRef S (instanceRef pb3_pc_loop_1__register_bit))
                (portRef S (instanceRef pb3_pc_loop_2__register_bit))
                (portRef S (instanceRef pb3_pc_loop_3__register_bit))
                (portRef S (instanceRef pb3_pc_loop_4__register_bit))
                (portRef S (instanceRef pb3_pc_loop_5__register_bit))
                (portRef S (instanceRef pb3_pc_loop_6__register_bit))
                (portRef S (instanceRef pb3_pc_loop_7__register_bit))
                (portRef S (instanceRef pb3_pc_loop_8__register_bit))
                (portRef S (instanceRef pb3_pc_loop_9__register_bit))
                (portRef I3 (instanceRef pb3_int_pulse_lut))
                (portRef I0 (instanceRef pb3_int_update_lut))
                (portRef I0 (instanceRef pb3_int_value_lut))
                (portRef I0 (instanceRef pb3_register_type_lut))
                (portRef I0 (instanceRef pb3_memory_type_lut))
                (portRef I0 (instanceRef pb3_io_decode_lut))
                (portRef I (instanceRef pb3_stack_count_inv))
              )
            )
            (net (rename pb3_alu_group_0_ "pb3/alu_group<0>")
              (joined
                (portRef O (instanceRef pb3_alu_mux_loop_0__or_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_0__shift_in_muxf5))
              )
            )
            (net (rename pb3_alu_group_1_ "pb3/alu_group<1>")
              (joined
                (portRef O (instanceRef pb3_alu_mux_loop_1__or_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_1__shift_in_muxf5))
              )
            )
            (net (rename pb3_alu_group_2_ "pb3/alu_group<2>")
              (joined
                (portRef O (instanceRef pb3_alu_mux_loop_2__or_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_2__shift_in_muxf5))
              )
            )
            (net (rename pb3_alu_group_3_ "pb3/alu_group<3>")
              (joined
                (portRef O (instanceRef pb3_alu_mux_loop_3__or_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_3__shift_in_muxf5))
              )
            )
            (net (rename pb3_alu_group_4_ "pb3/alu_group<4>")
              (joined
                (portRef O (instanceRef pb3_alu_mux_loop_4__or_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_4__shift_in_muxf5))
              )
            )
            (net (rename pb3_alu_group_5_ "pb3/alu_group<5>")
              (joined
                (portRef O (instanceRef pb3_alu_mux_loop_5__or_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_5__shift_in_muxf5))
              )
            )
            (net (rename pb3_alu_group_6_ "pb3/alu_group<6>")
              (joined
                (portRef O (instanceRef pb3_alu_mux_loop_6__or_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_6__shift_in_muxf5))
              )
            )
            (net (rename pb3_alu_group_7_ "pb3/alu_group<7>")
              (joined
                (portRef O (instanceRef pb3_alu_mux_loop_7__or_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_7__shift_in_muxf5))
              )
            )
            (net (rename pb3_alu_result_0_ "pb3/alu_result<0>")
              (joined
                (portRef I0 (instanceRef pb3_low_zero_lut))
                (portRef D (instanceRef pb3_reg_loop_0__register_bit))
                (portRef O (instanceRef pb3_alu_mux_loop_0__shift_in_muxf5))
              )
            )
            (net (rename pb3_alu_result_1_ "pb3/alu_result<1>")
              (joined
                (portRef I1 (instanceRef pb3_low_zero_lut))
                (portRef D (instanceRef pb3_reg_loop_1__register_bit))
                (portRef O (instanceRef pb3_alu_mux_loop_1__shift_in_muxf5))
              )
            )
            (net (rename pb3_alu_result_2_ "pb3/alu_result<2>")
              (joined
                (portRef I2 (instanceRef pb3_low_zero_lut))
                (portRef D (instanceRef pb3_reg_loop_2__register_bit))
                (portRef O (instanceRef pb3_alu_mux_loop_2__shift_in_muxf5))
              )
            )
            (net (rename pb3_alu_result_3_ "pb3/alu_result<3>")
              (joined
                (portRef I3 (instanceRef pb3_low_zero_lut))
                (portRef D (instanceRef pb3_reg_loop_3__register_bit))
                (portRef O (instanceRef pb3_alu_mux_loop_3__shift_in_muxf5))
              )
            )
            (net (rename pb3_alu_result_4_ "pb3/alu_result<4>")
              (joined
                (portRef I0 (instanceRef pb3_high_zero_lut))
                (portRef D (instanceRef pb3_reg_loop_4__register_bit))
                (portRef O (instanceRef pb3_alu_mux_loop_4__shift_in_muxf5))
              )
            )
            (net (rename pb3_alu_result_5_ "pb3/alu_result<5>")
              (joined
                (portRef I1 (instanceRef pb3_high_zero_lut))
                (portRef D (instanceRef pb3_reg_loop_5__register_bit))
                (portRef O (instanceRef pb3_alu_mux_loop_5__shift_in_muxf5))
              )
            )
            (net (rename pb3_alu_result_6_ "pb3/alu_result<6>")
              (joined
                (portRef I2 (instanceRef pb3_high_zero_lut))
                (portRef D (instanceRef pb3_reg_loop_6__register_bit))
                (portRef O (instanceRef pb3_alu_mux_loop_6__shift_in_muxf5))
              )
            )
            (net (rename pb3_alu_result_7_ "pb3/alu_result<7>")
              (joined
                (portRef I3 (instanceRef pb3_high_zero_lut))
                (portRef D (instanceRef pb3_reg_loop_7__register_bit))
                (portRef O (instanceRef pb3_alu_mux_loop_7__shift_in_muxf5))
              )
            )
            (net (rename pb3_arith_carry "pb3/arith_carry")
              (joined
                (portRef Q (instanceRef pb3_arith_loop_7__msb_arith_arith_carry_flop))
                (portRef I0 (instanceRef pb3_sel_arith_carry_lut))
                (portRef DI (instanceRef pb3_sel_arith_muxcy))
              )
            )
            (net (rename pb3_arith_carry_in "pb3/arith_carry_in")
              (joined
                (portRef O (instanceRef pb3_arith_loop_0__lsb_arith_arith_carry_in_muxcy))
                (portRef CI (instanceRef pb3_arith_loop_0__lsb_arith_arith_muxcy))
                (portRef CI (instanceRef pb3_arith_loop_0__lsb_arith_arith_xor))
              )
            )
            (net (rename pb3_arith_carry_out "pb3/arith_carry_out")
              (joined
                (portRef D (instanceRef pb3_arith_loop_7__msb_arith_arith_carry_flop))
                (portRef O (instanceRef pb3_arith_loop_7__msb_arith_arith_carry_out_xor))
              )
            )
            (net (rename pb3_arith_internal_carry_0_ "pb3/arith_internal_carry<0>")
              (joined
                (portRef O (instanceRef pb3_arith_loop_0__lsb_arith_arith_muxcy))
                (portRef CI (instanceRef pb3_arith_loop_1__mid_arith_arith_muxcy))
                (portRef CI (instanceRef pb3_arith_loop_1__mid_arith_arith_xor))
              )
            )
            (net (rename pb3_arith_internal_carry_1_ "pb3/arith_internal_carry<1>")
              (joined
                (portRef O (instanceRef pb3_arith_loop_1__mid_arith_arith_muxcy))
                (portRef CI (instanceRef pb3_arith_loop_2__mid_arith_arith_muxcy))
                (portRef CI (instanceRef pb3_arith_loop_2__mid_arith_arith_xor))
              )
            )
            (net (rename pb3_arith_internal_carry_2_ "pb3/arith_internal_carry<2>")
              (joined
                (portRef O (instanceRef pb3_arith_loop_2__mid_arith_arith_muxcy))
                (portRef CI (instanceRef pb3_arith_loop_3__mid_arith_arith_muxcy))
                (portRef CI (instanceRef pb3_arith_loop_3__mid_arith_arith_xor))
              )
            )
            (net (rename pb3_arith_internal_carry_3_ "pb3/arith_internal_carry<3>")
              (joined
                (portRef O (instanceRef pb3_arith_loop_3__mid_arith_arith_muxcy))
                (portRef CI (instanceRef pb3_arith_loop_4__mid_arith_arith_muxcy))
                (portRef CI (instanceRef pb3_arith_loop_4__mid_arith_arith_xor))
              )
            )
            (net (rename pb3_arith_internal_carry_4_ "pb3/arith_internal_carry<4>")
              (joined
                (portRef O (instanceRef pb3_arith_loop_4__mid_arith_arith_muxcy))
                (portRef CI (instanceRef pb3_arith_loop_5__mid_arith_arith_muxcy))
                (portRef CI (instanceRef pb3_arith_loop_5__mid_arith_arith_xor))
              )
            )
            (net (rename pb3_arith_internal_carry_5_ "pb3/arith_internal_carry<5>")
              (joined
                (portRef O (instanceRef pb3_arith_loop_5__mid_arith_arith_muxcy))
                (portRef CI (instanceRef pb3_arith_loop_6__mid_arith_arith_muxcy))
                (portRef CI (instanceRef pb3_arith_loop_6__mid_arith_arith_xor))
              )
            )
            (net (rename pb3_arith_internal_carry_6_ "pb3/arith_internal_carry<6>")
              (joined
                (portRef O (instanceRef pb3_arith_loop_6__mid_arith_arith_muxcy))
                (portRef CI (instanceRef pb3_arith_loop_7__msb_arith_arith_muxcy))
                (portRef CI (instanceRef pb3_arith_loop_7__msb_arith_arith_xor))
              )
            )
            (net (rename pb3_arith_internal_carry_7_ "pb3/arith_internal_carry<7>")
              (joined
                (portRef O (instanceRef pb3_arith_loop_7__msb_arith_arith_muxcy))
                (portRef CI (instanceRef pb3_arith_loop_7__msb_arith_arith_carry_out_xor))
              )
            )
            (net (rename pb3_arith_result_0_ "pb3/arith_result<0>")
              (joined
                (portRef Q (instanceRef pb3_arith_loop_0__arith_flop))
                (portRef I1 (instanceRef pb3_alu_mux_loop_0__or_lut))
              )
            )
            (net (rename pb3_arith_result_1_ "pb3/arith_result<1>")
              (joined
                (portRef Q (instanceRef pb3_arith_loop_1__arith_flop))
                (portRef I1 (instanceRef pb3_alu_mux_loop_1__or_lut))
              )
            )
            (net (rename pb3_arith_result_2_ "pb3/arith_result<2>")
              (joined
                (portRef Q (instanceRef pb3_arith_loop_2__arith_flop))
                (portRef I1 (instanceRef pb3_alu_mux_loop_2__or_lut))
              )
            )
            (net (rename pb3_arith_result_3_ "pb3/arith_result<3>")
              (joined
                (portRef Q (instanceRef pb3_arith_loop_3__arith_flop))
                (portRef I1 (instanceRef pb3_alu_mux_loop_3__or_lut))
              )
            )
            (net (rename pb3_arith_result_4_ "pb3/arith_result<4>")
              (joined
                (portRef Q (instanceRef pb3_arith_loop_4__arith_flop))
                (portRef I1 (instanceRef pb3_alu_mux_loop_4__or_lut))
              )
            )
            (net (rename pb3_arith_result_5_ "pb3/arith_result<5>")
              (joined
                (portRef Q (instanceRef pb3_arith_loop_5__arith_flop))
                (portRef I1 (instanceRef pb3_alu_mux_loop_5__or_lut))
              )
            )
            (net (rename pb3_arith_result_6_ "pb3/arith_result<6>")
              (joined
                (portRef Q (instanceRef pb3_arith_loop_6__arith_flop))
                (portRef I1 (instanceRef pb3_alu_mux_loop_6__or_lut))
              )
            )
            (net (rename pb3_arith_result_7_ "pb3/arith_result<7>")
              (joined
                (portRef Q (instanceRef pb3_arith_loop_7__arith_flop))
                (portRef I1 (instanceRef pb3_alu_mux_loop_7__or_lut))
              )
            )
            (net (rename pb3_arith_value_0_ "pb3/arith_value<0>")
              (joined
                (portRef D (instanceRef pb3_arith_loop_0__arith_flop))
                (portRef O (instanceRef pb3_arith_loop_0__lsb_arith_arith_xor))
              )
            )
            (net (rename pb3_arith_value_1_ "pb3/arith_value<1>")
              (joined
                (portRef D (instanceRef pb3_arith_loop_1__arith_flop))
                (portRef O (instanceRef pb3_arith_loop_1__mid_arith_arith_xor))
              )
            )
            (net (rename pb3_arith_value_2_ "pb3/arith_value<2>")
              (joined
                (portRef D (instanceRef pb3_arith_loop_2__arith_flop))
                (portRef O (instanceRef pb3_arith_loop_2__mid_arith_arith_xor))
              )
            )
            (net (rename pb3_arith_value_3_ "pb3/arith_value<3>")
              (joined
                (portRef D (instanceRef pb3_arith_loop_3__arith_flop))
                (portRef O (instanceRef pb3_arith_loop_3__mid_arith_arith_xor))
              )
            )
            (net (rename pb3_arith_value_4_ "pb3/arith_value<4>")
              (joined
                (portRef D (instanceRef pb3_arith_loop_4__arith_flop))
                (portRef O (instanceRef pb3_arith_loop_4__mid_arith_arith_xor))
              )
            )
            (net (rename pb3_arith_value_5_ "pb3/arith_value<5>")
              (joined
                (portRef D (instanceRef pb3_arith_loop_5__arith_flop))
                (portRef O (instanceRef pb3_arith_loop_5__mid_arith_arith_xor))
              )
            )
            (net (rename pb3_arith_value_6_ "pb3/arith_value<6>")
              (joined
                (portRef D (instanceRef pb3_arith_loop_6__arith_flop))
                (portRef O (instanceRef pb3_arith_loop_6__mid_arith_arith_xor))
              )
            )
            (net (rename pb3_arith_value_7_ "pb3/arith_value<7>")
              (joined
                (portRef D (instanceRef pb3_arith_loop_7__arith_flop))
                (portRef O (instanceRef pb3_arith_loop_7__msb_arith_arith_xor))
              )
            )
            (net (rename pb3_call_type "pb3/call_type")
              (joined
                (portRef O (instanceRef pb3_call_type_lut))
                (portRef I3 (instanceRef pb3_stack_count_loop_1__mid_stack_count_count_lut))
                (portRef I3 (instanceRef pb3_stack_count_loop_2__mid_stack_count_count_lut))
                (portRef I3 (instanceRef pb3_stack_count_loop_3__mid_stack_count_count_lut))
                (portRef I3 (instanceRef pb3_stack_count_loop_4__msb_stack_count_count_lut))
              )
            )
            (net (rename pb3_carry_fast_route "pb3/carry_fast_route")
              (joined
                (portRef D (instanceRef pb3_carry_flag_flop))
                (portRef O (instanceRef pb3_carry_xor))
              )
            )
            (net (rename pb3_carry_flag "pb3/carry_flag")
              (joined
                (portRef D (instanceRef pb3_shadow_carry_flop))
                (portRef Q (instanceRef pb3_carry_flag_flop))
                (portRef I0 (instanceRef pb3_condition_met_lut))
                (portRef I1 (instanceRef pb3_low_shift_in_lut))
                (portRef I2 (instanceRef pb3_arith_loop_0__lsb_arith_arith_carry_in_lut))
              )
            )
            (net (rename pb3_clean_int "pb3/clean_int")
              (joined
                (portRef Q (instanceRef pb3_int_capture_flop))
                (portRef I1 (instanceRef pb3_int_pulse_lut))
              )
            )
            (net (rename pb3_condition_met "pb3/condition_met")
              (joined
                (portRef O (instanceRef pb3_condition_met_lut))
                (portRef I1 (instanceRef pb3_normal_count_lut))
                (portRef I1 (instanceRef pb3_valid_move_lut))
              )
            )
            (net (rename pb3_flag_enable "pb3/flag_enable")
              (joined
                (portRef CE (instanceRef pb3_zero_flag_flop))
                (portRef CE (instanceRef pb3_carry_flag_flop))
                (portRef O (instanceRef pb3_flag_enable_lut))
              )
            )
            (net (rename pb3_flag_type "pb3/flag_type")
              (joined
                (portRef D (instanceRef pb3_flag_write_flop))
                (portRef O (instanceRef pb3_flag_type_lut))
              )
            )
            (net (rename pb3_flag_write "pb3/flag_write")
              (joined
                (portRef Q (instanceRef pb3_flag_write_flop))
                (portRef I1 (instanceRef pb3_flag_enable_lut))
              )
            )
            (net (rename pb3_half_arith_0_ "pb3/half_arith<0>")
              (joined
                (portRef S (instanceRef pb3_arith_loop_0__lsb_arith_arith_muxcy))
                (portRef LI (instanceRef pb3_arith_loop_0__lsb_arith_arith_xor))
                (portRef O (instanceRef pb3_arith_loop_0__arith_lut))
              )
            )
            (net (rename pb3_half_arith_1_ "pb3/half_arith<1>")
              (joined
                (portRef S (instanceRef pb3_arith_loop_1__mid_arith_arith_muxcy))
                (portRef LI (instanceRef pb3_arith_loop_1__mid_arith_arith_xor))
                (portRef O (instanceRef pb3_arith_loop_1__arith_lut))
              )
            )
            (net (rename pb3_half_arith_2_ "pb3/half_arith<2>")
              (joined
                (portRef S (instanceRef pb3_arith_loop_2__mid_arith_arith_muxcy))
                (portRef LI (instanceRef pb3_arith_loop_2__mid_arith_arith_xor))
                (portRef O (instanceRef pb3_arith_loop_2__arith_lut))
              )
            )
            (net (rename pb3_half_arith_3_ "pb3/half_arith<3>")
              (joined
                (portRef S (instanceRef pb3_arith_loop_3__mid_arith_arith_muxcy))
                (portRef LI (instanceRef pb3_arith_loop_3__mid_arith_arith_xor))
                (portRef O (instanceRef pb3_arith_loop_3__arith_lut))
              )
            )
            (net (rename pb3_half_arith_4_ "pb3/half_arith<4>")
              (joined
                (portRef S (instanceRef pb3_arith_loop_4__mid_arith_arith_muxcy))
                (portRef LI (instanceRef pb3_arith_loop_4__mid_arith_arith_xor))
                (portRef O (instanceRef pb3_arith_loop_4__arith_lut))
              )
            )
            (net (rename pb3_half_arith_5_ "pb3/half_arith<5>")
              (joined
                (portRef S (instanceRef pb3_arith_loop_5__mid_arith_arith_muxcy))
                (portRef LI (instanceRef pb3_arith_loop_5__mid_arith_arith_xor))
                (portRef O (instanceRef pb3_arith_loop_5__arith_lut))
              )
            )
            (net (rename pb3_half_arith_6_ "pb3/half_arith<6>")
              (joined
                (portRef S (instanceRef pb3_arith_loop_6__mid_arith_arith_muxcy))
                (portRef LI (instanceRef pb3_arith_loop_6__mid_arith_arith_xor))
                (portRef O (instanceRef pb3_arith_loop_6__arith_lut))
              )
            )
            (net (rename pb3_half_arith_7_ "pb3/half_arith<7>")
              (joined
                (portRef S (instanceRef pb3_arith_loop_7__msb_arith_arith_muxcy))
                (portRef LI (instanceRef pb3_arith_loop_7__msb_arith_arith_xor))
                (portRef O (instanceRef pb3_arith_loop_7__arith_lut))
              )
            )
            (net (rename pb3_half_stack_address_0_ "pb3/half_stack_address<0>")
              (joined
                (portRef O (instanceRef pb3_stack_count_loop_0__lsb_stack_count_count_lut))
                (portRef S (instanceRef pb3_stack_count_loop_0__lsb_stack_count_count_muxcy))
                (portRef LI (instanceRef pb3_stack_count_loop_0__lsb_stack_count_count_xor))
              )
            )
            (net (rename pb3_half_stack_address_1_ "pb3/half_stack_address<1>")
              (joined
                (portRef O (instanceRef pb3_stack_count_loop_1__mid_stack_count_count_lut))
                (portRef S (instanceRef pb3_stack_count_loop_1__mid_stack_count_count_muxcy))
                (portRef LI (instanceRef pb3_stack_count_loop_1__mid_stack_count_count_xor))
              )
            )
            (net (rename pb3_half_stack_address_2_ "pb3/half_stack_address<2>")
              (joined
                (portRef O (instanceRef pb3_stack_count_loop_2__mid_stack_count_count_lut))
                (portRef S (instanceRef pb3_stack_count_loop_2__mid_stack_count_count_muxcy))
                (portRef LI (instanceRef pb3_stack_count_loop_2__mid_stack_count_count_xor))
              )
            )
            (net (rename pb3_half_stack_address_3_ "pb3/half_stack_address<3>")
              (joined
                (portRef O (instanceRef pb3_stack_count_loop_3__mid_stack_count_count_lut))
                (portRef S (instanceRef pb3_stack_count_loop_3__mid_stack_count_count_muxcy))
                (portRef LI (instanceRef pb3_stack_count_loop_3__mid_stack_count_count_xor))
              )
            )
            (net (rename pb3_half_stack_address_4_ "pb3/half_stack_address<4>")
              (joined
                (portRef O (instanceRef pb3_stack_count_loop_4__msb_stack_count_count_lut))
                (portRef LI (instanceRef pb3_stack_count_loop_4__msb_stack_count_count_xor))
              )
            )
            (net (rename pb3_high_parity "pb3/high_parity")
              (joined
                (portRef O (instanceRef pb3_high_parity_lut))
                (portRef LI (instanceRef pb3_parity_xor))
              )
            )
            (net (rename pb3_high_shift_in "pb3/high_shift_in")
              (joined
                (portRef O (instanceRef pb3_high_shift_in_lut))
                (portRef I1 (instanceRef pb3_shift_in_muxf5))
              )
            )
            (net (rename pb3_high_zero "pb3/high_zero")
              (joined
                (portRef O (instanceRef pb3_high_zero_lut))
                (portRef S (instanceRef pb3_high_zero_cymux))
              )
            )
            (net (rename pb3_high_zero_carry "pb3/high_zero_carry")
              (joined
                (portRef O (instanceRef pb3_high_zero_cymux))
                (portRef CI (instanceRef pb3_zero_cymux))
              )
            )
            (net (rename pb3_inc_pc_value_0_ "pb3/inc_pc_value<0>")
              (joined
                (portRef D (instanceRef pb3_pc_loop_0__register_bit))
                (portRef O (instanceRef pb3_pc_loop_0__pc_lsb_carry_pc_value_xor))
              )
            )
            (net (rename pb3_inc_pc_value_1_ "pb3/inc_pc_value<1>")
              (joined
                (portRef D (instanceRef pb3_pc_loop_1__register_bit))
                (portRef O (instanceRef pb3_pc_loop_1__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_inc_pc_value_2_ "pb3/inc_pc_value<2>")
              (joined
                (portRef D (instanceRef pb3_pc_loop_2__register_bit))
                (portRef O (instanceRef pb3_pc_loop_2__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_inc_pc_value_3_ "pb3/inc_pc_value<3>")
              (joined
                (portRef D (instanceRef pb3_pc_loop_3__register_bit))
                (portRef O (instanceRef pb3_pc_loop_3__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_inc_pc_value_4_ "pb3/inc_pc_value<4>")
              (joined
                (portRef D (instanceRef pb3_pc_loop_4__register_bit))
                (portRef O (instanceRef pb3_pc_loop_4__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_inc_pc_value_5_ "pb3/inc_pc_value<5>")
              (joined
                (portRef D (instanceRef pb3_pc_loop_5__register_bit))
                (portRef O (instanceRef pb3_pc_loop_5__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_inc_pc_value_6_ "pb3/inc_pc_value<6>")
              (joined
                (portRef D (instanceRef pb3_pc_loop_6__register_bit))
                (portRef O (instanceRef pb3_pc_loop_6__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_inc_pc_value_7_ "pb3/inc_pc_value<7>")
              (joined
                (portRef D (instanceRef pb3_pc_loop_7__register_bit))
                (portRef O (instanceRef pb3_pc_loop_7__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_inc_pc_value_8_ "pb3/inc_pc_value<8>")
              (joined
                (portRef D (instanceRef pb3_pc_loop_8__register_bit))
                (portRef O (instanceRef pb3_pc_loop_8__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_inc_pc_value_9_ "pb3/inc_pc_value<9>")
              (joined
                (portRef D (instanceRef pb3_pc_loop_9__register_bit))
                (portRef O (instanceRef pb3_pc_loop_9__pc_msb_carry_pc_value_xor))
              )
            )
            (net (rename pb3_inc_pc_vector_0_ "pb3/inc_pc_vector<0>")
              (joined
                (portRef I1 (instanceRef pb3_pc_loop_0__value_select_mux))
                (portRef O (instanceRef pb3_pc_loop_0__pc_lsb_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_inc_pc_vector_1_ "pb3/inc_pc_vector<1>")
              (joined
                (portRef I1 (instanceRef pb3_pc_loop_1__value_select_mux))
                (portRef O (instanceRef pb3_pc_loop_1__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_inc_pc_vector_2_ "pb3/inc_pc_vector<2>")
              (joined
                (portRef I1 (instanceRef pb3_pc_loop_2__value_select_mux))
                (portRef O (instanceRef pb3_pc_loop_2__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_inc_pc_vector_3_ "pb3/inc_pc_vector<3>")
              (joined
                (portRef I1 (instanceRef pb3_pc_loop_3__value_select_mux))
                (portRef O (instanceRef pb3_pc_loop_3__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_inc_pc_vector_4_ "pb3/inc_pc_vector<4>")
              (joined
                (portRef I1 (instanceRef pb3_pc_loop_4__value_select_mux))
                (portRef O (instanceRef pb3_pc_loop_4__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_inc_pc_vector_5_ "pb3/inc_pc_vector<5>")
              (joined
                (portRef I1 (instanceRef pb3_pc_loop_5__value_select_mux))
                (portRef O (instanceRef pb3_pc_loop_5__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_inc_pc_vector_6_ "pb3/inc_pc_vector<6>")
              (joined
                (portRef I1 (instanceRef pb3_pc_loop_6__value_select_mux))
                (portRef O (instanceRef pb3_pc_loop_6__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_inc_pc_vector_7_ "pb3/inc_pc_vector<7>")
              (joined
                (portRef I1 (instanceRef pb3_pc_loop_7__value_select_mux))
                (portRef O (instanceRef pb3_pc_loop_7__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_inc_pc_vector_8_ "pb3/inc_pc_vector<8>")
              (joined
                (portRef I1 (instanceRef pb3_pc_loop_8__value_select_mux))
                (portRef O (instanceRef pb3_pc_loop_8__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_inc_pc_vector_9_ "pb3/inc_pc_vector<9>")
              (joined
                (portRef I1 (instanceRef pb3_pc_loop_9__value_select_mux))
                (portRef O (instanceRef pb3_pc_loop_9__pc_msb_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_input_fetch_type "pb3/input_fetch_type")
              (joined
                (portRef D (instanceRef pb3_sel_group_flop))
                (portRef O (instanceRef pb3_input_fetch_type_lut))
              )
            )
            (net (rename pb3_input_group_0_ "pb3/input_group<0>")
              (joined
                (portRef O (instanceRef pb3_alu_mux_loop_0__mux_lut))
                (portRef I1 (instanceRef pb3_alu_mux_loop_0__shift_in_muxf5))
              )
            )
            (net (rename pb3_input_group_1_ "pb3/input_group<1>")
              (joined
                (portRef O (instanceRef pb3_alu_mux_loop_1__mux_lut))
                (portRef I1 (instanceRef pb3_alu_mux_loop_1__shift_in_muxf5))
              )
            )
            (net (rename pb3_input_group_2_ "pb3/input_group<2>")
              (joined
                (portRef O (instanceRef pb3_alu_mux_loop_2__mux_lut))
                (portRef I1 (instanceRef pb3_alu_mux_loop_2__shift_in_muxf5))
              )
            )
            (net (rename pb3_input_group_3_ "pb3/input_group<3>")
              (joined
                (portRef O (instanceRef pb3_alu_mux_loop_3__mux_lut))
                (portRef I1 (instanceRef pb3_alu_mux_loop_3__shift_in_muxf5))
              )
            )
            (net (rename pb3_input_group_4_ "pb3/input_group<4>")
              (joined
                (portRef O (instanceRef pb3_alu_mux_loop_4__mux_lut))
                (portRef I1 (instanceRef pb3_alu_mux_loop_4__shift_in_muxf5))
              )
            )
            (net (rename pb3_input_group_5_ "pb3/input_group<5>")
              (joined
                (portRef O (instanceRef pb3_alu_mux_loop_5__mux_lut))
                (portRef I1 (instanceRef pb3_alu_mux_loop_5__shift_in_muxf5))
              )
            )
            (net (rename pb3_input_group_6_ "pb3/input_group<6>")
              (joined
                (portRef O (instanceRef pb3_alu_mux_loop_6__mux_lut))
                (portRef I1 (instanceRef pb3_alu_mux_loop_6__shift_in_muxf5))
              )
            )
            (net (rename pb3_input_group_7_ "pb3/input_group<7>")
              (joined
                (portRef O (instanceRef pb3_alu_mux_loop_7__mux_lut))
                (portRef I1 (instanceRef pb3_alu_mux_loop_7__shift_in_muxf5))
              )
            )
            (net (rename pb3_int_enable "pb3/int_enable")
              (joined
                (portRef Q (instanceRef pb3_int_enable_flop))
                (portRef I2 (instanceRef pb3_int_pulse_lut))
              )
            )
            (net (rename pb3_int_enable_value "pb3/int_enable_value")
              (joined
                (portRef D (instanceRef pb3_int_enable_flop))
                (portRef O (instanceRef pb3_int_value_lut))
              )
            )
            (net (rename pb3_int_pulse "pb3/int_pulse")
              (joined
                (portRef D (instanceRef pb3_int_flop))
                (portRef O (instanceRef pb3_int_pulse_lut))
              )
            )
            (net (rename pb3_int_update_enable "pb3/int_update_enable")
              (joined
                (portRef CE (instanceRef pb3_int_enable_flop))
                (portRef O (instanceRef pb3_int_update_lut))
              )
            )
            (net (rename pb3_internal_reset "pb3/internal_reset")
              (joined
                (portRef R (instanceRef pb3_toggle_flop))
                (portRef Q (instanceRef pb3_reset_flop2))
                (portRef R (instanceRef pb3_int_capture_flop))
                (portRef R (instanceRef pb3_int_flop))
                (portRef R (instanceRef pb3_int_enable_flop))
                (portRef R (instanceRef pb3_zero_flag_flop))
                (portRef R (instanceRef pb3_carry_flag_flop))
                (portRef R (instanceRef pb3_pc_loop_0__register_bit))
                (portRef R (instanceRef pb3_pc_loop_1__register_bit))
                (portRef R (instanceRef pb3_pc_loop_2__register_bit))
                (portRef R (instanceRef pb3_pc_loop_3__register_bit))
                (portRef R (instanceRef pb3_pc_loop_4__register_bit))
                (portRef R (instanceRef pb3_pc_loop_5__register_bit))
                (portRef R (instanceRef pb3_pc_loop_6__register_bit))
                (portRef R (instanceRef pb3_pc_loop_7__register_bit))
                (portRef R (instanceRef pb3_pc_loop_8__register_bit))
                (portRef R (instanceRef pb3_pc_loop_9__register_bit))
                (portRef R (instanceRef pb3_write_strobe_flop))
                (portRef R (instanceRef pb3_read_strobe_flop))
                (portRef R (instanceRef pb3_stack_count_loop_0__register_bit))
                (portRef R (instanceRef pb3_stack_count_loop_1__register_bit))
                (portRef R (instanceRef pb3_stack_count_loop_2__register_bit))
                (portRef R (instanceRef pb3_stack_count_loop_3__register_bit))
                (portRef R (instanceRef pb3_stack_count_loop_4__register_bit))
              )
            )
            (net (rename pb3_interrupt_ack_internal "pb3/interrupt_ack_internal")
              (joined
                (portRef Q (instanceRef pb3_ack_flop))
                (portRef I2 (instanceRef pb3_int_value_lut))
              )
            )
            (net (rename pb3_invert_arith_carry "pb3/invert_arith_carry")
              (joined
                (portRef O (instanceRef pb3_arith_loop_7__msb_arith_arith_carry_out_lut))
                (portRef LI (instanceRef pb3_arith_loop_7__msb_arith_arith_carry_out_xor))
              )
            )
            (net (rename pb3_io_initial_decode "pb3/io_initial_decode")
              (joined
                (portRef O (instanceRef pb3_io_decode_lut))
                (portRef I3 (instanceRef pb3_write_active_lut))
                (portRef I3 (instanceRef pb3_read_active_lut))
              )
            )
            (net (rename pb3_logical_result_0_ "pb3/logical_result<0>")
              (joined
                (portRef Q (instanceRef pb3_logical_loop_0__logical_flop))
                (portRef I0 (instanceRef pb3_low_parity_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_0__or_lut))
              )
            )
            (net (rename pb3_logical_result_1_ "pb3/logical_result<1>")
              (joined
                (portRef Q (instanceRef pb3_logical_loop_1__logical_flop))
                (portRef I1 (instanceRef pb3_low_parity_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_1__or_lut))
              )
            )
            (net (rename pb3_logical_result_2_ "pb3/logical_result<2>")
              (joined
                (portRef Q (instanceRef pb3_logical_loop_2__logical_flop))
                (portRef I2 (instanceRef pb3_low_parity_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_2__or_lut))
              )
            )
            (net (rename pb3_logical_result_3_ "pb3/logical_result<3>")
              (joined
                (portRef Q (instanceRef pb3_logical_loop_3__logical_flop))
                (portRef I3 (instanceRef pb3_low_parity_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_3__or_lut))
              )
            )
            (net (rename pb3_logical_result_4_ "pb3/logical_result<4>")
              (joined
                (portRef Q (instanceRef pb3_logical_loop_4__logical_flop))
                (portRef I0 (instanceRef pb3_high_parity_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_4__or_lut))
              )
            )
            (net (rename pb3_logical_result_5_ "pb3/logical_result<5>")
              (joined
                (portRef Q (instanceRef pb3_logical_loop_5__logical_flop))
                (portRef I1 (instanceRef pb3_high_parity_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_5__or_lut))
              )
            )
            (net (rename pb3_logical_result_6_ "pb3/logical_result<6>")
              (joined
                (portRef Q (instanceRef pb3_logical_loop_6__logical_flop))
                (portRef I2 (instanceRef pb3_high_parity_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_6__or_lut))
              )
            )
            (net (rename pb3_logical_result_7_ "pb3/logical_result<7>")
              (joined
                (portRef Q (instanceRef pb3_logical_loop_7__logical_flop))
                (portRef I3 (instanceRef pb3_high_parity_lut))
                (portRef I0 (instanceRef pb3_alu_mux_loop_7__or_lut))
              )
            )
            (net (rename pb3_logical_value_0_ "pb3/logical_value<0>")
              (joined
                (portRef D (instanceRef pb3_logical_loop_0__logical_flop))
                (portRef O (instanceRef pb3_logical_loop_0__logical_lut))
              )
            )
            (net (rename pb3_logical_value_1_ "pb3/logical_value<1>")
              (joined
                (portRef D (instanceRef pb3_logical_loop_1__logical_flop))
                (portRef O (instanceRef pb3_logical_loop_1__logical_lut))
              )
            )
            (net (rename pb3_logical_value_2_ "pb3/logical_value<2>")
              (joined
                (portRef D (instanceRef pb3_logical_loop_2__logical_flop))
                (portRef O (instanceRef pb3_logical_loop_2__logical_lut))
              )
            )
            (net (rename pb3_logical_value_3_ "pb3/logical_value<3>")
              (joined
                (portRef D (instanceRef pb3_logical_loop_3__logical_flop))
                (portRef O (instanceRef pb3_logical_loop_3__logical_lut))
              )
            )
            (net (rename pb3_logical_value_4_ "pb3/logical_value<4>")
              (joined
                (portRef D (instanceRef pb3_logical_loop_4__logical_flop))
                (portRef O (instanceRef pb3_logical_loop_4__logical_lut))
              )
            )
            (net (rename pb3_logical_value_5_ "pb3/logical_value<5>")
              (joined
                (portRef D (instanceRef pb3_logical_loop_5__logical_flop))
                (portRef O (instanceRef pb3_logical_loop_5__logical_lut))
              )
            )
            (net (rename pb3_logical_value_6_ "pb3/logical_value<6>")
              (joined
                (portRef D (instanceRef pb3_logical_loop_6__logical_flop))
                (portRef O (instanceRef pb3_logical_loop_6__logical_lut))
              )
            )
            (net (rename pb3_logical_value_7_ "pb3/logical_value<7>")
              (joined
                (portRef D (instanceRef pb3_logical_loop_7__logical_flop))
                (portRef O (instanceRef pb3_logical_loop_7__logical_lut))
              )
            )
            (net (rename pb3_low_parity "pb3/low_parity")
              (joined
                (portRef O (instanceRef pb3_low_parity_lut))
                (portRef S (instanceRef pb3_parity_muxcy))
              )
            )
            (net (rename pb3_low_shift_in "pb3/low_shift_in")
              (joined
                (portRef O (instanceRef pb3_low_shift_in_lut))
                (portRef I0 (instanceRef pb3_shift_in_muxf5))
              )
            )
            (net (rename pb3_low_zero "pb3/low_zero")
              (joined
                (portRef O (instanceRef pb3_low_zero_lut))
                (portRef S (instanceRef pb3_low_zero_muxcy))
              )
            )
            (net (rename pb3_low_zero_carry "pb3/low_zero_carry")
              (joined
                (portRef O (instanceRef pb3_low_zero_muxcy))
                (portRef CI (instanceRef pb3_high_zero_cymux))
              )
            )
            (net (rename pb3_memory_data_0_ "pb3/memory_data<0>")
              (joined
                (portRef D (instanceRef pb3_store_loop_0__store_flop))
                (portRef O (instanceRef pb3_store_loop_0__memory_bit))
              )
            )
            (net (rename pb3_memory_data_1_ "pb3/memory_data<1>")
              (joined
                (portRef D (instanceRef pb3_store_loop_1__store_flop))
                (portRef O (instanceRef pb3_store_loop_1__memory_bit))
              )
            )
            (net (rename pb3_memory_data_2_ "pb3/memory_data<2>")
              (joined
                (portRef D (instanceRef pb3_store_loop_2__store_flop))
                (portRef O (instanceRef pb3_store_loop_2__memory_bit))
              )
            )
            (net (rename pb3_memory_data_3_ "pb3/memory_data<3>")
              (joined
                (portRef D (instanceRef pb3_store_loop_3__store_flop))
                (portRef O (instanceRef pb3_store_loop_3__memory_bit))
              )
            )
            (net (rename pb3_memory_data_4_ "pb3/memory_data<4>")
              (joined
                (portRef D (instanceRef pb3_store_loop_4__store_flop))
                (portRef O (instanceRef pb3_store_loop_4__memory_bit))
              )
            )
            (net (rename pb3_memory_data_5_ "pb3/memory_data<5>")
              (joined
                (portRef D (instanceRef pb3_store_loop_5__store_flop))
                (portRef O (instanceRef pb3_store_loop_5__memory_bit))
              )
            )
            (net (rename pb3_memory_data_6_ "pb3/memory_data<6>")
              (joined
                (portRef D (instanceRef pb3_store_loop_6__store_flop))
                (portRef O (instanceRef pb3_store_loop_6__memory_bit))
              )
            )
            (net (rename pb3_memory_data_7_ "pb3/memory_data<7>")
              (joined
                (portRef D (instanceRef pb3_store_loop_7__store_flop))
                (portRef O (instanceRef pb3_store_loop_7__memory_bit))
              )
            )
            (net (rename pb3_memory_enable "pb3/memory_enable")
              (joined
                (portRef O (instanceRef pb3_memory_enable_lut))
                (portRef WE (instanceRef pb3_store_loop_0__memory_bit))
                (portRef WE (instanceRef pb3_store_loop_1__memory_bit))
                (portRef WE (instanceRef pb3_store_loop_2__memory_bit))
                (portRef WE (instanceRef pb3_store_loop_3__memory_bit))
                (portRef WE (instanceRef pb3_store_loop_4__memory_bit))
                (portRef WE (instanceRef pb3_store_loop_5__memory_bit))
                (portRef WE (instanceRef pb3_store_loop_6__memory_bit))
                (portRef WE (instanceRef pb3_store_loop_7__memory_bit))
              )
            )
            (net (rename pb3_memory_type "pb3/memory_type")
              (joined
                (portRef D (instanceRef pb3_memory_write_flop))
                (portRef O (instanceRef pb3_memory_type_lut))
              )
            )
            (net (rename pb3_memory_write "pb3/memory_write")
              (joined
                (portRef Q (instanceRef pb3_memory_write_flop))
                (portRef I3 (instanceRef pb3_memory_enable_lut))
              )
            )
            (net (rename pb3_move_group "pb3/move_group")
              (joined
                (portRef O (instanceRef pb3_move_group_lut))
                (portRef I2 (instanceRef pb3_normal_count_lut))
              )
            )
            (net (rename pb3_next_stack_address_0_ "pb3/next_stack_address<0>")
              (joined
                (portRef D (instanceRef pb3_stack_count_loop_0__register_bit))
                (portRef O (instanceRef pb3_stack_count_loop_0__lsb_stack_count_count_xor))
              )
            )
            (net (rename pb3_next_stack_address_1_ "pb3/next_stack_address<1>")
              (joined
                (portRef D (instanceRef pb3_stack_count_loop_1__register_bit))
                (portRef O (instanceRef pb3_stack_count_loop_1__mid_stack_count_count_xor))
              )
            )
            (net (rename pb3_next_stack_address_2_ "pb3/next_stack_address<2>")
              (joined
                (portRef D (instanceRef pb3_stack_count_loop_2__register_bit))
                (portRef O (instanceRef pb3_stack_count_loop_2__mid_stack_count_count_xor))
              )
            )
            (net (rename pb3_next_stack_address_3_ "pb3/next_stack_address<3>")
              (joined
                (portRef D (instanceRef pb3_stack_count_loop_3__register_bit))
                (portRef O (instanceRef pb3_stack_count_loop_3__mid_stack_count_count_xor))
              )
            )
            (net (rename pb3_next_stack_address_4_ "pb3/next_stack_address<4>")
              (joined
                (portRef D (instanceRef pb3_stack_count_loop_4__register_bit))
                (portRef O (instanceRef pb3_stack_count_loop_4__msb_stack_count_count_xor))
              )
            )
            (net (rename pb3_normal_count "pb3/normal_count")
              (joined
                (portRef O (instanceRef pb3_normal_count_lut))
                (portRef I0 (instanceRef pb3_pc_loop_0__value_select_mux))
                (portRef CI (instanceRef pb3_pc_loop_0__pc_lsb_carry_pc_value_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_0__pc_lsb_carry_pc_value_xor))
                (portRef I0 (instanceRef pb3_pc_loop_1__value_select_mux))
                (portRef I0 (instanceRef pb3_pc_loop_2__value_select_mux))
                (portRef I0 (instanceRef pb3_pc_loop_3__value_select_mux))
                (portRef I0 (instanceRef pb3_pc_loop_4__value_select_mux))
                (portRef I0 (instanceRef pb3_pc_loop_5__value_select_mux))
                (portRef I0 (instanceRef pb3_pc_loop_6__value_select_mux))
                (portRef I0 (instanceRef pb3_pc_loop_7__value_select_mux))
                (portRef I0 (instanceRef pb3_pc_loop_8__value_select_mux))
                (portRef I0 (instanceRef pb3_pc_loop_9__value_select_mux))
              )
            )
            (net (rename pb3_not_active_interrupt "pb3/not_active_interrupt")
              (joined
                (portRef CE (instanceRef pb3_stack_count_loop_0__register_bit))
                (portRef CE (instanceRef pb3_stack_count_loop_1__register_bit))
                (portRef CE (instanceRef pb3_stack_count_loop_2__register_bit))
                (portRef CE (instanceRef pb3_stack_count_loop_3__register_bit))
                (portRef CE (instanceRef pb3_stack_count_loop_4__register_bit))
                (portRef O (instanceRef pb3_stack_count_inv))
              )
            )
            (net (rename pb3_not_t_state "pb3/not_t_state")
              (joined
                (portRef D (instanceRef pb3_toggle_flop))
                (portRef O (instanceRef pb3_t_state_lut))
              )
            )
            (net (rename pb3_parity "pb3/parity")
              (joined
                (portRef O (instanceRef pb3_parity_xor))
                (portRef I0 (instanceRef pb3_sel_parity_lut))
                (portRef DI (instanceRef pb3_sel_parity_muxcy))
              )
            )
            (net (rename pb3_parity_carry "pb3/parity_carry")
              (joined
                (portRef O (instanceRef pb3_parity_muxcy))
                (portRef CI (instanceRef pb3_parity_xor))
              )
            )
            (net (rename pb3_pc_0_ "pb3/pc<0>")
              (joined
                (portRef Q (instanceRef pb3_pc_loop_0__register_bit))
                (portRef I2 (instanceRef pb3_pc_loop_0__value_select_mux))
                (portRef D (instanceRef pb3_stack_ram_loop_0__stack_bit))
              )
            )
            (net (rename pb3_pc_1_ "pb3/pc<1>")
              (joined
                (portRef Q (instanceRef pb3_pc_loop_1__register_bit))
                (portRef I2 (instanceRef pb3_pc_loop_1__value_select_mux))
                (portRef D (instanceRef pb3_stack_ram_loop_1__stack_bit))
              )
            )
            (net (rename pb3_pc_2_ "pb3/pc<2>")
              (joined
                (portRef Q (instanceRef pb3_pc_loop_2__register_bit))
                (portRef I2 (instanceRef pb3_pc_loop_2__value_select_mux))
                (portRef D (instanceRef pb3_stack_ram_loop_2__stack_bit))
              )
            )
            (net (rename pb3_pc_3_ "pb3/pc<3>")
              (joined
                (portRef Q (instanceRef pb3_pc_loop_3__register_bit))
                (portRef I2 (instanceRef pb3_pc_loop_3__value_select_mux))
                (portRef D (instanceRef pb3_stack_ram_loop_3__stack_bit))
              )
            )
            (net (rename pb3_pc_4_ "pb3/pc<4>")
              (joined
                (portRef Q (instanceRef pb3_pc_loop_4__register_bit))
                (portRef I2 (instanceRef pb3_pc_loop_4__value_select_mux))
                (portRef D (instanceRef pb3_stack_ram_loop_4__stack_bit))
              )
            )
            (net (rename pb3_pc_5_ "pb3/pc<5>")
              (joined
                (portRef Q (instanceRef pb3_pc_loop_5__register_bit))
                (portRef I2 (instanceRef pb3_pc_loop_5__value_select_mux))
                (portRef D (instanceRef pb3_stack_ram_loop_5__stack_bit))
              )
            )
            (net (rename pb3_pc_6_ "pb3/pc<6>")
              (joined
                (portRef Q (instanceRef pb3_pc_loop_6__register_bit))
                (portRef I2 (instanceRef pb3_pc_loop_6__value_select_mux))
                (portRef D (instanceRef pb3_stack_ram_loop_6__stack_bit))
              )
            )
            (net (rename pb3_pc_7_ "pb3/pc<7>")
              (joined
                (portRef Q (instanceRef pb3_pc_loop_7__register_bit))
                (portRef I2 (instanceRef pb3_pc_loop_7__value_select_mux))
                (portRef D (instanceRef pb3_stack_ram_loop_7__stack_bit))
              )
            )
            (net (rename pb3_pc_8_ "pb3/pc<8>")
              (joined
                (portRef Q (instanceRef pb3_pc_loop_8__register_bit))
                (portRef I2 (instanceRef pb3_pc_loop_8__value_select_mux))
                (portRef D (instanceRef pb3_stack_ram_loop_8__stack_bit))
              )
            )
            (net (rename pb3_pc_9_ "pb3/pc<9>")
              (joined
                (portRef Q (instanceRef pb3_pc_loop_9__register_bit))
                (portRef I2 (instanceRef pb3_pc_loop_9__value_select_mux))
                (portRef D (instanceRef pb3_stack_ram_loop_9__stack_bit))
              )
            )
            (net (rename pb3_pc_enable "pb3/pc_enable")
              (joined
                (portRef CE (instanceRef pb3_pc_loop_0__register_bit))
                (portRef CE (instanceRef pb3_pc_loop_1__register_bit))
                (portRef CE (instanceRef pb3_pc_loop_2__register_bit))
                (portRef CE (instanceRef pb3_pc_loop_3__register_bit))
                (portRef CE (instanceRef pb3_pc_loop_4__register_bit))
                (portRef CE (instanceRef pb3_pc_loop_5__register_bit))
                (portRef CE (instanceRef pb3_pc_loop_6__register_bit))
                (portRef CE (instanceRef pb3_pc_loop_7__register_bit))
                (portRef CE (instanceRef pb3_pc_loop_8__register_bit))
                (portRef CE (instanceRef pb3_pc_loop_9__register_bit))
                (portRef O (instanceRef pb3_invert_enable))
              )
            )
            (net (rename pb3_pc_value_0_ "pb3/pc_value<0>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_0__value_select_mux))
                (portRef S (instanceRef pb3_pc_loop_0__pc_lsb_carry_pc_value_muxcy))
                (portRef LI (instanceRef pb3_pc_loop_0__pc_lsb_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_value_1_ "pb3/pc_value<1>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_1__value_select_mux))
                (portRef S (instanceRef pb3_pc_loop_1__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef pb3_pc_loop_1__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_value_2_ "pb3/pc_value<2>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_2__value_select_mux))
                (portRef S (instanceRef pb3_pc_loop_2__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef pb3_pc_loop_2__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_value_3_ "pb3/pc_value<3>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_3__value_select_mux))
                (portRef S (instanceRef pb3_pc_loop_3__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef pb3_pc_loop_3__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_value_4_ "pb3/pc_value<4>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_4__value_select_mux))
                (portRef S (instanceRef pb3_pc_loop_4__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef pb3_pc_loop_4__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_value_5_ "pb3/pc_value<5>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_5__value_select_mux))
                (portRef S (instanceRef pb3_pc_loop_5__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef pb3_pc_loop_5__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_value_6_ "pb3/pc_value<6>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_6__value_select_mux))
                (portRef S (instanceRef pb3_pc_loop_6__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef pb3_pc_loop_6__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_value_7_ "pb3/pc_value<7>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_7__value_select_mux))
                (portRef S (instanceRef pb3_pc_loop_7__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef pb3_pc_loop_7__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_value_8_ "pb3/pc_value<8>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_8__value_select_mux))
                (portRef S (instanceRef pb3_pc_loop_8__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef pb3_pc_loop_8__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_value_9_ "pb3/pc_value<9>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_9__value_select_mux))
                (portRef LI (instanceRef pb3_pc_loop_9__pc_msb_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_value_carry_0_ "pb3/pc_value_carry<0>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_0__pc_lsb_carry_pc_value_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_1__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_1__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_value_carry_1_ "pb3/pc_value_carry<1>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_1__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_2__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_2__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_value_carry_2_ "pb3/pc_value_carry<2>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_2__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_3__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_3__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_value_carry_3_ "pb3/pc_value_carry<3>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_3__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_4__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_4__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_value_carry_4_ "pb3/pc_value_carry<4>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_4__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_5__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_5__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_value_carry_5_ "pb3/pc_value_carry<5>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_5__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_6__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_6__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_value_carry_6_ "pb3/pc_value_carry<6>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_6__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_7__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_7__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_value_carry_7_ "pb3/pc_value_carry<7>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_7__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_8__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_8__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_value_carry_8_ "pb3/pc_value_carry<8>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_8__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_9__pc_msb_carry_pc_value_xor))
              )
            )
            (net (rename pb3_pc_vector_0_ "pb3/pc_vector<0>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_0__vector_select_mux))
                (portRef S (instanceRef pb3_pc_loop_0__pc_lsb_carry_pc_vector_muxcy))
                (portRef LI (instanceRef pb3_pc_loop_0__pc_lsb_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_pc_vector_1_ "pb3/pc_vector<1>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_1__vector_select_mux))
                (portRef S (instanceRef pb3_pc_loop_1__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef pb3_pc_loop_1__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_pc_vector_2_ "pb3/pc_vector<2>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_2__vector_select_mux))
                (portRef S (instanceRef pb3_pc_loop_2__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef pb3_pc_loop_2__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_pc_vector_3_ "pb3/pc_vector<3>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_3__vector_select_mux))
                (portRef S (instanceRef pb3_pc_loop_3__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef pb3_pc_loop_3__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_pc_vector_4_ "pb3/pc_vector<4>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_4__vector_select_mux))
                (portRef S (instanceRef pb3_pc_loop_4__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef pb3_pc_loop_4__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_pc_vector_5_ "pb3/pc_vector<5>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_5__vector_select_mux))
                (portRef S (instanceRef pb3_pc_loop_5__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef pb3_pc_loop_5__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_pc_vector_6_ "pb3/pc_vector<6>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_6__vector_select_mux))
                (portRef S (instanceRef pb3_pc_loop_6__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef pb3_pc_loop_6__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_pc_vector_7_ "pb3/pc_vector<7>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_7__vector_select_mux))
                (portRef S (instanceRef pb3_pc_loop_7__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef pb3_pc_loop_7__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_pc_vector_8_ "pb3/pc_vector<8>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_8__vector_select_mux))
                (portRef S (instanceRef pb3_pc_loop_8__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef pb3_pc_loop_8__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_pc_vector_9_ "pb3/pc_vector<9>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_9__vector_select_mux))
                (portRef LI (instanceRef pb3_pc_loop_9__pc_msb_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_pc_vector_carry_0_ "pb3/pc_vector_carry<0>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_0__pc_lsb_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_1__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_1__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_pc_vector_carry_1_ "pb3/pc_vector_carry<1>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_1__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_2__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_2__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_pc_vector_carry_2_ "pb3/pc_vector_carry<2>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_2__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_3__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_3__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_pc_vector_carry_3_ "pb3/pc_vector_carry<3>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_3__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_4__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_4__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_pc_vector_carry_4_ "pb3/pc_vector_carry<4>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_4__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_5__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_5__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_pc_vector_carry_5_ "pb3/pc_vector_carry<5>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_5__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_6__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_6__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_pc_vector_carry_6_ "pb3/pc_vector_carry<6>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_6__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_7__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_7__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_pc_vector_carry_7_ "pb3/pc_vector_carry<7>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_7__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_8__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_8__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_pc_vector_carry_8_ "pb3/pc_vector_carry<8>")
              (joined
                (portRef O (instanceRef pb3_pc_loop_8__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef pb3_pc_loop_9__pc_msb_carry_pc_vector_xor))
              )
            )
            (net (rename pb3_push_or_pop_type "pb3/push_or_pop_type")
              (joined
                (portRef O (instanceRef pb3_push_pop_lut))
                (portRef I3 (instanceRef pb3_stack_count_loop_0__lsb_stack_count_count_lut))
              )
            )
            (net (rename pb3_read_active "pb3/read_active")
              (joined
                (portRef D (instanceRef pb3_read_strobe_flop))
                (portRef O (instanceRef pb3_read_active_lut))
              )
            )
            (net (rename pb3_register_enable "pb3/register_enable")
              (joined
                (portRef O (instanceRef pb3_register_enable_lut))
                (portRef WE (instanceRef pb3_reg_loop_0__register_bit))
                (portRef WE (instanceRef pb3_reg_loop_1__register_bit))
                (portRef WE (instanceRef pb3_reg_loop_2__register_bit))
                (portRef WE (instanceRef pb3_reg_loop_3__register_bit))
                (portRef WE (instanceRef pb3_reg_loop_4__register_bit))
                (portRef WE (instanceRef pb3_reg_loop_5__register_bit))
                (portRef WE (instanceRef pb3_reg_loop_6__register_bit))
                (portRef WE (instanceRef pb3_reg_loop_7__register_bit))
              )
            )
            (net (rename pb3_register_type "pb3/register_type")
              (joined
                (portRef D (instanceRef pb3_register_write_flop))
                (portRef O (instanceRef pb3_register_type_lut))
              )
            )
            (net (rename pb3_register_write "pb3/register_write")
              (joined
                (portRef Q (instanceRef pb3_register_write_flop))
                (portRef I1 (instanceRef pb3_register_enable_lut))
              )
            )
            (net (rename pb3_reset_delay "pb3/reset_delay")
              (joined
                (portRef Q (instanceRef pb3_reset_flop1))
                (portRef D (instanceRef pb3_reset_flop2))
              )
            )
            (net (rename pb3_sel_arith "pb3/sel_arith")
              (joined
                (portRef R (instanceRef pb3_arith_loop_0__arith_flop))
                (portRef R (instanceRef pb3_arith_loop_1__arith_flop))
                (portRef R (instanceRef pb3_arith_loop_2__arith_flop))
                (portRef R (instanceRef pb3_arith_loop_3__arith_flop))
                (portRef R (instanceRef pb3_arith_loop_4__arith_flop))
                (portRef R (instanceRef pb3_arith_loop_5__arith_flop))
                (portRef R (instanceRef pb3_arith_loop_6__arith_flop))
                (portRef R (instanceRef pb3_arith_loop_7__msb_arith_arith_carry_flop))
                (portRef R (instanceRef pb3_arith_loop_7__arith_flop))
                (portRef O (instanceRef pb3_sel_arith_lut))
              )
            )
            (net (rename pb3_sel_arith_carry "pb3/sel_arith_carry")
              (joined
                (portRef O (instanceRef pb3_sel_arith_carry_lut))
                (portRef S (instanceRef pb3_sel_arith_muxcy))
              )
            )
            (net (rename pb3_sel_arith_carry_in "pb3/sel_arith_carry_in")
              (joined
                (portRef O (instanceRef pb3_arith_loop_0__lsb_arith_arith_carry_in_lut))
                (portRef S (instanceRef pb3_arith_loop_0__lsb_arith_arith_carry_in_muxcy))
              )
            )
            (net (rename pb3_sel_carry_0_ "pb3/sel_carry<0>")
              (joined
                (portRef O (instanceRef pb3_sel_shadow_muxcy))
                (portRef CI (instanceRef pb3_sel_shift_muxcy))
              )
            )
            (net (rename pb3_sel_carry_1_ "pb3/sel_carry<1>")
              (joined
                (portRef O (instanceRef pb3_sel_shift_muxcy))
                (portRef CI (instanceRef pb3_sel_arith_muxcy))
              )
            )
            (net (rename pb3_sel_carry_2_ "pb3/sel_carry<2>")
              (joined
                (portRef O (instanceRef pb3_sel_arith_muxcy))
                (portRef CI (instanceRef pb3_sel_parity_muxcy))
              )
            )
            (net (rename pb3_sel_carry_3_ "pb3/sel_carry<3>")
              (joined
                (portRef O (instanceRef pb3_sel_parity_muxcy))
                (portRef CI (instanceRef pb3_carry_xor))
              )
            )
            (net (rename pb3_sel_group "pb3/sel_group")
              (joined
                (portRef Q (instanceRef pb3_sel_group_flop))
                (portRef S (instanceRef pb3_alu_mux_loop_0__shift_in_muxf5))
                (portRef S (instanceRef pb3_alu_mux_loop_1__shift_in_muxf5))
                (portRef S (instanceRef pb3_alu_mux_loop_2__shift_in_muxf5))
                (portRef S (instanceRef pb3_alu_mux_loop_3__shift_in_muxf5))
                (portRef S (instanceRef pb3_alu_mux_loop_4__shift_in_muxf5))
                (portRef S (instanceRef pb3_alu_mux_loop_5__shift_in_muxf5))
                (portRef S (instanceRef pb3_alu_mux_loop_6__shift_in_muxf5))
                (portRef S (instanceRef pb3_alu_mux_loop_7__shift_in_muxf5))
              )
            )
            (net (rename pb3_sel_logical "pb3/sel_logical")
              (joined
                (portRef R (instanceRef pb3_logical_loop_0__logical_flop))
                (portRef R (instanceRef pb3_logical_loop_1__logical_flop))
                (portRef R (instanceRef pb3_logical_loop_2__logical_flop))
                (portRef R (instanceRef pb3_logical_loop_3__logical_flop))
                (portRef R (instanceRef pb3_logical_loop_4__logical_flop))
                (portRef R (instanceRef pb3_logical_loop_5__logical_flop))
                (portRef R (instanceRef pb3_logical_loop_6__logical_flop))
                (portRef R (instanceRef pb3_logical_loop_7__logical_flop))
                (portRef O (instanceRef pb3_sel_logical_lut))
              )
            )
            (net (rename pb3_sel_parity "pb3/sel_parity")
              (joined
                (portRef O (instanceRef pb3_sel_parity_lut))
                (portRef S (instanceRef pb3_sel_parity_muxcy))
              )
            )
            (net (rename pb3_sel_shadow_carry "pb3/sel_shadow_carry")
              (joined
                (portRef O (instanceRef pb3_sel_shadow_carry_lut))
                (portRef S (instanceRef pb3_sel_shadow_muxcy))
              )
            )
            (net (rename pb3_sel_shadow_zero "pb3/sel_shadow_zero")
              (joined
                (portRef O (instanceRef pb3_sel_shadow_zero_lut))
                (portRef S (instanceRef pb3_zero_cymux))
              )
            )
            (net (rename pb3_sel_shift "pb3/sel_shift")
              (joined
                (portRef R (instanceRef pb3_shift_loop_0__shift_flop))
                (portRef R (instanceRef pb3_shift_loop_1__shift_flop))
                (portRef R (instanceRef pb3_shift_loop_2__shift_flop))
                (portRef R (instanceRef pb3_shift_loop_3__shift_flop))
                (portRef R (instanceRef pb3_shift_loop_4__shift_flop))
                (portRef R (instanceRef pb3_shift_loop_5__shift_flop))
                (portRef R (instanceRef pb3_shift_loop_6__shift_flop))
                (portRef R (instanceRef pb3_shift_loop_7__shift_flop))
                (portRef O (instanceRef pb3_sel_shift_inv))
              )
            )
            (net (rename pb3_sel_shift_carry "pb3/sel_shift_carry")
              (joined
                (portRef O (instanceRef pb3_sel_shift_carry_lut))
                (portRef S (instanceRef pb3_sel_shift_muxcy))
              )
            )
            (net (rename pb3_shadow_carry "pb3/shadow_carry")
              (joined
                (portRef Q (instanceRef pb3_shadow_carry_flop))
                (portRef I0 (instanceRef pb3_sel_shadow_carry_lut))
                (portRef DI (instanceRef pb3_sel_shadow_muxcy))
              )
            )
            (net (rename pb3_shadow_zero "pb3/shadow_zero")
              (joined
                (portRef Q (instanceRef pb3_shadow_zero_flop))
                (portRef I0 (instanceRef pb3_sel_shadow_zero_lut))
                (portRef DI (instanceRef pb3_zero_cymux))
              )
            )
            (net (rename pb3_shift_carry "pb3/shift_carry")
              (joined
                (portRef Q (instanceRef pb3_pipeline_bit))
                (portRef I0 (instanceRef pb3_sel_shift_carry_lut))
                (portRef DI (instanceRef pb3_sel_shift_muxcy))
              )
            )
            (net (rename pb3_shift_carry_value "pb3/shift_carry_value")
              (joined
                (portRef D (instanceRef pb3_pipeline_bit))
                (portRef O (instanceRef pb3_shift_carry_lut))
              )
            )
            (net (rename pb3_shift_in "pb3/shift_in")
              (joined
                (portRef O (instanceRef pb3_shift_in_muxf5))
                (portRef I1 (instanceRef pb3_shift_loop_0__lsb_shift_shift_mux_lut))
                (portRef I2 (instanceRef pb3_shift_loop_7__msb_shift_shift_mux_lut))
              )
            )
            (net (rename pb3_shift_result_0_ "pb3/shift_result<0>")
              (joined
                (portRef Q (instanceRef pb3_shift_loop_0__shift_flop))
                (portRef I2 (instanceRef pb3_alu_mux_loop_0__or_lut))
              )
            )
            (net (rename pb3_shift_result_1_ "pb3/shift_result<1>")
              (joined
                (portRef Q (instanceRef pb3_shift_loop_1__shift_flop))
                (portRef I2 (instanceRef pb3_alu_mux_loop_1__or_lut))
              )
            )
            (net (rename pb3_shift_result_2_ "pb3/shift_result<2>")
              (joined
                (portRef Q (instanceRef pb3_shift_loop_2__shift_flop))
                (portRef I2 (instanceRef pb3_alu_mux_loop_2__or_lut))
              )
            )
            (net (rename pb3_shift_result_3_ "pb3/shift_result<3>")
              (joined
                (portRef Q (instanceRef pb3_shift_loop_3__shift_flop))
                (portRef I2 (instanceRef pb3_alu_mux_loop_3__or_lut))
              )
            )
            (net (rename pb3_shift_result_4_ "pb3/shift_result<4>")
              (joined
                (portRef Q (instanceRef pb3_shift_loop_4__shift_flop))
                (portRef I2 (instanceRef pb3_alu_mux_loop_4__or_lut))
              )
            )
            (net (rename pb3_shift_result_5_ "pb3/shift_result<5>")
              (joined
                (portRef Q (instanceRef pb3_shift_loop_5__shift_flop))
                (portRef I2 (instanceRef pb3_alu_mux_loop_5__or_lut))
              )
            )
            (net (rename pb3_shift_result_6_ "pb3/shift_result<6>")
              (joined
                (portRef Q (instanceRef pb3_shift_loop_6__shift_flop))
                (portRef I2 (instanceRef pb3_alu_mux_loop_6__or_lut))
              )
            )
            (net (rename pb3_shift_result_7_ "pb3/shift_result<7>")
              (joined
                (portRef Q (instanceRef pb3_shift_loop_7__shift_flop))
                (portRef I2 (instanceRef pb3_alu_mux_loop_7__or_lut))
              )
            )
            (net (rename pb3_shift_value_0_ "pb3/shift_value<0>")
              (joined
                (portRef D (instanceRef pb3_shift_loop_0__shift_flop))
                (portRef O (instanceRef pb3_shift_loop_0__lsb_shift_shift_mux_lut))
              )
            )
            (net (rename pb3_shift_value_1_ "pb3/shift_value<1>")
              (joined
                (portRef D (instanceRef pb3_shift_loop_1__shift_flop))
                (portRef O (instanceRef pb3_shift_loop_1__mid_shift_shift_mux_lut))
              )
            )
            (net (rename pb3_shift_value_2_ "pb3/shift_value<2>")
              (joined
                (portRef D (instanceRef pb3_shift_loop_2__shift_flop))
                (portRef O (instanceRef pb3_shift_loop_2__mid_shift_shift_mux_lut))
              )
            )
            (net (rename pb3_shift_value_3_ "pb3/shift_value<3>")
              (joined
                (portRef D (instanceRef pb3_shift_loop_3__shift_flop))
                (portRef O (instanceRef pb3_shift_loop_3__mid_shift_shift_mux_lut))
              )
            )
            (net (rename pb3_shift_value_4_ "pb3/shift_value<4>")
              (joined
                (portRef D (instanceRef pb3_shift_loop_4__shift_flop))
                (portRef O (instanceRef pb3_shift_loop_4__mid_shift_shift_mux_lut))
              )
            )
            (net (rename pb3_shift_value_5_ "pb3/shift_value<5>")
              (joined
                (portRef D (instanceRef pb3_shift_loop_5__shift_flop))
                (portRef O (instanceRef pb3_shift_loop_5__mid_shift_shift_mux_lut))
              )
            )
            (net (rename pb3_shift_value_6_ "pb3/shift_value<6>")
              (joined
                (portRef D (instanceRef pb3_shift_loop_6__shift_flop))
                (portRef O (instanceRef pb3_shift_loop_6__mid_shift_shift_mux_lut))
              )
            )
            (net (rename pb3_shift_value_7_ "pb3/shift_value<7>")
              (joined
                (portRef D (instanceRef pb3_shift_loop_7__shift_flop))
                (portRef O (instanceRef pb3_shift_loop_7__msb_shift_shift_mux_lut))
              )
            )
            (net (rename pb3_stack_address_0_ "pb3/stack_address<0>")
              (joined
                (portRef Q (instanceRef pb3_stack_count_loop_0__register_bit))
                (portRef A0 (instanceRef pb3_stack_ram_loop_0__stack_bit))
                (portRef A0 (instanceRef pb3_stack_ram_loop_1__stack_bit))
                (portRef A0 (instanceRef pb3_stack_ram_loop_2__stack_bit))
                (portRef A0 (instanceRef pb3_stack_ram_loop_3__stack_bit))
                (portRef A0 (instanceRef pb3_stack_ram_loop_4__stack_bit))
                (portRef A0 (instanceRef pb3_stack_ram_loop_5__stack_bit))
                (portRef A0 (instanceRef pb3_stack_ram_loop_6__stack_bit))
                (portRef A0 (instanceRef pb3_stack_ram_loop_7__stack_bit))
                (portRef A0 (instanceRef pb3_stack_ram_loop_8__stack_bit))
                (portRef A0 (instanceRef pb3_stack_ram_loop_9__stack_bit))
                (portRef I0 (instanceRef pb3_stack_count_loop_0__lsb_stack_count_count_lut))
                (portRef DI (instanceRef pb3_stack_count_loop_0__lsb_stack_count_count_muxcy))
              )
            )
            (net (rename pb3_stack_address_1_ "pb3/stack_address<1>")
              (joined
                (portRef Q (instanceRef pb3_stack_count_loop_1__register_bit))
                (portRef A1 (instanceRef pb3_stack_ram_loop_0__stack_bit))
                (portRef A1 (instanceRef pb3_stack_ram_loop_1__stack_bit))
                (portRef A1 (instanceRef pb3_stack_ram_loop_2__stack_bit))
                (portRef A1 (instanceRef pb3_stack_ram_loop_3__stack_bit))
                (portRef A1 (instanceRef pb3_stack_ram_loop_4__stack_bit))
                (portRef A1 (instanceRef pb3_stack_ram_loop_5__stack_bit))
                (portRef A1 (instanceRef pb3_stack_ram_loop_6__stack_bit))
                (portRef A1 (instanceRef pb3_stack_ram_loop_7__stack_bit))
                (portRef A1 (instanceRef pb3_stack_ram_loop_8__stack_bit))
                (portRef A1 (instanceRef pb3_stack_ram_loop_9__stack_bit))
                (portRef I0 (instanceRef pb3_stack_count_loop_1__mid_stack_count_count_lut))
                (portRef DI (instanceRef pb3_stack_count_loop_1__mid_stack_count_count_muxcy))
              )
            )
            (net (rename pb3_stack_address_2_ "pb3/stack_address<2>")
              (joined
                (portRef Q (instanceRef pb3_stack_count_loop_2__register_bit))
                (portRef A2 (instanceRef pb3_stack_ram_loop_0__stack_bit))
                (portRef A2 (instanceRef pb3_stack_ram_loop_1__stack_bit))
                (portRef A2 (instanceRef pb3_stack_ram_loop_2__stack_bit))
                (portRef A2 (instanceRef pb3_stack_ram_loop_3__stack_bit))
                (portRef A2 (instanceRef pb3_stack_ram_loop_4__stack_bit))
                (portRef A2 (instanceRef pb3_stack_ram_loop_5__stack_bit))
                (portRef A2 (instanceRef pb3_stack_ram_loop_6__stack_bit))
                (portRef A2 (instanceRef pb3_stack_ram_loop_7__stack_bit))
                (portRef A2 (instanceRef pb3_stack_ram_loop_8__stack_bit))
                (portRef A2 (instanceRef pb3_stack_ram_loop_9__stack_bit))
                (portRef I0 (instanceRef pb3_stack_count_loop_2__mid_stack_count_count_lut))
                (portRef DI (instanceRef pb3_stack_count_loop_2__mid_stack_count_count_muxcy))
              )
            )
            (net (rename pb3_stack_address_3_ "pb3/stack_address<3>")
              (joined
                (portRef Q (instanceRef pb3_stack_count_loop_3__register_bit))
                (portRef A3 (instanceRef pb3_stack_ram_loop_0__stack_bit))
                (portRef A3 (instanceRef pb3_stack_ram_loop_1__stack_bit))
                (portRef A3 (instanceRef pb3_stack_ram_loop_2__stack_bit))
                (portRef A3 (instanceRef pb3_stack_ram_loop_3__stack_bit))
                (portRef A3 (instanceRef pb3_stack_ram_loop_4__stack_bit))
                (portRef A3 (instanceRef pb3_stack_ram_loop_5__stack_bit))
                (portRef A3 (instanceRef pb3_stack_ram_loop_6__stack_bit))
                (portRef A3 (instanceRef pb3_stack_ram_loop_7__stack_bit))
                (portRef A3 (instanceRef pb3_stack_ram_loop_8__stack_bit))
                (portRef A3 (instanceRef pb3_stack_ram_loop_9__stack_bit))
                (portRef I0 (instanceRef pb3_stack_count_loop_3__mid_stack_count_count_lut))
                (portRef DI (instanceRef pb3_stack_count_loop_3__mid_stack_count_count_muxcy))
              )
            )
            (net (rename pb3_stack_address_4_ "pb3/stack_address<4>")
              (joined
                (portRef Q (instanceRef pb3_stack_count_loop_4__register_bit))
                (portRef A4 (instanceRef pb3_stack_ram_loop_0__stack_bit))
                (portRef A4 (instanceRef pb3_stack_ram_loop_1__stack_bit))
                (portRef A4 (instanceRef pb3_stack_ram_loop_2__stack_bit))
                (portRef A4 (instanceRef pb3_stack_ram_loop_3__stack_bit))
                (portRef A4 (instanceRef pb3_stack_ram_loop_4__stack_bit))
                (portRef A4 (instanceRef pb3_stack_ram_loop_5__stack_bit))
                (portRef A4 (instanceRef pb3_stack_ram_loop_6__stack_bit))
                (portRef A4 (instanceRef pb3_stack_ram_loop_7__stack_bit))
                (portRef A4 (instanceRef pb3_stack_ram_loop_8__stack_bit))
                (portRef A4 (instanceRef pb3_stack_ram_loop_9__stack_bit))
                (portRef I0 (instanceRef pb3_stack_count_loop_4__msb_stack_count_count_lut))
              )
            )
            (net (rename pb3_stack_address_carry_0_ "pb3/stack_address_carry<0>")
              (joined
                (portRef O (instanceRef pb3_stack_count_loop_0__lsb_stack_count_count_muxcy))
                (portRef CI (instanceRef pb3_stack_count_loop_1__mid_stack_count_count_muxcy))
                (portRef CI (instanceRef pb3_stack_count_loop_1__mid_stack_count_count_xor))
              )
            )
            (net (rename pb3_stack_address_carry_1_ "pb3/stack_address_carry<1>")
              (joined
                (portRef O (instanceRef pb3_stack_count_loop_1__mid_stack_count_count_muxcy))
                (portRef CI (instanceRef pb3_stack_count_loop_2__mid_stack_count_count_muxcy))
                (portRef CI (instanceRef pb3_stack_count_loop_2__mid_stack_count_count_xor))
              )
            )
            (net (rename pb3_stack_address_carry_2_ "pb3/stack_address_carry<2>")
              (joined
                (portRef O (instanceRef pb3_stack_count_loop_2__mid_stack_count_count_muxcy))
                (portRef CI (instanceRef pb3_stack_count_loop_3__mid_stack_count_count_muxcy))
                (portRef CI (instanceRef pb3_stack_count_loop_3__mid_stack_count_count_xor))
              )
            )
            (net (rename pb3_stack_address_carry_3_ "pb3/stack_address_carry<3>")
              (joined
                (portRef O (instanceRef pb3_stack_count_loop_3__mid_stack_count_count_muxcy))
                (portRef CI (instanceRef pb3_stack_count_loop_4__msb_stack_count_count_xor))
              )
            )
            (net (rename pb3_stack_pop_data_0_ "pb3/stack_pop_data<0>")
              (joined
                (portRef Q (instanceRef pb3_stack_ram_loop_0__stack_flop))
                (portRef I2 (instanceRef pb3_pc_loop_0__vector_select_mux))
              )
            )
            (net (rename pb3_stack_pop_data_1_ "pb3/stack_pop_data<1>")
              (joined
                (portRef Q (instanceRef pb3_stack_ram_loop_1__stack_flop))
                (portRef I2 (instanceRef pb3_pc_loop_1__vector_select_mux))
              )
            )
            (net (rename pb3_stack_pop_data_2_ "pb3/stack_pop_data<2>")
              (joined
                (portRef Q (instanceRef pb3_stack_ram_loop_2__stack_flop))
                (portRef I2 (instanceRef pb3_pc_loop_2__vector_select_mux))
              )
            )
            (net (rename pb3_stack_pop_data_3_ "pb3/stack_pop_data<3>")
              (joined
                (portRef Q (instanceRef pb3_stack_ram_loop_3__stack_flop))
                (portRef I2 (instanceRef pb3_pc_loop_3__vector_select_mux))
              )
            )
            (net (rename pb3_stack_pop_data_4_ "pb3/stack_pop_data<4>")
              (joined
                (portRef Q (instanceRef pb3_stack_ram_loop_4__stack_flop))
                (portRef I2 (instanceRef pb3_pc_loop_4__vector_select_mux))
              )
            )
            (net (rename pb3_stack_pop_data_5_ "pb3/stack_pop_data<5>")
              (joined
                (portRef Q (instanceRef pb3_stack_ram_loop_5__stack_flop))
                (portRef I2 (instanceRef pb3_pc_loop_5__vector_select_mux))
              )
            )
            (net (rename pb3_stack_pop_data_6_ "pb3/stack_pop_data<6>")
              (joined
                (portRef Q (instanceRef pb3_stack_ram_loop_6__stack_flop))
                (portRef I2 (instanceRef pb3_pc_loop_6__vector_select_mux))
              )
            )
            (net (rename pb3_stack_pop_data_7_ "pb3/stack_pop_data<7>")
              (joined
                (portRef Q (instanceRef pb3_stack_ram_loop_7__stack_flop))
                (portRef I2 (instanceRef pb3_pc_loop_7__vector_select_mux))
              )
            )
            (net (rename pb3_stack_pop_data_8_ "pb3/stack_pop_data<8>")
              (joined
                (portRef Q (instanceRef pb3_stack_ram_loop_8__stack_flop))
                (portRef I2 (instanceRef pb3_pc_loop_8__vector_select_mux))
              )
            )
            (net (rename pb3_stack_pop_data_9_ "pb3/stack_pop_data<9>")
              (joined
                (portRef Q (instanceRef pb3_stack_ram_loop_9__stack_flop))
                (portRef I2 (instanceRef pb3_pc_loop_9__vector_select_mux))
              )
            )
            (net (rename pb3_stack_ram_data_0_ "pb3/stack_ram_data<0>")
              (joined
                (portRef D (instanceRef pb3_stack_ram_loop_0__stack_flop))
                (portRef O (instanceRef pb3_stack_ram_loop_0__stack_bit))
              )
            )
            (net (rename pb3_stack_ram_data_1_ "pb3/stack_ram_data<1>")
              (joined
                (portRef D (instanceRef pb3_stack_ram_loop_1__stack_flop))
                (portRef O (instanceRef pb3_stack_ram_loop_1__stack_bit))
              )
            )
            (net (rename pb3_stack_ram_data_2_ "pb3/stack_ram_data<2>")
              (joined
                (portRef D (instanceRef pb3_stack_ram_loop_2__stack_flop))
                (portRef O (instanceRef pb3_stack_ram_loop_2__stack_bit))
              )
            )
            (net (rename pb3_stack_ram_data_3_ "pb3/stack_ram_data<3>")
              (joined
                (portRef D (instanceRef pb3_stack_ram_loop_3__stack_flop))
                (portRef O (instanceRef pb3_stack_ram_loop_3__stack_bit))
              )
            )
            (net (rename pb3_stack_ram_data_4_ "pb3/stack_ram_data<4>")
              (joined
                (portRef D (instanceRef pb3_stack_ram_loop_4__stack_flop))
                (portRef O (instanceRef pb3_stack_ram_loop_4__stack_bit))
              )
            )
            (net (rename pb3_stack_ram_data_5_ "pb3/stack_ram_data<5>")
              (joined
                (portRef D (instanceRef pb3_stack_ram_loop_5__stack_flop))
                (portRef O (instanceRef pb3_stack_ram_loop_5__stack_bit))
              )
            )
            (net (rename pb3_stack_ram_data_6_ "pb3/stack_ram_data<6>")
              (joined
                (portRef D (instanceRef pb3_stack_ram_loop_6__stack_flop))
                (portRef O (instanceRef pb3_stack_ram_loop_6__stack_bit))
              )
            )
            (net (rename pb3_stack_ram_data_7_ "pb3/stack_ram_data<7>")
              (joined
                (portRef D (instanceRef pb3_stack_ram_loop_7__stack_flop))
                (portRef O (instanceRef pb3_stack_ram_loop_7__stack_bit))
              )
            )
            (net (rename pb3_stack_ram_data_8_ "pb3/stack_ram_data<8>")
              (joined
                (portRef D (instanceRef pb3_stack_ram_loop_8__stack_flop))
                (portRef O (instanceRef pb3_stack_ram_loop_8__stack_bit))
              )
            )
            (net (rename pb3_stack_ram_data_9_ "pb3/stack_ram_data<9>")
              (joined
                (portRef D (instanceRef pb3_stack_ram_loop_9__stack_flop))
                (portRef O (instanceRef pb3_stack_ram_loop_9__stack_bit))
              )
            )
            (net (rename pb3_stack_write_enable "pb3/stack_write_enable")
              (joined
                (portRef O (instanceRef pb3_stack_ram_inv))
                (portRef WE (instanceRef pb3_stack_ram_loop_0__stack_bit))
                (portRef WE (instanceRef pb3_stack_ram_loop_1__stack_bit))
                (portRef WE (instanceRef pb3_stack_ram_loop_2__stack_bit))
                (portRef WE (instanceRef pb3_stack_ram_loop_3__stack_bit))
                (portRef WE (instanceRef pb3_stack_ram_loop_4__stack_bit))
                (portRef WE (instanceRef pb3_stack_ram_loop_5__stack_bit))
                (portRef WE (instanceRef pb3_stack_ram_loop_6__stack_bit))
                (portRef WE (instanceRef pb3_stack_ram_loop_7__stack_bit))
                (portRef WE (instanceRef pb3_stack_ram_loop_8__stack_bit))
                (portRef WE (instanceRef pb3_stack_ram_loop_9__stack_bit))
              )
            )
            (net (rename pb3_store_data_0_ "pb3/store_data<0>")
              (joined
                (portRef Q (instanceRef pb3_store_loop_0__store_flop))
                (portRef I2 (instanceRef pb3_alu_mux_loop_0__mux_lut))
              )
            )
            (net (rename pb3_store_data_1_ "pb3/store_data<1>")
              (joined
                (portRef Q (instanceRef pb3_store_loop_1__store_flop))
                (portRef I2 (instanceRef pb3_alu_mux_loop_1__mux_lut))
              )
            )
            (net (rename pb3_store_data_2_ "pb3/store_data<2>")
              (joined
                (portRef Q (instanceRef pb3_store_loop_2__store_flop))
                (portRef I2 (instanceRef pb3_alu_mux_loop_2__mux_lut))
              )
            )
            (net (rename pb3_store_data_3_ "pb3/store_data<3>")
              (joined
                (portRef Q (instanceRef pb3_store_loop_3__store_flop))
                (portRef I2 (instanceRef pb3_alu_mux_loop_3__mux_lut))
              )
            )
            (net (rename pb3_store_data_4_ "pb3/store_data<4>")
              (joined
                (portRef Q (instanceRef pb3_store_loop_4__store_flop))
                (portRef I2 (instanceRef pb3_alu_mux_loop_4__mux_lut))
              )
            )
            (net (rename pb3_store_data_5_ "pb3/store_data<5>")
              (joined
                (portRef Q (instanceRef pb3_store_loop_5__store_flop))
                (portRef I2 (instanceRef pb3_alu_mux_loop_5__mux_lut))
              )
            )
            (net (rename pb3_store_data_6_ "pb3/store_data<6>")
              (joined
                (portRef Q (instanceRef pb3_store_loop_6__store_flop))
                (portRef I2 (instanceRef pb3_alu_mux_loop_6__mux_lut))
              )
            )
            (net (rename pb3_store_data_7_ "pb3/store_data<7>")
              (joined
                (portRef Q (instanceRef pb3_store_loop_7__store_flop))
                (portRef I2 (instanceRef pb3_alu_mux_loop_7__mux_lut))
              )
            )
            (net (rename pb3_sy_0_ "pb3/sy<0>")
              (joined
                (portRef DPO (instanceRef pb3_reg_loop_0__register_bit))
                (portRef I2 (instanceRef pb3_reg_loop_0__operand_select_mux))
              )
            )
            (net (rename pb3_sy_1_ "pb3/sy<1>")
              (joined
                (portRef DPO (instanceRef pb3_reg_loop_1__register_bit))
                (portRef I2 (instanceRef pb3_reg_loop_1__operand_select_mux))
              )
            )
            (net (rename pb3_sy_2_ "pb3/sy<2>")
              (joined
                (portRef DPO (instanceRef pb3_reg_loop_2__register_bit))
                (portRef I2 (instanceRef pb3_reg_loop_2__operand_select_mux))
              )
            )
            (net (rename pb3_sy_3_ "pb3/sy<3>")
              (joined
                (portRef DPO (instanceRef pb3_reg_loop_3__register_bit))
                (portRef I2 (instanceRef pb3_reg_loop_3__operand_select_mux))
              )
            )
            (net (rename pb3_sy_4_ "pb3/sy<4>")
              (joined
                (portRef DPO (instanceRef pb3_reg_loop_4__register_bit))
                (portRef I2 (instanceRef pb3_reg_loop_4__operand_select_mux))
              )
            )
            (net (rename pb3_sy_5_ "pb3/sy<5>")
              (joined
                (portRef DPO (instanceRef pb3_reg_loop_5__register_bit))
                (portRef I2 (instanceRef pb3_reg_loop_5__operand_select_mux))
              )
            )
            (net (rename pb3_sy_6_ "pb3/sy<6>")
              (joined
                (portRef DPO (instanceRef pb3_reg_loop_6__register_bit))
                (portRef I2 (instanceRef pb3_reg_loop_6__operand_select_mux))
              )
            )
            (net (rename pb3_sy_7_ "pb3/sy<7>")
              (joined
                (portRef DPO (instanceRef pb3_reg_loop_7__register_bit))
                (portRef I2 (instanceRef pb3_reg_loop_7__operand_select_mux))
              )
            )
            (net (rename pb3_t_state "pb3/t_state")
              (joined
                (portRef Q (instanceRef pb3_toggle_flop))
                (portRef I0 (instanceRef pb3_t_state_lut))
                (portRef I0 (instanceRef pb3_int_pulse_lut))
                (portRef I0 (instanceRef pb3_flag_enable_lut))
                (portRef I (instanceRef pb3_invert_enable))
                (portRef I0 (instanceRef pb3_register_enable_lut))
                (portRef I0 (instanceRef pb3_memory_enable_lut))
                (portRef I0 (instanceRef pb3_write_active_lut))
                (portRef I0 (instanceRef pb3_read_active_lut))
                (portRef I (instanceRef pb3_stack_ram_inv))
                (portRef I1 (instanceRef pb3_stack_count_loop_0__lsb_stack_count_count_lut))
                (portRef I1 (instanceRef pb3_stack_count_loop_1__mid_stack_count_count_lut))
                (portRef I1 (instanceRef pb3_stack_count_loop_2__mid_stack_count_count_lut))
                (portRef I1 (instanceRef pb3_stack_count_loop_3__mid_stack_count_count_lut))
                (portRef I1 (instanceRef pb3_stack_count_loop_4__msb_stack_count_count_lut))
              )
            )
            (net (rename pb3_valid_to_move "pb3/valid_to_move")
              (joined
                (portRef O (instanceRef pb3_valid_move_lut))
                (portRef I2 (instanceRef pb3_stack_count_loop_0__lsb_stack_count_count_lut))
                (portRef I2 (instanceRef pb3_stack_count_loop_1__mid_stack_count_count_lut))
                (portRef I2 (instanceRef pb3_stack_count_loop_2__mid_stack_count_count_lut))
                (portRef I2 (instanceRef pb3_stack_count_loop_3__mid_stack_count_count_lut))
                (portRef I2 (instanceRef pb3_stack_count_loop_4__msb_stack_count_count_lut))
              )
            )
            (net (rename pb3_write_active "pb3/write_active")
              (joined
                (portRef D (instanceRef pb3_write_strobe_flop))
                (portRef O (instanceRef pb3_write_active_lut))
              )
            )
            (net (rename pb3_zero_carry "pb3/zero_carry")
              (joined
                (portRef O (instanceRef pb3_zero_cymux))
                (portRef CI (instanceRef pb3_zero_xor))
              )
            )
            (net (rename pb3_zero_fast_route "pb3/zero_fast_route")
              (joined
                (portRef D (instanceRef pb3_zero_flag_flop))
                (portRef O (instanceRef pb3_zero_xor))
              )
            )
            (net (rename pb3_zero_flag "pb3/zero_flag")
              (joined
                (portRef D (instanceRef pb3_shadow_zero_flop))
                (portRef Q (instanceRef pb3_zero_flag_flop))
                (portRef I1 (instanceRef pb3_condition_met_lut))
              )
            )
          )
      )
    )
  )

  (design todo
    (cellRef todo
      (libraryRef todo_lib)
    )
    (property PART (string "xc3s500e-4-fg320") (owner "Xilinx"))
  )
)

