$date
2024-09-14T20:16+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module datamemory $end
 $var wire 32 " io_out $end
 $var wire 8 ' io_addr $end
 $var wire 32 ) io_datain $end
 $var wire 8 * memory $end
 $var wire 1 , clock $end
 $var wire 1 4 io_wr_enable $end
 $var wire 1 5 reset $end
 $var wire 1 6 io_rd_enable $end
  $scope module memory $end
   $var wire 8 0 MPORT $end
    $scope module io_out_MPORT $end
     $var wire 1 ! clk $end
     $var wire 8 # data $end
     $var wire 1 - en $end
     $var wire 10 3 addr $end
    $upscope $end
    $scope module MPORT $end
     $var wire 8 $ data $end
     $var wire 1 % en $end
     $var wire 10 & pipeline_addr_0 $end
     $var wire 1 ( clk $end
     $var wire 1 + mask $end
     $var wire 1 . pipeline_valid_0 $end
     $var wire 1 / valid $end
     $var wire 8 1 pipeline_data_0 $end
     $var wire 10 2 addr $end
    $upscope $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
0%
04
1+
05
b0000000000 &
0-
b00000000 0
0.
b00000000 1
0/
b00000000 #
06
0!
b00000000000000000000000000000000 "
b00000000 *
b00000000 $
b00000000000000000000000000000000 )
0(
0,
b0000000000 2
b00000000 '
b0000000000 3
$end
#0
15
#1
1!
1(
1,
#6
0!
05
0(
0,
#11
1!
1(
1,
#16
0!
0(
0,
#21
1!
1(
1,
#26
0,
