<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>My Project: C:/tesis/localwork/workspace/FlightComputer/src/board/LPCXpresso/LPC17XX_CMSIS_Drivers/Core/CM3/DeviceSupport/NXP/LPC17xx/system_LPC17xx.c Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">My Project
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('system___l_p_c17xx_8c.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">C:/tesis/localwork/workspace/FlightComputer/src/board/LPCXpresso/LPC17XX_CMSIS_Drivers/Core/CM3/DeviceSupport/NXP/LPC17xx/system_LPC17xx.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="system___l_p_c17xx_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************************************/</span>
<a name="l00026"></a>00026 <span class="preprocessor">#include &lt;stdint.h&gt;</span>
<a name="l00027"></a>00027 <span class="preprocessor">#include &quot;<a class="code" href="_l_p_c17xx_8h.html" title="CMSIS Cortex-M3 Core Peripheral Access Layer Header File for NXP LPC17xx Device Series.">LPC17xx.h</a>&quot;</span>
<a name="l00028"></a>00028 
<a name="l00029"></a>00029 
<a name="l00034"></a>00034 <span class="comment">/*</span>
<a name="l00035"></a>00035 <span class="comment">//-------- &lt;&lt;&lt; Use Configuration Wizard in Context Menu &gt;&gt;&gt; ------------------</span>
<a name="l00036"></a>00036 <span class="comment">*/</span>
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="comment">/*--------------------- Clock Configuration ----------------------------------</span>
<a name="l00039"></a>00039 <span class="comment">//</span>
<a name="l00040"></a>00040 <span class="comment">// &lt;e&gt; Clock Configuration</span>
<a name="l00041"></a>00041 <span class="comment">//   &lt;h&gt; System Controls and Status Register (SCS)</span>
<a name="l00042"></a>00042 <span class="comment">//     &lt;o1.4&gt;    OSCRANGE: Main Oscillator Range Select</span>
<a name="l00043"></a>00043 <span class="comment">//                     &lt;0=&gt;  1 MHz to 20 MHz</span>
<a name="l00044"></a>00044 <span class="comment">//                     &lt;1=&gt; 15 MHz to 24 MHz</span>
<a name="l00045"></a>00045 <span class="comment">//     &lt;e1.5&gt;       OSCEN: Main Oscillator Enable</span>
<a name="l00046"></a>00046 <span class="comment">//     &lt;/e&gt;</span>
<a name="l00047"></a>00047 <span class="comment">//   &lt;/h&gt;</span>
<a name="l00048"></a>00048 <span class="comment">//</span>
<a name="l00049"></a>00049 <span class="comment">//   &lt;h&gt; Clock Source Select Register (CLKSRCSEL)</span>
<a name="l00050"></a>00050 <span class="comment">//     &lt;o2.0..1&gt;   CLKSRC: PLL Clock Source Selection</span>
<a name="l00051"></a>00051 <span class="comment">//                     &lt;0=&gt; Internal RC oscillator</span>
<a name="l00052"></a>00052 <span class="comment">//                     &lt;1=&gt; Main oscillator</span>
<a name="l00053"></a>00053 <span class="comment">//                     &lt;2=&gt; RTC oscillator</span>
<a name="l00054"></a>00054 <span class="comment">//   &lt;/h&gt;</span>
<a name="l00055"></a>00055 <span class="comment">//</span>
<a name="l00056"></a>00056 <span class="comment">//   &lt;e3&gt; PLL0 Configuration (Main PLL)</span>
<a name="l00057"></a>00057 <span class="comment">//     &lt;h&gt; PLL0 Configuration Register (PLL0CFG)</span>
<a name="l00058"></a>00058 <span class="comment">//                     &lt;i&gt; F_cco0 = (2 * M * F_in) / N</span>
<a name="l00059"></a>00059 <span class="comment">//                     &lt;i&gt; F_in must be in the range of 32 kHz to 50 MHz</span>
<a name="l00060"></a>00060 <span class="comment">//                     &lt;i&gt; F_cco0 must be in the range of 275 MHz to 550 MHz</span>
<a name="l00061"></a>00061 <span class="comment">//       &lt;o4.0..14&gt;  MSEL: PLL Multiplier Selection</span>
<a name="l00062"></a>00062 <span class="comment">//                     &lt;6-32768&gt;&lt;#-1&gt;</span>
<a name="l00063"></a>00063 <span class="comment">//                     &lt;i&gt; M Value</span>
<a name="l00064"></a>00064 <span class="comment">//       &lt;o4.16..23&gt; NSEL: PLL Divider Selection</span>
<a name="l00065"></a>00065 <span class="comment">//                     &lt;1-256&gt;&lt;#-1&gt;</span>
<a name="l00066"></a>00066 <span class="comment">//                     &lt;i&gt; N Value</span>
<a name="l00067"></a>00067 <span class="comment">//     &lt;/h&gt;</span>
<a name="l00068"></a>00068 <span class="comment">//   &lt;/e&gt;</span>
<a name="l00069"></a>00069 <span class="comment">//</span>
<a name="l00070"></a>00070 <span class="comment">//   &lt;e5&gt; PLL1 Configuration (USB PLL)</span>
<a name="l00071"></a>00071 <span class="comment">//     &lt;h&gt; PLL1 Configuration Register (PLL1CFG)</span>
<a name="l00072"></a>00072 <span class="comment">//                     &lt;i&gt; F_usb = M * F_osc or F_usb = F_cco1 / (2 * P)</span>
<a name="l00073"></a>00073 <span class="comment">//                     &lt;i&gt; F_cco1 = F_osc * M * 2 * P</span>
<a name="l00074"></a>00074 <span class="comment">//                     &lt;i&gt; F_cco1 must be in the range of 156 MHz to 320 MHz</span>
<a name="l00075"></a>00075 <span class="comment">//       &lt;o6.0..4&gt;   MSEL: PLL Multiplier Selection</span>
<a name="l00076"></a>00076 <span class="comment">//                     &lt;1-32&gt;&lt;#-1&gt;</span>
<a name="l00077"></a>00077 <span class="comment">//                     &lt;i&gt; M Value (for USB maximum value is 4)</span>
<a name="l00078"></a>00078 <span class="comment">//       &lt;o6.5..6&gt;   PSEL: PLL Divider Selection</span>
<a name="l00079"></a>00079 <span class="comment">//                     &lt;0=&gt; 1</span>
<a name="l00080"></a>00080 <span class="comment">//                     &lt;1=&gt; 2</span>
<a name="l00081"></a>00081 <span class="comment">//                     &lt;2=&gt; 4</span>
<a name="l00082"></a>00082 <span class="comment">//                     &lt;3=&gt; 8</span>
<a name="l00083"></a>00083 <span class="comment">//                     &lt;i&gt; P Value</span>
<a name="l00084"></a>00084 <span class="comment">//     &lt;/h&gt;</span>
<a name="l00085"></a>00085 <span class="comment">//   &lt;/e&gt;</span>
<a name="l00086"></a>00086 <span class="comment">//</span>
<a name="l00087"></a>00087 <span class="comment">//   &lt;h&gt; CPU Clock Configuration Register (CCLKCFG)</span>
<a name="l00088"></a>00088 <span class="comment">//     &lt;o7.0..7&gt;  CCLKSEL: Divide Value for CPU Clock from PLL0</span>
<a name="l00089"></a>00089 <span class="comment">//                     &lt;3-256&gt;&lt;#-1&gt;</span>
<a name="l00090"></a>00090 <span class="comment">//   &lt;/h&gt;</span>
<a name="l00091"></a>00091 <span class="comment">//</span>
<a name="l00092"></a>00092 <span class="comment">//   &lt;h&gt; USB Clock Configuration Register (USBCLKCFG)</span>
<a name="l00093"></a>00093 <span class="comment">//     &lt;o8.0..3&gt;   USBSEL: Divide Value for USB Clock from PLL0</span>
<a name="l00094"></a>00094 <span class="comment">//                     &lt;0-15&gt;</span>
<a name="l00095"></a>00095 <span class="comment">//                     &lt;i&gt; Divide is USBSEL + 1</span>
<a name="l00096"></a>00096 <span class="comment">//   &lt;/h&gt;</span>
<a name="l00097"></a>00097 <span class="comment">//</span>
<a name="l00098"></a>00098 <span class="comment">//   &lt;h&gt; Peripheral Clock Selection Register 0 (PCLKSEL0)</span>
<a name="l00099"></a>00099 <span class="comment">//     &lt;o9.0..1&gt;    PCLK_WDT: Peripheral Clock Selection for WDT</span>
<a name="l00100"></a>00100 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00101"></a>00101 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00102"></a>00102 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00103"></a>00103 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00104"></a>00104 <span class="comment">//     &lt;o9.2..3&gt;    PCLK_TIMER0: Peripheral Clock Selection for TIMER0</span>
<a name="l00105"></a>00105 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00106"></a>00106 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00107"></a>00107 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00108"></a>00108 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00109"></a>00109 <span class="comment">//     &lt;o9.4..5&gt;    PCLK_TIMER1: Peripheral Clock Selection for TIMER1</span>
<a name="l00110"></a>00110 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00111"></a>00111 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00112"></a>00112 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00113"></a>00113 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00114"></a>00114 <span class="comment">//     &lt;o9.6..7&gt;    PCLK_UART0: Peripheral Clock Selection for UART0</span>
<a name="l00115"></a>00115 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00116"></a>00116 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00117"></a>00117 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00118"></a>00118 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00119"></a>00119 <span class="comment">//     &lt;o9.8..9&gt;    PCLK_UART1: Peripheral Clock Selection for UART1</span>
<a name="l00120"></a>00120 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00121"></a>00121 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00122"></a>00122 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00123"></a>00123 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00124"></a>00124 <span class="comment">//     &lt;o9.12..13&gt;  PCLK_PWM1: Peripheral Clock Selection for PWM1</span>
<a name="l00125"></a>00125 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00126"></a>00126 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00127"></a>00127 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00128"></a>00128 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00129"></a>00129 <span class="comment">//     &lt;o9.14..15&gt;  PCLK_I2C0: Peripheral Clock Selection for I2C0</span>
<a name="l00130"></a>00130 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00131"></a>00131 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00132"></a>00132 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00133"></a>00133 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00134"></a>00134 <span class="comment">//     &lt;o9.16..17&gt;  PCLK_SPI: Peripheral Clock Selection for SPI</span>
<a name="l00135"></a>00135 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00136"></a>00136 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00137"></a>00137 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00138"></a>00138 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00139"></a>00139 <span class="comment">//     &lt;o9.20..21&gt;  PCLK_SSP1: Peripheral Clock Selection for SSP1</span>
<a name="l00140"></a>00140 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00141"></a>00141 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00142"></a>00142 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00143"></a>00143 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00144"></a>00144 <span class="comment">//     &lt;o9.22..23&gt;  PCLK_DAC: Peripheral Clock Selection for DAC</span>
<a name="l00145"></a>00145 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00146"></a>00146 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00147"></a>00147 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00148"></a>00148 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00149"></a>00149 <span class="comment">//     &lt;o9.24..25&gt;  PCLK_ADC: Peripheral Clock Selection for ADC</span>
<a name="l00150"></a>00150 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00151"></a>00151 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00152"></a>00152 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00153"></a>00153 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00154"></a>00154 <span class="comment">//     &lt;o9.26..27&gt;  PCLK_CAN1: Peripheral Clock Selection for CAN1</span>
<a name="l00155"></a>00155 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00156"></a>00156 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00157"></a>00157 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00158"></a>00158 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 6</span>
<a name="l00159"></a>00159 <span class="comment">//     &lt;o9.28..29&gt;  PCLK_CAN2: Peripheral Clock Selection for CAN2</span>
<a name="l00160"></a>00160 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00161"></a>00161 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00162"></a>00162 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00163"></a>00163 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 6</span>
<a name="l00164"></a>00164 <span class="comment">//     &lt;o9.30..31&gt;  PCLK_ACF: Peripheral Clock Selection for ACF</span>
<a name="l00165"></a>00165 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00166"></a>00166 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00167"></a>00167 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00168"></a>00168 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 6</span>
<a name="l00169"></a>00169 <span class="comment">//   &lt;/h&gt;</span>
<a name="l00170"></a>00170 <span class="comment">//</span>
<a name="l00171"></a>00171 <span class="comment">//   &lt;h&gt; Peripheral Clock Selection Register 1 (PCLKSEL1)</span>
<a name="l00172"></a>00172 <span class="comment">//     &lt;o10.0..1&gt;   PCLK_QEI: Peripheral Clock Selection for the Quadrature Encoder Interface</span>
<a name="l00173"></a>00173 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00174"></a>00174 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00175"></a>00175 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00176"></a>00176 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00177"></a>00177 <span class="comment">//     &lt;o10.2..3&gt;   PCLK_GPIO: Peripheral Clock Selection for GPIOs</span>
<a name="l00178"></a>00178 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00179"></a>00179 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00180"></a>00180 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00181"></a>00181 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00182"></a>00182 <span class="comment">//     &lt;o10.4..5&gt;   PCLK_PCB: Peripheral Clock Selection for the Pin Connect Block</span>
<a name="l00183"></a>00183 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00184"></a>00184 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00185"></a>00185 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00186"></a>00186 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00187"></a>00187 <span class="comment">//     &lt;o10.6..7&gt;   PCLK_I2C1: Peripheral Clock Selection for I2C1</span>
<a name="l00188"></a>00188 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00189"></a>00189 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00190"></a>00190 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00191"></a>00191 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00192"></a>00192 <span class="comment">//     &lt;o10.10..11&gt; PCLK_SSP0: Peripheral Clock Selection for SSP0</span>
<a name="l00193"></a>00193 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00194"></a>00194 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00195"></a>00195 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00196"></a>00196 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00197"></a>00197 <span class="comment">//     &lt;o10.12..13&gt; PCLK_TIMER2: Peripheral Clock Selection for TIMER2</span>
<a name="l00198"></a>00198 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00199"></a>00199 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00200"></a>00200 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00201"></a>00201 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00202"></a>00202 <span class="comment">//     &lt;o10.14..15&gt; PCLK_TIMER3: Peripheral Clock Selection for TIMER3</span>
<a name="l00203"></a>00203 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00204"></a>00204 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00205"></a>00205 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00206"></a>00206 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00207"></a>00207 <span class="comment">//     &lt;o10.16..17&gt; PCLK_UART2: Peripheral Clock Selection for UART2</span>
<a name="l00208"></a>00208 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00209"></a>00209 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00210"></a>00210 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00211"></a>00211 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00212"></a>00212 <span class="comment">//     &lt;o10.18..19&gt; PCLK_UART3: Peripheral Clock Selection for UART3</span>
<a name="l00213"></a>00213 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00214"></a>00214 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00215"></a>00215 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00216"></a>00216 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00217"></a>00217 <span class="comment">//     &lt;o10.20..21&gt; PCLK_I2C2: Peripheral Clock Selection for I2C2</span>
<a name="l00218"></a>00218 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00219"></a>00219 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00220"></a>00220 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00221"></a>00221 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00222"></a>00222 <span class="comment">//     &lt;o10.22..23&gt; PCLK_I2S: Peripheral Clock Selection for I2S</span>
<a name="l00223"></a>00223 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00224"></a>00224 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00225"></a>00225 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00226"></a>00226 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00227"></a>00227 <span class="comment">//     &lt;o10.26..27&gt; PCLK_RIT: Peripheral Clock Selection for the Repetitive Interrupt Timer</span>
<a name="l00228"></a>00228 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00229"></a>00229 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00230"></a>00230 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00231"></a>00231 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00232"></a>00232 <span class="comment">//     &lt;o10.28..29&gt; PCLK_SYSCON: Peripheral Clock Selection for the System Control Block</span>
<a name="l00233"></a>00233 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00234"></a>00234 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00235"></a>00235 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00236"></a>00236 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00237"></a>00237 <span class="comment">//     &lt;o10.30..31&gt; PCLK_MC: Peripheral Clock Selection for the Motor Control PWM</span>
<a name="l00238"></a>00238 <span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span>
<a name="l00239"></a>00239 <span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span>
<a name="l00240"></a>00240 <span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span>
<a name="l00241"></a>00241 <span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span>
<a name="l00242"></a>00242 <span class="comment">//   &lt;/h&gt;</span>
<a name="l00243"></a>00243 <span class="comment">//</span>
<a name="l00244"></a>00244 <span class="comment">//   &lt;h&gt; Power Control for Peripherals Register (PCONP)</span>
<a name="l00245"></a>00245 <span class="comment">//     &lt;o11.1&gt;      PCTIM0: Timer/Counter 0 power/clock enable</span>
<a name="l00246"></a>00246 <span class="comment">//     &lt;o11.2&gt;      PCTIM1: Timer/Counter 1 power/clock enable</span>
<a name="l00247"></a>00247 <span class="comment">//     &lt;o11.3&gt;      PCUART0: UART 0 power/clock enable</span>
<a name="l00248"></a>00248 <span class="comment">//     &lt;o11.4&gt;      PCUART1: UART 1 power/clock enable</span>
<a name="l00249"></a>00249 <span class="comment">//     &lt;o11.6&gt;      PCPWM1: PWM 1 power/clock enable</span>
<a name="l00250"></a>00250 <span class="comment">//     &lt;o11.7&gt;      PCI2C0: I2C interface 0 power/clock enable</span>
<a name="l00251"></a>00251 <span class="comment">//     &lt;o11.8&gt;      PCSPI: SPI interface power/clock enable</span>
<a name="l00252"></a>00252 <span class="comment">//     &lt;o11.9&gt;      PCRTC: RTC power/clock enable</span>
<a name="l00253"></a>00253 <span class="comment">//     &lt;o11.10&gt;     PCSSP1: SSP interface 1 power/clock enable</span>
<a name="l00254"></a>00254 <span class="comment">//     &lt;o11.12&gt;     PCAD: A/D converter power/clock enable</span>
<a name="l00255"></a>00255 <span class="comment">//     &lt;o11.13&gt;     PCCAN1: CAN controller 1 power/clock enable</span>
<a name="l00256"></a>00256 <span class="comment">//     &lt;o11.14&gt;     PCCAN2: CAN controller 2 power/clock enable</span>
<a name="l00257"></a>00257 <span class="comment">//     &lt;o11.15&gt;     PCGPIO: GPIOs power/clock enable</span>
<a name="l00258"></a>00258 <span class="comment">//     &lt;o11.16&gt;     PCRIT: Repetitive interrupt timer power/clock enable</span>
<a name="l00259"></a>00259 <span class="comment">//     &lt;o11.17&gt;     PCMC: Motor control PWM power/clock enable</span>
<a name="l00260"></a>00260 <span class="comment">//     &lt;o11.18&gt;     PCQEI: Quadrature encoder interface power/clock enable</span>
<a name="l00261"></a>00261 <span class="comment">//     &lt;o11.19&gt;     PCI2C1: I2C interface 1 power/clock enable</span>
<a name="l00262"></a>00262 <span class="comment">//     &lt;o11.21&gt;     PCSSP0: SSP interface 0 power/clock enable</span>
<a name="l00263"></a>00263 <span class="comment">//     &lt;o11.22&gt;     PCTIM2: Timer 2 power/clock enable</span>
<a name="l00264"></a>00264 <span class="comment">//     &lt;o11.23&gt;     PCTIM3: Timer 3 power/clock enable</span>
<a name="l00265"></a>00265 <span class="comment">//     &lt;o11.24&gt;     PCUART2: UART 2 power/clock enable</span>
<a name="l00266"></a>00266 <span class="comment">//     &lt;o11.25&gt;     PCUART3: UART 3 power/clock enable</span>
<a name="l00267"></a>00267 <span class="comment">//     &lt;o11.26&gt;     PCI2C2: I2C interface 2 power/clock enable</span>
<a name="l00268"></a>00268 <span class="comment">//     &lt;o11.27&gt;     PCI2S: I2S interface power/clock enable</span>
<a name="l00269"></a>00269 <span class="comment">//     &lt;o11.29&gt;     PCGPDMA: GP DMA function power/clock enable</span>
<a name="l00270"></a>00270 <span class="comment">//     &lt;o11.30&gt;     PCENET: Ethernet block power/clock enable</span>
<a name="l00271"></a>00271 <span class="comment">//     &lt;o11.31&gt;     PCUSB: USB interface power/clock enable</span>
<a name="l00272"></a>00272 <span class="comment">//   &lt;/h&gt;</span>
<a name="l00273"></a>00273 <span class="comment">//</span>
<a name="l00274"></a>00274 <span class="comment">//   &lt;h&gt; Clock Output Configuration Register (CLKOUTCFG)</span>
<a name="l00275"></a>00275 <span class="comment">//     &lt;o12.0..3&gt;   CLKOUTSEL: Selects clock source for CLKOUT</span>
<a name="l00276"></a>00276 <span class="comment">//                     &lt;0=&gt; CPU clock</span>
<a name="l00277"></a>00277 <span class="comment">//                     &lt;1=&gt; Main oscillator</span>
<a name="l00278"></a>00278 <span class="comment">//                     &lt;2=&gt; Internal RC oscillator</span>
<a name="l00279"></a>00279 <span class="comment">//                     &lt;3=&gt; USB clock</span>
<a name="l00280"></a>00280 <span class="comment">//                     &lt;4=&gt; RTC oscillator</span>
<a name="l00281"></a>00281 <span class="comment">//     &lt;o12.4..7&gt;   CLKOUTDIV: Selects clock divider for CLKOUT</span>
<a name="l00282"></a>00282 <span class="comment">//                     &lt;1-16&gt;&lt;#-1&gt;</span>
<a name="l00283"></a>00283 <span class="comment">//     &lt;o12.8&gt;      CLKOUT_EN: CLKOUT enable control</span>
<a name="l00284"></a>00284 <span class="comment">//   &lt;/h&gt;</span>
<a name="l00285"></a>00285 <span class="comment">//</span>
<a name="l00286"></a>00286 <span class="comment">// &lt;/e&gt;</span>
<a name="l00287"></a>00287 <span class="comment">*/</span>
<a name="l00288"></a>00288 
<a name="l00289"></a>00289 
<a name="l00290"></a>00290 
<a name="l00295"></a>00295 <span class="preprocessor">#define CLOCK_SETUP           1</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#define SCS_Val               0x00000020</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#define CLKSRCSEL_Val         0x00000001</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#define PLL0_SETUP            1</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="preprocessor">#define PLL0CFG_Val           0x00050063</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">#define PLL1_SETUP            1</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="preprocessor">#define PLL1CFG_Val           0x00000023</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="preprocessor">#define CCLKCFG_Val           0x00000003</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">#define USBCLKCFG_Val         0x00000000</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="preprocessor">#define PCLKSEL0_Val          0x00000000</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span><span class="preprocessor">#define PCLKSEL1_Val          0x00000000</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="preprocessor">#define PCONP_Val             0x042887DE</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#define CLKOUTCFG_Val         0x00000000</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span>
<a name="l00309"></a>00309 
<a name="l00310"></a>00310 <span class="comment">/*--------------------- Flash Accelerator Configuration ----------------------</span>
<a name="l00311"></a>00311 <span class="comment">//</span>
<a name="l00312"></a>00312 <span class="comment">// &lt;e&gt; Flash Accelerator Configuration</span>
<a name="l00313"></a>00313 <span class="comment">//   &lt;o1.0..11&gt;  Reserved</span>
<a name="l00314"></a>00314 <span class="comment">//   &lt;o1.12..15&gt; FLASHTIM: Flash Access Time</span>
<a name="l00315"></a>00315 <span class="comment">//               &lt;0=&gt; 1 CPU clock (for CPU clock up to 20 MHz)</span>
<a name="l00316"></a>00316 <span class="comment">//               &lt;1=&gt; 2 CPU clocks (for CPU clock up to 40 MHz)</span>
<a name="l00317"></a>00317 <span class="comment">//               &lt;2=&gt; 3 CPU clocks (for CPU clock up to 60 MHz)</span>
<a name="l00318"></a>00318 <span class="comment">//               &lt;3=&gt; 4 CPU clocks (for CPU clock up to 80 MHz)</span>
<a name="l00319"></a>00319 <span class="comment">//               &lt;4=&gt; 5 CPU clocks (for CPU clock up to 100 MHz)</span>
<a name="l00320"></a>00320 <span class="comment">//               &lt;5=&gt; 6 CPU clocks (for any CPU clock)</span>
<a name="l00321"></a>00321 <span class="comment">// &lt;/e&gt;</span>
<a name="l00322"></a>00322 <span class="comment">*/</span>
<a name="l00323"></a>00323 <span class="preprocessor">#define FLASH_SETUP           1</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="preprocessor">#define FLASHCFG_Val          0x0000303A</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span>
<a name="l00326"></a>00326 <span class="comment">/*</span>
<a name="l00327"></a>00327 <span class="comment">//-------- &lt;&lt;&lt; end of configuration section &gt;&gt;&gt; ------------------------------</span>
<a name="l00328"></a>00328 <span class="comment">*/</span>
<a name="l00329"></a>00329 
<a name="l00330"></a>00330 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00331"></a>00331 <span class="comment">  Check the register settings</span>
<a name="l00332"></a>00332 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00333"></a>00333 <span class="preprocessor">#define CHECK_RANGE(val, min, max)                ((val &lt; min) || (val &gt; max))</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="preprocessor">#define CHECK_RSVD(val, mask)                     (val &amp; mask)</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span>
<a name="l00336"></a>00336 <span class="comment">/* Clock Configuration -------------------------------------------------------*/</span>
<a name="l00337"></a>00337 <span class="preprocessor">#if (CHECK_RSVD((SCS_Val),       ~0x00000030))</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span><span class="preprocessor">   #error &quot;SCS: Invalid values of reserved bits!&quot;</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span>
<a name="l00341"></a>00341 <span class="preprocessor">#if (CHECK_RANGE((CLKSRCSEL_Val), 0, 2))</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">   #error &quot;CLKSRCSEL: Value out of range!&quot;</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span>
<a name="l00345"></a>00345 <span class="preprocessor">#if (CHECK_RSVD((PLL0CFG_Val),   ~0x00FF7FFF))</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="preprocessor">   #error &quot;PLL0CFG: Invalid values of reserved bits!&quot;</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span>
<a name="l00349"></a>00349 <span class="preprocessor">#if (CHECK_RSVD((PLL1CFG_Val),   ~0x0000007F))</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="preprocessor">   #error &quot;PLL1CFG: Invalid values of reserved bits!&quot;</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span>
<a name="l00353"></a>00353 <span class="preprocessor">#if ((CCLKCFG_Val != 0) &amp;&amp; (((CCLKCFG_Val - 1) % 2)))</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="preprocessor">   #error &quot;CCLKCFG: CCLKSEL field does not contain only odd values or 0!&quot;</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span>
<a name="l00357"></a>00357 <span class="preprocessor">#if (CHECK_RSVD((USBCLKCFG_Val), ~0x0000000F))</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="preprocessor">   #error &quot;USBCLKCFG: Invalid values of reserved bits!&quot;</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span>
<a name="l00361"></a>00361 <span class="preprocessor">#if (CHECK_RSVD((PCLKSEL0_Val),   0x000C0C00))</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">   #error &quot;PCLKSEL0: Invalid values of reserved bits!&quot;</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span>
<a name="l00365"></a>00365 <span class="preprocessor">#if (CHECK_RSVD((PCLKSEL1_Val),   0x03000300))</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span><span class="preprocessor">   #error &quot;PCLKSEL1: Invalid values of reserved bits!&quot;</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span>
<a name="l00369"></a>00369 <span class="preprocessor">#if (CHECK_RSVD((PCONP_Val),      0x10100821))</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span><span class="preprocessor">   #error &quot;PCONP: Invalid values of reserved bits!&quot;</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span>
<a name="l00373"></a>00373 <span class="preprocessor">#if (CHECK_RSVD((CLKOUTCFG_Val), ~0x000001FF))</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">   #error &quot;CLKOUTCFG: Invalid values of reserved bits!&quot;</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span>
<a name="l00377"></a>00377 <span class="comment">/* Flash Accelerator Configuration -------------------------------------------*/</span>
<a name="l00378"></a>00378 <span class="preprocessor">#if (CHECK_RSVD((FLASHCFG_Val), ~0x0000F07F))</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">   #error &quot;FLASHCFG: Invalid values of reserved bits!&quot;</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span>
<a name="l00382"></a>00382 
<a name="l00383"></a>00383 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00384"></a>00384 <span class="comment">  DEFINES</span>
<a name="l00385"></a>00385 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00386"></a>00386 
<a name="l00387"></a>00387 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00388"></a>00388 <span class="comment">  Define clocks</span>
<a name="l00389"></a>00389 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00390"></a>00390 <span class="preprocessor">#define XTAL        (12000000UL)        </span><span class="comment">/* Oscillator frequency               */</span>
<a name="l00391"></a>00391 <span class="preprocessor">#define OSC_CLK     (      XTAL)        </span><span class="comment">/* Main oscillator frequency          */</span>
<a name="l00392"></a>00392 <span class="preprocessor">#define RTC_CLK     (   32768UL)        </span><span class="comment">/* RTC oscillator frequency           */</span>
<a name="l00393"></a>00393 <span class="preprocessor">#define IRC_OSC     ( 4000000UL)        </span><span class="comment">/* Internal RC oscillator frequency   */</span>
<a name="l00394"></a>00394 
<a name="l00395"></a>00395 
<a name="l00396"></a>00396 <span class="comment">/* F_cco0 = (2 * M * F_in) / N  */</span>
<a name="l00397"></a>00397 <span class="preprocessor">#define __M               (((PLL0CFG_Val      ) &amp; 0x7FFF) + 1)</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="preprocessor">#define __N               (((PLL0CFG_Val &gt;&gt; 16) &amp; 0x00FF) + 1)</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">#define __FCCO(__F_IN)    ((2 * __M * __F_IN) / __N)</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="preprocessor">#define __CCLK_DIV        (((CCLKCFG_Val      ) &amp; 0x00FF) + 1)</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span>
<a name="l00402"></a>00402 <span class="comment">/* Determine core clock frequency according to settings */</span>
<a name="l00403"></a>00403 <span class="preprocessor"> #if (PLL0_SETUP)</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="preprocessor">    #if   ((CLKSRCSEL_Val &amp; 0x03) == 1)</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">        #define __CORE_CLK (__FCCO(OSC_CLK) / __CCLK_DIV)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">    #elif ((CLKSRCSEL_Val &amp; 0x03) == 2)</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">        #define __CORE_CLK (__FCCO(RTC_CLK) / __CCLK_DIV)</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="preprocessor">        #define __CORE_CLK (__FCCO(IRC_OSC) / __CCLK_DIV)</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="preprocessor"> #else</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="preprocessor">    #if   ((CLKSRCSEL_Val &amp; 0x03) == 1)</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">        #define __CORE_CLK (OSC_CLK         / __CCLK_DIV)</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span><span class="preprocessor">    #elif ((CLKSRCSEL_Val &amp; 0x03) == 2)</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span><span class="preprocessor">        #define __CORE_CLK (RTC_CLK         / __CCLK_DIV)</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">        #define __CORE_CLK (IRC_OSC         / __CCLK_DIV)</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="preprocessor"> #endif</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span>
<a name="l00429"></a>00429 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00430"></a>00430 <span class="comment">  Clock Variable definitions</span>
<a name="l00431"></a>00431 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00432"></a><a class="code" href="group___l_p_c17xx___system.html#gaa3cd3e43291e81e795d642b79b6088e6">00432</a> uint32_t <a class="code" href="group___l_p_c17xx___system___public___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = __CORE_CLK;
<a name="l00443"></a>00443 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00444"></a>00444 <span class="comment">  Clock functions</span>
<a name="l00445"></a>00445 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00446"></a>00446 
<a name="l00447"></a>00447 
<a name="l00448"></a><a class="code" href="group___l_p_c17xx___system.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">00448</a> <span class="keywordtype">void</span> <a class="code" href="group___l_p_c17xx___system___public___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f" title="Updates the SystemCoreClock with current core Clock retrieved from cpu registers.">SystemCoreClockUpdate</a> (<span class="keywordtype">void</span>)            <span class="comment">/* Get Core Clock Frequency      */</span>
<a name="l00449"></a>00449 {
<a name="l00450"></a>00450   <span class="comment">/* Determine clock frequency according to clock register values             */</span>
<a name="l00451"></a>00451   <span class="keywordflow">if</span> (((LPC_SC-&gt;PLL0STAT &gt;&gt; 24) &amp; 3) == 3) { <span class="comment">/* If PLL0 enabled and connected */</span>
<a name="l00452"></a>00452     <span class="keywordflow">switch</span> (LPC_SC-&gt;CLKSRCSEL &amp; 0x03) {
<a name="l00453"></a>00453       <span class="keywordflow">case</span> 0:                                <span class="comment">/* Int. RC oscillator =&gt; PLL0    */</span>
<a name="l00454"></a>00454       <span class="keywordflow">case</span> 3:                                <span class="comment">/* Reserved, default to Int. RC  */</span>
<a name="l00455"></a>00455         <a class="code" href="group___l_p_c17xx___system___public___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (IRC_OSC *
<a name="l00456"></a>00456                           ((2 * ((LPC_SC-&gt;PLL0STAT &amp; 0x7FFF) + 1)))  /
<a name="l00457"></a>00457                           (((LPC_SC-&gt;PLL0STAT &gt;&gt; 16) &amp; 0xFF) + 1)    /
<a name="l00458"></a>00458                           ((LPC_SC-&gt;CCLKCFG &amp; 0xFF)+ 1));
<a name="l00459"></a>00459         <span class="keywordflow">break</span>;
<a name="l00460"></a>00460       <span class="keywordflow">case</span> 1:                                <span class="comment">/* Main oscillator =&gt; PLL0       */</span>
<a name="l00461"></a>00461         <a class="code" href="group___l_p_c17xx___system___public___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (OSC_CLK *
<a name="l00462"></a>00462                           ((2 * ((LPC_SC-&gt;PLL0STAT &amp; 0x7FFF) + 1)))  /
<a name="l00463"></a>00463                           (((LPC_SC-&gt;PLL0STAT &gt;&gt; 16) &amp; 0xFF) + 1)    /
<a name="l00464"></a>00464                           ((LPC_SC-&gt;CCLKCFG &amp; 0xFF)+ 1));
<a name="l00465"></a>00465         <span class="keywordflow">break</span>;
<a name="l00466"></a>00466       <span class="keywordflow">case</span> 2:                                <span class="comment">/* RTC oscillator =&gt; PLL0        */</span>
<a name="l00467"></a>00467         <a class="code" href="group___l_p_c17xx___system___public___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (RTC_CLK *
<a name="l00468"></a>00468                           ((2 * ((LPC_SC-&gt;PLL0STAT &amp; 0x7FFF) + 1)))  /
<a name="l00469"></a>00469                           (((LPC_SC-&gt;PLL0STAT &gt;&gt; 16) &amp; 0xFF) + 1)    /
<a name="l00470"></a>00470                           ((LPC_SC-&gt;CCLKCFG &amp; 0xFF)+ 1));
<a name="l00471"></a>00471         <span class="keywordflow">break</span>;
<a name="l00472"></a>00472     }
<a name="l00473"></a>00473   } <span class="keywordflow">else</span> {
<a name="l00474"></a>00474     <span class="keywordflow">switch</span> (LPC_SC-&gt;CLKSRCSEL &amp; 0x03) {
<a name="l00475"></a>00475       <span class="keywordflow">case</span> 0:                                <span class="comment">/* Int. RC oscillator =&gt; PLL0    */</span>
<a name="l00476"></a>00476       <span class="keywordflow">case</span> 3:                                <span class="comment">/* Reserved, default to Int. RC  */</span>
<a name="l00477"></a>00477         <a class="code" href="group___l_p_c17xx___system___public___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = IRC_OSC / ((LPC_SC-&gt;CCLKCFG &amp; 0xFF)+ 1);
<a name="l00478"></a>00478         <span class="keywordflow">break</span>;
<a name="l00479"></a>00479       <span class="keywordflow">case</span> 1:                                <span class="comment">/* Main oscillator =&gt; PLL0       */</span>
<a name="l00480"></a>00480         <a class="code" href="group___l_p_c17xx___system___public___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = OSC_CLK / ((LPC_SC-&gt;CCLKCFG &amp; 0xFF)+ 1);
<a name="l00481"></a>00481         <span class="keywordflow">break</span>;
<a name="l00482"></a>00482       <span class="keywordflow">case</span> 2:                                <span class="comment">/* RTC oscillator =&gt; PLL0        */</span>
<a name="l00483"></a>00483         <a class="code" href="group___l_p_c17xx___system___public___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = RTC_CLK / ((LPC_SC-&gt;CCLKCFG &amp; 0xFF)+ 1);
<a name="l00484"></a>00484         <span class="keywordflow">break</span>;
<a name="l00485"></a>00485     }
<a name="l00486"></a>00486   }
<a name="l00487"></a>00487 
<a name="l00488"></a>00488 }
<a name="l00489"></a>00489 
<a name="l00499"></a><a class="code" href="group___l_p_c17xx___system.html#ga93f514700ccf00d08dbdcff7f1224eb2">00499</a> <span class="keywordtype">void</span> <a class="code" href="group___l_p_c17xx___system___public___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Setup the microcontroller system. Initialize the System.">SystemInit</a> (<span class="keywordtype">void</span>)
<a name="l00500"></a>00500 {
<a name="l00501"></a>00501 <span class="preprocessor">#if (CLOCK_SETUP)                       </span><span class="comment">/* Clock Setup                        */</span>
<a name="l00502"></a>00502   LPC_SC-&gt;SCS       = SCS_Val;
<a name="l00503"></a>00503   <span class="keywordflow">if</span> (LPC_SC-&gt;SCS &amp; (1 &lt;&lt; 5)) {             <span class="comment">/* If Main Oscillator is enabled  */</span>
<a name="l00504"></a>00504     <span class="keywordflow">while</span> ((LPC_SC-&gt;SCS &amp; (1&lt;&lt;6)) == 0);<span class="comment">/* Wait for Oscillator to be ready    */</span>
<a name="l00505"></a>00505   }
<a name="l00506"></a>00506 
<a name="l00507"></a>00507   LPC_SC-&gt;CCLKCFG   = CCLKCFG_Val;      <span class="comment">/* Setup Clock Divider                */</span>
<a name="l00508"></a>00508   <span class="comment">/* Periphral clock must be selected before PLL0 enabling and connecting</span>
<a name="l00509"></a>00509 <span class="comment">   * - according errata.lpc1768-16.March.2010 -</span>
<a name="l00510"></a>00510 <span class="comment">   */</span>
<a name="l00511"></a>00511   LPC_SC-&gt;PCLKSEL0  = PCLKSEL0_Val;     <span class="comment">/* Peripheral Clock Selection         */</span>
<a name="l00512"></a>00512   LPC_SC-&gt;PCLKSEL1  = PCLKSEL1_Val;
<a name="l00513"></a>00513 
<a name="l00514"></a>00514 <span class="preprocessor">#if (PLL0_SETUP)</span>
<a name="l00515"></a>00515 <span class="preprocessor"></span>  LPC_SC-&gt;CLKSRCSEL = CLKSRCSEL_Val;    <span class="comment">/* Select Clock Source for PLL0       */</span>
<a name="l00516"></a>00516 
<a name="l00517"></a>00517   LPC_SC-&gt;PLL0CFG   = PLL0CFG_Val;      <span class="comment">/* configure PLL0                     */</span>
<a name="l00518"></a>00518   LPC_SC-&gt;PLL0FEED  = 0xAA;
<a name="l00519"></a>00519   LPC_SC-&gt;PLL0FEED  = 0x55;
<a name="l00520"></a>00520 
<a name="l00521"></a>00521   LPC_SC-&gt;PLL0CON   = 0x01;             <span class="comment">/* PLL0 Enable                        */</span>
<a name="l00522"></a>00522   LPC_SC-&gt;PLL0FEED  = 0xAA;
<a name="l00523"></a>00523   LPC_SC-&gt;PLL0FEED  = 0x55;
<a name="l00524"></a>00524   <span class="keywordflow">while</span> (!(LPC_SC-&gt;PLL0STAT &amp; (1&lt;&lt;26)));<span class="comment">/* Wait for PLOCK0                    */</span>
<a name="l00525"></a>00525 
<a name="l00526"></a>00526   LPC_SC-&gt;PLL0CON   = 0x03;             <span class="comment">/* PLL0 Enable &amp; Connect              */</span>
<a name="l00527"></a>00527   LPC_SC-&gt;PLL0FEED  = 0xAA;
<a name="l00528"></a>00528   LPC_SC-&gt;PLL0FEED  = 0x55;
<a name="l00529"></a>00529   <span class="keywordflow">while</span> (!(LPC_SC-&gt;PLL0STAT &amp; ((1&lt;&lt;25) | (1&lt;&lt;24))));<span class="comment">/* Wait for PLLC0_STAT &amp; PLLE0_STAT */</span>
<a name="l00530"></a>00530 <span class="preprocessor">#endif</span>
<a name="l00531"></a>00531 <span class="preprocessor"></span>
<a name="l00532"></a>00532 <span class="preprocessor">#if (PLL1_SETUP)</span>
<a name="l00533"></a>00533 <span class="preprocessor"></span>  LPC_SC-&gt;PLL1CFG   = PLL1CFG_Val;
<a name="l00534"></a>00534   LPC_SC-&gt;PLL1FEED  = 0xAA;
<a name="l00535"></a>00535   LPC_SC-&gt;PLL1FEED  = 0x55;
<a name="l00536"></a>00536 
<a name="l00537"></a>00537   LPC_SC-&gt;PLL1CON   = 0x01;             <span class="comment">/* PLL1 Enable                        */</span>
<a name="l00538"></a>00538   LPC_SC-&gt;PLL1FEED  = 0xAA;
<a name="l00539"></a>00539   LPC_SC-&gt;PLL1FEED  = 0x55;
<a name="l00540"></a>00540   <span class="keywordflow">while</span> (!(LPC_SC-&gt;PLL1STAT &amp; (1&lt;&lt;10)));<span class="comment">/* Wait for PLOCK1                    */</span>
<a name="l00541"></a>00541 
<a name="l00542"></a>00542   LPC_SC-&gt;PLL1CON   = 0x03;             <span class="comment">/* PLL1 Enable &amp; Connect              */</span>
<a name="l00543"></a>00543   LPC_SC-&gt;PLL1FEED  = 0xAA;
<a name="l00544"></a>00544   LPC_SC-&gt;PLL1FEED  = 0x55;
<a name="l00545"></a>00545   <span class="keywordflow">while</span> (!(LPC_SC-&gt;PLL1STAT &amp; ((1&lt;&lt; 9) | (1&lt;&lt; 8))));<span class="comment">/* Wait for PLLC1_STAT &amp; PLLE1_STAT */</span>
<a name="l00546"></a>00546 <span class="preprocessor">#else</span>
<a name="l00547"></a>00547 <span class="preprocessor"></span>  LPC_SC-&gt;USBCLKCFG = USBCLKCFG_Val;    <span class="comment">/* Setup USB Clock Divider            */</span>
<a name="l00548"></a>00548 <span class="preprocessor">#endif</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span>  LPC_SC-&gt;PCONP     = PCONP_Val;        <span class="comment">/* Power Control for Peripherals      */</span>
<a name="l00550"></a>00550 
<a name="l00551"></a>00551   LPC_SC-&gt;CLKOUTCFG = CLKOUTCFG_Val;    <span class="comment">/* Clock Output Configuration         */</span>
<a name="l00552"></a>00552 <span class="preprocessor">#endif</span>
<a name="l00553"></a>00553 <span class="preprocessor"></span>
<a name="l00554"></a>00554 <span class="preprocessor">#if (FLASH_SETUP == 1)                  </span><span class="comment">/* Flash Accelerator Setup            */</span>
<a name="l00555"></a>00555   LPC_SC-&gt;FLASHCFG  = FLASHCFG_Val;
<a name="l00556"></a>00556 <span class="preprocessor">#endif</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span>
<a name="l00558"></a>00558 <span class="comment">//  Set Vector table offset value</span>
<a name="l00559"></a>00559 <span class="preprocessor">#if (__RAM_MODE__==1)</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span>  <a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR  = 0x10000000 &amp; 0x3FFFFF80;
<a name="l00561"></a>00561 <span class="preprocessor">#else</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span>  <a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR  = 0x00000000 &amp; 0x3FFFFF80;
<a name="l00563"></a>00563 <span class="preprocessor">#endif</span>
<a name="l00564"></a>00564 <span class="preprocessor"></span>}
<a name="l00565"></a>00565 
</pre></div></div><!-- contents -->
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="system___l_p_c17xx_8c.html">system_LPC17xx.c</a>      </li>

    <li class="footer">Generated on Sun Feb 5 2012 18:06:00 for My Project by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
