

================================================================
== Vitis HLS Report for 'accelerator_1437_Pipeline_VITIS_LOOP_235_1'
================================================================
* Date:           Sat Apr 12 12:19:14 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.878 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       15|       15|  0.150 us|  0.150 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_235_1  |       13|       13|         5|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    5|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|     353|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     353|    222|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_mulsub_25s_8ns_42s_42_4_1_U756  |mac_mulsub_25s_8ns_42s_42_4_1  |  i0 - i1 * i2|
    |mac_mulsub_25s_8ns_42s_42_4_1_U757  |mac_mulsub_25s_8ns_42s_42_4_1  |  i0 - i1 * i2|
    |mac_mulsub_25s_8ns_42s_42_4_1_U758  |mac_mulsub_25s_8ns_42s_42_4_1  |  i0 - i1 * i2|
    |mac_mulsub_25s_8ns_42s_42_4_1_U759  |mac_mulsub_25s_8ns_42s_42_4_1  |  i0 - i1 * i2|
    |mac_mulsub_25s_8ns_42s_42_4_1_U760  |mac_mulsub_25s_8ns_42s_42_4_1  |  i0 - i1 * i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln235_fu_221_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln235_fu_215_p2  |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  26|           9|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_41_fu_58               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |biases_l3_addr_reg_461            |   4|   0|    4|          0|
    |i_41_fu_58                        |   4|   0|    4|          0|
    |weights_l3_0_addr_reg_417         |   4|   0|    4|          0|
    |weights_l3_1_addr_reg_428         |   4|   0|    4|          0|
    |weights_l3_2_addr_reg_439         |   4|   0|    4|          0|
    |weights_l3_3_addr_reg_450         |   4|   0|    4|          0|
    |biases_l3_addr_reg_461            |  64|  32|    4|          0|
    |weights_l3_0_addr_reg_417         |  64|  32|    4|          0|
    |weights_l3_1_addr_reg_428         |  64|  32|    4|          0|
    |weights_l3_2_addr_reg_439         |  64|  32|    4|          0|
    |weights_l3_3_addr_reg_450         |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 353| 160|   53|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_235_1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_235_1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_235_1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_235_1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_235_1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_235_1|  return value|
|weights_l3_3_address0        |  out|    4|   ap_memory|                                 weights_l3_3|         array|
|weights_l3_3_ce0             |  out|    1|   ap_memory|                                 weights_l3_3|         array|
|weights_l3_3_we0             |  out|    1|   ap_memory|                                 weights_l3_3|         array|
|weights_l3_3_d0              |  out|   25|   ap_memory|                                 weights_l3_3|         array|
|weights_l3_3_address1        |  out|    4|   ap_memory|                                 weights_l3_3|         array|
|weights_l3_3_ce1             |  out|    1|   ap_memory|                                 weights_l3_3|         array|
|weights_l3_3_q1              |   in|   25|   ap_memory|                                 weights_l3_3|         array|
|weights_l3_2_address0        |  out|    4|   ap_memory|                                 weights_l3_2|         array|
|weights_l3_2_ce0             |  out|    1|   ap_memory|                                 weights_l3_2|         array|
|weights_l3_2_we0             |  out|    1|   ap_memory|                                 weights_l3_2|         array|
|weights_l3_2_d0              |  out|   25|   ap_memory|                                 weights_l3_2|         array|
|weights_l3_2_address1        |  out|    4|   ap_memory|                                 weights_l3_2|         array|
|weights_l3_2_ce1             |  out|    1|   ap_memory|                                 weights_l3_2|         array|
|weights_l3_2_q1              |   in|   25|   ap_memory|                                 weights_l3_2|         array|
|weights_l3_1_address0        |  out|    4|   ap_memory|                                 weights_l3_1|         array|
|weights_l3_1_ce0             |  out|    1|   ap_memory|                                 weights_l3_1|         array|
|weights_l3_1_we0             |  out|    1|   ap_memory|                                 weights_l3_1|         array|
|weights_l3_1_d0              |  out|   25|   ap_memory|                                 weights_l3_1|         array|
|weights_l3_1_address1        |  out|    4|   ap_memory|                                 weights_l3_1|         array|
|weights_l3_1_ce1             |  out|    1|   ap_memory|                                 weights_l3_1|         array|
|weights_l3_1_q1              |   in|   25|   ap_memory|                                 weights_l3_1|         array|
|weights_l3_0_address0        |  out|    4|   ap_memory|                                 weights_l3_0|         array|
|weights_l3_0_ce0             |  out|    1|   ap_memory|                                 weights_l3_0|         array|
|weights_l3_0_we0             |  out|    1|   ap_memory|                                 weights_l3_0|         array|
|weights_l3_0_d0              |  out|   25|   ap_memory|                                 weights_l3_0|         array|
|weights_l3_0_address1        |  out|    4|   ap_memory|                                 weights_l3_0|         array|
|weights_l3_0_ce1             |  out|    1|   ap_memory|                                 weights_l3_0|         array|
|weights_l3_0_q1              |   in|   25|   ap_memory|                                 weights_l3_0|         array|
|update_temp_mat_78_address0  |  out|    4|   ap_memory|                           update_temp_mat_78|         array|
|update_temp_mat_78_ce0       |  out|    1|   ap_memory|                           update_temp_mat_78|         array|
|update_temp_mat_78_q0        |   in|   25|   ap_memory|                           update_temp_mat_78|         array|
|update_temp_mat_79_address0  |  out|    4|   ap_memory|                           update_temp_mat_79|         array|
|update_temp_mat_79_ce0       |  out|    1|   ap_memory|                           update_temp_mat_79|         array|
|update_temp_mat_79_q0        |   in|   25|   ap_memory|                           update_temp_mat_79|         array|
|update_temp_mat_80_address0  |  out|    4|   ap_memory|                           update_temp_mat_80|         array|
|update_temp_mat_80_ce0       |  out|    1|   ap_memory|                           update_temp_mat_80|         array|
|update_temp_mat_80_q0        |   in|   25|   ap_memory|                           update_temp_mat_80|         array|
|update_temp_mat_81_address0  |  out|    4|   ap_memory|                           update_temp_mat_81|         array|
|update_temp_mat_81_ce0       |  out|    1|   ap_memory|                           update_temp_mat_81|         array|
|update_temp_mat_81_q0        |   in|   25|   ap_memory|                           update_temp_mat_81|         array|
|final_error_0_address0       |  out|    4|   ap_memory|                                final_error_0|         array|
|final_error_0_ce0            |  out|    1|   ap_memory|                                final_error_0|         array|
|final_error_0_q0             |   in|   25|   ap_memory|                                final_error_0|         array|
|biases_l3_address0           |  out|    4|   ap_memory|                                    biases_l3|         array|
|biases_l3_ce0                |  out|    1|   ap_memory|                                    biases_l3|         array|
|biases_l3_we0                |  out|    1|   ap_memory|                                    biases_l3|         array|
|biases_l3_d0                 |  out|   25|   ap_memory|                                    biases_l3|         array|
|biases_l3_address1           |  out|    4|   ap_memory|                                    biases_l3|         array|
|biases_l3_ce1                |  out|    1|   ap_memory|                                    biases_l3|         array|
|biases_l3_q1                 |   in|   25|   ap_memory|                                    biases_l3|         array|
+-----------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_41 = alloca i32 1" [../layer.h:235->../accelerator.h:152]   --->   Operation 8 'alloca' 'i_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln235 = store i4 0, i4 %i_41" [../layer.h:235->../accelerator.h:152]   --->   Operation 9 'store' 'store_ln235' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_237_2.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i4 %i_41" [../layer.h:235->../accelerator.h:152]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.86ns)   --->   "%icmp_ln235 = icmp_eq  i4 %i, i4 10" [../layer.h:235->../accelerator.h:152]   --->   Operation 12 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.86ns)   --->   "%add_ln235 = add i4 %i, i4 1" [../layer.h:235->../accelerator.h:152]   --->   Operation 13 'add' 'add_ln235' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln235 = br i1 %icmp_ln235, void %VITIS_LOOP_237_2.i.split, void %_Z16updateWeightBiasILi4ELi10EEvRSt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERS0_IS4_XT0_EERKS0_IS0_IS4_Lm1EEXT_EERKS0_ISA_XT0_EES4_.exit.exitStub" [../layer.h:235->../accelerator.h:152]   --->   Operation 14 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i4 %i" [../layer.h:235->../accelerator.h:152]   --->   Operation 15 'zext' 'zext_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%update_temp_mat_78_addr = getelementptr i25 %update_temp_mat_78, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:152]   --->   Operation 16 'getelementptr' 'update_temp_mat_78_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.79ns)   --->   "%update_temp_mat_78_load = load i4 %update_temp_mat_78_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 17 'load' 'update_temp_mat_78_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_l3_0_addr = getelementptr i25 %weights_l3_0, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:152]   --->   Operation 18 'getelementptr' 'weights_l3_0_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%update_temp_mat_79_addr = getelementptr i25 %update_temp_mat_79, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:152]   --->   Operation 19 'getelementptr' 'update_temp_mat_79_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_l3_1_addr = getelementptr i25 %weights_l3_1, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:152]   --->   Operation 20 'getelementptr' 'weights_l3_1_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%update_temp_mat_80_addr = getelementptr i25 %update_temp_mat_80, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:152]   --->   Operation 21 'getelementptr' 'update_temp_mat_80_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weights_l3_2_addr = getelementptr i25 %weights_l3_2, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:152]   --->   Operation 22 'getelementptr' 'weights_l3_2_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%update_temp_mat_81_addr = getelementptr i25 %update_temp_mat_81, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:152]   --->   Operation 23 'getelementptr' 'update_temp_mat_81_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.79ns)   --->   "%update_temp_mat_79_load = load i4 %update_temp_mat_79_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 24 'load' 'update_temp_mat_79_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 25 [2/2] (0.79ns)   --->   "%update_temp_mat_80_load = load i4 %update_temp_mat_80_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 25 'load' 'update_temp_mat_80_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 26 [2/2] (0.79ns)   --->   "%update_temp_mat_81_load = load i4 %update_temp_mat_81_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 26 'load' 'update_temp_mat_81_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weights_l3_3_addr = getelementptr i25 %weights_l3_3, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:152]   --->   Operation 27 'getelementptr' 'weights_l3_3_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%final_error_0_addr = getelementptr i25 %final_error_0, i64 0, i64 %zext_ln235" [../layer.h:248->../accelerator.h:152]   --->   Operation 28 'getelementptr' 'final_error_0_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.79ns)   --->   "%final_error_0_load = load i4 %final_error_0_addr" [../layer.h:248->../accelerator.h:152]   --->   Operation 29 'load' 'final_error_0_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%biases_l3_addr = getelementptr i25 %biases_l3, i64 0, i64 %zext_ln235" [../layer.h:248->../accelerator.h:152]   --->   Operation 30 'getelementptr' 'biases_l3_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln235 = store i4 %add_ln235, i4 %i_41" [../layer.h:235->../accelerator.h:152]   --->   Operation 31 'store' 'store_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 32 [1/2] (0.79ns)   --->   "%update_temp_mat_78_load = load i4 %update_temp_mat_78_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 32 'load' 'update_temp_mat_78_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln241 = sext i25 %update_temp_mat_78_load" [../layer.h:241->../accelerator.h:152]   --->   Operation 33 'sext' 'sext_ln241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241)   --->   "%mul_ln241 = mul i34 %sext_ln241, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 34 'mul' 'mul_ln241' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/2] (0.79ns)   --->   "%update_temp_mat_79_load = load i4 %update_temp_mat_79_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 35 'load' 'update_temp_mat_79_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln241_17 = sext i25 %update_temp_mat_79_load" [../layer.h:241->../accelerator.h:152]   --->   Operation 36 'sext' 'sext_ln241_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_8)   --->   "%mul_ln241_8 = mul i34 %sext_ln241_17, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 37 'mul' 'mul_ln241_8' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/2] (0.79ns)   --->   "%update_temp_mat_80_load = load i4 %update_temp_mat_80_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 38 'load' 'update_temp_mat_80_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln241_19 = sext i25 %update_temp_mat_80_load" [../layer.h:241->../accelerator.h:152]   --->   Operation 39 'sext' 'sext_ln241_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_9)   --->   "%mul_ln241_9 = mul i34 %sext_ln241_19, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 40 'mul' 'mul_ln241_9' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/2] (0.79ns)   --->   "%update_temp_mat_81_load = load i4 %update_temp_mat_81_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 41 'load' 'update_temp_mat_81_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln241_21 = sext i25 %update_temp_mat_81_load" [../layer.h:241->../accelerator.h:152]   --->   Operation 42 'sext' 'sext_ln241_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_10)   --->   "%mul_ln241_10 = mul i34 %sext_ln241_21, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 43 'mul' 'mul_ln241_10' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/2] (0.79ns)   --->   "%final_error_0_load = load i4 %final_error_0_addr" [../layer.h:248->../accelerator.h:152]   --->   Operation 44 'load' 'final_error_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln248 = sext i25 %final_error_0_load" [../layer.h:248->../accelerator.h:152]   --->   Operation 45 'sext' 'sext_ln248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [3/3] (1.08ns) (grouped into DSP with root node sub_ln248)   --->   "%mul_ln248 = mul i34 %sext_ln248, i34 131" [../layer.h:248->../accelerator.h:152]   --->   Operation 46 'mul' 'mul_ln248' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 47 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241)   --->   "%mul_ln241 = mul i34 %sext_ln241, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 47 'mul' 'mul_ln241' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [2/2] (0.79ns)   --->   "%weights_l3_0_load = load i4 %weights_l3_0_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 48 'load' 'weights_l3_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 49 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_8)   --->   "%mul_ln241_8 = mul i34 %sext_ln241_17, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 49 'mul' 'mul_ln241_8' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_9)   --->   "%mul_ln241_9 = mul i34 %sext_ln241_19, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 50 'mul' 'mul_ln241_9' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_10)   --->   "%mul_ln241_10 = mul i34 %sext_ln241_21, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 51 'mul' 'mul_ln241_10' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [2/2] (0.79ns)   --->   "%weights_l3_1_load = load i4 %weights_l3_1_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 52 'load' 'weights_l3_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 53 [2/2] (0.79ns)   --->   "%weights_l3_2_load = load i4 %weights_l3_2_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 53 'load' 'weights_l3_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 54 [2/2] (0.79ns)   --->   "%weights_l3_3_load = load i4 %weights_l3_3_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 54 'load' 'weights_l3_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 55 [2/3] (1.08ns) (grouped into DSP with root node sub_ln248)   --->   "%mul_ln248 = mul i34 %sext_ln248, i34 131" [../layer.h:248->../accelerator.h:152]   --->   Operation 55 'mul' 'mul_ln248' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [2/2] (0.79ns)   --->   "%biases_l3_load = load i4 %biases_l3_addr" [../layer.h:248->../accelerator.h:152]   --->   Operation 56 'load' 'biases_l3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 1.62>
ST_4 : Operation 57 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241)   --->   "%mul_ln241 = mul i34 %sext_ln241, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 57 'mul' 'mul_ln241' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/2] (0.79ns)   --->   "%weights_l3_0_load = load i4 %weights_l3_0_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 58 'load' 'weights_l3_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l3_0_load, i17 0" [../layer.h:241->../accelerator.h:152]   --->   Operation 59 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241)   --->   "%sext_ln241_16 = sext i34 %mul_ln241" [../layer.h:241->../accelerator.h:152]   --->   Operation 60 'sext' 'sext_ln241_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241 = sub i42 %shl_ln7, i42 %sext_ln241_16" [../layer.h:241->../accelerator.h:152]   --->   Operation 61 'sub' 'sub_ln241' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_8)   --->   "%mul_ln241_8 = mul i34 %sext_ln241_17, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 62 'mul' 'mul_ln241_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_8)   --->   "%sext_ln241_18 = sext i34 %mul_ln241_8" [../layer.h:241->../accelerator.h:152]   --->   Operation 63 'sext' 'sext_ln241_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_9)   --->   "%mul_ln241_9 = mul i34 %sext_ln241_19, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 64 'mul' 'mul_ln241_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_9)   --->   "%sext_ln241_20 = sext i34 %mul_ln241_9" [../layer.h:241->../accelerator.h:152]   --->   Operation 65 'sext' 'sext_ln241_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_10)   --->   "%mul_ln241_10 = mul i34 %sext_ln241_21, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 66 'mul' 'mul_ln241_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_10)   --->   "%sext_ln241_22 = sext i34 %mul_ln241_10" [../layer.h:241->../accelerator.h:152]   --->   Operation 67 'sext' 'sext_ln241_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (0.79ns)   --->   "%weights_l3_1_load = load i4 %weights_l3_1_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 68 'load' 'weights_l3_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln241_8 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l3_1_load, i17 0" [../layer.h:241->../accelerator.h:152]   --->   Operation 69 'bitconcatenate' 'shl_ln241_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_8 = sub i42 %shl_ln241_8, i42 %sext_ln241_18" [../layer.h:241->../accelerator.h:152]   --->   Operation 70 'sub' 'sub_ln241_8' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/2] (0.79ns)   --->   "%weights_l3_2_load = load i4 %weights_l3_2_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 71 'load' 'weights_l3_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln241_9 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l3_2_load, i17 0" [../layer.h:241->../accelerator.h:152]   --->   Operation 72 'bitconcatenate' 'shl_ln241_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_9 = sub i42 %shl_ln241_9, i42 %sext_ln241_20" [../layer.h:241->../accelerator.h:152]   --->   Operation 73 'sub' 'sub_ln241_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/2] (0.79ns)   --->   "%weights_l3_3_load = load i4 %weights_l3_3_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 74 'load' 'weights_l3_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln241_s = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l3_3_load, i17 0" [../layer.h:241->../accelerator.h:152]   --->   Operation 75 'bitconcatenate' 'shl_ln241_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_10 = sub i42 %shl_ln241_s, i42 %sext_ln241_22" [../layer.h:241->../accelerator.h:152]   --->   Operation 76 'sub' 'sub_ln241_10' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/3] (0.00ns) (grouped into DSP with root node sub_ln248)   --->   "%mul_ln248 = mul i34 %sext_ln248, i34 131" [../layer.h:248->../accelerator.h:152]   --->   Operation 77 'mul' 'mul_ln248' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [1/2] (0.79ns)   --->   "%biases_l3_load = load i4 %biases_l3_addr" [../layer.h:248->../accelerator.h:152]   --->   Operation 78 'load' 'biases_l3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %biases_l3_load, i17 0" [../layer.h:248->../accelerator.h:152]   --->   Operation 79 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into DSP with root node sub_ln248)   --->   "%sext_ln248_2 = sext i34 %mul_ln248" [../layer.h:248->../accelerator.h:152]   --->   Operation 80 'sext' 'sext_ln248_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln248 = sub i42 %shl_ln8, i42 %sext_ln248_2" [../layer.h:248->../accelerator.h:152]   --->   Operation 81 'sub' 'sub_ln248' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (icmp_ln235)> <Delay = 0.48>

State 5 <SV = 4> <Delay = 1.62>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln235 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:235->../accelerator.h:152]   --->   Operation 82 'specpipeline' 'specpipeline_ln235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln235 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../layer.h:235->../accelerator.h:152]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_94" [../layer.h:235->../accelerator.h:152]   --->   Operation 84 'specloopname' 'specloopname_ln235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241 = sub i42 %shl_ln7, i42 %sext_ln241_16" [../layer.h:241->../accelerator.h:152]   --->   Operation 85 'sub' 'sub_ln241' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241, i32 17, i32 41" [../layer.h:241->../accelerator.h:152]   --->   Operation 86 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_8 = sub i42 %shl_ln241_8, i42 %sext_ln241_18" [../layer.h:241->../accelerator.h:152]   --->   Operation 87 'sub' 'sub_ln241_8' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln241_8 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_8, i32 17, i32 41" [../layer.h:241->../accelerator.h:152]   --->   Operation 88 'partselect' 'trunc_ln241_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_9 = sub i42 %shl_ln241_9, i42 %sext_ln241_20" [../layer.h:241->../accelerator.h:152]   --->   Operation 89 'sub' 'sub_ln241_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln241_9 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_9, i32 17, i32 41" [../layer.h:241->../accelerator.h:152]   --->   Operation 90 'partselect' 'trunc_ln241_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_10 = sub i42 %shl_ln241_s, i42 %sext_ln241_22" [../layer.h:241->../accelerator.h:152]   --->   Operation 91 'sub' 'sub_ln241_10' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln241_s = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_10, i32 17, i32 41" [../layer.h:241->../accelerator.h:152]   --->   Operation 92 'partselect' 'trunc_ln241_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln, i4 %weights_l3_0_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 93 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 94 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_8, i4 %weights_l3_1_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 94 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 95 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_9, i4 %weights_l3_2_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 95 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 96 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_s, i4 %weights_l3_3_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 96 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 97 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln248 = sub i42 %shl_ln8, i42 %sext_ln248_2" [../layer.h:248->../accelerator.h:152]   --->   Operation 97 'sub' 'sub_ln248' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln248, i32 17, i32 41" [../layer.h:248->../accelerator.h:152]   --->   Operation 98 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.79ns)   --->   "%store_ln248 = store i25 %trunc_ln1, i4 %biases_l3_addr" [../layer.h:248->../accelerator.h:152]   --->   Operation 99 'store' 'store_ln248' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln235 = br void %VITIS_LOOP_237_2.i" [../layer.h:235->../accelerator.h:152]   --->   Operation 100 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights_l3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ weights_l3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ weights_l3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ weights_l3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_78]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_79]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_80]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ update_temp_mat_81]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ final_error_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ biases_l3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_41                    (alloca           ) [ 010000]
store_ln235             (store            ) [ 000000]
br_ln0                  (br               ) [ 000000]
i                       (load             ) [ 000000]
icmp_ln235              (icmp             ) [ 011110]
add_ln235               (add              ) [ 000000]
br_ln235                (br               ) [ 000000]
zext_ln235              (zext             ) [ 000000]
update_temp_mat_78_addr (getelementptr    ) [ 011000]
weights_l3_0_addr       (getelementptr    ) [ 011111]
update_temp_mat_79_addr (getelementptr    ) [ 011000]
weights_l3_1_addr       (getelementptr    ) [ 011111]
update_temp_mat_80_addr (getelementptr    ) [ 011000]
weights_l3_2_addr       (getelementptr    ) [ 011111]
update_temp_mat_81_addr (getelementptr    ) [ 011000]
weights_l3_3_addr       (getelementptr    ) [ 011111]
final_error_0_addr      (getelementptr    ) [ 011000]
biases_l3_addr          (getelementptr    ) [ 011111]
store_ln235             (store            ) [ 000000]
update_temp_mat_78_load (load             ) [ 000000]
sext_ln241              (sext             ) [ 010110]
update_temp_mat_79_load (load             ) [ 000000]
sext_ln241_17           (sext             ) [ 010110]
update_temp_mat_80_load (load             ) [ 000000]
sext_ln241_19           (sext             ) [ 010110]
update_temp_mat_81_load (load             ) [ 000000]
sext_ln241_21           (sext             ) [ 010110]
final_error_0_load      (load             ) [ 000000]
sext_ln248              (sext             ) [ 010110]
mul_ln241               (mul              ) [ 000000]
weights_l3_0_load       (load             ) [ 000000]
shl_ln7                 (bitconcatenate   ) [ 010001]
sext_ln241_16           (sext             ) [ 010001]
mul_ln241_8             (mul              ) [ 000000]
sext_ln241_18           (sext             ) [ 010001]
mul_ln241_9             (mul              ) [ 000000]
sext_ln241_20           (sext             ) [ 010001]
mul_ln241_10            (mul              ) [ 000000]
sext_ln241_22           (sext             ) [ 010001]
weights_l3_1_load       (load             ) [ 000000]
shl_ln241_8             (bitconcatenate   ) [ 010001]
weights_l3_2_load       (load             ) [ 000000]
shl_ln241_9             (bitconcatenate   ) [ 010001]
weights_l3_3_load       (load             ) [ 000000]
shl_ln241_s             (bitconcatenate   ) [ 010001]
mul_ln248               (mul              ) [ 000000]
biases_l3_load          (load             ) [ 000000]
shl_ln8                 (bitconcatenate   ) [ 010001]
sext_ln248_2            (sext             ) [ 010001]
specpipeline_ln235      (specpipeline     ) [ 000000]
speclooptripcount_ln235 (speclooptripcount) [ 000000]
specloopname_ln235      (specloopname     ) [ 000000]
sub_ln241               (sub              ) [ 000000]
trunc_ln                (partselect       ) [ 000000]
sub_ln241_8             (sub              ) [ 000000]
trunc_ln241_8           (partselect       ) [ 000000]
sub_ln241_9             (sub              ) [ 000000]
trunc_ln241_9           (partselect       ) [ 000000]
sub_ln241_10            (sub              ) [ 000000]
trunc_ln241_s           (partselect       ) [ 000000]
store_ln241             (store            ) [ 000000]
store_ln241             (store            ) [ 000000]
store_ln241             (store            ) [ 000000]
store_ln241             (store            ) [ 000000]
sub_ln248               (sub              ) [ 000000]
trunc_ln1               (partselect       ) [ 000000]
store_ln248             (store            ) [ 000000]
br_ln235                (br               ) [ 000000]
ret_ln0                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights_l3_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_l3_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_l3_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_l3_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_l3_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_l3_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights_l3_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_l3_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="update_temp_mat_78">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_78"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="update_temp_mat_79">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_79"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="update_temp_mat_80">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_80"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="update_temp_mat_81">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_temp_mat_81"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="final_error_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="biases_l3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_l3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i25.i17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_94"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_41_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_41/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="update_temp_mat_78_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="25" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_78_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="0"/>
<pin id="71" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_78_load/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="weights_l3_0_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="25" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="4" slack="0"/>
<pin id="79" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_l3_0_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="update_temp_mat_79_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="25" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_79_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="weights_l3_1_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="25" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_l3_1_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="update_temp_mat_80_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="25" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_80_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="weights_l3_2_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="25" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="0"/>
<pin id="107" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_l3_2_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="update_temp_mat_81_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="25" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_81_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_79_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_80_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_temp_mat_81_load/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="weights_l3_3_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="25" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_l3_3_addr/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="final_error_0_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="25" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="final_error_0_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_error_0_load/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="biases_l3_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="25" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="4" slack="0"/>
<pin id="159" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases_l3_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="4"/>
<pin id="164" dir="0" index="1" bw="25" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2"/>
<pin id="167" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="168" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="169" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="170" dir="1" index="7" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights_l3_0_load/3 store_ln241/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="4"/>
<pin id="173" dir="0" index="1" bw="25" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2"/>
<pin id="176" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="177" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="178" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="179" dir="1" index="7" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights_l3_1_load/3 store_ln241/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="4"/>
<pin id="182" dir="0" index="1" bw="25" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2"/>
<pin id="185" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="186" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="187" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="188" dir="1" index="7" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights_l3_2_load/3 store_ln241/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="4"/>
<pin id="191" dir="0" index="1" bw="25" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="2"/>
<pin id="194" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="195" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="196" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="197" dir="1" index="7" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights_l3_3_load/3 store_ln241/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="4"/>
<pin id="200" dir="0" index="1" bw="25" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2"/>
<pin id="203" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="204" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="205" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="206" dir="1" index="7" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="biases_l3_load/3 store_ln248/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln235_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln235_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln235/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln235_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln235/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln235_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln235/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln235_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sext_ln241_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="25" slack="0"/>
<pin id="248" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln241/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sext_ln241_17_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="25" slack="0"/>
<pin id="252" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln241_17/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln241_19_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="25" slack="0"/>
<pin id="256" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln241_19/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sext_ln241_21_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="25" slack="0"/>
<pin id="260" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln241_21/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sext_ln248_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="25" slack="0"/>
<pin id="264" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln248/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="shl_ln7_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="42" slack="0"/>
<pin id="268" dir="0" index="1" bw="25" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln7/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="shl_ln241_8_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="42" slack="0"/>
<pin id="276" dir="0" index="1" bw="25" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln241_8/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="shl_ln241_9_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="42" slack="0"/>
<pin id="284" dir="0" index="1" bw="25" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln241_9/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="shl_ln241_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="42" slack="0"/>
<pin id="292" dir="0" index="1" bw="25" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln241_s/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="shl_ln8_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="42" slack="0"/>
<pin id="300" dir="0" index="1" bw="25" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln8/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="25" slack="0"/>
<pin id="308" dir="0" index="1" bw="42" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="0" index="3" bw="7" slack="0"/>
<pin id="311" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln241_8_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="25" slack="0"/>
<pin id="318" dir="0" index="1" bw="42" slack="0"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="0" index="3" bw="7" slack="0"/>
<pin id="321" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln241_8/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln241_9_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="25" slack="0"/>
<pin id="328" dir="0" index="1" bw="42" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="0"/>
<pin id="330" dir="0" index="3" bw="7" slack="0"/>
<pin id="331" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln241_9/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln241_s_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="25" slack="0"/>
<pin id="338" dir="0" index="1" bw="42" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="0" index="3" bw="7" slack="0"/>
<pin id="341" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln241_s/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="25" slack="0"/>
<pin id="348" dir="0" index="1" bw="42" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="0" index="3" bw="7" slack="0"/>
<pin id="351" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/5 "/>
</bind>
</comp>

<comp id="356" class="1007" name="grp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="25" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="0" index="2" bw="42" slack="0"/>
<pin id="360" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln241/2 sext_ln241_16/4 sub_ln241/4 "/>
</bind>
</comp>

<comp id="365" class="1007" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="25" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="0" index="2" bw="42" slack="0"/>
<pin id="369" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln241_8/2 sext_ln241_18/4 sub_ln241_8/4 "/>
</bind>
</comp>

<comp id="374" class="1007" name="grp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="25" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="0" index="2" bw="42" slack="0"/>
<pin id="378" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln241_9/2 sext_ln241_20/4 sub_ln241_9/4 "/>
</bind>
</comp>

<comp id="383" class="1007" name="grp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="25" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="0" index="2" bw="42" slack="0"/>
<pin id="387" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln241_10/2 sext_ln241_22/4 sub_ln241_10/4 "/>
</bind>
</comp>

<comp id="392" class="1007" name="grp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="25" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="0" index="2" bw="42" slack="0"/>
<pin id="396" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln248/2 sext_ln248_2/4 sub_ln248/4 "/>
</bind>
</comp>

<comp id="401" class="1005" name="i_41_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_41 "/>
</bind>
</comp>

<comp id="408" class="1005" name="icmp_ln235_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="3"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln235 "/>
</bind>
</comp>

<comp id="412" class="1005" name="update_temp_mat_78_addr_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="1"/>
<pin id="414" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_78_addr "/>
</bind>
</comp>

<comp id="417" class="1005" name="weights_l3_0_addr_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="2"/>
<pin id="419" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="weights_l3_0_addr "/>
</bind>
</comp>

<comp id="423" class="1005" name="update_temp_mat_79_addr_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="1"/>
<pin id="425" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_79_addr "/>
</bind>
</comp>

<comp id="428" class="1005" name="weights_l3_1_addr_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="2"/>
<pin id="430" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="weights_l3_1_addr "/>
</bind>
</comp>

<comp id="434" class="1005" name="update_temp_mat_80_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="1"/>
<pin id="436" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_80_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="weights_l3_2_addr_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="2"/>
<pin id="441" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="weights_l3_2_addr "/>
</bind>
</comp>

<comp id="445" class="1005" name="update_temp_mat_81_addr_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="1"/>
<pin id="447" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="update_temp_mat_81_addr "/>
</bind>
</comp>

<comp id="450" class="1005" name="weights_l3_3_addr_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="2"/>
<pin id="452" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="weights_l3_3_addr "/>
</bind>
</comp>

<comp id="456" class="1005" name="final_error_0_addr_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="1"/>
<pin id="458" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="final_error_0_addr "/>
</bind>
</comp>

<comp id="461" class="1005" name="biases_l3_addr_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="2"/>
<pin id="463" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="biases_l3_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="sext_ln241_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="34" slack="1"/>
<pin id="469" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln241 "/>
</bind>
</comp>

<comp id="472" class="1005" name="sext_ln241_17_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="34" slack="1"/>
<pin id="474" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln241_17 "/>
</bind>
</comp>

<comp id="477" class="1005" name="sext_ln241_19_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="34" slack="1"/>
<pin id="479" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln241_19 "/>
</bind>
</comp>

<comp id="482" class="1005" name="sext_ln241_21_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="34" slack="1"/>
<pin id="484" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln241_21 "/>
</bind>
</comp>

<comp id="487" class="1005" name="sext_ln248_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="34" slack="1"/>
<pin id="489" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln248 "/>
</bind>
</comp>

<comp id="492" class="1005" name="shl_ln7_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="42" slack="1"/>
<pin id="494" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln7 "/>
</bind>
</comp>

<comp id="497" class="1005" name="shl_ln241_8_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="42" slack="1"/>
<pin id="499" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln241_8 "/>
</bind>
</comp>

<comp id="502" class="1005" name="shl_ln241_9_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="42" slack="1"/>
<pin id="504" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln241_9 "/>
</bind>
</comp>

<comp id="507" class="1005" name="shl_ln241_s_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="42" slack="1"/>
<pin id="509" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln241_s "/>
</bind>
</comp>

<comp id="512" class="1005" name="shl_ln8_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="42" slack="1"/>
<pin id="514" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="28" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="82" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="96" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="110" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="212" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="212" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="236"><net_src comp="227" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="238"><net_src comp="227" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="239"><net_src comp="227" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="240"><net_src comp="227" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="245"><net_src comp="221" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="69" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="117" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="123" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="129" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="149" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="162" pin="7"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="171" pin="7"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="180" pin="7"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="34" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="189" pin="7"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="32" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="198" pin="7"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="54" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="314"><net_src comp="56" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="315"><net_src comp="306" pin="4"/><net_sink comp="162" pin=1"/></net>

<net id="322"><net_src comp="52" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="54" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="324"><net_src comp="56" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="325"><net_src comp="316" pin="4"/><net_sink comp="171" pin=1"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="54" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="334"><net_src comp="56" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="335"><net_src comp="326" pin="4"/><net_sink comp="180" pin=1"/></net>

<net id="342"><net_src comp="52" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="54" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="344"><net_src comp="56" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="345"><net_src comp="336" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="54" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="354"><net_src comp="56" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="355"><net_src comp="346" pin="4"/><net_sink comp="198" pin=1"/></net>

<net id="361"><net_src comp="246" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="30" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="266" pin="3"/><net_sink comp="356" pin=2"/></net>

<net id="364"><net_src comp="356" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="370"><net_src comp="250" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="30" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="274" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="373"><net_src comp="365" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="379"><net_src comp="254" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="30" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="282" pin="3"/><net_sink comp="374" pin=2"/></net>

<net id="382"><net_src comp="374" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="388"><net_src comp="258" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="30" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="290" pin="3"/><net_sink comp="383" pin=2"/></net>

<net id="391"><net_src comp="383" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="397"><net_src comp="262" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="30" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="298" pin="3"/><net_sink comp="392" pin=2"/></net>

<net id="400"><net_src comp="392" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="404"><net_src comp="58" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="411"><net_src comp="215" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="62" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="420"><net_src comp="75" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="426"><net_src comp="82" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="431"><net_src comp="89" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="437"><net_src comp="96" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="442"><net_src comp="103" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="448"><net_src comp="110" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="453"><net_src comp="135" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="459"><net_src comp="142" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="464"><net_src comp="155" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="470"><net_src comp="246" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="475"><net_src comp="250" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="480"><net_src comp="254" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="485"><net_src comp="258" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="490"><net_src comp="262" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="495"><net_src comp="266" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="500"><net_src comp="274" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="505"><net_src comp="282" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="510"><net_src comp="290" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="515"><net_src comp="298" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="392" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights_l3_3 | {5 }
	Port: weights_l3_2 | {5 }
	Port: weights_l3_1 | {5 }
	Port: weights_l3_0 | {5 }
	Port: biases_l3 | {5 }
 - Input state : 
	Port: accelerator<1437>_Pipeline_VITIS_LOOP_235_1 : weights_l3_3 | {3 4 }
	Port: accelerator<1437>_Pipeline_VITIS_LOOP_235_1 : weights_l3_2 | {3 4 }
	Port: accelerator<1437>_Pipeline_VITIS_LOOP_235_1 : weights_l3_1 | {3 4 }
	Port: accelerator<1437>_Pipeline_VITIS_LOOP_235_1 : weights_l3_0 | {3 4 }
	Port: accelerator<1437>_Pipeline_VITIS_LOOP_235_1 : update_temp_mat_78 | {1 2 }
	Port: accelerator<1437>_Pipeline_VITIS_LOOP_235_1 : update_temp_mat_79 | {1 2 }
	Port: accelerator<1437>_Pipeline_VITIS_LOOP_235_1 : update_temp_mat_80 | {1 2 }
	Port: accelerator<1437>_Pipeline_VITIS_LOOP_235_1 : update_temp_mat_81 | {1 2 }
	Port: accelerator<1437>_Pipeline_VITIS_LOOP_235_1 : final_error_0 | {1 2 }
	Port: accelerator<1437>_Pipeline_VITIS_LOOP_235_1 : biases_l3 | {3 4 }
  - Chain level:
	State 1
		store_ln235 : 1
		i : 1
		icmp_ln235 : 2
		add_ln235 : 2
		br_ln235 : 3
		zext_ln235 : 2
		update_temp_mat_78_addr : 3
		update_temp_mat_78_load : 4
		weights_l3_0_addr : 3
		update_temp_mat_79_addr : 3
		weights_l3_1_addr : 3
		update_temp_mat_80_addr : 3
		weights_l3_2_addr : 3
		update_temp_mat_81_addr : 3
		update_temp_mat_79_load : 4
		update_temp_mat_80_load : 4
		update_temp_mat_81_load : 4
		weights_l3_3_addr : 3
		final_error_0_addr : 3
		final_error_0_load : 4
		biases_l3_addr : 3
		store_ln235 : 3
	State 2
		sext_ln241 : 1
		mul_ln241 : 2
		sext_ln241_17 : 1
		mul_ln241_8 : 2
		sext_ln241_19 : 1
		mul_ln241_9 : 2
		sext_ln241_21 : 1
		mul_ln241_10 : 2
		sext_ln248 : 1
		mul_ln248 : 2
	State 3
	State 4
		shl_ln7 : 1
		sext_ln241_16 : 1
		sub_ln241 : 2
		sext_ln241_18 : 1
		sext_ln241_20 : 1
		sext_ln241_22 : 1
		shl_ln241_8 : 1
		sub_ln241_8 : 2
		shl_ln241_9 : 1
		sub_ln241_9 : 2
		shl_ln241_s : 1
		sub_ln241_10 : 2
		shl_ln8 : 1
		sext_ln248_2 : 1
		sub_ln248 : 2
	State 5
		trunc_ln : 1
		trunc_ln241_8 : 1
		trunc_ln241_9 : 1
		trunc_ln241_s : 1
		store_ln241 : 2
		store_ln241 : 2
		store_ln241 : 2
		store_ln241 : 2
		trunc_ln1 : 1
		store_ln248 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln235_fu_215  |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|    add   |   add_ln235_fu_221   |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_356      |    1    |    0    |    0    |
|          |      grp_fu_365      |    1    |    0    |    0    |
|  mulsub  |      grp_fu_374      |    1    |    0    |    0    |
|          |      grp_fu_383      |    1    |    0    |    0    |
|          |      grp_fu_392      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |   zext_ln235_fu_227  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln241_fu_246  |    0    |    0    |    0    |
|          | sext_ln241_17_fu_250 |    0    |    0    |    0    |
|   sext   | sext_ln241_19_fu_254 |    0    |    0    |    0    |
|          | sext_ln241_21_fu_258 |    0    |    0    |    0    |
|          |   sext_ln248_fu_262  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    shl_ln7_fu_266    |    0    |    0    |    0    |
|          |  shl_ln241_8_fu_274  |    0    |    0    |    0    |
|bitconcatenate|  shl_ln241_9_fu_282  |    0    |    0    |    0    |
|          |  shl_ln241_s_fu_290  |    0    |    0    |    0    |
|          |    shl_ln8_fu_298    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    trunc_ln_fu_306   |    0    |    0    |    0    |
|          | trunc_ln241_8_fu_316 |    0    |    0    |    0    |
|partselect| trunc_ln241_9_fu_326 |    0    |    0    |    0    |
|          | trunc_ln241_s_fu_336 |    0    |    0    |    0    |
|          |   trunc_ln1_fu_346   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |    0    |    24   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     biases_l3_addr_reg_461    |    4   |
|   final_error_0_addr_reg_456  |    4   |
|          i_41_reg_401         |    4   |
|       icmp_ln235_reg_408      |    1   |
|     sext_ln241_17_reg_472     |   34   |
|     sext_ln241_19_reg_477     |   34   |
|     sext_ln241_21_reg_482     |   34   |
|       sext_ln241_reg_467      |   34   |
|       sext_ln248_reg_487      |   34   |
|      shl_ln241_8_reg_497      |   42   |
|      shl_ln241_9_reg_502      |   42   |
|      shl_ln241_s_reg_507      |   42   |
|        shl_ln7_reg_492        |   42   |
|        shl_ln8_reg_512        |   42   |
|update_temp_mat_78_addr_reg_412|    4   |
|update_temp_mat_79_addr_reg_423|    4   |
|update_temp_mat_80_addr_reg_434|    4   |
|update_temp_mat_81_addr_reg_445|    4   |
|   weights_l3_0_addr_reg_417   |    4   |
|   weights_l3_1_addr_reg_428   |    4   |
|   weights_l3_2_addr_reg_439   |    4   |
|   weights_l3_3_addr_reg_450   |    4   |
+-------------------------------+--------+
|             Total             |   425  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_69 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_117 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_123 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_129 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_149 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_356    |  p0  |   3  |  25  |   75   ||    0    ||    14   |
|     grp_fu_365    |  p0  |   3  |  25  |   75   ||    0    ||    14   |
|     grp_fu_374    |  p0  |   3  |  25  |   75   ||    0    ||    14   |
|     grp_fu_383    |  p0  |   3  |  25  |   75   ||    0    ||    14   |
|     grp_fu_392    |  p0  |   3  |  25  |   75   ||    0    ||    14   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   415  ||   5.18  ||    0    ||   115   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    0   |   115  |
|  Register |    -   |    -   |   425  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    5   |   425  |   139  |
+-----------+--------+--------+--------+--------+
