
bootloader_ExtMemLoader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001fc  20000004  20000004  00001004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  1 .ARM          00000008  20000200  20000200  00001200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .init_array   00000004  20000208  20000208  00001208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .fini_array   00000004  2000020c  2000020c  0000120c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .data         0000000c  20000210  20000210  00001210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          0000035c  24020000  24020000  0000ab7c  2**2
                  ALLOC
  6 .text         00009820  2000021c  2000021c  0000121c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .stm32_device_info 000000c8  20009a3c  20009a3c  0000ba3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .rodata       00000078  20009b04  20009b04  0000ab04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 ._user_heap_stack 00000604  20009b7c  20009b7c  0000ab7c  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  0000bb04  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001bdde  00000000  00000000  0000bb32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00003258  00000000  00000000  00027910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000010a0  00000000  00000000  0002ab68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00000cad  00000000  00000000  0002bc08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000325a2  00000000  00000000  0002c8b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00017d11  00000000  00000000  0005ee57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0013bd37  00000000  00000000  00076b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  001b289f  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004530  00000000  00000000  001b28e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

2000021c <__do_global_dtors_aux>:
2000021c:	b510      	push	{r4, lr}
2000021e:	4c05      	ldr	r4, [pc, #20]	@ (20000234 <__do_global_dtors_aux+0x18>)
20000220:	7823      	ldrb	r3, [r4, #0]
20000222:	b933      	cbnz	r3, 20000232 <__do_global_dtors_aux+0x16>
20000224:	4b04      	ldr	r3, [pc, #16]	@ (20000238 <__do_global_dtors_aux+0x1c>)
20000226:	b113      	cbz	r3, 2000022e <__do_global_dtors_aux+0x12>
20000228:	4804      	ldr	r0, [pc, #16]	@ (2000023c <__do_global_dtors_aux+0x20>)
2000022a:	f3af 8000 	nop.w
2000022e:	2301      	movs	r3, #1
20000230:	7023      	strb	r3, [r4, #0]
20000232:	bd10      	pop	{r4, pc}
20000234:	24020000 	.word	0x24020000
20000238:	00000000 	.word	0x00000000
2000023c:	20009a24 	.word	0x20009a24

20000240 <frame_dummy>:
20000240:	b508      	push	{r3, lr}
20000242:	4b03      	ldr	r3, [pc, #12]	@ (20000250 <frame_dummy+0x10>)
20000244:	b11b      	cbz	r3, 2000024e <frame_dummy+0xe>
20000246:	4903      	ldr	r1, [pc, #12]	@ (20000254 <frame_dummy+0x14>)
20000248:	4803      	ldr	r0, [pc, #12]	@ (20000258 <frame_dummy+0x18>)
2000024a:	f3af 8000 	nop.w
2000024e:	bd08      	pop	{r3, pc}
20000250:	00000000 	.word	0x00000000
20000254:	24020004 	.word	0x24020004
20000258:	20009a24 	.word	0x20009a24

2000025c <__aeabi_uldivmod>:
2000025c:	b953      	cbnz	r3, 20000274 <__aeabi_uldivmod+0x18>
2000025e:	b94a      	cbnz	r2, 20000274 <__aeabi_uldivmod+0x18>
20000260:	2900      	cmp	r1, #0
20000262:	bf08      	it	eq
20000264:	2800      	cmpeq	r0, #0
20000266:	bf1c      	itt	ne
20000268:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
2000026c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
20000270:	f000 b988 	b.w	20000584 <__aeabi_idiv0>
20000274:	f1ad 0c08 	sub.w	ip, sp, #8
20000278:	e96d ce04 	strd	ip, lr, [sp, #-16]!
2000027c:	f000 f806 	bl	2000028c <__udivmoddi4>
20000280:	f8dd e004 	ldr.w	lr, [sp, #4]
20000284:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
20000288:	b004      	add	sp, #16
2000028a:	4770      	bx	lr

2000028c <__udivmoddi4>:
2000028c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20000290:	9d08      	ldr	r5, [sp, #32]
20000292:	468e      	mov	lr, r1
20000294:	4604      	mov	r4, r0
20000296:	4688      	mov	r8, r1
20000298:	2b00      	cmp	r3, #0
2000029a:	d14a      	bne.n	20000332 <__udivmoddi4+0xa6>
2000029c:	428a      	cmp	r2, r1
2000029e:	4617      	mov	r7, r2
200002a0:	d962      	bls.n	20000368 <__udivmoddi4+0xdc>
200002a2:	fab2 f682 	clz	r6, r2
200002a6:	b14e      	cbz	r6, 200002bc <__udivmoddi4+0x30>
200002a8:	f1c6 0320 	rsb	r3, r6, #32
200002ac:	fa01 f806 	lsl.w	r8, r1, r6
200002b0:	fa20 f303 	lsr.w	r3, r0, r3
200002b4:	40b7      	lsls	r7, r6
200002b6:	ea43 0808 	orr.w	r8, r3, r8
200002ba:	40b4      	lsls	r4, r6
200002bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
200002c0:	fa1f fc87 	uxth.w	ip, r7
200002c4:	fbb8 f1fe 	udiv	r1, r8, lr
200002c8:	0c23      	lsrs	r3, r4, #16
200002ca:	fb0e 8811 	mls	r8, lr, r1, r8
200002ce:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
200002d2:	fb01 f20c 	mul.w	r2, r1, ip
200002d6:	429a      	cmp	r2, r3
200002d8:	d909      	bls.n	200002ee <__udivmoddi4+0x62>
200002da:	18fb      	adds	r3, r7, r3
200002dc:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
200002e0:	f080 80ea 	bcs.w	200004b8 <__udivmoddi4+0x22c>
200002e4:	429a      	cmp	r2, r3
200002e6:	f240 80e7 	bls.w	200004b8 <__udivmoddi4+0x22c>
200002ea:	3902      	subs	r1, #2
200002ec:	443b      	add	r3, r7
200002ee:	1a9a      	subs	r2, r3, r2
200002f0:	b2a3      	uxth	r3, r4
200002f2:	fbb2 f0fe 	udiv	r0, r2, lr
200002f6:	fb0e 2210 	mls	r2, lr, r0, r2
200002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
200002fe:	fb00 fc0c 	mul.w	ip, r0, ip
20000302:	459c      	cmp	ip, r3
20000304:	d909      	bls.n	2000031a <__udivmoddi4+0x8e>
20000306:	18fb      	adds	r3, r7, r3
20000308:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
2000030c:	f080 80d6 	bcs.w	200004bc <__udivmoddi4+0x230>
20000310:	459c      	cmp	ip, r3
20000312:	f240 80d3 	bls.w	200004bc <__udivmoddi4+0x230>
20000316:	443b      	add	r3, r7
20000318:	3802      	subs	r0, #2
2000031a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
2000031e:	eba3 030c 	sub.w	r3, r3, ip
20000322:	2100      	movs	r1, #0
20000324:	b11d      	cbz	r5, 2000032e <__udivmoddi4+0xa2>
20000326:	40f3      	lsrs	r3, r6
20000328:	2200      	movs	r2, #0
2000032a:	e9c5 3200 	strd	r3, r2, [r5]
2000032e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
20000332:	428b      	cmp	r3, r1
20000334:	d905      	bls.n	20000342 <__udivmoddi4+0xb6>
20000336:	b10d      	cbz	r5, 2000033c <__udivmoddi4+0xb0>
20000338:	e9c5 0100 	strd	r0, r1, [r5]
2000033c:	2100      	movs	r1, #0
2000033e:	4608      	mov	r0, r1
20000340:	e7f5      	b.n	2000032e <__udivmoddi4+0xa2>
20000342:	fab3 f183 	clz	r1, r3
20000346:	2900      	cmp	r1, #0
20000348:	d146      	bne.n	200003d8 <__udivmoddi4+0x14c>
2000034a:	4573      	cmp	r3, lr
2000034c:	d302      	bcc.n	20000354 <__udivmoddi4+0xc8>
2000034e:	4282      	cmp	r2, r0
20000350:	f200 8105 	bhi.w	2000055e <__udivmoddi4+0x2d2>
20000354:	1a84      	subs	r4, r0, r2
20000356:	eb6e 0203 	sbc.w	r2, lr, r3
2000035a:	2001      	movs	r0, #1
2000035c:	4690      	mov	r8, r2
2000035e:	2d00      	cmp	r5, #0
20000360:	d0e5      	beq.n	2000032e <__udivmoddi4+0xa2>
20000362:	e9c5 4800 	strd	r4, r8, [r5]
20000366:	e7e2      	b.n	2000032e <__udivmoddi4+0xa2>
20000368:	2a00      	cmp	r2, #0
2000036a:	f000 8090 	beq.w	2000048e <__udivmoddi4+0x202>
2000036e:	fab2 f682 	clz	r6, r2
20000372:	2e00      	cmp	r6, #0
20000374:	f040 80a4 	bne.w	200004c0 <__udivmoddi4+0x234>
20000378:	1a8a      	subs	r2, r1, r2
2000037a:	0c03      	lsrs	r3, r0, #16
2000037c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
20000380:	b280      	uxth	r0, r0
20000382:	b2bc      	uxth	r4, r7
20000384:	2101      	movs	r1, #1
20000386:	fbb2 fcfe 	udiv	ip, r2, lr
2000038a:	fb0e 221c 	mls	r2, lr, ip, r2
2000038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
20000392:	fb04 f20c 	mul.w	r2, r4, ip
20000396:	429a      	cmp	r2, r3
20000398:	d907      	bls.n	200003aa <__udivmoddi4+0x11e>
2000039a:	18fb      	adds	r3, r7, r3
2000039c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
200003a0:	d202      	bcs.n	200003a8 <__udivmoddi4+0x11c>
200003a2:	429a      	cmp	r2, r3
200003a4:	f200 80e0 	bhi.w	20000568 <__udivmoddi4+0x2dc>
200003a8:	46c4      	mov	ip, r8
200003aa:	1a9b      	subs	r3, r3, r2
200003ac:	fbb3 f2fe 	udiv	r2, r3, lr
200003b0:	fb0e 3312 	mls	r3, lr, r2, r3
200003b4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
200003b8:	fb02 f404 	mul.w	r4, r2, r4
200003bc:	429c      	cmp	r4, r3
200003be:	d907      	bls.n	200003d0 <__udivmoddi4+0x144>
200003c0:	18fb      	adds	r3, r7, r3
200003c2:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
200003c6:	d202      	bcs.n	200003ce <__udivmoddi4+0x142>
200003c8:	429c      	cmp	r4, r3
200003ca:	f200 80ca 	bhi.w	20000562 <__udivmoddi4+0x2d6>
200003ce:	4602      	mov	r2, r0
200003d0:	1b1b      	subs	r3, r3, r4
200003d2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
200003d6:	e7a5      	b.n	20000324 <__udivmoddi4+0x98>
200003d8:	f1c1 0620 	rsb	r6, r1, #32
200003dc:	408b      	lsls	r3, r1
200003de:	fa22 f706 	lsr.w	r7, r2, r6
200003e2:	431f      	orrs	r7, r3
200003e4:	fa0e f401 	lsl.w	r4, lr, r1
200003e8:	fa20 f306 	lsr.w	r3, r0, r6
200003ec:	fa2e fe06 	lsr.w	lr, lr, r6
200003f0:	ea4f 4917 	mov.w	r9, r7, lsr #16
200003f4:	4323      	orrs	r3, r4
200003f6:	fa00 f801 	lsl.w	r8, r0, r1
200003fa:	fa1f fc87 	uxth.w	ip, r7
200003fe:	fbbe f0f9 	udiv	r0, lr, r9
20000402:	0c1c      	lsrs	r4, r3, #16
20000404:	fb09 ee10 	mls	lr, r9, r0, lr
20000408:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
2000040c:	fb00 fe0c 	mul.w	lr, r0, ip
20000410:	45a6      	cmp	lr, r4
20000412:	fa02 f201 	lsl.w	r2, r2, r1
20000416:	d909      	bls.n	2000042c <__udivmoddi4+0x1a0>
20000418:	193c      	adds	r4, r7, r4
2000041a:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
2000041e:	f080 809c 	bcs.w	2000055a <__udivmoddi4+0x2ce>
20000422:	45a6      	cmp	lr, r4
20000424:	f240 8099 	bls.w	2000055a <__udivmoddi4+0x2ce>
20000428:	3802      	subs	r0, #2
2000042a:	443c      	add	r4, r7
2000042c:	eba4 040e 	sub.w	r4, r4, lr
20000430:	fa1f fe83 	uxth.w	lr, r3
20000434:	fbb4 f3f9 	udiv	r3, r4, r9
20000438:	fb09 4413 	mls	r4, r9, r3, r4
2000043c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
20000440:	fb03 fc0c 	mul.w	ip, r3, ip
20000444:	45a4      	cmp	ip, r4
20000446:	d908      	bls.n	2000045a <__udivmoddi4+0x1ce>
20000448:	193c      	adds	r4, r7, r4
2000044a:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
2000044e:	f080 8082 	bcs.w	20000556 <__udivmoddi4+0x2ca>
20000452:	45a4      	cmp	ip, r4
20000454:	d97f      	bls.n	20000556 <__udivmoddi4+0x2ca>
20000456:	3b02      	subs	r3, #2
20000458:	443c      	add	r4, r7
2000045a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
2000045e:	eba4 040c 	sub.w	r4, r4, ip
20000462:	fba0 ec02 	umull	lr, ip, r0, r2
20000466:	4564      	cmp	r4, ip
20000468:	4673      	mov	r3, lr
2000046a:	46e1      	mov	r9, ip
2000046c:	d362      	bcc.n	20000534 <__udivmoddi4+0x2a8>
2000046e:	d05f      	beq.n	20000530 <__udivmoddi4+0x2a4>
20000470:	b15d      	cbz	r5, 2000048a <__udivmoddi4+0x1fe>
20000472:	ebb8 0203 	subs.w	r2, r8, r3
20000476:	eb64 0409 	sbc.w	r4, r4, r9
2000047a:	fa04 f606 	lsl.w	r6, r4, r6
2000047e:	fa22 f301 	lsr.w	r3, r2, r1
20000482:	431e      	orrs	r6, r3
20000484:	40cc      	lsrs	r4, r1
20000486:	e9c5 6400 	strd	r6, r4, [r5]
2000048a:	2100      	movs	r1, #0
2000048c:	e74f      	b.n	2000032e <__udivmoddi4+0xa2>
2000048e:	fbb1 fcf2 	udiv	ip, r1, r2
20000492:	0c01      	lsrs	r1, r0, #16
20000494:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
20000498:	b280      	uxth	r0, r0
2000049a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
2000049e:	463b      	mov	r3, r7
200004a0:	4638      	mov	r0, r7
200004a2:	463c      	mov	r4, r7
200004a4:	46b8      	mov	r8, r7
200004a6:	46be      	mov	lr, r7
200004a8:	2620      	movs	r6, #32
200004aa:	fbb1 f1f7 	udiv	r1, r1, r7
200004ae:	eba2 0208 	sub.w	r2, r2, r8
200004b2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
200004b6:	e766      	b.n	20000386 <__udivmoddi4+0xfa>
200004b8:	4601      	mov	r1, r0
200004ba:	e718      	b.n	200002ee <__udivmoddi4+0x62>
200004bc:	4610      	mov	r0, r2
200004be:	e72c      	b.n	2000031a <__udivmoddi4+0x8e>
200004c0:	f1c6 0220 	rsb	r2, r6, #32
200004c4:	fa2e f302 	lsr.w	r3, lr, r2
200004c8:	40b7      	lsls	r7, r6
200004ca:	40b1      	lsls	r1, r6
200004cc:	fa20 f202 	lsr.w	r2, r0, r2
200004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
200004d4:	430a      	orrs	r2, r1
200004d6:	fbb3 f8fe 	udiv	r8, r3, lr
200004da:	b2bc      	uxth	r4, r7
200004dc:	fb0e 3318 	mls	r3, lr, r8, r3
200004e0:	0c11      	lsrs	r1, r2, #16
200004e2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
200004e6:	fb08 f904 	mul.w	r9, r8, r4
200004ea:	40b0      	lsls	r0, r6
200004ec:	4589      	cmp	r9, r1
200004ee:	ea4f 4310 	mov.w	r3, r0, lsr #16
200004f2:	b280      	uxth	r0, r0
200004f4:	d93e      	bls.n	20000574 <__udivmoddi4+0x2e8>
200004f6:	1879      	adds	r1, r7, r1
200004f8:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
200004fc:	d201      	bcs.n	20000502 <__udivmoddi4+0x276>
200004fe:	4589      	cmp	r9, r1
20000500:	d81f      	bhi.n	20000542 <__udivmoddi4+0x2b6>
20000502:	eba1 0109 	sub.w	r1, r1, r9
20000506:	fbb1 f9fe 	udiv	r9, r1, lr
2000050a:	fb09 f804 	mul.w	r8, r9, r4
2000050e:	fb0e 1119 	mls	r1, lr, r9, r1
20000512:	b292      	uxth	r2, r2
20000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20000518:	4542      	cmp	r2, r8
2000051a:	d229      	bcs.n	20000570 <__udivmoddi4+0x2e4>
2000051c:	18ba      	adds	r2, r7, r2
2000051e:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
20000522:	d2c4      	bcs.n	200004ae <__udivmoddi4+0x222>
20000524:	4542      	cmp	r2, r8
20000526:	d2c2      	bcs.n	200004ae <__udivmoddi4+0x222>
20000528:	f1a9 0102 	sub.w	r1, r9, #2
2000052c:	443a      	add	r2, r7
2000052e:	e7be      	b.n	200004ae <__udivmoddi4+0x222>
20000530:	45f0      	cmp	r8, lr
20000532:	d29d      	bcs.n	20000470 <__udivmoddi4+0x1e4>
20000534:	ebbe 0302 	subs.w	r3, lr, r2
20000538:	eb6c 0c07 	sbc.w	ip, ip, r7
2000053c:	3801      	subs	r0, #1
2000053e:	46e1      	mov	r9, ip
20000540:	e796      	b.n	20000470 <__udivmoddi4+0x1e4>
20000542:	eba7 0909 	sub.w	r9, r7, r9
20000546:	4449      	add	r1, r9
20000548:	f1a8 0c02 	sub.w	ip, r8, #2
2000054c:	fbb1 f9fe 	udiv	r9, r1, lr
20000550:	fb09 f804 	mul.w	r8, r9, r4
20000554:	e7db      	b.n	2000050e <__udivmoddi4+0x282>
20000556:	4673      	mov	r3, lr
20000558:	e77f      	b.n	2000045a <__udivmoddi4+0x1ce>
2000055a:	4650      	mov	r0, sl
2000055c:	e766      	b.n	2000042c <__udivmoddi4+0x1a0>
2000055e:	4608      	mov	r0, r1
20000560:	e6fd      	b.n	2000035e <__udivmoddi4+0xd2>
20000562:	443b      	add	r3, r7
20000564:	3a02      	subs	r2, #2
20000566:	e733      	b.n	200003d0 <__udivmoddi4+0x144>
20000568:	f1ac 0c02 	sub.w	ip, ip, #2
2000056c:	443b      	add	r3, r7
2000056e:	e71c      	b.n	200003aa <__udivmoddi4+0x11e>
20000570:	4649      	mov	r1, r9
20000572:	e79c      	b.n	200004ae <__udivmoddi4+0x222>
20000574:	eba1 0109 	sub.w	r1, r1, r9
20000578:	46c4      	mov	ip, r8
2000057a:	fbb1 f9fe 	udiv	r9, r1, lr
2000057e:	fb09 f804 	mul.w	r8, r9, r4
20000582:	e7c4      	b.n	2000050e <__udivmoddi4+0x282>

20000584 <__aeabi_idiv0>:
20000584:	4770      	bx	lr
20000586:	bf00      	nop

20000588 <MX_EXTMEM_MANAGER_Init>:
/**
  * Init External memory manager
  * @retval None
  */
void MX_EXTMEM_MANAGER_Init(void)
{
20000588:	b580      	push	{r7, lr}
2000058a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MX_EXTMEM_Init_PreTreatment */

  /* USER CODE END MX_EXTMEM_Init_PreTreatment */
  HAL_RCCEx_DisableClockProtection(RCC_CLOCKPROTECT_XSPI);
2000058c:	2001      	movs	r0, #1
2000058e:	f004 faf5 	bl	20004b7c <HAL_RCCEx_DisableClockProtection>

  /* Initialization of the memory parameters */
  memset(extmem_list_config, 0x0, sizeof(extmem_list_config));
20000592:	22ac      	movs	r2, #172	@ 0xac
20000594:	2100      	movs	r1, #0
20000596:	480b      	ldr	r0, [pc, #44]	@ (200005c4 <MX_EXTMEM_MANAGER_Init+0x3c>)
20000598:	f009 fa2e 	bl	200099f8 <memset>

  /* EXTMEMORY_1 */
  extmem_list_config[0].MemType = EXTMEM_NOR_SFDP;
2000059c:	4b09      	ldr	r3, [pc, #36]	@ (200005c4 <MX_EXTMEM_MANAGER_Init+0x3c>)
2000059e:	2200      	movs	r2, #0
200005a0:	701a      	strb	r2, [r3, #0]
  extmem_list_config[0].Handle = (void*)&hxspi1;
200005a2:	4b08      	ldr	r3, [pc, #32]	@ (200005c4 <MX_EXTMEM_MANAGER_Init+0x3c>)
200005a4:	4a08      	ldr	r2, [pc, #32]	@ (200005c8 <MX_EXTMEM_MANAGER_Init+0x40>)
200005a6:	605a      	str	r2, [r3, #4]
  extmem_list_config[0].ConfigType = EXTMEM_LINK_CONFIG_8LINES;
200005a8:	4b06      	ldr	r3, [pc, #24]	@ (200005c4 <MX_EXTMEM_MANAGER_Init+0x3c>)
200005aa:	2203      	movs	r2, #3
200005ac:	721a      	strb	r2, [r3, #8]

  EXTMEM_Init(EXTMEMORY_1, HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_XSPI1));
200005ae:	2002      	movs	r0, #2
200005b0:	f002 ffa4 	bl	200034fc <HAL_RCCEx_GetPeriphCLKFreq>
200005b4:	4603      	mov	r3, r0
200005b6:	4619      	mov	r1, r3
200005b8:	2000      	movs	r0, #0
200005ba:	f006 fb0b 	bl	20006bd4 <EXTMEM_Init>

  /* USER CODE BEGIN MX_EXTMEM_Init_PostTreatment */

  /* USER CODE END MX_EXTMEM_Init_PostTreatment */
}
200005be:	bf00      	nop
200005c0:	bd80      	pop	{r7, pc}
200005c2:	bf00      	nop
200005c4:	24020128 	.word	0x24020128
200005c8:	240200b0 	.word	0x240200b0

200005cc <extmemloader_Init>:
  * @param  None
  * @retval  0 : operation is ok else operation is failed

  */
uint32_t extmemloader_Init()
{
200005cc:	b580      	push	{r7, lr}
200005ce:	b084      	sub	sp, #16
200005d0:	af00      	add	r7, sp, #0
  uint32_t retr = 0;
200005d2:	2300      	movs	r3, #0
200005d4:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* Init system */
  SystemInit();
200005d6:	f000 fb0d 	bl	20000bf4 <SystemInit>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
200005da:	b672      	cpsid	i
}
200005dc:	bf00      	nop
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
200005de:	4b3c      	ldr	r3, [pc, #240]	@ (200006d0 <extmemloader_Init+0x104>)
200005e0:	695b      	ldr	r3, [r3, #20]
200005e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
200005e6:	2b00      	cmp	r3, #0
200005e8:	d11b      	bne.n	20000622 <extmemloader_Init+0x56>
  __ASM volatile ("dsb 0xF":::"memory");
200005ea:	f3bf 8f4f 	dsb	sy
}
200005ee:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
200005f0:	f3bf 8f6f 	isb	sy
}
200005f4:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
200005f6:	4b36      	ldr	r3, [pc, #216]	@ (200006d0 <extmemloader_Init+0x104>)
200005f8:	2200      	movs	r2, #0
200005fa:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
200005fe:	f3bf 8f4f 	dsb	sy
}
20000602:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
20000604:	f3bf 8f6f 	isb	sy
}
20000608:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
2000060a:	4b31      	ldr	r3, [pc, #196]	@ (200006d0 <extmemloader_Init+0x104>)
2000060c:	695b      	ldr	r3, [r3, #20]
2000060e:	4a30      	ldr	r2, [pc, #192]	@ (200006d0 <extmemloader_Init+0x104>)
20000610:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
20000614:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
20000616:	f3bf 8f4f 	dsb	sy
}
2000061a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
2000061c:	f3bf 8f6f 	isb	sy
}
20000620:	e000      	b.n	20000624 <extmemloader_Init+0x58>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
20000622:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
20000624:	4b2a      	ldr	r3, [pc, #168]	@ (200006d0 <extmemloader_Init+0x104>)
20000626:	695b      	ldr	r3, [r3, #20]
20000628:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000062c:	2b00      	cmp	r3, #0
2000062e:	d138      	bne.n	200006a2 <extmemloader_Init+0xd6>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
20000630:	4b27      	ldr	r3, [pc, #156]	@ (200006d0 <extmemloader_Init+0x104>)
20000632:	2200      	movs	r2, #0
20000634:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
20000638:	f3bf 8f4f 	dsb	sy
}
2000063c:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
2000063e:	4b24      	ldr	r3, [pc, #144]	@ (200006d0 <extmemloader_Init+0x104>)
20000640:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20000644:	60bb      	str	r3, [r7, #8]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
20000646:	68bb      	ldr	r3, [r7, #8]
20000648:	0b5b      	lsrs	r3, r3, #13
2000064a:	f3c3 030e 	ubfx	r3, r3, #0, #15
2000064e:	607b      	str	r3, [r7, #4]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
20000650:	68bb      	ldr	r3, [r7, #8]
20000652:	08db      	lsrs	r3, r3, #3
20000654:	f3c3 0309 	ubfx	r3, r3, #0, #10
20000658:	603b      	str	r3, [r7, #0]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
2000065a:	687b      	ldr	r3, [r7, #4]
2000065c:	015a      	lsls	r2, r3, #5
2000065e:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
20000662:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
20000664:	683a      	ldr	r2, [r7, #0]
20000666:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
20000668:	4919      	ldr	r1, [pc, #100]	@ (200006d0 <extmemloader_Init+0x104>)
2000066a:	4313      	orrs	r3, r2
2000066c:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
20000670:	683b      	ldr	r3, [r7, #0]
20000672:	1e5a      	subs	r2, r3, #1
20000674:	603a      	str	r2, [r7, #0]
20000676:	2b00      	cmp	r3, #0
20000678:	d1ef      	bne.n	2000065a <extmemloader_Init+0x8e>
    } while(sets-- != 0U);
2000067a:	687b      	ldr	r3, [r7, #4]
2000067c:	1e5a      	subs	r2, r3, #1
2000067e:	607a      	str	r2, [r7, #4]
20000680:	2b00      	cmp	r3, #0
20000682:	d1e5      	bne.n	20000650 <extmemloader_Init+0x84>
  __ASM volatile ("dsb 0xF":::"memory");
20000684:	f3bf 8f4f 	dsb	sy
}
20000688:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
2000068a:	4b11      	ldr	r3, [pc, #68]	@ (200006d0 <extmemloader_Init+0x104>)
2000068c:	695b      	ldr	r3, [r3, #20]
2000068e:	4a10      	ldr	r2, [pc, #64]	@ (200006d0 <extmemloader_Init+0x104>)
20000690:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20000694:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
20000696:	f3bf 8f4f 	dsb	sy
}
2000069a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
2000069c:	f3bf 8f6f 	isb	sy
}
200006a0:	e000      	b.n	200006a4 <extmemloader_Init+0xd8>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
200006a2:	bf00      	nop

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
200006a4:	f000 fabc 	bl	20000c20 <HAL_Init>

  /* MPU Configuration--------------------------------------------------------*/
  HAL_MPU_Disable();
200006a8:	f000 fb26 	bl	20000cf8 <HAL_MPU_Disable>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock  */
  SystemClock_Config();
200006ac:	f000 f812 	bl	200006d4 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */

  MX_GPIO_Init();
200006b0:	f000 f938 	bl	20000924 <MX_GPIO_Init>

  MX_SBS_Init();
200006b4:	f000 f88a 	bl	200007cc <MX_SBS_Init>

  MX_XSPI1_Init();
200006b8:	f000 f8dc 	bl	20000874 <MX_XSPI1_Init>

  MX_USART1_UART_Init();
200006bc:	f000 f88e 	bl	200007dc <MX_USART1_UART_Init>

  MX_EXTMEM_MANAGER_Init();
200006c0:	f7ff ff62 	bl	20000588 <MX_EXTMEM_MANAGER_Init>

  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  return retr;
200006c4:	68fb      	ldr	r3, [r7, #12]
}
200006c6:	4618      	mov	r0, r3
200006c8:	3710      	adds	r7, #16
200006ca:	46bd      	mov	sp, r7
200006cc:	bd80      	pop	{r7, pc}
200006ce:	bf00      	nop
200006d0:	e000ed00 	.word	0xe000ed00

200006d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
200006d4:	b580      	push	{r7, lr}
200006d6:	b0b0      	sub	sp, #192	@ 0xc0
200006d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
200006da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
200006de:	229c      	movs	r2, #156	@ 0x9c
200006e0:	2100      	movs	r1, #0
200006e2:	4618      	mov	r0, r3
200006e4:	f009 f988 	bl	200099f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
200006e8:	1d3b      	adds	r3, r7, #4
200006ea:	2220      	movs	r2, #32
200006ec:	2100      	movs	r1, #0
200006ee:	4618      	mov	r0, r3
200006f0:	f009 f982 	bl	200099f8 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
200006f4:	2001      	movs	r0, #1
200006f6:	f000 fd4b 	bl	20001190 <HAL_PWREx_ControlVoltageScaling>
200006fa:	4603      	mov	r3, r0
200006fc:	2b00      	cmp	r3, #0
200006fe:	d001      	beq.n	20000704 <SystemClock_Config+0x30>
  {
    Error_Handler();
20000700:	f000 f942 	bl	20000988 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
20000704:	2302      	movs	r3, #2
20000706:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
20000708:	2301      	movs	r3, #1
2000070a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
2000070c:	2300      	movs	r3, #0
2000070e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
20000710:	2340      	movs	r3, #64	@ 0x40
20000712:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
20000714:	2302      	movs	r3, #2
20000716:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSI;
20000718:	2300      	movs	r3, #0
2000071a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL1.PLLM = 32;
2000071c:	2320      	movs	r3, #32
2000071e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL1.PLLN = 300;
20000720:	f44f 7396 	mov.w	r3, #300	@ 0x12c
20000724:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL1.PLLP = 1;
20000726:	2301      	movs	r3, #1
20000728:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL1.PLLQ = 2;
2000072a:	2302      	movs	r3, #2
2000072c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL1.PLLR = 2;
2000072e:	2302      	movs	r3, #2
20000730:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL1.PLLS = 2;
20000732:	2302      	movs	r3, #2
20000734:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL1.PLLT = 2;
20000736:	2302      	movs	r3, #2
20000738:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL1.PLLFractional = 0;
2000073a:	2300      	movs	r3, #0
2000073c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_ON;
2000073e:	2302      	movs	r3, #2
20000740:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL2.PLLSource = RCC_PLLSOURCE_HSI;
20000742:	2300      	movs	r3, #0
20000744:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.PLL2.PLLM = 4;
20000746:	2304      	movs	r3, #4
20000748:	67bb      	str	r3, [r7, #120]	@ 0x78
  RCC_OscInitStruct.PLL2.PLLN = 25;
2000074a:	2319      	movs	r3, #25
2000074c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL2.PLLP = 2;
2000074e:	2302      	movs	r3, #2
20000750:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL2.PLLQ = 2;
20000754:	2302      	movs	r3, #2
20000756:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL2.PLLR = 2;
2000075a:	2302      	movs	r3, #2
2000075c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL2.PLLS = 2;
20000760:	2302      	movs	r3, #2
20000762:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL2.PLLT = 2;
20000766:	2302      	movs	r3, #2
20000768:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL2.PLLFractional = 0;
2000076c:	2300      	movs	r3, #0
2000076e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_NONE;
20000772:	2300      	movs	r3, #0
20000774:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
20000778:	f107 0324 	add.w	r3, r7, #36	@ 0x24
2000077c:	4618      	mov	r0, r3
2000077e:	f000 fd3f 	bl	20001200 <HAL_RCC_OscConfig>
20000782:	4603      	mov	r3, r0
20000784:	2b00      	cmp	r3, #0
20000786:	d001      	beq.n	2000078c <SystemClock_Config+0xb8>
  {
    Error_Handler();
20000788:	f000 f8fe 	bl	20000988 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
2000078c:	233f      	movs	r3, #63	@ 0x3f
2000078e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK4|RCC_CLOCKTYPE_PCLK5;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
20000790:	2303      	movs	r3, #3
20000792:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
20000794:	2300      	movs	r3, #0
20000796:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
20000798:	2308      	movs	r3, #8
2000079a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
2000079c:	2304      	movs	r3, #4
2000079e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
200007a0:	2340      	movs	r3, #64	@ 0x40
200007a2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
200007a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
200007a8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV2;
200007aa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
200007ae:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
200007b0:	1d3b      	adds	r3, r7, #4
200007b2:	2137      	movs	r1, #55	@ 0x37
200007b4:	4618      	mov	r0, r3
200007b6:	f001 f85d 	bl	20001874 <HAL_RCC_ClockConfig>
200007ba:	4603      	mov	r3, r0
200007bc:	2b00      	cmp	r3, #0
200007be:	d001      	beq.n	200007c4 <SystemClock_Config+0xf0>
  {
    Error_Handler();
200007c0:	f000 f8e2 	bl	20000988 <Error_Handler>
  }
}
200007c4:	bf00      	nop
200007c6:	37c0      	adds	r7, #192	@ 0xc0
200007c8:	46bd      	mov	sp, r7
200007ca:	bd80      	pop	{r7, pc}

200007cc <MX_SBS_Init>:
  * @brief SBS Initialization Function
  * @param None
  * @retval None
  */
static void MX_SBS_Init(void)
{
200007cc:	b480      	push	{r7}
200007ce:	af00      	add	r7, sp, #0
  /* USER CODE END SBS_Init 1 */
  /* USER CODE BEGIN SBS_Init 2 */

  /* USER CODE END SBS_Init 2 */

}
200007d0:	bf00      	nop
200007d2:	46bd      	mov	sp, r7
200007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
200007d8:	4770      	bx	lr
	...

200007dc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
200007dc:	b580      	push	{r7, lr}
200007de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
200007e0:	4b22      	ldr	r3, [pc, #136]	@ (2000086c <MX_USART1_UART_Init+0x90>)
200007e2:	4a23      	ldr	r2, [pc, #140]	@ (20000870 <MX_USART1_UART_Init+0x94>)
200007e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
200007e6:	4b21      	ldr	r3, [pc, #132]	@ (2000086c <MX_USART1_UART_Init+0x90>)
200007e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
200007ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
200007ee:	4b1f      	ldr	r3, [pc, #124]	@ (2000086c <MX_USART1_UART_Init+0x90>)
200007f0:	2200      	movs	r2, #0
200007f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
200007f4:	4b1d      	ldr	r3, [pc, #116]	@ (2000086c <MX_USART1_UART_Init+0x90>)
200007f6:	2200      	movs	r2, #0
200007f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
200007fa:	4b1c      	ldr	r3, [pc, #112]	@ (2000086c <MX_USART1_UART_Init+0x90>)
200007fc:	2200      	movs	r2, #0
200007fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
20000800:	4b1a      	ldr	r3, [pc, #104]	@ (2000086c <MX_USART1_UART_Init+0x90>)
20000802:	220c      	movs	r2, #12
20000804:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
20000806:	4b19      	ldr	r3, [pc, #100]	@ (2000086c <MX_USART1_UART_Init+0x90>)
20000808:	2200      	movs	r2, #0
2000080a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
2000080c:	4b17      	ldr	r3, [pc, #92]	@ (2000086c <MX_USART1_UART_Init+0x90>)
2000080e:	2200      	movs	r2, #0
20000810:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
20000812:	4b16      	ldr	r3, [pc, #88]	@ (2000086c <MX_USART1_UART_Init+0x90>)
20000814:	2200      	movs	r2, #0
20000816:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
20000818:	4b14      	ldr	r3, [pc, #80]	@ (2000086c <MX_USART1_UART_Init+0x90>)
2000081a:	2200      	movs	r2, #0
2000081c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
2000081e:	4b13      	ldr	r3, [pc, #76]	@ (2000086c <MX_USART1_UART_Init+0x90>)
20000820:	2200      	movs	r2, #0
20000822:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
20000824:	4811      	ldr	r0, [pc, #68]	@ (2000086c <MX_USART1_UART_Init+0x90>)
20000826:	f004 fa0b 	bl	20004c40 <HAL_UART_Init>
2000082a:	4603      	mov	r3, r0
2000082c:	2b00      	cmp	r3, #0
2000082e:	d001      	beq.n	20000834 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
20000830:	f000 f8aa 	bl	20000988 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
20000834:	2100      	movs	r1, #0
20000836:	480d      	ldr	r0, [pc, #52]	@ (2000086c <MX_USART1_UART_Init+0x90>)
20000838:	f005 f841 	bl	200058be <HAL_UARTEx_SetTxFifoThreshold>
2000083c:	4603      	mov	r3, r0
2000083e:	2b00      	cmp	r3, #0
20000840:	d001      	beq.n	20000846 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
20000842:	f000 f8a1 	bl	20000988 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
20000846:	2100      	movs	r1, #0
20000848:	4808      	ldr	r0, [pc, #32]	@ (2000086c <MX_USART1_UART_Init+0x90>)
2000084a:	f005 f876 	bl	2000593a <HAL_UARTEx_SetRxFifoThreshold>
2000084e:	4603      	mov	r3, r0
20000850:	2b00      	cmp	r3, #0
20000852:	d001      	beq.n	20000858 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
20000854:	f000 f898 	bl	20000988 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
20000858:	4804      	ldr	r0, [pc, #16]	@ (2000086c <MX_USART1_UART_Init+0x90>)
2000085a:	f004 fff7 	bl	2000584c <HAL_UARTEx_DisableFifoMode>
2000085e:	4603      	mov	r3, r0
20000860:	2b00      	cmp	r3, #0
20000862:	d001      	beq.n	20000868 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
20000864:	f000 f890 	bl	20000988 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
20000868:	bf00      	nop
2000086a:	bd80      	pop	{r7, pc}
2000086c:	2402001c 	.word	0x2402001c
20000870:	42001000 	.word	0x42001000

20000874 <MX_XSPI1_Init>:
  * @brief XSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_XSPI1_Init(void)
{
20000874:	b580      	push	{r7, lr}
20000876:	b084      	sub	sp, #16
20000878:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN XSPI1_Init 0 */

  /* USER CODE END XSPI1_Init 0 */

  XSPIM_CfgTypeDef sXspiManagerCfg = {0};
2000087a:	1d3b      	adds	r3, r7, #4
2000087c:	2200      	movs	r2, #0
2000087e:	601a      	str	r2, [r3, #0]
20000880:	605a      	str	r2, [r3, #4]
20000882:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN XSPI1_Init 1 */

  /* USER CODE END XSPI1_Init 1 */
  /* XSPI1 parameter configuration*/
  hxspi1.Instance = XSPI1;
20000884:	4b25      	ldr	r3, [pc, #148]	@ (2000091c <MX_XSPI1_Init+0xa8>)
20000886:	4a26      	ldr	r2, [pc, #152]	@ (20000920 <MX_XSPI1_Init+0xac>)
20000888:	601a      	str	r2, [r3, #0]
  hxspi1.Init.FifoThresholdByte = 1;
2000088a:	4b24      	ldr	r3, [pc, #144]	@ (2000091c <MX_XSPI1_Init+0xa8>)
2000088c:	2201      	movs	r2, #1
2000088e:	605a      	str	r2, [r3, #4]
  hxspi1.Init.MemoryMode = HAL_XSPI_DUAL_MEM;
20000890:	4b22      	ldr	r3, [pc, #136]	@ (2000091c <MX_XSPI1_Init+0xa8>)
20000892:	2240      	movs	r2, #64	@ 0x40
20000894:	609a      	str	r2, [r3, #8]
  hxspi1.Init.MemoryType = HAL_XSPI_MEMTYPE_MACRONIX;
20000896:	4b21      	ldr	r3, [pc, #132]	@ (2000091c <MX_XSPI1_Init+0xa8>)
20000898:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
2000089c:	60da      	str	r2, [r3, #12]
  hxspi1.Init.MemorySize = HAL_XSPI_SIZE_16B;
2000089e:	4b1f      	ldr	r3, [pc, #124]	@ (2000091c <MX_XSPI1_Init+0xa8>)
200008a0:	2200      	movs	r2, #0
200008a2:	611a      	str	r2, [r3, #16]
  hxspi1.Init.ChipSelectHighTimeCycle = 1;
200008a4:	4b1d      	ldr	r3, [pc, #116]	@ (2000091c <MX_XSPI1_Init+0xa8>)
200008a6:	2201      	movs	r2, #1
200008a8:	615a      	str	r2, [r3, #20]
  hxspi1.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_ENABLE;
200008aa:	4b1c      	ldr	r3, [pc, #112]	@ (2000091c <MX_XSPI1_Init+0xa8>)
200008ac:	2202      	movs	r2, #2
200008ae:	619a      	str	r2, [r3, #24]
  hxspi1.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
200008b0:	4b1a      	ldr	r3, [pc, #104]	@ (2000091c <MX_XSPI1_Init+0xa8>)
200008b2:	2200      	movs	r2, #0
200008b4:	61da      	str	r2, [r3, #28]
  hxspi1.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
200008b6:	4b19      	ldr	r3, [pc, #100]	@ (2000091c <MX_XSPI1_Init+0xa8>)
200008b8:	2200      	movs	r2, #0
200008ba:	621a      	str	r2, [r3, #32]
  hxspi1.Init.ClockPrescaler = 8;
200008bc:	4b17      	ldr	r3, [pc, #92]	@ (2000091c <MX_XSPI1_Init+0xa8>)
200008be:	2208      	movs	r2, #8
200008c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hxspi1.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
200008c2:	4b16      	ldr	r3, [pc, #88]	@ (2000091c <MX_XSPI1_Init+0xa8>)
200008c4:	2200      	movs	r2, #0
200008c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hxspi1.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
200008c8:	4b14      	ldr	r3, [pc, #80]	@ (2000091c <MX_XSPI1_Init+0xa8>)
200008ca:	2200      	movs	r2, #0
200008cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hxspi1.Init.MaxTran = 0;
200008ce:	4b13      	ldr	r3, [pc, #76]	@ (2000091c <MX_XSPI1_Init+0xa8>)
200008d0:	2200      	movs	r2, #0
200008d2:	635a      	str	r2, [r3, #52]	@ 0x34
  hxspi1.Init.Refresh = 0;
200008d4:	4b11      	ldr	r3, [pc, #68]	@ (2000091c <MX_XSPI1_Init+0xa8>)
200008d6:	2200      	movs	r2, #0
200008d8:	639a      	str	r2, [r3, #56]	@ 0x38
  hxspi1.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
200008da:	4b10      	ldr	r3, [pc, #64]	@ (2000091c <MX_XSPI1_Init+0xa8>)
200008dc:	2200      	movs	r2, #0
200008de:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_XSPI_Init(&hxspi1) != HAL_OK)
200008e0:	480e      	ldr	r0, [pc, #56]	@ (2000091c <MX_XSPI1_Init+0xa8>)
200008e2:	f005 f8b7 	bl	20005a54 <HAL_XSPI_Init>
200008e6:	4603      	mov	r3, r0
200008e8:	2b00      	cmp	r3, #0
200008ea:	d001      	beq.n	200008f0 <MX_XSPI1_Init+0x7c>
  {
    Error_Handler();
200008ec:	f000 f84c 	bl	20000988 <Error_Handler>
  }
  sXspiManagerCfg.nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
200008f0:	2300      	movs	r3, #0
200008f2:	607b      	str	r3, [r7, #4]
  sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_1;
200008f4:	2300      	movs	r3, #0
200008f6:	60bb      	str	r3, [r7, #8]
  sXspiManagerCfg.Req2AckTime = 1;
200008f8:	2301      	movs	r3, #1
200008fa:	60fb      	str	r3, [r7, #12]
  if (HAL_XSPIM_Config(&hxspi1, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
200008fc:	1d3b      	adds	r3, r7, #4
200008fe:	f241 3288 	movw	r2, #5000	@ 0x1388
20000902:	4619      	mov	r1, r3
20000904:	4805      	ldr	r0, [pc, #20]	@ (2000091c <MX_XSPI1_Init+0xa8>)
20000906:	f005 fc9f 	bl	20006248 <HAL_XSPIM_Config>
2000090a:	4603      	mov	r3, r0
2000090c:	2b00      	cmp	r3, #0
2000090e:	d001      	beq.n	20000914 <MX_XSPI1_Init+0xa0>
  {
    Error_Handler();
20000910:	f000 f83a 	bl	20000988 <Error_Handler>
  }
  /* USER CODE BEGIN XSPI1_Init 2 */

  /* USER CODE END XSPI1_Init 2 */

}
20000914:	bf00      	nop
20000916:	3710      	adds	r7, #16
20000918:	46bd      	mov	sp, r7
2000091a:	bd80      	pop	{r7, pc}
2000091c:	240200b0 	.word	0x240200b0
20000920:	52005000 	.word	0x52005000

20000924 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
20000924:	b480      	push	{r7}
20000926:	b085      	sub	sp, #20
20000928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
2000092a:	4b16      	ldr	r3, [pc, #88]	@ (20000984 <MX_GPIO_Init+0x60>)
2000092c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
20000930:	4a14      	ldr	r2, [pc, #80]	@ (20000984 <MX_GPIO_Init+0x60>)
20000932:	f043 0301 	orr.w	r3, r3, #1
20000936:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
2000093a:	4b12      	ldr	r3, [pc, #72]	@ (20000984 <MX_GPIO_Init+0x60>)
2000093c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
20000940:	60fb      	str	r3, [r7, #12]
20000942:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOP_CLK_ENABLE();
20000944:	4b0f      	ldr	r3, [pc, #60]	@ (20000984 <MX_GPIO_Init+0x60>)
20000946:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
2000094a:	4a0e      	ldr	r2, [pc, #56]	@ (20000984 <MX_GPIO_Init+0x60>)
2000094c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
20000950:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
20000954:	4b0b      	ldr	r3, [pc, #44]	@ (20000984 <MX_GPIO_Init+0x60>)
20000956:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
2000095a:	60bb      	str	r3, [r7, #8]
2000095c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOO_CLK_ENABLE();
2000095e:	4b09      	ldr	r3, [pc, #36]	@ (20000984 <MX_GPIO_Init+0x60>)
20000960:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
20000964:	4a07      	ldr	r2, [pc, #28]	@ (20000984 <MX_GPIO_Init+0x60>)
20000966:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
2000096a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
2000096e:	4b05      	ldr	r3, [pc, #20]	@ (20000984 <MX_GPIO_Init+0x60>)
20000970:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
20000974:	607b      	str	r3, [r7, #4]
20000976:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
20000978:	bf00      	nop
2000097a:	3714      	adds	r7, #20
2000097c:	46bd      	mov	sp, r7
2000097e:	f85d 7b04 	ldr.w	r7, [sp], #4
20000982:	4770      	bx	lr
20000984:	58024400 	.word	0x58024400

20000988 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
20000988:	b480      	push	{r7}
2000098a:	af00      	add	r7, sp, #0
  /* User may add here some code to deal with this error */
  while(1)
2000098c:	bf00      	nop
2000098e:	e7fd      	b.n	2000098c <Error_Handler+0x4>

20000990 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
20000990:	b580      	push	{r7, lr}
20000992:	b0a8      	sub	sp, #160	@ 0xa0
20000994:	af00      	add	r7, sp, #0
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
20000996:	1d3b      	adds	r3, r7, #4
20000998:	229c      	movs	r2, #156	@ 0x9c
2000099a:	2100      	movs	r1, #0
2000099c:	4618      	mov	r0, r3
2000099e:	f009 f82b 	bl	200099f8 <memset>

  /* Configure the system Power Supply */

  if (HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY) != HAL_OK)
200009a2:	2002      	movs	r0, #2
200009a4:	f000 fba2 	bl	200010ec <HAL_PWREx_ConfigSupply>
200009a8:	4603      	mov	r3, r0
200009aa:	2b00      	cmp	r3, #0
200009ac:	d001      	beq.n	200009b2 <HAL_MspInit+0x22>
  {
    /* Initialization error */
    Error_Handler();
200009ae:	f7ff ffeb 	bl	20000988 <Error_Handler>

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SBS_CLK_ENABLE();
200009b2:	4b10      	ldr	r3, [pc, #64]	@ (200009f4 <HAL_MspInit+0x64>)
200009b4:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
200009b8:	4a0e      	ldr	r2, [pc, #56]	@ (200009f4 <HAL_MspInit+0x64>)
200009ba:	f043 0302 	orr.w	r3, r3, #2
200009be:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
200009c2:	4b0c      	ldr	r3, [pc, #48]	@ (200009f4 <HAL_MspInit+0x64>)
200009c4:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
200009c8:	603b      	str	r3, [r7, #0]
200009ca:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Enable the XSPIM_P1 interface */
  HAL_PWREx_EnableXSPIM1();
200009cc:	f000 fc08 	bl	200011e0 <HAL_PWREx_EnableXSPIM1>

  /* The CSI is used by the compensation cells and must be enabled before enabling the
     compensation cells.
     For more details refer to RM0477 [SBS I/O compensation cell management] chapter.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
200009d0:	2310      	movs	r3, #16
200009d2:	607b      	str	r3, [r7, #4]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
200009d4:	2380      	movs	r3, #128	@ 0x80
200009d6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
200009d8:	1d3b      	adds	r3, r7, #4
200009da:	4618      	mov	r0, r3
200009dc:	f000 fc10 	bl	20001200 <HAL_RCC_OscConfig>
200009e0:	4603      	mov	r3, r0
200009e2:	2b00      	cmp	r3, #0
200009e4:	d001      	beq.n	200009ea <HAL_MspInit+0x5a>
  {
    Error_Handler();
200009e6:	f7ff ffcf 	bl	20000988 <Error_Handler>
  /* high speed low voltage config */

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
200009ea:	bf00      	nop
200009ec:	37a0      	adds	r7, #160	@ 0xa0
200009ee:	46bd      	mov	sp, r7
200009f0:	bd80      	pop	{r7, pc}
200009f2:	bf00      	nop
200009f4:	58024400 	.word	0x58024400

200009f8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
200009f8:	b580      	push	{r7, lr}
200009fa:	b0aa      	sub	sp, #168	@ 0xa8
200009fc:	af00      	add	r7, sp, #0
200009fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
20000a00:	f107 0394 	add.w	r3, r7, #148	@ 0x94
20000a04:	2200      	movs	r2, #0
20000a06:	601a      	str	r2, [r3, #0]
20000a08:	605a      	str	r2, [r3, #4]
20000a0a:	609a      	str	r2, [r3, #8]
20000a0c:	60da      	str	r2, [r3, #12]
20000a0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
20000a10:	f107 0310 	add.w	r3, r7, #16
20000a14:	2284      	movs	r2, #132	@ 0x84
20000a16:	2100      	movs	r1, #0
20000a18:	4618      	mov	r0, r3
20000a1a:	f008 ffed 	bl	200099f8 <memset>
  if(huart->Instance==USART1)
20000a1e:	687b      	ldr	r3, [r7, #4]
20000a20:	681b      	ldr	r3, [r3, #0]
20000a22:	4a23      	ldr	r2, [pc, #140]	@ (20000ab0 <HAL_UART_MspInit+0xb8>)
20000a24:	4293      	cmp	r3, r2
20000a26:	d13e      	bne.n	20000aa6 <HAL_UART_MspInit+0xae>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
20000a28:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
20000a2c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
20000a2e:	2300      	movs	r3, #0
20000a30:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
20000a32:	f107 0310 	add.w	r3, r7, #16
20000a36:	4618      	mov	r0, r3
20000a38:	f001 fe5c 	bl	200026f4 <HAL_RCCEx_PeriphCLKConfig>
20000a3c:	4603      	mov	r3, r0
20000a3e:	2b00      	cmp	r3, #0
20000a40:	d001      	beq.n	20000a46 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
20000a42:	f7ff ffa1 	bl	20000988 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
20000a46:	4b1b      	ldr	r3, [pc, #108]	@ (20000ab4 <HAL_UART_MspInit+0xbc>)
20000a48:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
20000a4c:	4a19      	ldr	r2, [pc, #100]	@ (20000ab4 <HAL_UART_MspInit+0xbc>)
20000a4e:	f043 0310 	orr.w	r3, r3, #16
20000a52:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
20000a56:	4b17      	ldr	r3, [pc, #92]	@ (20000ab4 <HAL_UART_MspInit+0xbc>)
20000a58:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
20000a5c:	60fb      	str	r3, [r7, #12]
20000a5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
20000a60:	4b14      	ldr	r3, [pc, #80]	@ (20000ab4 <HAL_UART_MspInit+0xbc>)
20000a62:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
20000a66:	4a13      	ldr	r2, [pc, #76]	@ (20000ab4 <HAL_UART_MspInit+0xbc>)
20000a68:	f043 0301 	orr.w	r3, r3, #1
20000a6c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
20000a70:	4b10      	ldr	r3, [pc, #64]	@ (20000ab4 <HAL_UART_MspInit+0xbc>)
20000a72:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
20000a76:	60bb      	str	r3, [r7, #8]
20000a78:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
20000a7a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
20000a7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
20000a82:	2302      	movs	r3, #2
20000a84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
20000a88:	2300      	movs	r3, #0
20000a8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
20000a8e:	2300      	movs	r3, #0
20000a90:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
20000a94:	2307      	movs	r3, #7
20000a96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
20000a9a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
20000a9e:	4619      	mov	r1, r3
20000aa0:	4805      	ldr	r0, [pc, #20]	@ (20000ab8 <HAL_UART_MspInit+0xc0>)
20000aa2:	f000 f9c3 	bl	20000e2c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
20000aa6:	bf00      	nop
20000aa8:	37a8      	adds	r7, #168	@ 0xa8
20000aaa:	46bd      	mov	sp, r7
20000aac:	bd80      	pop	{r7, pc}
20000aae:	bf00      	nop
20000ab0:	42001000 	.word	0x42001000
20000ab4:	58024400 	.word	0x58024400
20000ab8:	58020000 	.word	0x58020000

20000abc <HAL_XSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hxspi: XSPI handle pointer
  * @retval None
  */
void HAL_XSPI_MspInit(XSPI_HandleTypeDef* hxspi)
{
20000abc:	b580      	push	{r7, lr}
20000abe:	b0ac      	sub	sp, #176	@ 0xb0
20000ac0:	af00      	add	r7, sp, #0
20000ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
20000ac4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
20000ac8:	2200      	movs	r2, #0
20000aca:	601a      	str	r2, [r3, #0]
20000acc:	605a      	str	r2, [r3, #4]
20000ace:	609a      	str	r2, [r3, #8]
20000ad0:	60da      	str	r2, [r3, #12]
20000ad2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
20000ad4:	f107 0318 	add.w	r3, r7, #24
20000ad8:	2284      	movs	r2, #132	@ 0x84
20000ada:	2100      	movs	r1, #0
20000adc:	4618      	mov	r0, r3
20000ade:	f008 ff8b 	bl	200099f8 <memset>
  if(hxspi->Instance==XSPI1)
20000ae2:	687b      	ldr	r3, [r7, #4]
20000ae4:	681b      	ldr	r3, [r3, #0]
20000ae6:	4a3f      	ldr	r2, [pc, #252]	@ (20000be4 <HAL_XSPI_MspInit+0x128>)
20000ae8:	4293      	cmp	r3, r2
20000aea:	d177      	bne.n	20000bdc <HAL_XSPI_MspInit+0x120>

    /* USER CODE END XSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_XSPI1;
20000aec:	2302      	movs	r3, #2
20000aee:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Xspi1ClockSelection = RCC_XSPI1CLKSOURCE_PLL2S;
20000af0:	2310      	movs	r3, #16
20000af2:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
20000af4:	f107 0318 	add.w	r3, r7, #24
20000af8:	4618      	mov	r0, r3
20000afa:	f001 fdfb 	bl	200026f4 <HAL_RCCEx_PeriphCLKConfig>
20000afe:	4603      	mov	r3, r0
20000b00:	2b00      	cmp	r3, #0
20000b02:	d001      	beq.n	20000b08 <HAL_XSPI_MspInit+0x4c>
    {
      Error_Handler();
20000b04:	f7ff ff40 	bl	20000988 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_XSPIM_CLK_ENABLE();
20000b08:	4b37      	ldr	r3, [pc, #220]	@ (20000be8 <HAL_XSPI_MspInit+0x12c>)
20000b0a:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
20000b0e:	4a36      	ldr	r2, [pc, #216]	@ (20000be8 <HAL_XSPI_MspInit+0x12c>)
20000b10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
20000b14:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
20000b18:	4b33      	ldr	r3, [pc, #204]	@ (20000be8 <HAL_XSPI_MspInit+0x12c>)
20000b1a:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
20000b1e:	617b      	str	r3, [r7, #20]
20000b20:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_XSPI1_CLK_ENABLE();
20000b22:	4b31      	ldr	r3, [pc, #196]	@ (20000be8 <HAL_XSPI_MspInit+0x12c>)
20000b24:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
20000b28:	4a2f      	ldr	r2, [pc, #188]	@ (20000be8 <HAL_XSPI_MspInit+0x12c>)
20000b2a:	f043 0320 	orr.w	r3, r3, #32
20000b2e:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
20000b32:	4b2d      	ldr	r3, [pc, #180]	@ (20000be8 <HAL_XSPI_MspInit+0x12c>)
20000b34:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
20000b38:	613b      	str	r3, [r7, #16]
20000b3a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_XSPI1_FORCE_RESET();
20000b3c:	4b2a      	ldr	r3, [pc, #168]	@ (20000be8 <HAL_XSPI_MspInit+0x12c>)
20000b3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20000b40:	4a29      	ldr	r2, [pc, #164]	@ (20000be8 <HAL_XSPI_MspInit+0x12c>)
20000b42:	f043 0320 	orr.w	r3, r3, #32
20000b46:	67d3      	str	r3, [r2, #124]	@ 0x7c
    __HAL_RCC_XSPI1_RELEASE_RESET();
20000b48:	4b27      	ldr	r3, [pc, #156]	@ (20000be8 <HAL_XSPI_MspInit+0x12c>)
20000b4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20000b4c:	4a26      	ldr	r2, [pc, #152]	@ (20000be8 <HAL_XSPI_MspInit+0x12c>)
20000b4e:	f023 0320 	bic.w	r3, r3, #32
20000b52:	67d3      	str	r3, [r2, #124]	@ 0x7c

    __HAL_RCC_GPIOP_CLK_ENABLE();
20000b54:	4b24      	ldr	r3, [pc, #144]	@ (20000be8 <HAL_XSPI_MspInit+0x12c>)
20000b56:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
20000b5a:	4a23      	ldr	r2, [pc, #140]	@ (20000be8 <HAL_XSPI_MspInit+0x12c>)
20000b5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
20000b60:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
20000b64:	4b20      	ldr	r3, [pc, #128]	@ (20000be8 <HAL_XSPI_MspInit+0x12c>)
20000b66:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
20000b6a:	60fb      	str	r3, [r7, #12]
20000b6c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOO_CLK_ENABLE();
20000b6e:	4b1e      	ldr	r3, [pc, #120]	@ (20000be8 <HAL_XSPI_MspInit+0x12c>)
20000b70:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
20000b74:	4a1c      	ldr	r2, [pc, #112]	@ (20000be8 <HAL_XSPI_MspInit+0x12c>)
20000b76:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
20000b7a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
20000b7e:	4b1a      	ldr	r3, [pc, #104]	@ (20000be8 <HAL_XSPI_MspInit+0x12c>)
20000b80:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
20000b84:	60bb      	str	r3, [r7, #8]
20000b86:	68bb      	ldr	r3, [r7, #8]
    PP1     ------> XSPIM_P1_IO1
    PP4     ------> XSPIM_P1_IO4
    PO4     ------> XSPIM_P1_CLK
    PP6     ------> XSPIM_P1_IO6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_7
20000b88:	23ff      	movs	r3, #255	@ 0xff
20000b8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
                          |GPIO_PIN_5|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
20000b8e:	2302      	movs	r3, #2
20000b90:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
20000b94:	2300      	movs	r3, #0
20000b96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
20000b9a:	2303      	movs	r3, #3
20000b9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P1;
20000ba0:	2309      	movs	r3, #9
20000ba2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOP, &GPIO_InitStruct);
20000ba6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
20000baa:	4619      	mov	r1, r3
20000bac:	480f      	ldr	r0, [pc, #60]	@ (20000bec <HAL_XSPI_MspInit+0x130>)
20000bae:	f000 f93d 	bl	20000e2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4;
20000bb2:	2314      	movs	r3, #20
20000bb4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
20000bb8:	2302      	movs	r3, #2
20000bba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
20000bbe:	2300      	movs	r3, #0
20000bc0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
20000bc4:	2303      	movs	r3, #3
20000bc6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P1;
20000bca:	2309      	movs	r3, #9
20000bcc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOO, &GPIO_InitStruct);
20000bd0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
20000bd4:	4619      	mov	r1, r3
20000bd6:	4806      	ldr	r0, [pc, #24]	@ (20000bf0 <HAL_XSPI_MspInit+0x134>)
20000bd8:	f000 f928 	bl	20000e2c <HAL_GPIO_Init>

    /* USER CODE END XSPI1_MspInit 1 */

  }

}
20000bdc:	bf00      	nop
20000bde:	37b0      	adds	r7, #176	@ 0xb0
20000be0:	46bd      	mov	sp, r7
20000be2:	bd80      	pop	{r7, pc}
20000be4:	52005000 	.word	0x52005000
20000be8:	58024400 	.word	0x58024400
20000bec:	58023c00 	.word	0x58023c00
20000bf0:	58023800 	.word	0x58023800

20000bf4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
20000bf4:	b480      	push	{r7}
20000bf6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = INTVECT_START;
20000bf8:	4b07      	ldr	r3, [pc, #28]	@ (20000c18 <SystemInit+0x24>)
20000bfa:	4a08      	ldr	r2, [pc, #32]	@ (20000c1c <SystemInit+0x28>)
20000bfc:	609a      	str	r2, [r3, #8]

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
20000bfe:	4b06      	ldr	r3, [pc, #24]	@ (20000c18 <SystemInit+0x24>)
20000c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20000c04:	4a04      	ldr	r2, [pc, #16]	@ (20000c18 <SystemInit+0x24>)
20000c06:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
20000c0a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
20000c0e:	bf00      	nop
20000c10:	46bd      	mov	sp, r7
20000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
20000c16:	4770      	bx	lr
20000c18:	e000ed00 	.word	0xe000ed00
20000c1c:	20000200 	.word	0x20000200

20000c20 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
20000c20:	b580      	push	{r7, lr}
20000c22:	b082      	sub	sp, #8
20000c24:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
20000c26:	2300      	movs	r3, #0
20000c28:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
20000c2a:	2003      	movs	r0, #3
20000c2c:	f000 f858 	bl	20000ce0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
20000c30:	200f      	movs	r0, #15
20000c32:	f005 ff85 	bl	20006b40 <HAL_InitTick>
20000c36:	4603      	mov	r3, r0
20000c38:	2b00      	cmp	r3, #0
20000c3a:	d002      	beq.n	20000c42 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
20000c3c:	2301      	movs	r3, #1
20000c3e:	71fb      	strb	r3, [r7, #7]
20000c40:	e001      	b.n	20000c46 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
20000c42:	f7ff fea5 	bl	20000990 <HAL_MspInit>
  }

  /* Return function status */
  return status;
20000c46:	79fb      	ldrb	r3, [r7, #7]
}
20000c48:	4618      	mov	r0, r3
20000c4a:	3708      	adds	r7, #8
20000c4c:	46bd      	mov	sp, r7
20000c4e:	bd80      	pop	{r7, pc}

20000c50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
20000c50:	b580      	push	{r7, lr}
20000c52:	b084      	sub	sp, #16
20000c54:	af00      	add	r7, sp, #0
20000c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
20000c58:	f005 ffa2 	bl	20006ba0 <HAL_GetTick>
20000c5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
20000c5e:	687b      	ldr	r3, [r7, #4]
20000c60:	60fb      	str	r3, [r7, #12]

  /* Add a period to ensure minimum wait */
  if (wait < HAL_MAX_DELAY)
20000c62:	68fb      	ldr	r3, [r7, #12]
20000c64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
20000c68:	d005      	beq.n	20000c76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
20000c6a:	4b0a      	ldr	r3, [pc, #40]	@ (20000c94 <HAL_Delay+0x44>)
20000c6c:	781b      	ldrb	r3, [r3, #0]
20000c6e:	461a      	mov	r2, r3
20000c70:	68fb      	ldr	r3, [r7, #12]
20000c72:	4413      	add	r3, r2
20000c74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
20000c76:	bf00      	nop
20000c78:	f005 ff92 	bl	20006ba0 <HAL_GetTick>
20000c7c:	4602      	mov	r2, r0
20000c7e:	68bb      	ldr	r3, [r7, #8]
20000c80:	1ad3      	subs	r3, r2, r3
20000c82:	68fa      	ldr	r2, [r7, #12]
20000c84:	429a      	cmp	r2, r3
20000c86:	d8f7      	bhi.n	20000c78 <HAL_Delay+0x28>
  {
  }
}
20000c88:	bf00      	nop
20000c8a:	bf00      	nop
20000c8c:	3710      	adds	r7, #16
20000c8e:	46bd      	mov	sp, r7
20000c90:	bd80      	pop	{r7, pc}
20000c92:	bf00      	nop
20000c94:	20000218 	.word	0x20000218

20000c98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
20000c98:	b480      	push	{r7}
20000c9a:	b085      	sub	sp, #20
20000c9c:	af00      	add	r7, sp, #0
20000c9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
20000ca0:	687b      	ldr	r3, [r7, #4]
20000ca2:	f003 0307 	and.w	r3, r3, #7
20000ca6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
20000ca8:	4b0b      	ldr	r3, [pc, #44]	@ (20000cd8 <__NVIC_SetPriorityGrouping+0x40>)
20000caa:	68db      	ldr	r3, [r3, #12]
20000cac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
20000cae:	68ba      	ldr	r2, [r7, #8]
20000cb0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
20000cb4:	4013      	ands	r3, r2
20000cb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
20000cb8:	68fb      	ldr	r3, [r7, #12]
20000cba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
20000cbc:	68bb      	ldr	r3, [r7, #8]
20000cbe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
20000cc0:	4b06      	ldr	r3, [pc, #24]	@ (20000cdc <__NVIC_SetPriorityGrouping+0x44>)
20000cc2:	4313      	orrs	r3, r2
20000cc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
20000cc6:	4a04      	ldr	r2, [pc, #16]	@ (20000cd8 <__NVIC_SetPriorityGrouping+0x40>)
20000cc8:	68bb      	ldr	r3, [r7, #8]
20000cca:	60d3      	str	r3, [r2, #12]
}
20000ccc:	bf00      	nop
20000cce:	3714      	adds	r7, #20
20000cd0:	46bd      	mov	sp, r7
20000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
20000cd6:	4770      	bx	lr
20000cd8:	e000ed00 	.word	0xe000ed00
20000cdc:	05fa0000 	.word	0x05fa0000

20000ce0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
20000ce0:	b580      	push	{r7, lr}
20000ce2:	b082      	sub	sp, #8
20000ce4:	af00      	add	r7, sp, #0
20000ce6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
20000ce8:	6878      	ldr	r0, [r7, #4]
20000cea:	f7ff ffd5 	bl	20000c98 <__NVIC_SetPriorityGrouping>
}
20000cee:	bf00      	nop
20000cf0:	3708      	adds	r7, #8
20000cf2:	46bd      	mov	sp, r7
20000cf4:	bd80      	pop	{r7, pc}
	...

20000cf8 <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
20000cf8:	b480      	push	{r7}
20000cfa:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
20000cfc:	f3bf 8f5f 	dmb	sy
}
20000d00:	bf00      	nop
  /* Force any outstanding transfers to complete before disabling MPU */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
20000d02:	4b0a      	ldr	r3, [pc, #40]	@ (20000d2c <HAL_MPU_Disable+0x34>)
20000d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20000d06:	4a09      	ldr	r2, [pc, #36]	@ (20000d2c <HAL_MPU_Disable+0x34>)
20000d08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
20000d0c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register */
  MPU->CTRL = 0U;
20000d0e:	4b08      	ldr	r3, [pc, #32]	@ (20000d30 <HAL_MPU_Disable+0x38>)
20000d10:	2200      	movs	r2, #0
20000d12:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
20000d14:	f3bf 8f4f 	dsb	sy
}
20000d18:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
20000d1a:	f3bf 8f6f 	isb	sy
}
20000d1e:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
20000d20:	bf00      	nop
20000d22:	46bd      	mov	sp, r7
20000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
20000d28:	4770      	bx	lr
20000d2a:	bf00      	nop
20000d2c:	e000ed00 	.word	0xe000ed00
20000d30:	e000ed90 	.word	0xe000ed90

20000d34 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
20000d34:	b580      	push	{r7, lr}
20000d36:	b084      	sub	sp, #16
20000d38:	af00      	add	r7, sp, #0
20000d3a:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
20000d3c:	f005 ff30 	bl	20006ba0 <HAL_GetTick>
20000d40:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20000d42:	687b      	ldr	r3, [r7, #4]
20000d44:	2b00      	cmp	r3, #0
20000d46:	d101      	bne.n	20000d4c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
20000d48:	2301      	movs	r3, #1
20000d4a:	e06b      	b.n	20000e24 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
20000d4c:	687b      	ldr	r3, [r7, #4]
20000d4e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20000d52:	b2db      	uxtb	r3, r3
20000d54:	2b02      	cmp	r3, #2
20000d56:	d008      	beq.n	20000d6a <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
20000d58:	687b      	ldr	r3, [r7, #4]
20000d5a:	2220      	movs	r2, #32
20000d5c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
20000d5e:	687b      	ldr	r3, [r7, #4]
20000d60:	2200      	movs	r2, #0
20000d62:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20000d66:	2301      	movs	r3, #1
20000d68:	e05c      	b.n	20000e24 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
20000d6a:	687b      	ldr	r3, [r7, #4]
20000d6c:	681b      	ldr	r3, [r3, #0]
20000d6e:	695a      	ldr	r2, [r3, #20]
20000d70:	687b      	ldr	r3, [r7, #4]
20000d72:	681b      	ldr	r3, [r3, #0]
20000d74:	f042 0204 	orr.w	r2, r2, #4
20000d78:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
20000d7a:	687b      	ldr	r3, [r7, #4]
20000d7c:	2205      	movs	r2, #5
20000d7e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
20000d82:	e020      	b.n	20000dc6 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
20000d84:	f005 ff0c 	bl	20006ba0 <HAL_GetTick>
20000d88:	4602      	mov	r2, r0
20000d8a:	68fb      	ldr	r3, [r7, #12]
20000d8c:	1ad3      	subs	r3, r2, r3
20000d8e:	2b05      	cmp	r3, #5
20000d90:	d919      	bls.n	20000dc6 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
20000d92:	687b      	ldr	r3, [r7, #4]
20000d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20000d96:	f043 0210 	orr.w	r2, r3, #16
20000d9a:	687b      	ldr	r3, [r7, #4]
20000d9c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
20000d9e:	687b      	ldr	r3, [r7, #4]
20000da0:	2203      	movs	r2, #3
20000da2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20000da6:	687b      	ldr	r3, [r7, #4]
20000da8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20000daa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20000dae:	2b00      	cmp	r3, #0
20000db0:	d003      	beq.n	20000dba <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20000db2:	687b      	ldr	r3, [r7, #4]
20000db4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20000db6:	2201      	movs	r2, #1
20000db8:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
20000dba:	687b      	ldr	r3, [r7, #4]
20000dbc:	2200      	movs	r2, #0
20000dbe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
20000dc2:	2301      	movs	r3, #1
20000dc4:	e02e      	b.n	20000e24 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
20000dc6:	687b      	ldr	r3, [r7, #4]
20000dc8:	681b      	ldr	r3, [r3, #0]
20000dca:	691b      	ldr	r3, [r3, #16]
20000dcc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20000dd0:	2b00      	cmp	r3, #0
20000dd2:	d0d7      	beq.n	20000d84 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
20000dd4:	687b      	ldr	r3, [r7, #4]
20000dd6:	681b      	ldr	r3, [r3, #0]
20000dd8:	695a      	ldr	r2, [r3, #20]
20000dda:	687b      	ldr	r3, [r7, #4]
20000ddc:	681b      	ldr	r3, [r3, #0]
20000dde:	f042 0202 	orr.w	r2, r2, #2
20000de2:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
20000de4:	687b      	ldr	r3, [r7, #4]
20000de6:	2204      	movs	r2, #4
20000de8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
20000dec:	687b      	ldr	r3, [r7, #4]
20000dee:	681b      	ldr	r3, [r3, #0]
20000df0:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
20000df4:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
20000df6:	687b      	ldr	r3, [r7, #4]
20000df8:	2201      	movs	r2, #1
20000dfa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20000dfe:	687b      	ldr	r3, [r7, #4]
20000e00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20000e02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20000e06:	2b00      	cmp	r3, #0
20000e08:	d007      	beq.n	20000e1a <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20000e0a:	687b      	ldr	r3, [r7, #4]
20000e0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20000e0e:	2201      	movs	r2, #1
20000e10:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
20000e12:	687b      	ldr	r3, [r7, #4]
20000e14:	681b      	ldr	r3, [r3, #0]
20000e16:	2200      	movs	r2, #0
20000e18:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
20000e1a:	687b      	ldr	r3, [r7, #4]
20000e1c:	2200      	movs	r2, #0
20000e1e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
20000e22:	2300      	movs	r3, #0
}
20000e24:	4618      	mov	r0, r3
20000e26:	3710      	adds	r7, #16
20000e28:	46bd      	mov	sp, r7
20000e2a:	bd80      	pop	{r7, pc}

20000e2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
20000e2c:	b480      	push	{r7}
20000e2e:	b087      	sub	sp, #28
20000e30:	af00      	add	r7, sp, #0
20000e32:	6078      	str	r0, [r7, #4]
20000e34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
20000e36:	2300      	movs	r3, #0
20000e38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
20000e3a:	e143      	b.n	200010c4 <HAL_GPIO_Init+0x298>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
20000e3c:	683b      	ldr	r3, [r7, #0]
20000e3e:	681a      	ldr	r2, [r3, #0]
20000e40:	2101      	movs	r1, #1
20000e42:	697b      	ldr	r3, [r7, #20]
20000e44:	fa01 f303 	lsl.w	r3, r1, r3
20000e48:	4013      	ands	r3, r2
20000e4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
20000e4c:	68fb      	ldr	r3, [r7, #12]
20000e4e:	2b00      	cmp	r3, #0
20000e50:	f000 8135 	beq.w	200010be <HAL_GPIO_Init+0x292>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
20000e54:	683b      	ldr	r3, [r7, #0]
20000e56:	685b      	ldr	r3, [r3, #4]
20000e58:	f003 0303 	and.w	r3, r3, #3
20000e5c:	2b01      	cmp	r3, #1
20000e5e:	d005      	beq.n	20000e6c <HAL_GPIO_Init+0x40>
20000e60:	683b      	ldr	r3, [r7, #0]
20000e62:	685b      	ldr	r3, [r3, #4]
20000e64:	f003 0303 	and.w	r3, r3, #3
20000e68:	2b02      	cmp	r3, #2
20000e6a:	d130      	bne.n	20000ece <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
20000e6c:	687b      	ldr	r3, [r7, #4]
20000e6e:	689b      	ldr	r3, [r3, #8]
20000e70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
20000e72:	697b      	ldr	r3, [r7, #20]
20000e74:	005b      	lsls	r3, r3, #1
20000e76:	2203      	movs	r2, #3
20000e78:	fa02 f303 	lsl.w	r3, r2, r3
20000e7c:	43db      	mvns	r3, r3
20000e7e:	693a      	ldr	r2, [r7, #16]
20000e80:	4013      	ands	r3, r2
20000e82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
20000e84:	683b      	ldr	r3, [r7, #0]
20000e86:	68da      	ldr	r2, [r3, #12]
20000e88:	697b      	ldr	r3, [r7, #20]
20000e8a:	005b      	lsls	r3, r3, #1
20000e8c:	fa02 f303 	lsl.w	r3, r2, r3
20000e90:	693a      	ldr	r2, [r7, #16]
20000e92:	4313      	orrs	r3, r2
20000e94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
20000e96:	687b      	ldr	r3, [r7, #4]
20000e98:	693a      	ldr	r2, [r7, #16]
20000e9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
20000e9c:	687b      	ldr	r3, [r7, #4]
20000e9e:	685b      	ldr	r3, [r3, #4]
20000ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
20000ea2:	2201      	movs	r2, #1
20000ea4:	697b      	ldr	r3, [r7, #20]
20000ea6:	fa02 f303 	lsl.w	r3, r2, r3
20000eaa:	43db      	mvns	r3, r3
20000eac:	693a      	ldr	r2, [r7, #16]
20000eae:	4013      	ands	r3, r2
20000eb0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
20000eb2:	683b      	ldr	r3, [r7, #0]
20000eb4:	685b      	ldr	r3, [r3, #4]
20000eb6:	091b      	lsrs	r3, r3, #4
20000eb8:	f003 0201 	and.w	r2, r3, #1
20000ebc:	697b      	ldr	r3, [r7, #20]
20000ebe:	fa02 f303 	lsl.w	r3, r2, r3
20000ec2:	693a      	ldr	r2, [r7, #16]
20000ec4:	4313      	orrs	r3, r2
20000ec6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
20000ec8:	687b      	ldr	r3, [r7, #4]
20000eca:	693a      	ldr	r2, [r7, #16]
20000ecc:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
20000ece:	683b      	ldr	r3, [r7, #0]
20000ed0:	685b      	ldr	r3, [r3, #4]
20000ed2:	f003 0303 	and.w	r3, r3, #3
20000ed6:	2b03      	cmp	r3, #3
20000ed8:	d109      	bne.n	20000eee <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
20000eda:	683b      	ldr	r3, [r7, #0]
20000edc:	685b      	ldr	r3, [r3, #4]
20000ede:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
20000ee2:	2b03      	cmp	r3, #3
20000ee4:	d11b      	bne.n	20000f1e <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
20000ee6:	683b      	ldr	r3, [r7, #0]
20000ee8:	689b      	ldr	r3, [r3, #8]
20000eea:	2b01      	cmp	r3, #1
20000eec:	d017      	beq.n	20000f1e <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
20000eee:	687b      	ldr	r3, [r7, #4]
20000ef0:	68db      	ldr	r3, [r3, #12]
20000ef2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
20000ef4:	697b      	ldr	r3, [r7, #20]
20000ef6:	005b      	lsls	r3, r3, #1
20000ef8:	2203      	movs	r2, #3
20000efa:	fa02 f303 	lsl.w	r3, r2, r3
20000efe:	43db      	mvns	r3, r3
20000f00:	693a      	ldr	r2, [r7, #16]
20000f02:	4013      	ands	r3, r2
20000f04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
20000f06:	683b      	ldr	r3, [r7, #0]
20000f08:	689a      	ldr	r2, [r3, #8]
20000f0a:	697b      	ldr	r3, [r7, #20]
20000f0c:	005b      	lsls	r3, r3, #1
20000f0e:	fa02 f303 	lsl.w	r3, r2, r3
20000f12:	693a      	ldr	r2, [r7, #16]
20000f14:	4313      	orrs	r3, r2
20000f16:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
20000f18:	687b      	ldr	r3, [r7, #4]
20000f1a:	693a      	ldr	r2, [r7, #16]
20000f1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
20000f1e:	683b      	ldr	r3, [r7, #0]
20000f20:	685b      	ldr	r3, [r3, #4]
20000f22:	f003 0303 	and.w	r3, r3, #3
20000f26:	2b02      	cmp	r3, #2
20000f28:	d123      	bne.n	20000f72 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
20000f2a:	697b      	ldr	r3, [r7, #20]
20000f2c:	08da      	lsrs	r2, r3, #3
20000f2e:	687b      	ldr	r3, [r7, #4]
20000f30:	3208      	adds	r2, #8
20000f32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000f36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFuL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
20000f38:	697b      	ldr	r3, [r7, #20]
20000f3a:	f003 0307 	and.w	r3, r3, #7
20000f3e:	009b      	lsls	r3, r3, #2
20000f40:	220f      	movs	r2, #15
20000f42:	fa02 f303 	lsl.w	r3, r2, r3
20000f46:	43db      	mvns	r3, r3
20000f48:	693a      	ldr	r2, [r7, #16]
20000f4a:	4013      	ands	r3, r2
20000f4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
20000f4e:	683b      	ldr	r3, [r7, #0]
20000f50:	691a      	ldr	r2, [r3, #16]
20000f52:	697b      	ldr	r3, [r7, #20]
20000f54:	f003 0307 	and.w	r3, r3, #7
20000f58:	009b      	lsls	r3, r3, #2
20000f5a:	fa02 f303 	lsl.w	r3, r2, r3
20000f5e:	693a      	ldr	r2, [r7, #16]
20000f60:	4313      	orrs	r3, r2
20000f62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
20000f64:	697b      	ldr	r3, [r7, #20]
20000f66:	08da      	lsrs	r2, r3, #3
20000f68:	687b      	ldr	r3, [r7, #4]
20000f6a:	3208      	adds	r2, #8
20000f6c:	6939      	ldr	r1, [r7, #16]
20000f6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
20000f72:	687b      	ldr	r3, [r7, #4]
20000f74:	681b      	ldr	r3, [r3, #0]
20000f76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
20000f78:	697b      	ldr	r3, [r7, #20]
20000f7a:	005b      	lsls	r3, r3, #1
20000f7c:	2203      	movs	r2, #3
20000f7e:	fa02 f303 	lsl.w	r3, r2, r3
20000f82:	43db      	mvns	r3, r3
20000f84:	693a      	ldr	r2, [r7, #16]
20000f86:	4013      	ands	r3, r2
20000f88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
20000f8a:	683b      	ldr	r3, [r7, #0]
20000f8c:	685b      	ldr	r3, [r3, #4]
20000f8e:	f003 0203 	and.w	r2, r3, #3
20000f92:	697b      	ldr	r3, [r7, #20]
20000f94:	005b      	lsls	r3, r3, #1
20000f96:	fa02 f303 	lsl.w	r3, r2, r3
20000f9a:	693a      	ldr	r2, [r7, #16]
20000f9c:	4313      	orrs	r3, r2
20000f9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
20000fa0:	687b      	ldr	r3, [r7, #4]
20000fa2:	693a      	ldr	r2, [r7, #16]
20000fa4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
20000fa6:	683b      	ldr	r3, [r7, #0]
20000fa8:	685b      	ldr	r3, [r3, #4]
20000faa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
20000fae:	2b00      	cmp	r3, #0
20000fb0:	f000 8085 	beq.w	200010be <HAL_GPIO_Init+0x292>
      {
        temp = SBS->EXTICR[position >> 2U];
20000fb4:	4a4b      	ldr	r2, [pc, #300]	@ (200010e4 <HAL_GPIO_Init+0x2b8>)
20000fb6:	697b      	ldr	r3, [r7, #20]
20000fb8:	089b      	lsrs	r3, r3, #2
20000fba:	334c      	adds	r3, #76	@ 0x4c
20000fbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20000fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03U) * SBS_EXTICR1_PC_EXTI1_Pos));
20000fc2:	697b      	ldr	r3, [r7, #20]
20000fc4:	f003 0303 	and.w	r3, r3, #3
20000fc8:	009b      	lsls	r3, r3, #2
20000fca:	220f      	movs	r2, #15
20000fcc:	fa02 f303 	lsl.w	r3, r2, r3
20000fd0:	43db      	mvns	r3, r3
20000fd2:	693a      	ldr	r2, [r7, #16]
20000fd4:	4013      	ands	r3, r2
20000fd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * SBS_EXTICR1_PC_EXTI1_Pos));
20000fd8:	687b      	ldr	r3, [r7, #4]
20000fda:	0a9a      	lsrs	r2, r3, #10
20000fdc:	4b42      	ldr	r3, [pc, #264]	@ (200010e8 <HAL_GPIO_Init+0x2bc>)
20000fde:	4013      	ands	r3, r2
20000fe0:	697a      	ldr	r2, [r7, #20]
20000fe2:	f002 0203 	and.w	r2, r2, #3
20000fe6:	0092      	lsls	r2, r2, #2
20000fe8:	4093      	lsls	r3, r2
20000fea:	693a      	ldr	r2, [r7, #16]
20000fec:	4313      	orrs	r3, r2
20000fee:	613b      	str	r3, [r7, #16]
        SBS->EXTICR[position >> 2U] = temp;
20000ff0:	493c      	ldr	r1, [pc, #240]	@ (200010e4 <HAL_GPIO_Init+0x2b8>)
20000ff2:	697b      	ldr	r3, [r7, #20]
20000ff4:	089b      	lsrs	r3, r3, #2
20000ff6:	334c      	adds	r3, #76	@ 0x4c
20000ff8:	693a      	ldr	r2, [r7, #16]
20000ffa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
20000ffe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
20001002:	681b      	ldr	r3, [r3, #0]
20001004:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
20001006:	68fb      	ldr	r3, [r7, #12]
20001008:	43db      	mvns	r3, r3
2000100a:	693a      	ldr	r2, [r7, #16]
2000100c:	4013      	ands	r3, r2
2000100e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
20001010:	683b      	ldr	r3, [r7, #0]
20001012:	685b      	ldr	r3, [r3, #4]
20001014:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
20001018:	2b00      	cmp	r3, #0
2000101a:	d003      	beq.n	20001024 <HAL_GPIO_Init+0x1f8>
        {
          temp |= iocurrent;
2000101c:	693a      	ldr	r2, [r7, #16]
2000101e:	68fb      	ldr	r3, [r7, #12]
20001020:	4313      	orrs	r3, r2
20001022:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
20001024:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
20001028:	693b      	ldr	r3, [r7, #16]
2000102a:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
2000102c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
20001030:	685b      	ldr	r3, [r3, #4]
20001032:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
20001034:	68fb      	ldr	r3, [r7, #12]
20001036:	43db      	mvns	r3, r3
20001038:	693a      	ldr	r2, [r7, #16]
2000103a:	4013      	ands	r3, r2
2000103c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
2000103e:	683b      	ldr	r3, [r7, #0]
20001040:	685b      	ldr	r3, [r3, #4]
20001042:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
20001046:	2b00      	cmp	r3, #0
20001048:	d003      	beq.n	20001052 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
2000104a:	693a      	ldr	r2, [r7, #16]
2000104c:	68fb      	ldr	r3, [r7, #12]
2000104e:	4313      	orrs	r3, r2
20001050:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
20001052:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
20001056:	693b      	ldr	r3, [r7, #16]
20001058:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
2000105a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
2000105e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
20001062:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
20001064:	68fb      	ldr	r3, [r7, #12]
20001066:	43db      	mvns	r3, r3
20001068:	693a      	ldr	r2, [r7, #16]
2000106a:	4013      	ands	r3, r2
2000106c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
2000106e:	683b      	ldr	r3, [r7, #0]
20001070:	685b      	ldr	r3, [r3, #4]
20001072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20001076:	2b00      	cmp	r3, #0
20001078:	d003      	beq.n	20001082 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
2000107a:	693a      	ldr	r2, [r7, #16]
2000107c:	68fb      	ldr	r3, [r7, #12]
2000107e:	4313      	orrs	r3, r2
20001080:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
20001082:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
20001086:	693b      	ldr	r3, [r7, #16]
20001088:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
2000108c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
20001090:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20001094:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
20001096:	68fb      	ldr	r3, [r7, #12]
20001098:	43db      	mvns	r3, r3
2000109a:	693a      	ldr	r2, [r7, #16]
2000109c:	4013      	ands	r3, r2
2000109e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
200010a0:	683b      	ldr	r3, [r7, #0]
200010a2:	685b      	ldr	r3, [r3, #4]
200010a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
200010a8:	2b00      	cmp	r3, #0
200010aa:	d003      	beq.n	200010b4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
200010ac:	693a      	ldr	r2, [r7, #16]
200010ae:	68fb      	ldr	r3, [r7, #12]
200010b0:	4313      	orrs	r3, r2
200010b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
200010b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
200010b8:	693b      	ldr	r3, [r7, #16]
200010ba:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
200010be:	697b      	ldr	r3, [r7, #20]
200010c0:	3301      	adds	r3, #1
200010c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
200010c4:	683b      	ldr	r3, [r7, #0]
200010c6:	681a      	ldr	r2, [r3, #0]
200010c8:	697b      	ldr	r3, [r7, #20]
200010ca:	fa22 f303 	lsr.w	r3, r2, r3
200010ce:	2b00      	cmp	r3, #0
200010d0:	f47f aeb4 	bne.w	20000e3c <HAL_GPIO_Init+0x10>
  }
}
200010d4:	bf00      	nop
200010d6:	bf00      	nop
200010d8:	371c      	adds	r7, #28
200010da:	46bd      	mov	sp, r7
200010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
200010e0:	4770      	bx	lr
200010e2:	bf00      	nop
200010e4:	58000400 	.word	0x58000400
200010e8:	0029ff7f 	.word	0x0029ff7f

200010ec <HAL_PWREx_ConfigSupply>:
  *        PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO and PWR_SMPS_1V8_SUPPLIES_EXT are used
  *        only for lines that supports SMPS regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
200010ec:	b580      	push	{r7, lr}
200010ee:	b084      	sub	sp, #16
200010f0:	af00      	add	r7, sp, #0
200010f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Check if supply source was configured */
  if ((PWR->CSR2 & (PWR_CSR2_SDEN | PWR_CSR2_LDOEN | PWR_CSR2_BYPASS)) != (PWR_CSR2_SDEN | PWR_CSR2_LDOEN))
200010f4:	4b25      	ldr	r3, [pc, #148]	@ (2000118c <HAL_PWREx_ConfigSupply+0xa0>)
200010f6:	68db      	ldr	r3, [r3, #12]
200010f8:	f003 0307 	and.w	r3, r3, #7
200010fc:	2b06      	cmp	r3, #6
200010fe:	d00a      	beq.n	20001116 <HAL_PWREx_ConfigSupply+0x2a>
  {
    /* Check supply configuration */
    if ((PWR->CSR2 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
20001100:	4b22      	ldr	r3, [pc, #136]	@ (2000118c <HAL_PWREx_ConfigSupply+0xa0>)
20001102:	68db      	ldr	r3, [r3, #12]
20001104:	f003 031f 	and.w	r3, r3, #31
20001108:	687a      	ldr	r2, [r7, #4]
2000110a:	429a      	cmp	r2, r3
2000110c:	d001      	beq.n	20001112 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
2000110e:	2301      	movs	r3, #1
20001110:	e038      	b.n	20001184 <HAL_PWREx_ConfigSupply+0x98>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
20001112:	2300      	movs	r3, #0
20001114:	e036      	b.n	20001184 <HAL_PWREx_ConfigSupply+0x98>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG(PWR->CSR2, PWR_SUPPLY_CONFIG_MASK, SupplySource);
20001116:	4b1d      	ldr	r3, [pc, #116]	@ (2000118c <HAL_PWREx_ConfigSupply+0xa0>)
20001118:	68db      	ldr	r3, [r3, #12]
2000111a:	f023 021f 	bic.w	r2, r3, #31
2000111e:	491b      	ldr	r1, [pc, #108]	@ (2000118c <HAL_PWREx_ConfigSupply+0xa0>)
20001120:	687b      	ldr	r3, [r7, #4]
20001122:	4313      	orrs	r3, r2
20001124:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
20001126:	f005 fd3b 	bl	20006ba0 <HAL_GetTick>
2000112a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->SR1 & PWR_SR1_ACTVOSRDY) == 0U)
2000112c:	e009      	b.n	20001142 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
2000112e:	f005 fd37 	bl	20006ba0 <HAL_GetTick>
20001132:	4602      	mov	r2, r0
20001134:	68fb      	ldr	r3, [r7, #12]
20001136:	1ad3      	subs	r3, r2, r3
20001138:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
2000113c:	d901      	bls.n	20001142 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
2000113e:	2301      	movs	r3, #1
20001140:	e020      	b.n	20001184 <HAL_PWREx_ConfigSupply+0x98>
  while ((PWR->SR1 & PWR_SR1_ACTVOSRDY) == 0U)
20001142:	4b12      	ldr	r3, [pc, #72]	@ (2000118c <HAL_PWREx_ConfigSupply+0xa0>)
20001144:	685b      	ldr	r3, [r3, #4]
20001146:	f003 0302 	and.w	r3, r3, #2
2000114a:	2b00      	cmp	r3, #0
2000114c:	d0ef      	beq.n	2000112e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
2000114e:	687b      	ldr	r3, [r7, #4]
20001150:	2b1e      	cmp	r3, #30
20001152:	d002      	beq.n	2000115a <HAL_PWREx_ConfigSupply+0x6e>
20001154:	687b      	ldr	r3, [r7, #4]
20001156:	2b1d      	cmp	r3, #29
20001158:	d113      	bne.n	20001182 <HAL_PWREx_ConfigSupply+0x96>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick();
2000115a:	f005 fd21 	bl	20006ba0 <HAL_GetTick>
2000115e:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while ((PWR->CSR2 & PWR_CSR2_SDEXTRDY) == 0U)
20001160:	e009      	b.n	20001176 <HAL_PWREx_ConfigSupply+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
20001162:	f005 fd1d 	bl	20006ba0 <HAL_GetTick>
20001166:	4602      	mov	r2, r0
20001168:	68fb      	ldr	r3, [r7, #12]
2000116a:	1ad3      	subs	r3, r2, r3
2000116c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
20001170:	d901      	bls.n	20001176 <HAL_PWREx_ConfigSupply+0x8a>
      {
        return HAL_ERROR;
20001172:	2301      	movs	r3, #1
20001174:	e006      	b.n	20001184 <HAL_PWREx_ConfigSupply+0x98>
    while ((PWR->CSR2 & PWR_CSR2_SDEXTRDY) == 0U)
20001176:	4b05      	ldr	r3, [pc, #20]	@ (2000118c <HAL_PWREx_ConfigSupply+0xa0>)
20001178:	68db      	ldr	r3, [r3, #12]
2000117a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000117e:	2b00      	cmp	r3, #0
20001180:	d0ef      	beq.n	20001162 <HAL_PWREx_ConfigSupply+0x76>
      }
    }
  }
  return HAL_OK;
20001182:	2300      	movs	r3, #0
}
20001184:	4618      	mov	r0, r3
20001186:	3710      	adds	r7, #16
20001188:	46bd      	mov	sp, r7
2000118a:	bd80      	pop	{r7, pc}
2000118c:	58024800 	.word	0x58024800

20001190 <HAL_PWREx_ControlVoltageScaling>:
  * @note When exiting from Stop mode or Standby mode, the Run mode voltage
  *       scaling is reset to the default VOS low value.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
20001190:	b580      	push	{r7, lr}
20001192:	b084      	sub	sp, #16
20001194:	af00      	add	r7, sp, #0
20001196:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_VOLTAGE(VoltageScaling));

  /* Set the voltage range */
  MODIFY_REG(PWR->CSR4, PWR_CSR4_VOS, VoltageScaling);
20001198:	4b10      	ldr	r3, [pc, #64]	@ (200011dc <HAL_PWREx_ControlVoltageScaling+0x4c>)
2000119a:	695b      	ldr	r3, [r3, #20]
2000119c:	f023 0201 	bic.w	r2, r3, #1
200011a0:	490e      	ldr	r1, [pc, #56]	@ (200011dc <HAL_PWREx_ControlVoltageScaling+0x4c>)
200011a2:	687b      	ldr	r3, [r7, #4]
200011a4:	4313      	orrs	r3, r2
200011a6:	614b      	str	r3, [r1, #20]

  /* Get tick */
  tickstart = HAL_GetTick();
200011a8:	f005 fcfa 	bl	20006ba0 <HAL_GetTick>
200011ac:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->CSR4 & PWR_CSR4_VOSRDY) == 0U)
200011ae:	e009      	b.n	200011c4 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
200011b0:	f005 fcf6 	bl	20006ba0 <HAL_GetTick>
200011b4:	4602      	mov	r2, r0
200011b6:	68fb      	ldr	r3, [r7, #12]
200011b8:	1ad3      	subs	r3, r2, r3
200011ba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
200011be:	d901      	bls.n	200011c4 <HAL_PWREx_ControlVoltageScaling+0x34>
    {
      return HAL_ERROR;
200011c0:	2301      	movs	r3, #1
200011c2:	e006      	b.n	200011d2 <HAL_PWREx_ControlVoltageScaling+0x42>
  while ((PWR->CSR4 & PWR_CSR4_VOSRDY) == 0U)
200011c4:	4b05      	ldr	r3, [pc, #20]	@ (200011dc <HAL_PWREx_ControlVoltageScaling+0x4c>)
200011c6:	695b      	ldr	r3, [r3, #20]
200011c8:	f003 0302 	and.w	r3, r3, #2
200011cc:	2b00      	cmp	r3, #0
200011ce:	d0ef      	beq.n	200011b0 <HAL_PWREx_ControlVoltageScaling+0x20>
    }
  }

  return HAL_OK;
200011d0:	2300      	movs	r3, #0
}
200011d2:	4618      	mov	r0, r3
200011d4:	3710      	adds	r7, #16
200011d6:	46bd      	mov	sp, r7
200011d8:	bd80      	pop	{r7, pc}
200011da:	bf00      	nop
200011dc:	58024800 	.word	0x58024800

200011e0 <HAL_PWREx_EnableXSPIM1>:
  * @note   The XSPIM_P1 supply must be stable prior to setting
            this bit.
  * @retval None.
  */
void HAL_PWREx_EnableXSPIM1(void)
{
200011e0:	b480      	push	{r7}
200011e2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CSR2, PWR_CSR2_EN_XSPIM1);
200011e4:	4b05      	ldr	r3, [pc, #20]	@ (200011fc <HAL_PWREx_EnableXSPIM1+0x1c>)
200011e6:	68db      	ldr	r3, [r3, #12]
200011e8:	4a04      	ldr	r2, [pc, #16]	@ (200011fc <HAL_PWREx_EnableXSPIM1+0x1c>)
200011ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
200011ee:	60d3      	str	r3, [r2, #12]
}
200011f0:	bf00      	nop
200011f2:	46bd      	mov	sp, r7
200011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
200011f8:	4770      	bx	lr
200011fa:	bf00      	nop
200011fc:	58024800 	.word	0x58024800

20001200 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
20001200:	b580      	push	{r7, lr}
20001202:	b088      	sub	sp, #32
20001204:	af00      	add	r7, sp, #0
20001206:	6078      	str	r0, [r7, #4]
  uint32_t pllsrc;
  uint32_t pllrdy;
  uint32_t tmpreg1;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
20001208:	687b      	ldr	r3, [r7, #4]
2000120a:	2b00      	cmp	r3, #0
2000120c:	d101      	bne.n	20001212 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
2000120e:	2301      	movs	r3, #1
20001210:	e328      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
20001212:	4b97      	ldr	r3, [pc, #604]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
20001214:	691b      	ldr	r3, [r3, #16]
20001216:	f003 0338 	and.w	r3, r3, #56	@ 0x38
2000121a:	61fb      	str	r3, [r7, #28]
  pllsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
2000121c:	4b94      	ldr	r3, [pc, #592]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
2000121e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20001220:	f003 0303 	and.w	r3, r3, #3
20001224:	61bb      	str	r3, [r7, #24]
  pllrdy = RCC->CR & (RCC_CR_PLL1RDY | RCC_CR_PLL2RDY | RCC_CR_PLL3RDY);
20001226:	4b92      	ldr	r3, [pc, #584]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
20001228:	681b      	ldr	r3, [r3, #0]
2000122a:	f003 5328 	and.w	r3, r3, #704643072	@ 0x2a000000
2000122e:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
20001230:	687b      	ldr	r3, [r7, #4]
20001232:	681b      	ldr	r3, [r3, #0]
20001234:	f003 0301 	and.w	r3, r3, #1
20001238:	2b00      	cmp	r3, #0
2000123a:	f000 809c 	beq.w	20001376 <HAL_RCC_OscConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
2000123e:	69fb      	ldr	r3, [r7, #28]
20001240:	2b10      	cmp	r3, #16
20001242:	d005      	beq.n	20001250 <HAL_RCC_OscConfig+0x50>
20001244:	697b      	ldr	r3, [r7, #20]
20001246:	2b00      	cmp	r3, #0
20001248:	d009      	beq.n	2000125e <HAL_RCC_OscConfig+0x5e>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSE)))
2000124a:	69bb      	ldr	r3, [r7, #24]
2000124c:	2b02      	cmp	r3, #2
2000124e:	d106      	bne.n	2000125e <HAL_RCC_OscConfig+0x5e>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
20001250:	687b      	ldr	r3, [r7, #4]
20001252:	685b      	ldr	r3, [r3, #4]
20001254:	2b00      	cmp	r3, #0
20001256:	f040 808e 	bne.w	20001376 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
2000125a:	2301      	movs	r3, #1
2000125c:	e302      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
2000125e:	687b      	ldr	r3, [r7, #4]
20001260:	685b      	ldr	r3, [r3, #4]
20001262:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20001266:	d106      	bne.n	20001276 <HAL_RCC_OscConfig+0x76>
20001268:	4b81      	ldr	r3, [pc, #516]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
2000126a:	681b      	ldr	r3, [r3, #0]
2000126c:	4a80      	ldr	r2, [pc, #512]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
2000126e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20001272:	6013      	str	r3, [r2, #0]
20001274:	e058      	b.n	20001328 <HAL_RCC_OscConfig+0x128>
20001276:	687b      	ldr	r3, [r7, #4]
20001278:	685b      	ldr	r3, [r3, #4]
2000127a:	2b00      	cmp	r3, #0
2000127c:	d112      	bne.n	200012a4 <HAL_RCC_OscConfig+0xa4>
2000127e:	4b7c      	ldr	r3, [pc, #496]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
20001280:	681b      	ldr	r3, [r3, #0]
20001282:	4a7b      	ldr	r2, [pc, #492]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
20001284:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
20001288:	6013      	str	r3, [r2, #0]
2000128a:	4b79      	ldr	r3, [pc, #484]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
2000128c:	681b      	ldr	r3, [r3, #0]
2000128e:	4a78      	ldr	r2, [pc, #480]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
20001290:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
20001294:	6013      	str	r3, [r2, #0]
20001296:	4b76      	ldr	r3, [pc, #472]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
20001298:	681b      	ldr	r3, [r3, #0]
2000129a:	4a75      	ldr	r2, [pc, #468]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
2000129c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
200012a0:	6013      	str	r3, [r2, #0]
200012a2:	e041      	b.n	20001328 <HAL_RCC_OscConfig+0x128>
200012a4:	687b      	ldr	r3, [r7, #4]
200012a6:	685b      	ldr	r3, [r3, #4]
200012a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
200012ac:	d112      	bne.n	200012d4 <HAL_RCC_OscConfig+0xd4>
200012ae:	4b70      	ldr	r3, [pc, #448]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
200012b0:	681b      	ldr	r3, [r3, #0]
200012b2:	4a6f      	ldr	r2, [pc, #444]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
200012b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
200012b8:	6013      	str	r3, [r2, #0]
200012ba:	4b6d      	ldr	r3, [pc, #436]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
200012bc:	681b      	ldr	r3, [r3, #0]
200012be:	4a6c      	ldr	r2, [pc, #432]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
200012c0:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
200012c4:	6013      	str	r3, [r2, #0]
200012c6:	4b6a      	ldr	r3, [pc, #424]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
200012c8:	681b      	ldr	r3, [r3, #0]
200012ca:	4a69      	ldr	r2, [pc, #420]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
200012cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
200012d0:	6013      	str	r3, [r2, #0]
200012d2:	e029      	b.n	20001328 <HAL_RCC_OscConfig+0x128>
200012d4:	687b      	ldr	r3, [r7, #4]
200012d6:	685b      	ldr	r3, [r3, #4]
200012d8:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
200012dc:	d112      	bne.n	20001304 <HAL_RCC_OscConfig+0x104>
200012de:	4b64      	ldr	r3, [pc, #400]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
200012e0:	681b      	ldr	r3, [r3, #0]
200012e2:	4a63      	ldr	r2, [pc, #396]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
200012e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
200012e8:	6013      	str	r3, [r2, #0]
200012ea:	4b61      	ldr	r3, [pc, #388]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
200012ec:	681b      	ldr	r3, [r3, #0]
200012ee:	4a60      	ldr	r2, [pc, #384]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
200012f0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
200012f4:	6013      	str	r3, [r2, #0]
200012f6:	4b5e      	ldr	r3, [pc, #376]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
200012f8:	681b      	ldr	r3, [r3, #0]
200012fa:	4a5d      	ldr	r2, [pc, #372]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
200012fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20001300:	6013      	str	r3, [r2, #0]
20001302:	e011      	b.n	20001328 <HAL_RCC_OscConfig+0x128>
20001304:	4b5a      	ldr	r3, [pc, #360]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
20001306:	681b      	ldr	r3, [r3, #0]
20001308:	4a59      	ldr	r2, [pc, #356]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
2000130a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000130e:	6013      	str	r3, [r2, #0]
20001310:	4b57      	ldr	r3, [pc, #348]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
20001312:	681b      	ldr	r3, [r3, #0]
20001314:	4a56      	ldr	r2, [pc, #344]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
20001316:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
2000131a:	6013      	str	r3, [r2, #0]
2000131c:	4b54      	ldr	r3, [pc, #336]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
2000131e:	681b      	ldr	r3, [r3, #0]
20001320:	4a53      	ldr	r2, [pc, #332]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
20001322:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
20001326:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
20001328:	f005 fc3a 	bl	20006ba0 <HAL_GetTick>
2000132c:	6138      	str	r0, [r7, #16]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
2000132e:	687b      	ldr	r3, [r7, #4]
20001330:	685b      	ldr	r3, [r3, #4]
20001332:	2b00      	cmp	r3, #0
20001334:	d019      	beq.n	2000136a <HAL_RCC_OscConfig+0x16a>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
20001336:	e008      	b.n	2000134a <HAL_RCC_OscConfig+0x14a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
20001338:	f005 fc32 	bl	20006ba0 <HAL_GetTick>
2000133c:	4602      	mov	r2, r0
2000133e:	693b      	ldr	r3, [r7, #16]
20001340:	1ad3      	subs	r3, r2, r3
20001342:	2b64      	cmp	r3, #100	@ 0x64
20001344:	d901      	bls.n	2000134a <HAL_RCC_OscConfig+0x14a>
          {
            return HAL_TIMEOUT;
20001346:	2303      	movs	r3, #3
20001348:	e28c      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
2000134a:	4b49      	ldr	r3, [pc, #292]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
2000134c:	681b      	ldr	r3, [r3, #0]
2000134e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20001352:	2b00      	cmp	r3, #0
20001354:	d0f0      	beq.n	20001338 <HAL_RCC_OscConfig+0x138>
20001356:	e00e      	b.n	20001376 <HAL_RCC_OscConfig+0x176>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
20001358:	f005 fc22 	bl	20006ba0 <HAL_GetTick>
2000135c:	4602      	mov	r2, r0
2000135e:	693b      	ldr	r3, [r7, #16]
20001360:	1ad3      	subs	r3, r2, r3
20001362:	2b64      	cmp	r3, #100	@ 0x64
20001364:	d901      	bls.n	2000136a <HAL_RCC_OscConfig+0x16a>
          {
            return HAL_TIMEOUT;
20001366:	2303      	movs	r3, #3
20001368:	e27c      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
2000136a:	4b41      	ldr	r3, [pc, #260]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
2000136c:	681b      	ldr	r3, [r3, #0]
2000136e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20001372:	2b00      	cmp	r3, #0
20001374:	d1f0      	bne.n	20001358 <HAL_RCC_OscConfig+0x158>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
20001376:	687b      	ldr	r3, [r7, #4]
20001378:	681b      	ldr	r3, [r3, #0]
2000137a:	f003 0302 	and.w	r3, r3, #2
2000137e:	2b00      	cmp	r3, #0
20001380:	f000 809e 	beq.w	200014c0 <HAL_RCC_OscConfig+0x2c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL1 source when PLL1 is selected as system clock */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
20001384:	69fb      	ldr	r3, [r7, #28]
20001386:	2b00      	cmp	r3, #0
20001388:	d005      	beq.n	20001396 <HAL_RCC_OscConfig+0x196>
2000138a:	697b      	ldr	r3, [r7, #20]
2000138c:	2b00      	cmp	r3, #0
2000138e:	d047      	beq.n	20001420 <HAL_RCC_OscConfig+0x220>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSI)))
20001390:	69bb      	ldr	r3, [r7, #24]
20001392:	2b00      	cmp	r3, #0
20001394:	d144      	bne.n	20001420 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
20001396:	687b      	ldr	r3, [r7, #4]
20001398:	68db      	ldr	r3, [r3, #12]
2000139a:	2b00      	cmp	r3, #0
2000139c:	d101      	bne.n	200013a2 <HAL_RCC_OscConfig+0x1a2>
      {
        return HAL_ERROR;
2000139e:	2301      	movs	r3, #1
200013a0:	e260      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
      }
      /* Otherwise, calibration is allowed, divider update also unless used for any enabled PLL */
      else
      {
        /* HSI must not be used as reference clock for any enabled PLL clock source */
        tmpreg1 = (RCC->CR & RCC_CR_HSIDIV);
200013a2:	4b33      	ldr	r3, [pc, #204]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
200013a4:	681b      	ldr	r3, [r3, #0]
200013a6:	f003 0318 	and.w	r3, r3, #24
200013aa:	60fb      	str	r3, [r7, #12]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
200013ac:	69bb      	ldr	r3, [r7, #24]
200013ae:	2b00      	cmp	r3, #0
200013b0:	d109      	bne.n	200013c6 <HAL_RCC_OscConfig+0x1c6>
200013b2:	697b      	ldr	r3, [r7, #20]
200013b4:	2b00      	cmp	r3, #0
200013b6:	d006      	beq.n	200013c6 <HAL_RCC_OscConfig+0x1c6>
            (tmpreg1 != RCC_OscInitStruct->HSIDiv))
200013b8:	687b      	ldr	r3, [r7, #4]
200013ba:	691b      	ldr	r3, [r3, #16]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
200013bc:	68fa      	ldr	r2, [r7, #12]
200013be:	429a      	cmp	r2, r3
200013c0:	d001      	beq.n	200013c6 <HAL_RCC_OscConfig+0x1c6>
        {
          return HAL_ERROR;
200013c2:	2301      	movs	r3, #1
200013c4:	e24e      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
        }

        assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

        /* Set the Internal High Speed oscillator new divider */
        __HAL_RCC_HSI_CONFIG(RCC_HSI_ON | RCC_OscInitStruct->HSIDiv);
200013c6:	4b2a      	ldr	r3, [pc, #168]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
200013c8:	681b      	ldr	r3, [r3, #0]
200013ca:	f023 0219 	bic.w	r2, r3, #25
200013ce:	687b      	ldr	r3, [r7, #4]
200013d0:	691b      	ldr	r3, [r3, #16]
200013d2:	4313      	orrs	r3, r2
200013d4:	4a26      	ldr	r2, [pc, #152]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
200013d6:	f043 0301 	orr.w	r3, r3, #1
200013da:	6013      	str	r3, [r2, #0]

        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
200013dc:	69fb      	ldr	r3, [r7, #28]
200013de:	2b00      	cmp	r3, #0
200013e0:	d109      	bne.n	200013f6 <HAL_RCC_OscConfig+0x1f6>
        {
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
200013e2:	4b23      	ldr	r3, [pc, #140]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
200013e4:	681b      	ldr	r3, [r3, #0]
200013e6:	08db      	lsrs	r3, r3, #3
200013e8:	f003 0303 	and.w	r3, r3, #3
200013ec:	4a21      	ldr	r2, [pc, #132]	@ (20001474 <HAL_RCC_OscConfig+0x274>)
200013ee:	fa22 f303 	lsr.w	r3, r2, r3
200013f2:	4a21      	ldr	r2, [pc, #132]	@ (20001478 <HAL_RCC_OscConfig+0x278>)
200013f4:	6013      	str	r3, [r2, #0]
        }
        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
200013f6:	4b21      	ldr	r3, [pc, #132]	@ (2000147c <HAL_RCC_OscConfig+0x27c>)
200013f8:	681b      	ldr	r3, [r3, #0]
200013fa:	4618      	mov	r0, r3
200013fc:	f005 fba0 	bl	20006b40 <HAL_InitTick>
20001400:	4603      	mov	r3, r0
20001402:	2b00      	cmp	r3, #0
20001404:	d001      	beq.n	2000140a <HAL_RCC_OscConfig+0x20a>
        {
          return HAL_ERROR;
20001406:	2301      	movs	r3, #1
20001408:	e22c      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
        }
      }
      /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
      __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
2000140a:	4b19      	ldr	r3, [pc, #100]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
2000140c:	685b      	ldr	r3, [r3, #4]
2000140e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
20001412:	687b      	ldr	r3, [r7, #4]
20001414:	695b      	ldr	r3, [r3, #20]
20001416:	061b      	lsls	r3, r3, #24
20001418:	4915      	ldr	r1, [pc, #84]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
2000141a:	4313      	orrs	r3, r2
2000141c:	604b      	str	r3, [r1, #4]
2000141e:	e04f      	b.n	200014c0 <HAL_RCC_OscConfig+0x2c0>
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
20001420:	687b      	ldr	r3, [r7, #4]
20001422:	68db      	ldr	r3, [r3, #12]
20001424:	2b00      	cmp	r3, #0
20001426:	d032      	beq.n	2000148e <HAL_RCC_OscConfig+0x28e>
      {
        /* Enable the Internal High Speed oscillator */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState | RCC_OscInitStruct->HSIDiv);
20001428:	4b11      	ldr	r3, [pc, #68]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
2000142a:	681b      	ldr	r3, [r3, #0]
2000142c:	f023 0219 	bic.w	r2, r3, #25
20001430:	687b      	ldr	r3, [r7, #4]
20001432:	68d9      	ldr	r1, [r3, #12]
20001434:	687b      	ldr	r3, [r7, #4]
20001436:	691b      	ldr	r3, [r3, #16]
20001438:	430b      	orrs	r3, r1
2000143a:	490d      	ldr	r1, [pc, #52]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
2000143c:	4313      	orrs	r3, r2
2000143e:	600b      	str	r3, [r1, #0]

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
20001440:	4b0b      	ldr	r3, [pc, #44]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
20001442:	685b      	ldr	r3, [r3, #4]
20001444:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
20001448:	687b      	ldr	r3, [r7, #4]
2000144a:	695b      	ldr	r3, [r3, #20]
2000144c:	061b      	lsls	r3, r3, #24
2000144e:	4908      	ldr	r1, [pc, #32]	@ (20001470 <HAL_RCC_OscConfig+0x270>)
20001450:	4313      	orrs	r3, r2
20001452:	604b      	str	r3, [r1, #4]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20001454:	f005 fba4 	bl	20006ba0 <HAL_GetTick>
20001458:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
2000145a:	e011      	b.n	20001480 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
2000145c:	f005 fba0 	bl	20006ba0 <HAL_GetTick>
20001460:	4602      	mov	r2, r0
20001462:	693b      	ldr	r3, [r7, #16]
20001464:	1ad3      	subs	r3, r2, r3
20001466:	2b01      	cmp	r3, #1
20001468:	d90a      	bls.n	20001480 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
2000146a:	2303      	movs	r3, #3
2000146c:	e1fa      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
2000146e:	bf00      	nop
20001470:	58024400 	.word	0x58024400
20001474:	03d09000 	.word	0x03d09000
20001478:	20000210 	.word	0x20000210
2000147c:	20000214 	.word	0x20000214
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
20001480:	4b95      	ldr	r3, [pc, #596]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
20001482:	681b      	ldr	r3, [r3, #0]
20001484:	f003 0304 	and.w	r3, r3, #4
20001488:	2b00      	cmp	r3, #0
2000148a:	d0e7      	beq.n	2000145c <HAL_RCC_OscConfig+0x25c>
2000148c:	e018      	b.n	200014c0 <HAL_RCC_OscConfig+0x2c0>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
2000148e:	4b92      	ldr	r3, [pc, #584]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
20001490:	681b      	ldr	r3, [r3, #0]
20001492:	4a91      	ldr	r2, [pc, #580]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
20001494:	f023 0301 	bic.w	r3, r3, #1
20001498:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
2000149a:	f005 fb81 	bl	20006ba0 <HAL_GetTick>
2000149e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
200014a0:	e008      	b.n	200014b4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
200014a2:	f005 fb7d 	bl	20006ba0 <HAL_GetTick>
200014a6:	4602      	mov	r2, r0
200014a8:	693b      	ldr	r3, [r7, #16]
200014aa:	1ad3      	subs	r3, r2, r3
200014ac:	2b01      	cmp	r3, #1
200014ae:	d901      	bls.n	200014b4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
200014b0:	2303      	movs	r3, #3
200014b2:	e1d7      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
200014b4:	4b88      	ldr	r3, [pc, #544]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
200014b6:	681b      	ldr	r3, [r3, #0]
200014b8:	f003 0304 	and.w	r3, r3, #4
200014bc:	2b00      	cmp	r3, #0
200014be:	d1f0      	bne.n	200014a2 <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
200014c0:	687b      	ldr	r3, [r7, #4]
200014c2:	681b      	ldr	r3, [r3, #0]
200014c4:	f003 0310 	and.w	r3, r3, #16
200014c8:	2b00      	cmp	r3, #0
200014ca:	d045      	beq.n	20001558 <HAL_RCC_OscConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));

    /* When the CSI is used as system clock it will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
200014cc:	69fb      	ldr	r3, [r7, #28]
200014ce:	2b08      	cmp	r3, #8
200014d0:	d005      	beq.n	200014de <HAL_RCC_OscConfig+0x2de>
200014d2:	697b      	ldr	r3, [r7, #20]
200014d4:	2b00      	cmp	r3, #0
200014d6:	d008      	beq.n	200014ea <HAL_RCC_OscConfig+0x2ea>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_CSI)))
200014d8:	69bb      	ldr	r3, [r7, #24]
200014da:	2b01      	cmp	r3, #1
200014dc:	d105      	bne.n	200014ea <HAL_RCC_OscConfig+0x2ea>
    {
      /* When CSI is used as system clock it will not disabled */
      if (RCC_OscInitStruct->CSIState == RCC_CSI_OFF)
200014de:	687b      	ldr	r3, [r7, #4]
200014e0:	6a1b      	ldr	r3, [r3, #32]
200014e2:	2b00      	cmp	r3, #0
200014e4:	d138      	bne.n	20001558 <HAL_RCC_OscConfig+0x358>
      {
        return HAL_ERROR;
200014e6:	2301      	movs	r3, #1
200014e8:	e1bc      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
200014ea:	687b      	ldr	r3, [r7, #4]
200014ec:	6a1b      	ldr	r3, [r3, #32]
200014ee:	2b00      	cmp	r3, #0
200014f0:	d019      	beq.n	20001526 <HAL_RCC_OscConfig+0x326>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
200014f2:	4b79      	ldr	r3, [pc, #484]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
200014f4:	681b      	ldr	r3, [r3, #0]
200014f6:	4a78      	ldr	r2, [pc, #480]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
200014f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
200014fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
200014fe:	f005 fb4f 	bl	20006ba0 <HAL_GetTick>
20001502:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
20001504:	e008      	b.n	20001518 <HAL_RCC_OscConfig+0x318>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
20001506:	f005 fb4b 	bl	20006ba0 <HAL_GetTick>
2000150a:	4602      	mov	r2, r0
2000150c:	693b      	ldr	r3, [r7, #16]
2000150e:	1ad3      	subs	r3, r2, r3
20001510:	2b01      	cmp	r3, #1
20001512:	d901      	bls.n	20001518 <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
20001514:	2303      	movs	r3, #3
20001516:	e1a5      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
20001518:	4b6f      	ldr	r3, [pc, #444]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
2000151a:	681b      	ldr	r3, [r3, #0]
2000151c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20001520:	2b00      	cmp	r3, #0
20001522:	d0f0      	beq.n	20001506 <HAL_RCC_OscConfig+0x306>
20001524:	e018      	b.n	20001558 <HAL_RCC_OscConfig+0x358>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
20001526:	4b6c      	ldr	r3, [pc, #432]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
20001528:	681b      	ldr	r3, [r3, #0]
2000152a:	4a6b      	ldr	r2, [pc, #428]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
2000152c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
20001530:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20001532:	f005 fb35 	bl	20006ba0 <HAL_GetTick>
20001536:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
20001538:	e008      	b.n	2000154c <HAL_RCC_OscConfig+0x34c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
2000153a:	f005 fb31 	bl	20006ba0 <HAL_GetTick>
2000153e:	4602      	mov	r2, r0
20001540:	693b      	ldr	r3, [r7, #16]
20001542:	1ad3      	subs	r3, r2, r3
20001544:	2b01      	cmp	r3, #1
20001546:	d901      	bls.n	2000154c <HAL_RCC_OscConfig+0x34c>
          {
            return HAL_TIMEOUT;
20001548:	2303      	movs	r3, #3
2000154a:	e18b      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
2000154c:	4b62      	ldr	r3, [pc, #392]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
2000154e:	681b      	ldr	r3, [r3, #0]
20001550:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20001554:	2b00      	cmp	r3, #0
20001556:	d1f0      	bne.n	2000153a <HAL_RCC_OscConfig+0x33a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
20001558:	687b      	ldr	r3, [r7, #4]
2000155a:	681b      	ldr	r3, [r3, #0]
2000155c:	f003 0308 	and.w	r3, r3, #8
20001560:	2b00      	cmp	r3, #0
20001562:	d036      	beq.n	200015d2 <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
20001564:	687b      	ldr	r3, [r7, #4]
20001566:	699b      	ldr	r3, [r3, #24]
20001568:	2b00      	cmp	r3, #0
2000156a:	d019      	beq.n	200015a0 <HAL_RCC_OscConfig+0x3a0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
2000156c:	4b5a      	ldr	r3, [pc, #360]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
2000156e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20001570:	4a59      	ldr	r2, [pc, #356]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
20001572:	f043 0301 	orr.w	r3, r3, #1
20001576:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
20001578:	f005 fb12 	bl	20006ba0 <HAL_GetTick>
2000157c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
2000157e:	e008      	b.n	20001592 <HAL_RCC_OscConfig+0x392>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
20001580:	f005 fb0e 	bl	20006ba0 <HAL_GetTick>
20001584:	4602      	mov	r2, r0
20001586:	693b      	ldr	r3, [r7, #16]
20001588:	1ad3      	subs	r3, r2, r3
2000158a:	2b01      	cmp	r3, #1
2000158c:	d901      	bls.n	20001592 <HAL_RCC_OscConfig+0x392>
        {
          return HAL_TIMEOUT;
2000158e:	2303      	movs	r3, #3
20001590:	e168      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
20001592:	4b51      	ldr	r3, [pc, #324]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
20001594:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20001596:	f003 0302 	and.w	r3, r3, #2
2000159a:	2b00      	cmp	r3, #0
2000159c:	d0f0      	beq.n	20001580 <HAL_RCC_OscConfig+0x380>
2000159e:	e018      	b.n	200015d2 <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
200015a0:	4b4d      	ldr	r3, [pc, #308]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
200015a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200015a4:	4a4c      	ldr	r2, [pc, #304]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
200015a6:	f023 0301 	bic.w	r3, r3, #1
200015aa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
200015ac:	f005 faf8 	bl	20006ba0 <HAL_GetTick>
200015b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
200015b2:	e008      	b.n	200015c6 <HAL_RCC_OscConfig+0x3c6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
200015b4:	f005 faf4 	bl	20006ba0 <HAL_GetTick>
200015b8:	4602      	mov	r2, r0
200015ba:	693b      	ldr	r3, [r7, #16]
200015bc:	1ad3      	subs	r3, r2, r3
200015be:	2b01      	cmp	r3, #1
200015c0:	d901      	bls.n	200015c6 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
200015c2:	2303      	movs	r3, #3
200015c4:	e14e      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
200015c6:	4b44      	ldr	r3, [pc, #272]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
200015c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200015ca:	f003 0302 	and.w	r3, r3, #2
200015ce:	2b00      	cmp	r3, #0
200015d0:	d1f0      	bne.n	200015b4 <HAL_RCC_OscConfig+0x3b4>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
200015d2:	687b      	ldr	r3, [r7, #4]
200015d4:	681b      	ldr	r3, [r3, #0]
200015d6:	f003 0320 	and.w	r3, r3, #32
200015da:	2b00      	cmp	r3, #0
200015dc:	d036      	beq.n	2000164c <HAL_RCC_OscConfig+0x44c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
200015de:	687b      	ldr	r3, [r7, #4]
200015e0:	69db      	ldr	r3, [r3, #28]
200015e2:	2b00      	cmp	r3, #0
200015e4:	d019      	beq.n	2000161a <HAL_RCC_OscConfig+0x41a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
200015e6:	4b3c      	ldr	r3, [pc, #240]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
200015e8:	681b      	ldr	r3, [r3, #0]
200015ea:	4a3b      	ldr	r2, [pc, #236]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
200015ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
200015f0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
200015f2:	f005 fad5 	bl	20006ba0 <HAL_GetTick>
200015f6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
200015f8:	e008      	b.n	2000160c <HAL_RCC_OscConfig+0x40c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
200015fa:	f005 fad1 	bl	20006ba0 <HAL_GetTick>
200015fe:	4602      	mov	r2, r0
20001600:	693b      	ldr	r3, [r7, #16]
20001602:	1ad3      	subs	r3, r2, r3
20001604:	2b01      	cmp	r3, #1
20001606:	d901      	bls.n	2000160c <HAL_RCC_OscConfig+0x40c>
        {
          return HAL_TIMEOUT;
20001608:	2303      	movs	r3, #3
2000160a:	e12b      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
2000160c:	4b32      	ldr	r3, [pc, #200]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
2000160e:	681b      	ldr	r3, [r3, #0]
20001610:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20001614:	2b00      	cmp	r3, #0
20001616:	d0f0      	beq.n	200015fa <HAL_RCC_OscConfig+0x3fa>
20001618:	e018      	b.n	2000164c <HAL_RCC_OscConfig+0x44c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
2000161a:	4b2f      	ldr	r3, [pc, #188]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
2000161c:	681b      	ldr	r3, [r3, #0]
2000161e:	4a2e      	ldr	r2, [pc, #184]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
20001620:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
20001624:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
20001626:	f005 fabb 	bl	20006ba0 <HAL_GetTick>
2000162a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
2000162c:	e008      	b.n	20001640 <HAL_RCC_OscConfig+0x440>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
2000162e:	f005 fab7 	bl	20006ba0 <HAL_GetTick>
20001632:	4602      	mov	r2, r0
20001634:	693b      	ldr	r3, [r7, #16]
20001636:	1ad3      	subs	r3, r2, r3
20001638:	2b01      	cmp	r3, #1
2000163a:	d901      	bls.n	20001640 <HAL_RCC_OscConfig+0x440>
        {
          return HAL_TIMEOUT;
2000163c:	2303      	movs	r3, #3
2000163e:	e111      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
20001640:	4b25      	ldr	r3, [pc, #148]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
20001642:	681b      	ldr	r3, [r3, #0]
20001644:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20001648:	2b00      	cmp	r3, #0
2000164a:	d1f0      	bne.n	2000162e <HAL_RCC_OscConfig+0x42e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
2000164c:	687b      	ldr	r3, [r7, #4]
2000164e:	681b      	ldr	r3, [r3, #0]
20001650:	f003 0304 	and.w	r3, r3, #4
20001654:	2b00      	cmp	r3, #0
20001656:	f000 809b 	beq.w	20001790 <HAL_RCC_OscConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
2000165a:	4b20      	ldr	r3, [pc, #128]	@ (200016dc <HAL_RCC_OscConfig+0x4dc>)
2000165c:	681b      	ldr	r3, [r3, #0]
2000165e:	4a1f      	ldr	r2, [pc, #124]	@ (200016dc <HAL_RCC_OscConfig+0x4dc>)
20001660:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20001664:	6013      	str	r3, [r2, #0]

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
20001666:	687b      	ldr	r3, [r7, #4]
20001668:	689b      	ldr	r3, [r3, #8]
2000166a:	2b01      	cmp	r3, #1
2000166c:	d106      	bne.n	2000167c <HAL_RCC_OscConfig+0x47c>
2000166e:	4b1a      	ldr	r3, [pc, #104]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
20001670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20001672:	4a19      	ldr	r2, [pc, #100]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
20001674:	f043 0301 	orr.w	r3, r3, #1
20001678:	6713      	str	r3, [r2, #112]	@ 0x70
2000167a:	e05a      	b.n	20001732 <HAL_RCC_OscConfig+0x532>
2000167c:	687b      	ldr	r3, [r7, #4]
2000167e:	689b      	ldr	r3, [r3, #8]
20001680:	2b00      	cmp	r3, #0
20001682:	d112      	bne.n	200016aa <HAL_RCC_OscConfig+0x4aa>
20001684:	4b14      	ldr	r3, [pc, #80]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
20001686:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20001688:	4a13      	ldr	r2, [pc, #76]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
2000168a:	f023 0301 	bic.w	r3, r3, #1
2000168e:	6713      	str	r3, [r2, #112]	@ 0x70
20001690:	4b11      	ldr	r3, [pc, #68]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
20001692:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20001694:	4a10      	ldr	r2, [pc, #64]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
20001696:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
2000169a:	6713      	str	r3, [r2, #112]	@ 0x70
2000169c:	4b0e      	ldr	r3, [pc, #56]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
2000169e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
200016a0:	4a0d      	ldr	r2, [pc, #52]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
200016a2:	f023 0304 	bic.w	r3, r3, #4
200016a6:	6713      	str	r3, [r2, #112]	@ 0x70
200016a8:	e043      	b.n	20001732 <HAL_RCC_OscConfig+0x532>
200016aa:	687b      	ldr	r3, [r7, #4]
200016ac:	689b      	ldr	r3, [r3, #8]
200016ae:	2b05      	cmp	r3, #5
200016b0:	d116      	bne.n	200016e0 <HAL_RCC_OscConfig+0x4e0>
200016b2:	4b09      	ldr	r3, [pc, #36]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
200016b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
200016b6:	4a08      	ldr	r2, [pc, #32]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
200016b8:	f043 0304 	orr.w	r3, r3, #4
200016bc:	6713      	str	r3, [r2, #112]	@ 0x70
200016be:	4b06      	ldr	r3, [pc, #24]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
200016c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
200016c2:	4a05      	ldr	r2, [pc, #20]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
200016c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
200016c8:	6713      	str	r3, [r2, #112]	@ 0x70
200016ca:	4b03      	ldr	r3, [pc, #12]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
200016cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
200016ce:	4a02      	ldr	r2, [pc, #8]	@ (200016d8 <HAL_RCC_OscConfig+0x4d8>)
200016d0:	f043 0301 	orr.w	r3, r3, #1
200016d4:	6713      	str	r3, [r2, #112]	@ 0x70
200016d6:	e02c      	b.n	20001732 <HAL_RCC_OscConfig+0x532>
200016d8:	58024400 	.word	0x58024400
200016dc:	58024800 	.word	0x58024800
200016e0:	687b      	ldr	r3, [r7, #4]
200016e2:	689b      	ldr	r3, [r3, #8]
200016e4:	2b85      	cmp	r3, #133	@ 0x85
200016e6:	d112      	bne.n	2000170e <HAL_RCC_OscConfig+0x50e>
200016e8:	4b60      	ldr	r3, [pc, #384]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
200016ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
200016ec:	4a5f      	ldr	r2, [pc, #380]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
200016ee:	f043 0304 	orr.w	r3, r3, #4
200016f2:	6713      	str	r3, [r2, #112]	@ 0x70
200016f4:	4b5d      	ldr	r3, [pc, #372]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
200016f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
200016f8:	4a5c      	ldr	r2, [pc, #368]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
200016fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
200016fe:	6713      	str	r3, [r2, #112]	@ 0x70
20001700:	4b5a      	ldr	r3, [pc, #360]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
20001702:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20001704:	4a59      	ldr	r2, [pc, #356]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
20001706:	f043 0301 	orr.w	r3, r3, #1
2000170a:	6713      	str	r3, [r2, #112]	@ 0x70
2000170c:	e011      	b.n	20001732 <HAL_RCC_OscConfig+0x532>
2000170e:	4b57      	ldr	r3, [pc, #348]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
20001710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20001712:	4a56      	ldr	r2, [pc, #344]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
20001714:	f023 0301 	bic.w	r3, r3, #1
20001718:	6713      	str	r3, [r2, #112]	@ 0x70
2000171a:	4b54      	ldr	r3, [pc, #336]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
2000171c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
2000171e:	4a53      	ldr	r2, [pc, #332]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
20001720:	f023 0304 	bic.w	r3, r3, #4
20001724:	6713      	str	r3, [r2, #112]	@ 0x70
20001726:	4b51      	ldr	r3, [pc, #324]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
20001728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
2000172a:	4a50      	ldr	r2, [pc, #320]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
2000172c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
20001730:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
20001732:	687b      	ldr	r3, [r7, #4]
20001734:	689b      	ldr	r3, [r3, #8]
20001736:	2b00      	cmp	r3, #0
20001738:	d015      	beq.n	20001766 <HAL_RCC_OscConfig+0x566>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
2000173a:	f005 fa31 	bl	20006ba0 <HAL_GetTick>
2000173e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
20001740:	e00a      	b.n	20001758 <HAL_RCC_OscConfig+0x558>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
20001742:	f005 fa2d 	bl	20006ba0 <HAL_GetTick>
20001746:	4602      	mov	r2, r0
20001748:	693b      	ldr	r3, [r7, #16]
2000174a:	1ad3      	subs	r3, r2, r3
2000174c:	f241 3288 	movw	r2, #5000	@ 0x1388
20001750:	4293      	cmp	r3, r2
20001752:	d901      	bls.n	20001758 <HAL_RCC_OscConfig+0x558>
        {
          return HAL_TIMEOUT;
20001754:	2303      	movs	r3, #3
20001756:	e085      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
20001758:	4b44      	ldr	r3, [pc, #272]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
2000175a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
2000175c:	f003 0302 	and.w	r3, r3, #2
20001760:	2b00      	cmp	r3, #0
20001762:	d0ee      	beq.n	20001742 <HAL_RCC_OscConfig+0x542>
20001764:	e014      	b.n	20001790 <HAL_RCC_OscConfig+0x590>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
20001766:	f005 fa1b 	bl	20006ba0 <HAL_GetTick>
2000176a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
2000176c:	e00a      	b.n	20001784 <HAL_RCC_OscConfig+0x584>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2000176e:	f005 fa17 	bl	20006ba0 <HAL_GetTick>
20001772:	4602      	mov	r2, r0
20001774:	693b      	ldr	r3, [r7, #16]
20001776:	1ad3      	subs	r3, r2, r3
20001778:	f241 3288 	movw	r2, #5000	@ 0x1388
2000177c:	4293      	cmp	r3, r2
2000177e:	d901      	bls.n	20001784 <HAL_RCC_OscConfig+0x584>
        {
          return HAL_TIMEOUT;
20001780:	2303      	movs	r3, #3
20001782:	e06f      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
20001784:	4b39      	ldr	r3, [pc, #228]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
20001786:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20001788:	f003 0302 	and.w	r3, r3, #2
2000178c:	2b00      	cmp	r3, #0
2000178e:	d1ee      	bne.n	2000176e <HAL_RCC_OscConfig+0x56e>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL1.PLLState));

  if (RCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
20001790:	687b      	ldr	r3, [r7, #4]
20001792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20001794:	2b00      	cmp	r3, #0
20001796:	d042      	beq.n	2000181e <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
20001798:	69fb      	ldr	r3, [r7, #28]
2000179a:	2b18      	cmp	r3, #24
2000179c:	d131      	bne.n	20001802 <HAL_RCC_OscConfig+0x602>
    {
      /* No PLL off possible */
      if (RCC_OscInitStruct->PLL1.PLLState == RCC_PLL_OFF)
2000179e:	687b      	ldr	r3, [r7, #4]
200017a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
200017a2:	2b01      	cmp	r3, #1
200017a4:	d101      	bne.n	200017aa <HAL_RCC_OscConfig+0x5aa>
      {
        return HAL_ERROR;
200017a6:	2301      	movs	r3, #1
200017a8:	e05c      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        tmpreg1 = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos);
200017aa:	4b30      	ldr	r3, [pc, #192]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
200017ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
200017ae:	08db      	lsrs	r3, r3, #3
200017b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
200017b4:	60fb      	str	r3, [r7, #12]

        if (RCC_OscInitStruct->PLL1.PLLFractional != tmpreg1)
200017b6:	687b      	ldr	r3, [r7, #4]
200017b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
200017ba:	68fa      	ldr	r2, [r7, #12]
200017bc:	429a      	cmp	r2, r3
200017be:	d02e      	beq.n	2000181e <HAL_RCC_OscConfig+0x61e>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

          /* Disable PLL1FRACLE */
          __HAL_RCC_PLL1_FRACN_DISABLE();
200017c0:	4b2a      	ldr	r3, [pc, #168]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
200017c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200017c4:	4a29      	ldr	r2, [pc, #164]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
200017c6:	f023 0301 	bic.w	r3, r3, #1
200017ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
200017cc:	f005 f9e8 	bl	20006ba0 <HAL_GetTick>
200017d0:	6138      	str	r0, [r7, #16]

          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
200017d2:	bf00      	nop
200017d4:	f005 f9e4 	bl	20006ba0 <HAL_GetTick>
200017d8:	4602      	mov	r2, r0
200017da:	693b      	ldr	r3, [r7, #16]
200017dc:	4293      	cmp	r3, r2
200017de:	d0f9      	beq.n	200017d4 <HAL_RCC_OscConfig+0x5d4>
          {
            /* Do nothing */
          }

          /* Configure PLL1FRACN */
          __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
200017e0:	4b22      	ldr	r3, [pc, #136]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
200017e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
200017e4:	4b22      	ldr	r3, [pc, #136]	@ (20001870 <HAL_RCC_OscConfig+0x670>)
200017e6:	4013      	ands	r3, r2
200017e8:	687a      	ldr	r2, [r7, #4]
200017ea:	6c92      	ldr	r2, [r2, #72]	@ 0x48
200017ec:	00d2      	lsls	r2, r2, #3
200017ee:	491f      	ldr	r1, [pc, #124]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
200017f0:	4313      	orrs	r3, r2
200017f2:	634b      	str	r3, [r1, #52]	@ 0x34

          /* Enable PLL1FRACLE to latch new value . */
          __HAL_RCC_PLL1_FRACN_ENABLE();
200017f4:	4b1d      	ldr	r3, [pc, #116]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
200017f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200017f8:	4a1c      	ldr	r2, [pc, #112]	@ (2000186c <HAL_RCC_OscConfig+0x66c>)
200017fa:	f043 0301 	orr.w	r3, r3, #1
200017fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
20001800:	e00d      	b.n	2000181e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Initialize PLL1T to 1 to use common PLL initialization function */
      RCC_OscInitStruct->PLL1.PLLT = 1U;
20001802:	687b      	ldr	r3, [r7, #4]
20001804:	2201      	movs	r2, #1
20001806:	645a      	str	r2, [r3, #68]	@ 0x44
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(RCC_OscInitStruct->PLL1)) != HAL_OK)
20001808:	687b      	ldr	r3, [r7, #4]
2000180a:	3324      	adds	r3, #36	@ 0x24
2000180c:	4619      	mov	r1, r3
2000180e:	2000      	movs	r0, #0
20001810:	f000 fc88 	bl	20002124 <RCC_PLL_Config>
20001814:	4603      	mov	r3, r0
20001816:	2b00      	cmp	r3, #0
20001818:	d001      	beq.n	2000181e <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
2000181a:	2301      	movs	r3, #1
2000181c:	e022      	b.n	20001864 <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL2.PLLState));

  if (RCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
2000181e:	687b      	ldr	r3, [r7, #4]
20001820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20001822:	2b00      	cmp	r3, #0
20001824:	d00a      	beq.n	2000183c <HAL_RCC_OscConfig+0x63c>
  {
    if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(RCC_OscInitStruct->PLL2)) != HAL_OK)
20001826:	687b      	ldr	r3, [r7, #4]
20001828:	334c      	adds	r3, #76	@ 0x4c
2000182a:	4619      	mov	r1, r3
2000182c:	2001      	movs	r0, #1
2000182e:	f000 fc79 	bl	20002124 <RCC_PLL_Config>
20001832:	4603      	mov	r3, r0
20001834:	2b00      	cmp	r3, #0
20001836:	d001      	beq.n	2000183c <HAL_RCC_OscConfig+0x63c>
    {
      return HAL_ERROR;
20001838:	2301      	movs	r3, #1
2000183a:	e013      	b.n	20001864 <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL3.PLLState));

  if (RCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
2000183c:	687b      	ldr	r3, [r7, #4]
2000183e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20001840:	2b00      	cmp	r3, #0
20001842:	d00e      	beq.n	20001862 <HAL_RCC_OscConfig+0x662>
  {
    /* Initialize PLL3T to 1 to use common PLL initialization function */
    RCC_OscInitStruct->PLL3.PLLT = 1U;
20001844:	687b      	ldr	r3, [r7, #4]
20001846:	2201      	movs	r2, #1
20001848:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(RCC_OscInitStruct->PLL3)) != HAL_OK)
2000184c:	687b      	ldr	r3, [r7, #4]
2000184e:	3374      	adds	r3, #116	@ 0x74
20001850:	4619      	mov	r1, r3
20001852:	2002      	movs	r0, #2
20001854:	f000 fc66 	bl	20002124 <RCC_PLL_Config>
20001858:	4603      	mov	r3, r0
2000185a:	2b00      	cmp	r3, #0
2000185c:	d001      	beq.n	20001862 <HAL_RCC_OscConfig+0x662>
    {
      return HAL_ERROR;
2000185e:	2301      	movs	r3, #1
20001860:	e000      	b.n	20001864 <HAL_RCC_OscConfig+0x664>
    }
  }

  return HAL_OK;
20001862:	2300      	movs	r3, #0
}
20001864:	4618      	mov	r0, r3
20001866:	3720      	adds	r7, #32
20001868:	46bd      	mov	sp, r7
2000186a:	bd80      	pop	{r7, pc}
2000186c:	58024400 	.word	0x58024400
20001870:	ffff0007 	.word	0xffff0007

20001874 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
20001874:	b580      	push	{r7, lr}
20001876:	b084      	sub	sp, #16
20001878:	af00      	add	r7, sp, #0
2000187a:	6078      	str	r0, [r7, #4]
2000187c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
2000187e:	687b      	ldr	r3, [r7, #4]
20001880:	2b00      	cmp	r3, #0
20001882:	d101      	bne.n	20001888 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
20001884:	2301      	movs	r3, #1
20001886:	e182      	b.n	20001b8e <HAL_RCC_ClockConfig+0x31a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
20001888:	4b8a      	ldr	r3, [pc, #552]	@ (20001ab4 <HAL_RCC_ClockConfig+0x240>)
2000188a:	681b      	ldr	r3, [r3, #0]
2000188c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
20001890:	683a      	ldr	r2, [r7, #0]
20001892:	429a      	cmp	r2, r3
20001894:	d910      	bls.n	200018b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
20001896:	4b87      	ldr	r3, [pc, #540]	@ (20001ab4 <HAL_RCC_ClockConfig+0x240>)
20001898:	681b      	ldr	r3, [r3, #0]
2000189a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
2000189e:	4985      	ldr	r1, [pc, #532]	@ (20001ab4 <HAL_RCC_ClockConfig+0x240>)
200018a0:	683b      	ldr	r3, [r7, #0]
200018a2:	4313      	orrs	r3, r2
200018a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
200018a6:	4b83      	ldr	r3, [pc, #524]	@ (20001ab4 <HAL_RCC_ClockConfig+0x240>)
200018a8:	681b      	ldr	r3, [r3, #0]
200018aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
200018ae:	683a      	ldr	r2, [r7, #0]
200018b0:	429a      	cmp	r2, r3
200018b2:	d001      	beq.n	200018b8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
200018b4:	2301      	movs	r3, #1
200018b6:	e16a      	b.n	20001b8e <HAL_RCC_ClockConfig+0x31a>
  }

  /* Increasing the BUS frequency divider ? */

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
200018b8:	687b      	ldr	r3, [r7, #4]
200018ba:	681b      	ldr	r3, [r3, #0]
200018bc:	f003 0304 	and.w	r3, r3, #4
200018c0:	2b00      	cmp	r3, #0
200018c2:	d010      	beq.n	200018e6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
200018c4:	687b      	ldr	r3, [r7, #4]
200018c6:	691a      	ldr	r2, [r3, #16]
200018c8:	4b7b      	ldr	r3, [pc, #492]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
200018ca:	6a1b      	ldr	r3, [r3, #32]
200018cc:	f003 0307 	and.w	r3, r3, #7
200018d0:	429a      	cmp	r2, r3
200018d2:	d908      	bls.n	200018e6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
200018d4:	4b78      	ldr	r3, [pc, #480]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
200018d6:	6a1b      	ldr	r3, [r3, #32]
200018d8:	f023 0207 	bic.w	r2, r3, #7
200018dc:	687b      	ldr	r3, [r7, #4]
200018de:	691b      	ldr	r3, [r3, #16]
200018e0:	4975      	ldr	r1, [pc, #468]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
200018e2:	4313      	orrs	r3, r2
200018e4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
200018e6:	687b      	ldr	r3, [r7, #4]
200018e8:	681b      	ldr	r3, [r3, #0]
200018ea:	f003 0308 	and.w	r3, r3, #8
200018ee:	2b00      	cmp	r3, #0
200018f0:	d010      	beq.n	20001914 <HAL_RCC_ClockConfig+0xa0>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
200018f2:	687b      	ldr	r3, [r7, #4]
200018f4:	695a      	ldr	r2, [r3, #20]
200018f6:	4b70      	ldr	r3, [pc, #448]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
200018f8:	6a1b      	ldr	r3, [r3, #32]
200018fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
200018fe:	429a      	cmp	r2, r3
20001900:	d908      	bls.n	20001914 <HAL_RCC_ClockConfig+0xa0>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
20001902:	4b6d      	ldr	r3, [pc, #436]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
20001904:	6a1b      	ldr	r3, [r3, #32]
20001906:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
2000190a:	687b      	ldr	r3, [r7, #4]
2000190c:	695b      	ldr	r3, [r3, #20]
2000190e:	496a      	ldr	r1, [pc, #424]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
20001910:	4313      	orrs	r3, r2
20001912:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
20001914:	687b      	ldr	r3, [r7, #4]
20001916:	681b      	ldr	r3, [r3, #0]
20001918:	f003 0310 	and.w	r3, r3, #16
2000191c:	2b00      	cmp	r3, #0
2000191e:	d010      	beq.n	20001942 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
20001920:	687b      	ldr	r3, [r7, #4]
20001922:	699a      	ldr	r2, [r3, #24]
20001924:	4b64      	ldr	r3, [pc, #400]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
20001926:	6a1b      	ldr	r3, [r3, #32]
20001928:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
2000192c:	429a      	cmp	r2, r3
2000192e:	d908      	bls.n	20001942 <HAL_RCC_ClockConfig+0xce>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
20001930:	4b61      	ldr	r3, [pc, #388]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
20001932:	6a1b      	ldr	r3, [r3, #32]
20001934:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
20001938:	687b      	ldr	r3, [r7, #4]
2000193a:	699b      	ldr	r3, [r3, #24]
2000193c:	495e      	ldr	r1, [pc, #376]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
2000193e:	4313      	orrs	r3, r2
20001940:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
20001942:	687b      	ldr	r3, [r7, #4]
20001944:	681b      	ldr	r3, [r3, #0]
20001946:	f003 0320 	and.w	r3, r3, #32
2000194a:	2b00      	cmp	r3, #0
2000194c:	d010      	beq.n	20001970 <HAL_RCC_ClockConfig+0xfc>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
2000194e:	687b      	ldr	r3, [r7, #4]
20001950:	69da      	ldr	r2, [r3, #28]
20001952:	4b59      	ldr	r3, [pc, #356]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
20001954:	6a1b      	ldr	r3, [r3, #32]
20001956:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
2000195a:	429a      	cmp	r2, r3
2000195c:	d908      	bls.n	20001970 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
2000195e:	4b56      	ldr	r3, [pc, #344]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
20001960:	6a1b      	ldr	r3, [r3, #32]
20001962:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
20001966:	687b      	ldr	r3, [r7, #4]
20001968:	69db      	ldr	r3, [r3, #28]
2000196a:	4953      	ldr	r1, [pc, #332]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
2000196c:	4313      	orrs	r3, r2
2000196e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
20001970:	687b      	ldr	r3, [r7, #4]
20001972:	681b      	ldr	r3, [r3, #0]
20001974:	f003 0302 	and.w	r3, r3, #2
20001978:	2b00      	cmp	r3, #0
2000197a:	d010      	beq.n	2000199e <HAL_RCC_ClockConfig+0x12a>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
2000197c:	687b      	ldr	r3, [r7, #4]
2000197e:	68da      	ldr	r2, [r3, #12]
20001980:	4b4d      	ldr	r3, [pc, #308]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
20001982:	69db      	ldr	r3, [r3, #28]
20001984:	f003 030f 	and.w	r3, r3, #15
20001988:	429a      	cmp	r2, r3
2000198a:	d908      	bls.n	2000199e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
2000198c:	4b4a      	ldr	r3, [pc, #296]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
2000198e:	69db      	ldr	r3, [r3, #28]
20001990:	f023 020f 	bic.w	r2, r3, #15
20001994:	687b      	ldr	r3, [r7, #4]
20001996:	68db      	ldr	r3, [r3, #12]
20001998:	4947      	ldr	r1, [pc, #284]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
2000199a:	4313      	orrs	r3, r2
2000199c:	61cb      	str	r3, [r1, #28]
    }
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
2000199e:	687b      	ldr	r3, [r7, #4]
200019a0:	681b      	ldr	r3, [r3, #0]
200019a2:	f003 0301 	and.w	r3, r3, #1
200019a6:	2b00      	cmp	r3, #0
200019a8:	d055      	beq.n	20001a56 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    MODIFY_REG(RCC->CDCFGR, RCC_CDCFGR_CPRE, RCC_ClkInitStruct->SYSCLKDivider);
200019aa:	4b43      	ldr	r3, [pc, #268]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
200019ac:	699b      	ldr	r3, [r3, #24]
200019ae:	f023 020f 	bic.w	r2, r3, #15
200019b2:	687b      	ldr	r3, [r7, #4]
200019b4:	689b      	ldr	r3, [r3, #8]
200019b6:	4940      	ldr	r1, [pc, #256]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
200019b8:	4313      	orrs	r3, r2
200019ba:	618b      	str	r3, [r1, #24]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
200019bc:	687b      	ldr	r3, [r7, #4]
200019be:	685b      	ldr	r3, [r3, #4]
200019c0:	2b02      	cmp	r3, #2
200019c2:	d107      	bne.n	200019d4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
200019c4:	4b3c      	ldr	r3, [pc, #240]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
200019c6:	681b      	ldr	r3, [r3, #0]
200019c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
200019cc:	2b00      	cmp	r3, #0
200019ce:	d121      	bne.n	20001a14 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
200019d0:	2301      	movs	r3, #1
200019d2:	e0dc      	b.n	20001b8e <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
200019d4:	687b      	ldr	r3, [r7, #4]
200019d6:	685b      	ldr	r3, [r3, #4]
200019d8:	2b03      	cmp	r3, #3
200019da:	d107      	bne.n	200019ec <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
200019dc:	4b36      	ldr	r3, [pc, #216]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
200019de:	681b      	ldr	r3, [r3, #0]
200019e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
200019e4:	2b00      	cmp	r3, #0
200019e6:	d115      	bne.n	20001a14 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
200019e8:	2301      	movs	r3, #1
200019ea:	e0d0      	b.n	20001b8e <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
200019ec:	687b      	ldr	r3, [r7, #4]
200019ee:	685b      	ldr	r3, [r3, #4]
200019f0:	2b01      	cmp	r3, #1
200019f2:	d107      	bne.n	20001a04 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
200019f4:	4b30      	ldr	r3, [pc, #192]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
200019f6:	681b      	ldr	r3, [r3, #0]
200019f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
200019fc:	2b00      	cmp	r3, #0
200019fe:	d109      	bne.n	20001a14 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
20001a00:	2301      	movs	r3, #1
20001a02:	e0c4      	b.n	20001b8e <HAL_RCC_ClockConfig+0x31a>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
20001a04:	4b2c      	ldr	r3, [pc, #176]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
20001a06:	681b      	ldr	r3, [r3, #0]
20001a08:	f003 0304 	and.w	r3, r3, #4
20001a0c:	2b00      	cmp	r3, #0
20001a0e:	d101      	bne.n	20001a14 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
20001a10:	2301      	movs	r3, #1
20001a12:	e0bc      	b.n	20001b8e <HAL_RCC_ClockConfig+0x31a>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
20001a14:	4b28      	ldr	r3, [pc, #160]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
20001a16:	691b      	ldr	r3, [r3, #16]
20001a18:	f023 0207 	bic.w	r2, r3, #7
20001a1c:	687b      	ldr	r3, [r7, #4]
20001a1e:	685b      	ldr	r3, [r3, #4]
20001a20:	4925      	ldr	r1, [pc, #148]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
20001a22:	4313      	orrs	r3, r2
20001a24:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
20001a26:	f005 f8bb 	bl	20006ba0 <HAL_GetTick>
20001a2a:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
20001a2c:	e00a      	b.n	20001a44 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
20001a2e:	f005 f8b7 	bl	20006ba0 <HAL_GetTick>
20001a32:	4602      	mov	r2, r0
20001a34:	68fb      	ldr	r3, [r7, #12]
20001a36:	1ad3      	subs	r3, r2, r3
20001a38:	f241 3288 	movw	r2, #5000	@ 0x1388
20001a3c:	4293      	cmp	r3, r2
20001a3e:	d901      	bls.n	20001a44 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
20001a40:	2303      	movs	r3, #3
20001a42:	e0a4      	b.n	20001b8e <HAL_RCC_ClockConfig+0x31a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
20001a44:	4b1c      	ldr	r3, [pc, #112]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
20001a46:	691b      	ldr	r3, [r3, #16]
20001a48:	f003 0238 	and.w	r2, r3, #56	@ 0x38
20001a4c:	687b      	ldr	r3, [r7, #4]
20001a4e:	685b      	ldr	r3, [r3, #4]
20001a50:	00db      	lsls	r3, r3, #3
20001a52:	429a      	cmp	r2, r3
20001a54:	d1eb      	bne.n	20001a2e <HAL_RCC_ClockConfig+0x1ba>
  }

  /* Decreasing the BUS frequency divider ? */

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
20001a56:	687b      	ldr	r3, [r7, #4]
20001a58:	681b      	ldr	r3, [r3, #0]
20001a5a:	f003 0302 	and.w	r3, r3, #2
20001a5e:	2b00      	cmp	r3, #0
20001a60:	d010      	beq.n	20001a84 <HAL_RCC_ClockConfig+0x210>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
20001a62:	687b      	ldr	r3, [r7, #4]
20001a64:	68da      	ldr	r2, [r3, #12]
20001a66:	4b14      	ldr	r3, [pc, #80]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
20001a68:	69db      	ldr	r3, [r3, #28]
20001a6a:	f003 030f 	and.w	r3, r3, #15
20001a6e:	429a      	cmp	r2, r3
20001a70:	d208      	bcs.n	20001a84 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
20001a72:	4b11      	ldr	r3, [pc, #68]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
20001a74:	69db      	ldr	r3, [r3, #28]
20001a76:	f023 020f 	bic.w	r2, r3, #15
20001a7a:	687b      	ldr	r3, [r7, #4]
20001a7c:	68db      	ldr	r3, [r3, #12]
20001a7e:	490e      	ldr	r1, [pc, #56]	@ (20001ab8 <HAL_RCC_ClockConfig+0x244>)
20001a80:	4313      	orrs	r3, r2
20001a82:	61cb      	str	r3, [r1, #28]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
20001a84:	4b0b      	ldr	r3, [pc, #44]	@ (20001ab4 <HAL_RCC_ClockConfig+0x240>)
20001a86:	681b      	ldr	r3, [r3, #0]
20001a88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
20001a8c:	683a      	ldr	r2, [r7, #0]
20001a8e:	429a      	cmp	r2, r3
20001a90:	d214      	bcs.n	20001abc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
20001a92:	4b08      	ldr	r3, [pc, #32]	@ (20001ab4 <HAL_RCC_ClockConfig+0x240>)
20001a94:	681b      	ldr	r3, [r3, #0]
20001a96:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
20001a9a:	4906      	ldr	r1, [pc, #24]	@ (20001ab4 <HAL_RCC_ClockConfig+0x240>)
20001a9c:	683b      	ldr	r3, [r7, #0]
20001a9e:	4313      	orrs	r3, r2
20001aa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
20001aa2:	4b04      	ldr	r3, [pc, #16]	@ (20001ab4 <HAL_RCC_ClockConfig+0x240>)
20001aa4:	681b      	ldr	r3, [r3, #0]
20001aa6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
20001aaa:	683a      	ldr	r2, [r7, #0]
20001aac:	429a      	cmp	r2, r3
20001aae:	d005      	beq.n	20001abc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
20001ab0:	2301      	movs	r3, #1
20001ab2:	e06c      	b.n	20001b8e <HAL_RCC_ClockConfig+0x31a>
20001ab4:	52002000 	.word	0x52002000
20001ab8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
20001abc:	687b      	ldr	r3, [r7, #4]
20001abe:	681b      	ldr	r3, [r3, #0]
20001ac0:	f003 0304 	and.w	r3, r3, #4
20001ac4:	2b00      	cmp	r3, #0
20001ac6:	d010      	beq.n	20001aea <HAL_RCC_ClockConfig+0x276>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
20001ac8:	687b      	ldr	r3, [r7, #4]
20001aca:	691a      	ldr	r2, [r3, #16]
20001acc:	4b32      	ldr	r3, [pc, #200]	@ (20001b98 <HAL_RCC_ClockConfig+0x324>)
20001ace:	6a1b      	ldr	r3, [r3, #32]
20001ad0:	f003 0307 	and.w	r3, r3, #7
20001ad4:	429a      	cmp	r2, r3
20001ad6:	d208      	bcs.n	20001aea <HAL_RCC_ClockConfig+0x276>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
20001ad8:	4b2f      	ldr	r3, [pc, #188]	@ (20001b98 <HAL_RCC_ClockConfig+0x324>)
20001ada:	6a1b      	ldr	r3, [r3, #32]
20001adc:	f023 0207 	bic.w	r2, r3, #7
20001ae0:	687b      	ldr	r3, [r7, #4]
20001ae2:	691b      	ldr	r3, [r3, #16]
20001ae4:	492c      	ldr	r1, [pc, #176]	@ (20001b98 <HAL_RCC_ClockConfig+0x324>)
20001ae6:	4313      	orrs	r3, r2
20001ae8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
20001aea:	687b      	ldr	r3, [r7, #4]
20001aec:	681b      	ldr	r3, [r3, #0]
20001aee:	f003 0308 	and.w	r3, r3, #8
20001af2:	2b00      	cmp	r3, #0
20001af4:	d010      	beq.n	20001b18 <HAL_RCC_ClockConfig+0x2a4>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
20001af6:	687b      	ldr	r3, [r7, #4]
20001af8:	695a      	ldr	r2, [r3, #20]
20001afa:	4b27      	ldr	r3, [pc, #156]	@ (20001b98 <HAL_RCC_ClockConfig+0x324>)
20001afc:	6a1b      	ldr	r3, [r3, #32]
20001afe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
20001b02:	429a      	cmp	r2, r3
20001b04:	d208      	bcs.n	20001b18 <HAL_RCC_ClockConfig+0x2a4>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
20001b06:	4b24      	ldr	r3, [pc, #144]	@ (20001b98 <HAL_RCC_ClockConfig+0x324>)
20001b08:	6a1b      	ldr	r3, [r3, #32]
20001b0a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
20001b0e:	687b      	ldr	r3, [r7, #4]
20001b10:	695b      	ldr	r3, [r3, #20]
20001b12:	4921      	ldr	r1, [pc, #132]	@ (20001b98 <HAL_RCC_ClockConfig+0x324>)
20001b14:	4313      	orrs	r3, r2
20001b16:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
20001b18:	687b      	ldr	r3, [r7, #4]
20001b1a:	681b      	ldr	r3, [r3, #0]
20001b1c:	f003 0310 	and.w	r3, r3, #16
20001b20:	2b00      	cmp	r3, #0
20001b22:	d010      	beq.n	20001b46 <HAL_RCC_ClockConfig+0x2d2>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
20001b24:	687b      	ldr	r3, [r7, #4]
20001b26:	699a      	ldr	r2, [r3, #24]
20001b28:	4b1b      	ldr	r3, [pc, #108]	@ (20001b98 <HAL_RCC_ClockConfig+0x324>)
20001b2a:	6a1b      	ldr	r3, [r3, #32]
20001b2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
20001b30:	429a      	cmp	r2, r3
20001b32:	d208      	bcs.n	20001b46 <HAL_RCC_ClockConfig+0x2d2>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
20001b34:	4b18      	ldr	r3, [pc, #96]	@ (20001b98 <HAL_RCC_ClockConfig+0x324>)
20001b36:	6a1b      	ldr	r3, [r3, #32]
20001b38:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
20001b3c:	687b      	ldr	r3, [r7, #4]
20001b3e:	699b      	ldr	r3, [r3, #24]
20001b40:	4915      	ldr	r1, [pc, #84]	@ (20001b98 <HAL_RCC_ClockConfig+0x324>)
20001b42:	4313      	orrs	r3, r2
20001b44:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
20001b46:	687b      	ldr	r3, [r7, #4]
20001b48:	681b      	ldr	r3, [r3, #0]
20001b4a:	f003 0320 	and.w	r3, r3, #32
20001b4e:	2b00      	cmp	r3, #0
20001b50:	d010      	beq.n	20001b74 <HAL_RCC_ClockConfig+0x300>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
20001b52:	687b      	ldr	r3, [r7, #4]
20001b54:	69da      	ldr	r2, [r3, #28]
20001b56:	4b10      	ldr	r3, [pc, #64]	@ (20001b98 <HAL_RCC_ClockConfig+0x324>)
20001b58:	6a1b      	ldr	r3, [r3, #32]
20001b5a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
20001b5e:	429a      	cmp	r2, r3
20001b60:	d208      	bcs.n	20001b74 <HAL_RCC_ClockConfig+0x300>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
20001b62:	4b0d      	ldr	r3, [pc, #52]	@ (20001b98 <HAL_RCC_ClockConfig+0x324>)
20001b64:	6a1b      	ldr	r3, [r3, #32]
20001b66:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
20001b6a:	687b      	ldr	r3, [r7, #4]
20001b6c:	69db      	ldr	r3, [r3, #28]
20001b6e:	490a      	ldr	r1, [pc, #40]	@ (20001b98 <HAL_RCC_ClockConfig+0x324>)
20001b70:	4313      	orrs	r3, r2
20001b72:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable with the System CPU clock */
  SystemCoreClock = HAL_RCC_GetSysClockFreq();
20001b74:	f000 f816 	bl	20001ba4 <HAL_RCC_GetSysClockFreq>
20001b78:	4603      	mov	r3, r0
20001b7a:	4a08      	ldr	r2, [pc, #32]	@ (20001b9c <HAL_RCC_ClockConfig+0x328>)
20001b7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
20001b7e:	4b08      	ldr	r3, [pc, #32]	@ (20001ba0 <HAL_RCC_ClockConfig+0x32c>)
20001b80:	681b      	ldr	r3, [r3, #0]
20001b82:	4618      	mov	r0, r3
20001b84:	f004 ffdc 	bl	20006b40 <HAL_InitTick>
20001b88:	4603      	mov	r3, r0
20001b8a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
20001b8c:	7afb      	ldrb	r3, [r7, #11]
}
20001b8e:	4618      	mov	r0, r3
20001b90:	3710      	adds	r7, #16
20001b92:	46bd      	mov	sp, r7
20001b94:	bd80      	pop	{r7, pc}
20001b96:	bf00      	nop
20001b98:	58024400 	.word	0x58024400
20001b9c:	20000210 	.word	0x20000210
20001ba0:	20000214 	.word	0x20000214

20001ba4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
20001ba4:	b480      	push	{r7}
20001ba6:	b08b      	sub	sp, #44	@ 0x2c
20001ba8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t prescaler;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
20001baa:	4baa      	ldr	r3, [pc, #680]	@ (20001e54 <HAL_RCC_GetSysClockFreq+0x2b0>)
20001bac:	691b      	ldr	r3, [r3, #16]
20001bae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
20001bb2:	2b18      	cmp	r3, #24
20001bb4:	f200 8136 	bhi.w	20001e24 <HAL_RCC_GetSysClockFreq+0x280>
20001bb8:	a201      	add	r2, pc, #4	@ (adr r2, 20001bc0 <HAL_RCC_GetSysClockFreq+0x1c>)
20001bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001bbe:	bf00      	nop
20001bc0:	20001c25 	.word	0x20001c25
20001bc4:	20001e25 	.word	0x20001e25
20001bc8:	20001e25 	.word	0x20001e25
20001bcc:	20001e25 	.word	0x20001e25
20001bd0:	20001e25 	.word	0x20001e25
20001bd4:	20001e25 	.word	0x20001e25
20001bd8:	20001e25 	.word	0x20001e25
20001bdc:	20001e25 	.word	0x20001e25
20001be0:	20001c4b 	.word	0x20001c4b
20001be4:	20001e25 	.word	0x20001e25
20001be8:	20001e25 	.word	0x20001e25
20001bec:	20001e25 	.word	0x20001e25
20001bf0:	20001e25 	.word	0x20001e25
20001bf4:	20001e25 	.word	0x20001e25
20001bf8:	20001e25 	.word	0x20001e25
20001bfc:	20001e25 	.word	0x20001e25
20001c00:	20001c51 	.word	0x20001c51
20001c04:	20001e25 	.word	0x20001e25
20001c08:	20001e25 	.word	0x20001e25
20001c0c:	20001e25 	.word	0x20001e25
20001c10:	20001e25 	.word	0x20001e25
20001c14:	20001e25 	.word	0x20001e25
20001c18:	20001e25 	.word	0x20001e25
20001c1c:	20001e25 	.word	0x20001e25
20001c20:	20001c57 	.word	0x20001c57
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */

      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
20001c24:	4b8b      	ldr	r3, [pc, #556]	@ (20001e54 <HAL_RCC_GetSysClockFreq+0x2b0>)
20001c26:	681b      	ldr	r3, [r3, #0]
20001c28:	f003 0320 	and.w	r3, r3, #32
20001c2c:	2b00      	cmp	r3, #0
20001c2e:	d009      	beq.n	20001c44 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20001c30:	4b88      	ldr	r3, [pc, #544]	@ (20001e54 <HAL_RCC_GetSysClockFreq+0x2b0>)
20001c32:	681b      	ldr	r3, [r3, #0]
20001c34:	08db      	lsrs	r3, r3, #3
20001c36:	f003 0303 	and.w	r3, r3, #3
20001c3a:	4a87      	ldr	r2, [pc, #540]	@ (20001e58 <HAL_RCC_GetSysClockFreq+0x2b4>)
20001c3c:	fa22 f303 	lsr.w	r3, r2, r3
20001c40:	623b      	str	r3, [r7, #32]
      {
        /* Can't retrieve HSIDIV value */
        sysclockfreq = 0U;
      }

      break;
20001c42:	e0f2      	b.n	20001e2a <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
20001c44:	2300      	movs	r3, #0
20001c46:	623b      	str	r3, [r7, #32]
      break;
20001c48:	e0ef      	b.n	20001e2a <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
20001c4a:	4b84      	ldr	r3, [pc, #528]	@ (20001e5c <HAL_RCC_GetSysClockFreq+0x2b8>)
20001c4c:	623b      	str	r3, [r7, #32]
      break;
20001c4e:	e0ec      	b.n	20001e2a <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
20001c50:	4b83      	ldr	r3, [pc, #524]	@ (20001e60 <HAL_RCC_GetSysClockFreq+0x2bc>)
20001c52:	623b      	str	r3, [r7, #32]
      break;
20001c54:	e0e9      	b.n	20001e2a <HAL_RCC_GetSysClockFreq+0x286>
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
20001c56:	4b7f      	ldr	r3, [pc, #508]	@ (20001e54 <HAL_RCC_GetSysClockFreq+0x2b0>)
20001c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20001c5a:	f003 0303 	and.w	r3, r3, #3
20001c5e:	61fb      	str	r3, [r7, #28]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
20001c60:	4b7c      	ldr	r3, [pc, #496]	@ (20001e54 <HAL_RCC_GetSysClockFreq+0x2b0>)
20001c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20001c64:	091b      	lsrs	r3, r3, #4
20001c66:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
20001c6a:	61bb      	str	r3, [r7, #24]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
20001c6c:	4b79      	ldr	r3, [pc, #484]	@ (20001e54 <HAL_RCC_GetSysClockFreq+0x2b0>)
20001c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20001c70:	f003 0301 	and.w	r3, r3, #1
20001c74:	617b      	str	r3, [r7, #20]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> 3));
20001c76:	4b77      	ldr	r3, [pc, #476]	@ (20001e54 <HAL_RCC_GetSysClockFreq+0x2b0>)
20001c78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20001c7a:	08db      	lsrs	r3, r3, #3
20001c7c:	f3c3 030c 	ubfx	r3, r3, #0, #13
20001c80:	697a      	ldr	r2, [r7, #20]
20001c82:	fb02 f303 	mul.w	r3, r2, r3
20001c86:	ee07 3a90 	vmov	s15, r3
20001c8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
20001c8e:	edc7 7a04 	vstr	s15, [r7, #16]

      if (pllm != 0U)
20001c92:	69bb      	ldr	r3, [r7, #24]
20001c94:	2b00      	cmp	r3, #0
20001c96:	f000 80c2 	beq.w	20001e1e <HAL_RCC_GetSysClockFreq+0x27a>
      {
        switch (pllsource)
20001c9a:	69fb      	ldr	r3, [r7, #28]
20001c9c:	2b02      	cmp	r3, #2
20001c9e:	d064      	beq.n	20001d6a <HAL_RCC_GetSysClockFreq+0x1c6>
20001ca0:	69fb      	ldr	r3, [r7, #28]
20001ca2:	2b02      	cmp	r3, #2
20001ca4:	f200 8083 	bhi.w	20001dae <HAL_RCC_GetSysClockFreq+0x20a>
20001ca8:	69fb      	ldr	r3, [r7, #28]
20001caa:	2b00      	cmp	r3, #0
20001cac:	d003      	beq.n	20001cb6 <HAL_RCC_GetSysClockFreq+0x112>
20001cae:	69fb      	ldr	r3, [r7, #28]
20001cb0:	2b01      	cmp	r3, #1
20001cb2:	d038      	beq.n	20001d26 <HAL_RCC_GetSysClockFreq+0x182>
20001cb4:	e07b      	b.n	20001dae <HAL_RCC_GetSysClockFreq+0x20a>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
20001cb6:	4b67      	ldr	r3, [pc, #412]	@ (20001e54 <HAL_RCC_GetSysClockFreq+0x2b0>)
20001cb8:	681b      	ldr	r3, [r3, #0]
20001cba:	f003 0320 	and.w	r3, r3, #32
20001cbe:	2b00      	cmp	r3, #0
20001cc0:	d02d      	beq.n	20001d1e <HAL_RCC_GetSysClockFreq+0x17a>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20001cc2:	4b64      	ldr	r3, [pc, #400]	@ (20001e54 <HAL_RCC_GetSysClockFreq+0x2b0>)
20001cc4:	681b      	ldr	r3, [r3, #0]
20001cc6:	08db      	lsrs	r3, r3, #3
20001cc8:	f003 0303 	and.w	r3, r3, #3
20001ccc:	4a62      	ldr	r2, [pc, #392]	@ (20001e58 <HAL_RCC_GetSysClockFreq+0x2b4>)
20001cce:	fa22 f303 	lsr.w	r3, r2, r3
20001cd2:	60fb      	str	r3, [r7, #12]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
20001cd4:	68fb      	ldr	r3, [r7, #12]
20001cd6:	ee07 3a90 	vmov	s15, r3
20001cda:	eef8 6a67 	vcvt.f32.u32	s13, s15
20001cde:	69bb      	ldr	r3, [r7, #24]
20001ce0:	ee07 3a90 	vmov	s15, r3
20001ce4:	eef8 7a67 	vcvt.f32.u32	s15, s15
20001ce8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20001cec:	4b59      	ldr	r3, [pc, #356]	@ (20001e54 <HAL_RCC_GetSysClockFreq+0x2b0>)
20001cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20001cf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
20001cf4:	ee07 3a90 	vmov	s15, r3
20001cf8:	eef8 6a67 	vcvt.f32.u32	s13, s15
20001cfc:	ed97 6a04 	vldr	s12, [r7, #16]
20001d00:	eddf 5a58 	vldr	s11, [pc, #352]	@ 20001e64 <HAL_RCC_GetSysClockFreq+0x2c0>
20001d04:	eec6 7a25 	vdiv.f32	s15, s12, s11
20001d08:	ee76 7aa7 	vadd.f32	s15, s13, s15
20001d0c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20001d10:	ee77 7aa6 	vadd.f32	s15, s15, s13
20001d14:	ee67 7a27 	vmul.f32	s15, s14, s15
20001d18:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            else
            {
              /* Can't retrieve HSIDIV value */
              pllvco = (float_t)0;
            }
            break;
20001d1c:	e069      	b.n	20001df2 <HAL_RCC_GetSysClockFreq+0x24e>
              pllvco = (float_t)0;
20001d1e:	f04f 0300 	mov.w	r3, #0
20001d22:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
20001d24:	e065      	b.n	20001df2 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
20001d26:	69bb      	ldr	r3, [r7, #24]
20001d28:	ee07 3a90 	vmov	s15, r3
20001d2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
20001d30:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 20001e68 <HAL_RCC_GetSysClockFreq+0x2c4>
20001d34:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20001d38:	4b46      	ldr	r3, [pc, #280]	@ (20001e54 <HAL_RCC_GetSysClockFreq+0x2b0>)
20001d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20001d3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
20001d40:	ee07 3a90 	vmov	s15, r3
20001d44:	eef8 6a67 	vcvt.f32.u32	s13, s15
20001d48:	ed97 6a04 	vldr	s12, [r7, #16]
20001d4c:	eddf 5a45 	vldr	s11, [pc, #276]	@ 20001e64 <HAL_RCC_GetSysClockFreq+0x2c0>
20001d50:	eec6 7a25 	vdiv.f32	s15, s12, s11
20001d54:	ee76 7aa7 	vadd.f32	s15, s13, s15
20001d58:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20001d5c:	ee77 7aa6 	vadd.f32	s15, s15, s13
20001d60:	ee67 7a27 	vmul.f32	s15, s14, s15
20001d64:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
20001d68:	e043      	b.n	20001df2 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
20001d6a:	69bb      	ldr	r3, [r7, #24]
20001d6c:	ee07 3a90 	vmov	s15, r3
20001d70:	eef8 7a67 	vcvt.f32.u32	s15, s15
20001d74:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 20001e6c <HAL_RCC_GetSysClockFreq+0x2c8>
20001d78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20001d7c:	4b35      	ldr	r3, [pc, #212]	@ (20001e54 <HAL_RCC_GetSysClockFreq+0x2b0>)
20001d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20001d80:	f3c3 0308 	ubfx	r3, r3, #0, #9
20001d84:	ee07 3a90 	vmov	s15, r3
20001d88:	eef8 6a67 	vcvt.f32.u32	s13, s15
20001d8c:	ed97 6a04 	vldr	s12, [r7, #16]
20001d90:	eddf 5a34 	vldr	s11, [pc, #208]	@ 20001e64 <HAL_RCC_GetSysClockFreq+0x2c0>
20001d94:	eec6 7a25 	vdiv.f32	s15, s12, s11
20001d98:	ee76 7aa7 	vadd.f32	s15, s13, s15
20001d9c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20001da0:	ee77 7aa6 	vadd.f32	s15, s15, s13
20001da4:	ee67 7a27 	vmul.f32	s15, s14, s15
20001da8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
20001dac:	e021      	b.n	20001df2 <HAL_RCC_GetSysClockFreq+0x24e>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
20001dae:	69bb      	ldr	r3, [r7, #24]
20001db0:	ee07 3a90 	vmov	s15, r3
20001db4:	eef8 7a67 	vcvt.f32.u32	s15, s15
20001db8:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 20001e68 <HAL_RCC_GetSysClockFreq+0x2c4>
20001dbc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20001dc0:	4b24      	ldr	r3, [pc, #144]	@ (20001e54 <HAL_RCC_GetSysClockFreq+0x2b0>)
20001dc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20001dc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
20001dc8:	ee07 3a90 	vmov	s15, r3
20001dcc:	eef8 6a67 	vcvt.f32.u32	s13, s15
20001dd0:	ed97 6a04 	vldr	s12, [r7, #16]
20001dd4:	eddf 5a23 	vldr	s11, [pc, #140]	@ 20001e64 <HAL_RCC_GetSysClockFreq+0x2c0>
20001dd8:	eec6 7a25 	vdiv.f32	s15, s12, s11
20001ddc:	ee76 7aa7 	vadd.f32	s15, s13, s15
20001de0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20001de4:	ee77 7aa6 	vadd.f32	s15, s15, s13
20001de8:	ee67 7a27 	vmul.f32	s15, s14, s15
20001dec:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
20001df0:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U) ;
20001df2:	4b18      	ldr	r3, [pc, #96]	@ (20001e54 <HAL_RCC_GetSysClockFreq+0x2b0>)
20001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20001df6:	0a5b      	lsrs	r3, r3, #9
20001df8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20001dfc:	3301      	adds	r3, #1
20001dfe:	60bb      	str	r3, [r7, #8]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
20001e00:	68bb      	ldr	r3, [r7, #8]
20001e02:	ee07 3a90 	vmov	s15, r3
20001e06:	eeb8 7a67 	vcvt.f32.u32	s14, s15
20001e0a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
20001e0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
20001e12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20001e16:	ee17 3a90 	vmov	r3, s15
20001e1a:	623b      	str	r3, [r7, #32]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
20001e1c:	e005      	b.n	20001e2a <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
20001e1e:	2300      	movs	r3, #0
20001e20:	623b      	str	r3, [r7, #32]
      break;
20001e22:	e002      	b.n	20001e2a <HAL_RCC_GetSysClockFreq+0x286>

    default:
      sysclockfreq = CSI_VALUE;
20001e24:	4b0d      	ldr	r3, [pc, #52]	@ (20001e5c <HAL_RCC_GetSysClockFreq+0x2b8>)
20001e26:	623b      	str	r3, [r7, #32]
      break;
20001e28:	bf00      	nop
  }

  prescaler = RCC->CDCFGR & RCC_CDCFGR_CPRE;
20001e2a:	4b0a      	ldr	r3, [pc, #40]	@ (20001e54 <HAL_RCC_GetSysClockFreq+0x2b0>)
20001e2c:	699b      	ldr	r3, [r3, #24]
20001e2e:	f003 030f 	and.w	r3, r3, #15
20001e32:	607b      	str	r3, [r7, #4]
  if (prescaler >= 8U)
20001e34:	687b      	ldr	r3, [r7, #4]
20001e36:	2b07      	cmp	r3, #7
20001e38:	d905      	bls.n	20001e46 <HAL_RCC_GetSysClockFreq+0x2a2>
  {
    sysclockfreq = sysclockfreq >> (prescaler - RCC_CDCFGR_CPRE_3 + 1U);
20001e3a:	687b      	ldr	r3, [r7, #4]
20001e3c:	3b07      	subs	r3, #7
20001e3e:	6a3a      	ldr	r2, [r7, #32]
20001e40:	fa22 f303 	lsr.w	r3, r2, r3
20001e44:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
20001e46:	6a3b      	ldr	r3, [r7, #32]
}
20001e48:	4618      	mov	r0, r3
20001e4a:	372c      	adds	r7, #44	@ 0x2c
20001e4c:	46bd      	mov	sp, r7
20001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
20001e52:	4770      	bx	lr
20001e54:	58024400 	.word	0x58024400
20001e58:	03d09000 	.word	0x03d09000
20001e5c:	003d0900 	.word	0x003d0900
20001e60:	016e3600 	.word	0x016e3600
20001e64:	46000000 	.word	0x46000000
20001e68:	4a742400 	.word	0x4a742400
20001e6c:	4bb71b00 	.word	0x4bb71b00

20001e70 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
20001e70:	b580      	push	{r7, lr}
20001e72:	b084      	sub	sp, #16
20001e74:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  const uint8_t AHBPrescTable[8] = {1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
20001e76:	4a10      	ldr	r2, [pc, #64]	@ (20001eb8 <HAL_RCC_GetHCLKFreq+0x48>)
20001e78:	463b      	mov	r3, r7
20001e7a:	e892 0003 	ldmia.w	r2, {r0, r1}
20001e7e:	e883 0003 	stmia.w	r3, {r0, r1}

  /* SysClk */
  clock = HAL_RCC_GetSysClockFreq();
20001e82:	f7ff fe8f 	bl	20001ba4 <HAL_RCC_GetSysClockFreq>
20001e86:	60f8      	str	r0, [r7, #12]
  /* Bus matrix divider */
  prescaler = (RCC->BMCFGR & RCC_BMCFGR_BMPRE) >> RCC_BMCFGR_BMPRE_Pos;
20001e88:	4b0c      	ldr	r3, [pc, #48]	@ (20001ebc <HAL_RCC_GetHCLKFreq+0x4c>)
20001e8a:	69db      	ldr	r3, [r3, #28]
20001e8c:	f003 030f 	and.w	r3, r3, #15
20001e90:	60bb      	str	r3, [r7, #8]
  if (prescaler >= 8U)
20001e92:	68bb      	ldr	r3, [r7, #8]
20001e94:	2b07      	cmp	r3, #7
20001e96:	d909      	bls.n	20001eac <HAL_RCC_GetHCLKFreq+0x3c>
  {
    clock = clock >> AHBPrescTable[prescaler - 8U];
20001e98:	68bb      	ldr	r3, [r7, #8]
20001e9a:	3b08      	subs	r3, #8
20001e9c:	3310      	adds	r3, #16
20001e9e:	443b      	add	r3, r7
20001ea0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
20001ea4:	461a      	mov	r2, r3
20001ea6:	68fb      	ldr	r3, [r7, #12]
20001ea8:	40d3      	lsrs	r3, r2
20001eaa:	60fb      	str	r3, [r7, #12]
  }
  return (clock);
20001eac:	68fb      	ldr	r3, [r7, #12]
}
20001eae:	4618      	mov	r0, r3
20001eb0:	3710      	adds	r7, #16
20001eb2:	46bd      	mov	sp, r7
20001eb4:	bd80      	pop	{r7, pc}
20001eb6:	bf00      	nop
20001eb8:	20009b04 	.word	0x20009b04
20001ebc:	58024400 	.word	0x58024400

20001ec0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
20001ec0:	b580      	push	{r7, lr}
20001ec2:	b082      	sub	sp, #8
20001ec4:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK1 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
20001ec6:	f7ff ffd3 	bl	20001e70 <HAL_RCC_GetHCLKFreq>
20001eca:	6078      	str	r0, [r7, #4]
  /* APB1 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE1) >> RCC_APBCFGR_PPRE1_Pos;
20001ecc:	4b09      	ldr	r3, [pc, #36]	@ (20001ef4 <HAL_RCC_GetPCLK1Freq+0x34>)
20001ece:	6a1b      	ldr	r3, [r3, #32]
20001ed0:	f003 0307 	and.w	r3, r3, #7
20001ed4:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
20001ed6:	683b      	ldr	r3, [r7, #0]
20001ed8:	2b03      	cmp	r3, #3
20001eda:	d905      	bls.n	20001ee8 <HAL_RCC_GetPCLK1Freq+0x28>
  {
    clock = clock >> (prescaler - 3U);
20001edc:	683b      	ldr	r3, [r7, #0]
20001ede:	3b03      	subs	r3, #3
20001ee0:	687a      	ldr	r2, [r7, #4]
20001ee2:	fa22 f303 	lsr.w	r3, r2, r3
20001ee6:	607b      	str	r3, [r7, #4]
  }
  return (clock);
20001ee8:	687b      	ldr	r3, [r7, #4]
}
20001eea:	4618      	mov	r0, r3
20001eec:	3708      	adds	r7, #8
20001eee:	46bd      	mov	sp, r7
20001ef0:	bd80      	pop	{r7, pc}
20001ef2:	bf00      	nop
20001ef4:	58024400 	.word	0x58024400

20001ef8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
20001ef8:	b580      	push	{r7, lr}
20001efa:	b082      	sub	sp, #8
20001efc:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK2 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
20001efe:	f7ff ffb7 	bl	20001e70 <HAL_RCC_GetHCLKFreq>
20001f02:	6078      	str	r0, [r7, #4]
  /* APB2 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE2) >> RCC_APBCFGR_PPRE2_Pos;
20001f04:	4b09      	ldr	r3, [pc, #36]	@ (20001f2c <HAL_RCC_GetPCLK2Freq+0x34>)
20001f06:	6a1b      	ldr	r3, [r3, #32]
20001f08:	091b      	lsrs	r3, r3, #4
20001f0a:	f003 0307 	and.w	r3, r3, #7
20001f0e:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
20001f10:	683b      	ldr	r3, [r7, #0]
20001f12:	2b03      	cmp	r3, #3
20001f14:	d905      	bls.n	20001f22 <HAL_RCC_GetPCLK2Freq+0x2a>
  {
    clock = clock >> (prescaler - 3U);
20001f16:	683b      	ldr	r3, [r7, #0]
20001f18:	3b03      	subs	r3, #3
20001f1a:	687a      	ldr	r2, [r7, #4]
20001f1c:	fa22 f303 	lsr.w	r3, r2, r3
20001f20:	607b      	str	r3, [r7, #4]
  }
  return (clock);
20001f22:	687b      	ldr	r3, [r7, #4]
}
20001f24:	4618      	mov	r0, r3
20001f26:	3708      	adds	r7, #8
20001f28:	46bd      	mov	sp, r7
20001f2a:	bd80      	pop	{r7, pc}
20001f2c:	58024400 	.word	0x58024400

20001f30 <HAL_RCC_GetPCLK4Freq>:
  * @note   Each time PCLK4 changes, this function must be called to update the
  *         right PCLK4 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK4 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK4Freq(void)
{
20001f30:	b580      	push	{r7, lr}
20001f32:	b082      	sub	sp, #8
20001f34:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK4 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
20001f36:	f7ff ff9b 	bl	20001e70 <HAL_RCC_GetHCLKFreq>
20001f3a:	6078      	str	r0, [r7, #4]
  /* APB4 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE4) >> RCC_APBCFGR_PPRE4_Pos;
20001f3c:	4b09      	ldr	r3, [pc, #36]	@ (20001f64 <HAL_RCC_GetPCLK4Freq+0x34>)
20001f3e:	6a1b      	ldr	r3, [r3, #32]
20001f40:	0a1b      	lsrs	r3, r3, #8
20001f42:	f003 0307 	and.w	r3, r3, #7
20001f46:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
20001f48:	683b      	ldr	r3, [r7, #0]
20001f4a:	2b03      	cmp	r3, #3
20001f4c:	d905      	bls.n	20001f5a <HAL_RCC_GetPCLK4Freq+0x2a>
  {
    clock = clock >> (prescaler - 3U);
20001f4e:	683b      	ldr	r3, [r7, #0]
20001f50:	3b03      	subs	r3, #3
20001f52:	687a      	ldr	r2, [r7, #4]
20001f54:	fa22 f303 	lsr.w	r3, r2, r3
20001f58:	607b      	str	r3, [r7, #4]
  }
  return (clock);
20001f5a:	687b      	ldr	r3, [r7, #4]
}
20001f5c:	4618      	mov	r0, r3
20001f5e:	3708      	adds	r7, #8
20001f60:	46bd      	mov	sp, r7
20001f62:	bd80      	pop	{r7, pc}
20001f64:	58024400 	.word	0x58024400

20001f68 <HAL_RCC_GetPLL1QFreq>:
/**
  * @brief  Return the PLL1Q frequency.
  * @retval PLL1Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL1QFreq(void)
{
20001f68:	b580      	push	{r7, lr}
20001f6a:	b082      	sub	sp, #8
20001f6c:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL1Q divider */
  pllq = ((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVQ) >> RCC_PLL1DIVR1_DIVQ_Pos) + 1U;
20001f6e:	4b08      	ldr	r3, [pc, #32]	@ (20001f90 <HAL_RCC_GetPLL1QFreq+0x28>)
20001f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20001f72:	0c1b      	lsrs	r3, r3, #16
20001f74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20001f78:	3301      	adds	r3, #1
20001f7a:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL1Q one */
  return ((uint32_t)RCC_PLL1_GetVCOOutputFreq() / pllq);
20001f7c:	f000 fa28 	bl	200023d0 <RCC_PLL1_GetVCOOutputFreq>
20001f80:	4602      	mov	r2, r0
20001f82:	687b      	ldr	r3, [r7, #4]
20001f84:	fbb2 f3f3 	udiv	r3, r2, r3
}
20001f88:	4618      	mov	r0, r3
20001f8a:	3708      	adds	r7, #8
20001f8c:	46bd      	mov	sp, r7
20001f8e:	bd80      	pop	{r7, pc}
20001f90:	58024400 	.word	0x58024400

20001f94 <HAL_RCC_GetPLL2PFreq>:
/**
  * @brief  Return the PLL2P frequency.
  * @retval PLL2P frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2PFreq(void)
{
20001f94:	b580      	push	{r7, lr}
20001f96:	b082      	sub	sp, #8
20001f98:	af00      	add	r7, sp, #0
  uint32_t pllp;

  /* PLL2P divider */
  pllp = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVP) >> RCC_PLL2DIVR1_DIVP_Pos) + 1U;
20001f9a:	4b08      	ldr	r3, [pc, #32]	@ (20001fbc <HAL_RCC_GetPLL2PFreq+0x28>)
20001f9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20001f9e:	0a5b      	lsrs	r3, r3, #9
20001fa0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20001fa4:	3301      	adds	r3, #1
20001fa6:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2P one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllp);
20001fa8:	f000 fa98 	bl	200024dc <RCC_PLL2_GetVCOOutputFreq>
20001fac:	4602      	mov	r2, r0
20001fae:	687b      	ldr	r3, [r7, #4]
20001fb0:	fbb2 f3f3 	udiv	r3, r2, r3
}
20001fb4:	4618      	mov	r0, r3
20001fb6:	3708      	adds	r7, #8
20001fb8:	46bd      	mov	sp, r7
20001fba:	bd80      	pop	{r7, pc}
20001fbc:	58024400 	.word	0x58024400

20001fc0 <HAL_RCC_GetPLL2QFreq>:
/**
  * @brief  Return the PLL2Q frequency.
  * @retval PLL2Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2QFreq(void)
{
20001fc0:	b580      	push	{r7, lr}
20001fc2:	b082      	sub	sp, #8
20001fc4:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL2Q divider */
  pllq = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVQ) >> RCC_PLL2DIVR1_DIVQ_Pos) + 1U;
20001fc6:	4b08      	ldr	r3, [pc, #32]	@ (20001fe8 <HAL_RCC_GetPLL2QFreq+0x28>)
20001fc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20001fca:	0c1b      	lsrs	r3, r3, #16
20001fcc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20001fd0:	3301      	adds	r3, #1
20001fd2:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2Q one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllq);
20001fd4:	f000 fa82 	bl	200024dc <RCC_PLL2_GetVCOOutputFreq>
20001fd8:	4602      	mov	r2, r0
20001fda:	687b      	ldr	r3, [r7, #4]
20001fdc:	fbb2 f3f3 	udiv	r3, r2, r3
}
20001fe0:	4618      	mov	r0, r3
20001fe2:	3708      	adds	r7, #8
20001fe4:	46bd      	mov	sp, r7
20001fe6:	bd80      	pop	{r7, pc}
20001fe8:	58024400 	.word	0x58024400

20001fec <HAL_RCC_GetPLL2RFreq>:
/**
  * @brief  Return the PLL2R frequency.
  * @retval PLL2R frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2RFreq(void)
{
20001fec:	b580      	push	{r7, lr}
20001fee:	b082      	sub	sp, #8
20001ff0:	af00      	add	r7, sp, #0
  uint32_t pllr;

  /* PLL2R divider */
  pllr = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVR) >> RCC_PLL2DIVR1_DIVR_Pos) + 1U;
20001ff2:	4b08      	ldr	r3, [pc, #32]	@ (20002014 <HAL_RCC_GetPLL2RFreq+0x28>)
20001ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20001ff6:	0e1b      	lsrs	r3, r3, #24
20001ff8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20001ffc:	3301      	adds	r3, #1
20001ffe:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2R one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllr);
20002000:	f000 fa6c 	bl	200024dc <RCC_PLL2_GetVCOOutputFreq>
20002004:	4602      	mov	r2, r0
20002006:	687b      	ldr	r3, [r7, #4]
20002008:	fbb2 f3f3 	udiv	r3, r2, r3
}
2000200c:	4618      	mov	r0, r3
2000200e:	3708      	adds	r7, #8
20002010:	46bd      	mov	sp, r7
20002012:	bd80      	pop	{r7, pc}
20002014:	58024400 	.word	0x58024400

20002018 <HAL_RCC_GetPLL2SFreq>:
/**
  * @brief  Return the PLL2S frequency.
  * @retval PLL2S frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2SFreq(void)
{
20002018:	b580      	push	{r7, lr}
2000201a:	b082      	sub	sp, #8
2000201c:	af00      	add	r7, sp, #0
  uint32_t plls;

  /* PLL2S divider */
  plls = ((RCC->PLL2DIVR2 & RCC_PLL2DIVR2_DIVS) >> RCC_PLL2DIVR2_DIVS_Pos) + 1U;
2000201e:	4b08      	ldr	r3, [pc, #32]	@ (20002040 <HAL_RCC_GetPLL2SFreq+0x28>)
20002020:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
20002024:	f003 0307 	and.w	r3, r3, #7
20002028:	3301      	adds	r3, #1
2000202a:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2R one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / plls);
2000202c:	f000 fa56 	bl	200024dc <RCC_PLL2_GetVCOOutputFreq>
20002030:	4602      	mov	r2, r0
20002032:	687b      	ldr	r3, [r7, #4]
20002034:	fbb2 f3f3 	udiv	r3, r2, r3
}
20002038:	4618      	mov	r0, r3
2000203a:	3708      	adds	r7, #8
2000203c:	46bd      	mov	sp, r7
2000203e:	bd80      	pop	{r7, pc}
20002040:	58024400 	.word	0x58024400

20002044 <HAL_RCC_GetPLL2TFreq>:
/**
  * @brief  Return the PLL2T frequency.
  * @retval PLL2T frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2TFreq(void)
{
20002044:	b580      	push	{r7, lr}
20002046:	b082      	sub	sp, #8
20002048:	af00      	add	r7, sp, #0
  uint32_t pllt;

  /* PLL2T divider */
  pllt = ((RCC->PLL2DIVR2 & RCC_PLL2DIVR2_DIVT) >> RCC_PLL2DIVR2_DIVT_Pos) + 1U;
2000204a:	4b09      	ldr	r3, [pc, #36]	@ (20002070 <HAL_RCC_GetPLL2TFreq+0x2c>)
2000204c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
20002050:	0a1b      	lsrs	r3, r3, #8
20002052:	f003 0307 	and.w	r3, r3, #7
20002056:	3301      	adds	r3, #1
20002058:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2T one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllt);
2000205a:	f000 fa3f 	bl	200024dc <RCC_PLL2_GetVCOOutputFreq>
2000205e:	4602      	mov	r2, r0
20002060:	687b      	ldr	r3, [r7, #4]
20002062:	fbb2 f3f3 	udiv	r3, r2, r3
}
20002066:	4618      	mov	r0, r3
20002068:	3708      	adds	r7, #8
2000206a:	46bd      	mov	sp, r7
2000206c:	bd80      	pop	{r7, pc}
2000206e:	bf00      	nop
20002070:	58024400 	.word	0x58024400

20002074 <HAL_RCC_GetPLL3PFreq>:
/**
  * @brief  Return the PLL3P frequency.
  * @retval PLL3P frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3PFreq(void)
{
20002074:	b580      	push	{r7, lr}
20002076:	b082      	sub	sp, #8
20002078:	af00      	add	r7, sp, #0
  uint32_t pllp;

  /* PLL3P divider */
  pllp = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVP) >> RCC_PLL3DIVR1_DIVP_Pos) + 1U;
2000207a:	4b08      	ldr	r3, [pc, #32]	@ (2000209c <HAL_RCC_GetPLL3PFreq+0x28>)
2000207c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000207e:	0a5b      	lsrs	r3, r3, #9
20002080:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20002084:	3301      	adds	r3, #1
20002086:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3P one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllp);
20002088:	f000 faae 	bl	200025e8 <RCC_PLL3_GetVCOOutputFreq>
2000208c:	4602      	mov	r2, r0
2000208e:	687b      	ldr	r3, [r7, #4]
20002090:	fbb2 f3f3 	udiv	r3, r2, r3
}
20002094:	4618      	mov	r0, r3
20002096:	3708      	adds	r7, #8
20002098:	46bd      	mov	sp, r7
2000209a:	bd80      	pop	{r7, pc}
2000209c:	58024400 	.word	0x58024400

200020a0 <HAL_RCC_GetPLL3QFreq>:
/**
  * @brief  Return the PLL3Q frequency.
  * @retval PLL3Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3QFreq(void)
{
200020a0:	b580      	push	{r7, lr}
200020a2:	b082      	sub	sp, #8
200020a4:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL3Q divider */
  pllq = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVQ) >> RCC_PLL3DIVR1_DIVQ_Pos) + 1U;
200020a6:	4b08      	ldr	r3, [pc, #32]	@ (200020c8 <HAL_RCC_GetPLL3QFreq+0x28>)
200020a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
200020aa:	0c1b      	lsrs	r3, r3, #16
200020ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
200020b0:	3301      	adds	r3, #1
200020b2:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3Q one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllq);
200020b4:	f000 fa98 	bl	200025e8 <RCC_PLL3_GetVCOOutputFreq>
200020b8:	4602      	mov	r2, r0
200020ba:	687b      	ldr	r3, [r7, #4]
200020bc:	fbb2 f3f3 	udiv	r3, r2, r3
}
200020c0:	4618      	mov	r0, r3
200020c2:	3708      	adds	r7, #8
200020c4:	46bd      	mov	sp, r7
200020c6:	bd80      	pop	{r7, pc}
200020c8:	58024400 	.word	0x58024400

200020cc <HAL_RCC_GetPLL3RFreq>:
/**
  * @brief  Return the PLL3R frequency.
  * @retval PLL3R frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3RFreq(void)
{
200020cc:	b580      	push	{r7, lr}
200020ce:	b082      	sub	sp, #8
200020d0:	af00      	add	r7, sp, #0
  uint32_t pllr;

  /* PLL3R divider */
  pllr = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVR) >> RCC_PLL3DIVR1_DIVR_Pos) + 1U;
200020d2:	4b08      	ldr	r3, [pc, #32]	@ (200020f4 <HAL_RCC_GetPLL3RFreq+0x28>)
200020d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
200020d6:	0e1b      	lsrs	r3, r3, #24
200020d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
200020dc:	3301      	adds	r3, #1
200020de:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3R one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllr);
200020e0:	f000 fa82 	bl	200025e8 <RCC_PLL3_GetVCOOutputFreq>
200020e4:	4602      	mov	r2, r0
200020e6:	687b      	ldr	r3, [r7, #4]
200020e8:	fbb2 f3f3 	udiv	r3, r2, r3
}
200020ec:	4618      	mov	r0, r3
200020ee:	3708      	adds	r7, #8
200020f0:	46bd      	mov	sp, r7
200020f2:	bd80      	pop	{r7, pc}
200020f4:	58024400 	.word	0x58024400

200020f8 <HAL_RCC_GetPLL3SFreq>:
/**
  * @brief  Return the PLL3S frequency.
  * @retval PLL3S frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3SFreq(void)
{
200020f8:	b580      	push	{r7, lr}
200020fa:	b082      	sub	sp, #8
200020fc:	af00      	add	r7, sp, #0
  uint32_t plls;

  /* PLL3S divider */
  plls = ((RCC->PLL3DIVR2 & RCC_PLL3DIVR2_DIVS) >> RCC_PLL3DIVR2_DIVS_Pos) + 1U;
200020fe:	4b08      	ldr	r3, [pc, #32]	@ (20002120 <HAL_RCC_GetPLL3SFreq+0x28>)
20002100:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
20002104:	f003 0307 	and.w	r3, r3, #7
20002108:	3301      	adds	r3, #1
2000210a:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3S one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / plls);
2000210c:	f000 fa6c 	bl	200025e8 <RCC_PLL3_GetVCOOutputFreq>
20002110:	4602      	mov	r2, r0
20002112:	687b      	ldr	r3, [r7, #4]
20002114:	fbb2 f3f3 	udiv	r3, r2, r3
}
20002118:	4618      	mov	r0, r3
2000211a:	3708      	adds	r7, #8
2000211c:	46bd      	mov	sp, r7
2000211e:	bd80      	pop	{r7, pc}
20002120:	58024400 	.word	0x58024400

20002124 <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
20002124:	b580      	push	{r7, lr}
20002126:	b08a      	sub	sp, #40	@ 0x28
20002128:	af00      	add	r7, sp, #0
2000212a:	6078      	str	r0, [r7, #4]
2000212c:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_divr1_reg;
  __IO uint32_t *p_rcc_pll_divr2_reg;
  __IO uint32_t *p_rcc_pll_fracr_reg;
  HAL_StatusTypeDef ret = HAL_OK;
2000212e:	2300      	movs	r3, #0
20002130:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tickstart;
  uint32_t pllsrc;
  uint32_t pllvco;

  p_rcc_pll_divr1_reg = &(RCC->PLL1DIVR1) + (((uint32_t)0x02) * PLLnumber);
20002134:	687b      	ldr	r3, [r7, #4]
20002136:	00da      	lsls	r2, r3, #3
20002138:	4b9a      	ldr	r3, [pc, #616]	@ (200023a4 <RCC_PLL_Config+0x280>)
2000213a:	4413      	add	r3, r2
2000213c:	61fb      	str	r3, [r7, #28]
  p_rcc_pll_divr2_reg = &(RCC->PLL1DIVR2) + (((uint32_t)0x01) * PLLnumber);
2000213e:	687b      	ldr	r3, [r7, #4]
20002140:	009a      	lsls	r2, r3, #2
20002142:	4b99      	ldr	r3, [pc, #612]	@ (200023a8 <RCC_PLL_Config+0x284>)
20002144:	4413      	add	r3, r2
20002146:	61bb      	str	r3, [r7, #24]

  /* Disable the post-dividers */
  CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1PEN | RCC_PLLCFGR_PLL1QEN | RCC_PLLCFGR_PLL1REN | RCC_PLLCFGR_PLL1SEN |
20002148:	4b98      	ldr	r3, [pc, #608]	@ (200023ac <RCC_PLL_Config+0x288>)
2000214a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
2000214c:	687a      	ldr	r2, [r7, #4]
2000214e:	4613      	mov	r3, r2
20002150:	009b      	lsls	r3, r3, #2
20002152:	4413      	add	r3, r2
20002154:	005b      	lsls	r3, r3, #1
20002156:	4413      	add	r3, r2
20002158:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
2000215c:	fa02 f303 	lsl.w	r3, r2, r3
20002160:	43db      	mvns	r3, r3
20002162:	4a92      	ldr	r2, [pc, #584]	@ (200023ac <RCC_PLL_Config+0x288>)
20002164:	400b      	ands	r3, r1
20002166:	62d3      	str	r3, [r2, #44]	@ 0x2c
                           0x00000200U) /* Hardcoded because no definition in CMSIS */
            << ((RCC_PLLCFGR_PLL2PEN_Pos - RCC_PLLCFGR_PLL1PEN_Pos)*PLLnumber));

  /* Ensure PLLx is disabled */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
20002168:	4b90      	ldr	r3, [pc, #576]	@ (200023ac <RCC_PLL_Config+0x288>)
2000216a:	681a      	ldr	r2, [r3, #0]
2000216c:	687b      	ldr	r3, [r7, #4]
2000216e:	005b      	lsls	r3, r3, #1
20002170:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
20002174:	fa01 f303 	lsl.w	r3, r1, r3
20002178:	43db      	mvns	r3, r3
2000217a:	498c      	ldr	r1, [pc, #560]	@ (200023ac <RCC_PLL_Config+0x288>)
2000217c:	4013      	ands	r3, r2
2000217e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
20002180:	f004 fd0e 	bl	20006ba0 <HAL_GetTick>
20002184:	6178      	str	r0, [r7, #20]

  /* Wait till PLLx is disabled */
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
20002186:	e008      	b.n	2000219a <RCC_PLL_Config+0x76>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
20002188:	f004 fd0a 	bl	20006ba0 <HAL_GetTick>
2000218c:	4602      	mov	r2, r0
2000218e:	697b      	ldr	r3, [r7, #20]
20002190:	1ad3      	subs	r3, r2, r3
20002192:	2b32      	cmp	r3, #50	@ 0x32
20002194:	d901      	bls.n	2000219a <RCC_PLL_Config+0x76>
    {
      return HAL_TIMEOUT;
20002196:	2303      	movs	r3, #3
20002198:	e0ff      	b.n	2000239a <RCC_PLL_Config+0x276>
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
2000219a:	4b84      	ldr	r3, [pc, #528]	@ (200023ac <RCC_PLL_Config+0x288>)
2000219c:	681a      	ldr	r2, [r3, #0]
2000219e:	687b      	ldr	r3, [r7, #4]
200021a0:	005b      	lsls	r3, r3, #1
200021a2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
200021a6:	fa01 f303 	lsl.w	r3, r1, r3
200021aa:	4013      	ands	r3, r2
200021ac:	2b00      	cmp	r3, #0
200021ae:	d1eb      	bne.n	20002188 <RCC_PLL_Config+0x64>
    }
  }

  if (pPLLInit->PLLState == RCC_PLL_ON)
200021b0:	683b      	ldr	r3, [r7, #0]
200021b2:	681b      	ldr	r3, [r3, #0]
200021b4:	2b02      	cmp	r3, #2
200021b6:	f040 80dd 	bne.w	20002374 <RCC_PLL_Config+0x250>
    assert_param(IS_RCC_PLLQ_VALUE(pPLLInit->PLLQ));
    assert_param(IS_RCC_PLLR_VALUE(pPLLInit->PLLR));
    assert_param(IS_RCC_PLLS_VALUE(pPLLInit->PLLS));
    assert_param(IS_RCC_PLLT_VALUE(pPLLInit->PLLT));

    pllsrc = pPLLInit->PLLSource;
200021ba:	683b      	ldr	r3, [r7, #0]
200021bc:	685b      	ldr	r3, [r3, #4]
200021be:	613b      	str	r3, [r7, #16]

    /* Compute VCO input frequency and define range accordingly. First check clock source frequency */
    if (pllsrc == RCC_PLLSOURCE_HSI)
200021c0:	693b      	ldr	r3, [r7, #16]
200021c2:	2b00      	cmp	r3, #0
200021c4:	d109      	bne.n	200021da <RCC_PLL_Config+0xb6>
    {
      /* Clock source is HSI or HSI/HSIDIV */
      pllvco = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
200021c6:	4b79      	ldr	r3, [pc, #484]	@ (200023ac <RCC_PLL_Config+0x288>)
200021c8:	681b      	ldr	r3, [r3, #0]
200021ca:	08db      	lsrs	r3, r3, #3
200021cc:	f003 0303 	and.w	r3, r3, #3
200021d0:	4a77      	ldr	r2, [pc, #476]	@ (200023b0 <RCC_PLL_Config+0x28c>)
200021d2:	fa22 f303 	lsr.w	r3, r2, r3
200021d6:	627b      	str	r3, [r7, #36]	@ 0x24
200021d8:	e007      	b.n	200021ea <RCC_PLL_Config+0xc6>
    }
    else if (pllsrc == RCC_PLLSOURCE_HSE)
200021da:	693b      	ldr	r3, [r7, #16]
200021dc:	2b02      	cmp	r3, #2
200021de:	d102      	bne.n	200021e6 <RCC_PLL_Config+0xc2>
    {
      /* Clock source is HSE */
      pllvco = HSE_VALUE;
200021e0:	4b74      	ldr	r3, [pc, #464]	@ (200023b4 <RCC_PLL_Config+0x290>)
200021e2:	627b      	str	r3, [r7, #36]	@ 0x24
200021e4:	e001      	b.n	200021ea <RCC_PLL_Config+0xc6>
    }
    else
    {
      /* Clock source is CSI */
      pllvco = CSI_VALUE;
200021e6:	4b74      	ldr	r3, [pc, #464]	@ (200023b8 <RCC_PLL_Config+0x294>)
200021e8:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Compute VCO input frequency depending on M divider */
    pllvco = (pllvco / pPLLInit->PLLM);
200021ea:	683b      	ldr	r3, [r7, #0]
200021ec:	689b      	ldr	r3, [r3, #8]
200021ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
200021f0:	fbb2 f3f3 	udiv	r3, r2, r3
200021f4:	627b      	str	r3, [r7, #36]	@ 0x24
    assert_param(IS_RCC_PLL_VCOINPUTFREQ(pllvco));

    if (pllvco >= RCC_PLL_INPUTRANGE2_FREQMAX)
200021f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200021f8:	4a70      	ldr	r2, [pc, #448]	@ (200023bc <RCC_PLL_Config+0x298>)
200021fa:	4293      	cmp	r3, r2
200021fc:	d302      	bcc.n	20002204 <RCC_PLL_Config+0xe0>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE3 | RCC_PLL_VCO_HIGH;
200021fe:	2318      	movs	r3, #24
20002200:	627b      	str	r3, [r7, #36]	@ 0x24
20002202:	e00f      	b.n	20002224 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE1_FREQMAX)
20002204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20002206:	4a6e      	ldr	r2, [pc, #440]	@ (200023c0 <RCC_PLL_Config+0x29c>)
20002208:	4293      	cmp	r3, r2
2000220a:	d902      	bls.n	20002212 <RCC_PLL_Config+0xee>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE2 | RCC_PLL_VCO_HIGH;
2000220c:	2310      	movs	r3, #16
2000220e:	627b      	str	r3, [r7, #36]	@ 0x24
20002210:	e008      	b.n	20002224 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE0_FREQMAX)
20002212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20002214:	4a6b      	ldr	r2, [pc, #428]	@ (200023c4 <RCC_PLL_Config+0x2a0>)
20002216:	4293      	cmp	r3, r2
20002218:	d902      	bls.n	20002220 <RCC_PLL_Config+0xfc>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE1 | RCC_PLL_VCO_HIGH;
2000221a:	2308      	movs	r3, #8
2000221c:	627b      	str	r3, [r7, #36]	@ 0x24
2000221e:	e001      	b.n	20002224 <RCC_PLL_Config+0x100>
    }
    else
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE0 | RCC_PLL_VCO_LOW;
20002220:	2302      	movs	r3, #2
20002222:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    pllvco = (pllvco << ((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos) * PLLnumber));
20002224:	687a      	ldr	r2, [r7, #4]
20002226:	4613      	mov	r3, r2
20002228:	009b      	lsls	r3, r3, #2
2000222a:	4413      	add	r3, r2
2000222c:	005b      	lsls	r3, r3, #1
2000222e:	4413      	add	r3, r2
20002230:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
20002232:	fa02 f303 	lsl.w	r3, r2, r3
20002236:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Configure PLL source and PLLM divider */
    MODIFY_REG(RCC->PLLCKSELR, (RCC_PLLCKSELR_PLLSRC | (RCC_PLLCKSELR_DIVM1 << ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))), \
20002238:	4b5c      	ldr	r3, [pc, #368]	@ (200023ac <RCC_PLL_Config+0x288>)
2000223a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
2000223c:	687b      	ldr	r3, [r7, #4]
2000223e:	00db      	lsls	r3, r3, #3
20002240:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
20002244:	fa01 f303 	lsl.w	r3, r1, r3
20002248:	f043 0303 	orr.w	r3, r3, #3
2000224c:	43db      	mvns	r3, r3
2000224e:	401a      	ands	r2, r3
20002250:	683b      	ldr	r3, [r7, #0]
20002252:	6899      	ldr	r1, [r3, #8]
20002254:	687b      	ldr	r3, [r7, #4]
20002256:	00db      	lsls	r3, r3, #3
20002258:	3304      	adds	r3, #4
2000225a:	4099      	lsls	r1, r3
2000225c:	693b      	ldr	r3, [r7, #16]
2000225e:	430b      	orrs	r3, r1
20002260:	4952      	ldr	r1, [pc, #328]	@ (200023ac <RCC_PLL_Config+0x288>)
20002262:	4313      	orrs	r3, r2
20002264:	628b      	str	r3, [r1, #40]	@ 0x28
               pllsrc | (pPLLInit->PLLM << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))));

    if ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) != pllsrc)
20002266:	4b51      	ldr	r3, [pc, #324]	@ (200023ac <RCC_PLL_Config+0x288>)
20002268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000226a:	f003 0303 	and.w	r3, r3, #3
2000226e:	693a      	ldr	r2, [r7, #16]
20002270:	429a      	cmp	r2, r3
20002272:	d001      	beq.n	20002278 <RCC_PLL_Config+0x154>
    {
      /* There is another PLL activated with another source */
      return HAL_ERROR;
20002274:	2301      	movs	r3, #1
20002276:	e090      	b.n	2000239a <RCC_PLL_Config+0x276>
    }

    /* Configure VCO input range, VCO selection and clear FRACEN */
    MODIFY_REG(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1RGE | RCC_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN) << (((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos)*PLLnumber)), \
20002278:	4b4c      	ldr	r3, [pc, #304]	@ (200023ac <RCC_PLL_Config+0x288>)
2000227a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
2000227c:	687a      	ldr	r2, [r7, #4]
2000227e:	4613      	mov	r3, r2
20002280:	009b      	lsls	r3, r3, #2
20002282:	4413      	add	r3, r2
20002284:	005b      	lsls	r3, r3, #1
20002286:	4413      	add	r3, r2
20002288:	221b      	movs	r2, #27
2000228a:	fa02 f303 	lsl.w	r3, r2, r3
2000228e:	43db      	mvns	r3, r3
20002290:	ea01 0203 	and.w	r2, r1, r3
20002294:	4945      	ldr	r1, [pc, #276]	@ (200023ac <RCC_PLL_Config+0x288>)
20002296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20002298:	4313      	orrs	r3, r2
2000229a:	62cb      	str	r3, [r1, #44]	@ 0x2c
               pllvco);

    /* Configure PLLN, PLLP, PLLQ, PLLR, PLLS and PLLT dividers */
    WRITE_REG(*p_rcc_pll_divr1_reg, ((pPLLInit->PLLN - 1U) |
2000229c:	683b      	ldr	r3, [r7, #0]
2000229e:	68db      	ldr	r3, [r3, #12]
200022a0:	1e5a      	subs	r2, r3, #1
200022a2:	683b      	ldr	r3, [r7, #0]
200022a4:	691b      	ldr	r3, [r3, #16]
200022a6:	3b01      	subs	r3, #1
200022a8:	025b      	lsls	r3, r3, #9
200022aa:	431a      	orrs	r2, r3
200022ac:	683b      	ldr	r3, [r7, #0]
200022ae:	695b      	ldr	r3, [r3, #20]
200022b0:	3b01      	subs	r3, #1
200022b2:	041b      	lsls	r3, r3, #16
200022b4:	431a      	orrs	r2, r3
200022b6:	683b      	ldr	r3, [r7, #0]
200022b8:	699b      	ldr	r3, [r3, #24]
200022ba:	3b01      	subs	r3, #1
200022bc:	061b      	lsls	r3, r3, #24
200022be:	431a      	orrs	r2, r3
200022c0:	69fb      	ldr	r3, [r7, #28]
200022c2:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLP - 1U) << RCC_PLL1DIVR1_DIVP_Pos) |
                                     ((pPLLInit->PLLQ - 1U) << RCC_PLL1DIVR1_DIVQ_Pos) |
                                     ((pPLLInit->PLLR - 1U) << RCC_PLL1DIVR1_DIVR_Pos)));
    WRITE_REG(*p_rcc_pll_divr2_reg, ((pPLLInit->PLLS - 1U) |
200022c4:	683b      	ldr	r3, [r7, #0]
200022c6:	69db      	ldr	r3, [r3, #28]
200022c8:	1e5a      	subs	r2, r3, #1
200022ca:	683b      	ldr	r3, [r7, #0]
200022cc:	6a1b      	ldr	r3, [r3, #32]
200022ce:	3b01      	subs	r3, #1
200022d0:	021b      	lsls	r3, r3, #8
200022d2:	431a      	orrs	r2, r3
200022d4:	69bb      	ldr	r3, [r7, #24]
200022d6:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLT - 1U) << RCC_PLL2DIVR2_DIVT_Pos)));

    if (PLLnumber == RCC_PLL1_CONFIG)
200022d8:	687b      	ldr	r3, [r7, #4]
200022da:	2b00      	cmp	r3, #0
200022dc:	d105      	bne.n	200022ea <RCC_PLL_Config+0x1c6>
    {
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1PEN);
200022de:	4b33      	ldr	r3, [pc, #204]	@ (200023ac <RCC_PLL_Config+0x288>)
200022e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200022e2:	4a32      	ldr	r2, [pc, #200]	@ (200023ac <RCC_PLL_Config+0x288>)
200022e4:	f043 0320 	orr.w	r3, r3, #32
200022e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    if (pPLLInit->PLLFractional != 0U)
200022ea:	683b      	ldr	r3, [r7, #0]
200022ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
200022ee:	2b00      	cmp	r3, #0
200022f0:	d01c      	beq.n	2000232c <RCC_PLL_Config+0x208>
    {
      assert_param(IS_RCC_PLLFRACN_VALUE(pPLLInit->PLLFractional));

      p_rcc_pll_fracr_reg = &(RCC->PLL1FRACR) + (((uint32_t)0x02) * PLLnumber);
200022f2:	687b      	ldr	r3, [r7, #4]
200022f4:	00da      	lsls	r2, r3, #3
200022f6:	4b34      	ldr	r3, [pc, #208]	@ (200023c8 <RCC_PLL_Config+0x2a4>)
200022f8:	4413      	add	r3, r2
200022fa:	60fb      	str	r3, [r7, #12]

      /* Configure PLLFRACN */
      MODIFY_REG(*p_rcc_pll_fracr_reg, RCC_PLL1FRACR_FRACN, pPLLInit->PLLFractional << RCC_PLL1FRACR_FRACN_Pos);
200022fc:	68fb      	ldr	r3, [r7, #12]
200022fe:	681a      	ldr	r2, [r3, #0]
20002300:	4b32      	ldr	r3, [pc, #200]	@ (200023cc <RCC_PLL_Config+0x2a8>)
20002302:	4013      	ands	r3, r2
20002304:	683a      	ldr	r2, [r7, #0]
20002306:	6a52      	ldr	r2, [r2, #36]	@ 0x24
20002308:	00d2      	lsls	r2, r2, #3
2000230a:	431a      	orrs	r2, r3
2000230c:	68fb      	ldr	r3, [r7, #12]
2000230e:	601a      	str	r2, [r3, #0]

      /* Enable PLLFRACLE */
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN << ((RCC_PLLCFGR_PLL2FRACEN_Pos - RCC_PLLCFGR_PLL1FRACEN_Pos)*PLLnumber));
20002310:	4b26      	ldr	r3, [pc, #152]	@ (200023ac <RCC_PLL_Config+0x288>)
20002312:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
20002314:	687a      	ldr	r2, [r7, #4]
20002316:	4613      	mov	r3, r2
20002318:	009b      	lsls	r3, r3, #2
2000231a:	4413      	add	r3, r2
2000231c:	005b      	lsls	r3, r3, #1
2000231e:	4413      	add	r3, r2
20002320:	2201      	movs	r2, #1
20002322:	fa02 f303 	lsl.w	r3, r2, r3
20002326:	4a21      	ldr	r2, [pc, #132]	@ (200023ac <RCC_PLL_Config+0x288>)
20002328:	430b      	orrs	r3, r1
2000232a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable the PLLx */
    SET_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
2000232c:	4b1f      	ldr	r3, [pc, #124]	@ (200023ac <RCC_PLL_Config+0x288>)
2000232e:	681a      	ldr	r2, [r3, #0]
20002330:	687b      	ldr	r3, [r7, #4]
20002332:	005b      	lsls	r3, r3, #1
20002334:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
20002338:	fa01 f303 	lsl.w	r3, r1, r3
2000233c:	491b      	ldr	r1, [pc, #108]	@ (200023ac <RCC_PLL_Config+0x288>)
2000233e:	4313      	orrs	r3, r2
20002340:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
20002342:	f004 fc2d 	bl	20006ba0 <HAL_GetTick>
20002346:	6178      	str	r0, [r7, #20]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
20002348:	e008      	b.n	2000235c <RCC_PLL_Config+0x238>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
2000234a:	f004 fc29 	bl	20006ba0 <HAL_GetTick>
2000234e:	4602      	mov	r2, r0
20002350:	697b      	ldr	r3, [r7, #20]
20002352:	1ad3      	subs	r3, r2, r3
20002354:	2b32      	cmp	r3, #50	@ 0x32
20002356:	d901      	bls.n	2000235c <RCC_PLL_Config+0x238>
      {
        return HAL_TIMEOUT;
20002358:	2303      	movs	r3, #3
2000235a:	e01e      	b.n	2000239a <RCC_PLL_Config+0x276>
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
2000235c:	4b13      	ldr	r3, [pc, #76]	@ (200023ac <RCC_PLL_Config+0x288>)
2000235e:	681a      	ldr	r2, [r3, #0]
20002360:	687b      	ldr	r3, [r7, #4]
20002362:	005b      	lsls	r3, r3, #1
20002364:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
20002368:	fa01 f303 	lsl.w	r3, r1, r3
2000236c:	4013      	ands	r3, r2
2000236e:	2b00      	cmp	r3, #0
20002370:	d0eb      	beq.n	2000234a <RCC_PLL_Config+0x226>
20002372:	e010      	b.n	20002396 <RCC_PLL_Config+0x272>
    }
  }
  else
  {
    /* Disable outputs to save power when PLLx is off */
    MODIFY_REG(RCC->PLLCKSELR, ((RCC_PLLCKSELR_DIVM1 << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber)))
20002374:	4b0d      	ldr	r3, [pc, #52]	@ (200023ac <RCC_PLL_Config+0x288>)
20002376:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
20002378:	687b      	ldr	r3, [r7, #4]
2000237a:	00db      	lsls	r3, r3, #3
2000237c:	3304      	adds	r3, #4
2000237e:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
20002382:	fa01 f303 	lsl.w	r3, r1, r3
20002386:	f043 0303 	orr.w	r3, r3, #3
2000238a:	43db      	mvns	r3, r3
2000238c:	4013      	ands	r3, r2
2000238e:	4a07      	ldr	r2, [pc, #28]	@ (200023ac <RCC_PLL_Config+0x288>)
20002390:	f043 0303 	orr.w	r3, r3, #3
20002394:	6293      	str	r3, [r2, #40]	@ 0x28
                                | RCC_PLLCKSELR_PLLSRC), RCC_PLLSOURCE_NONE);
  }

  return ret;
20002396:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
2000239a:	4618      	mov	r0, r3
2000239c:	3728      	adds	r7, #40	@ 0x28
2000239e:	46bd      	mov	sp, r7
200023a0:	bd80      	pop	{r7, pc}
200023a2:	bf00      	nop
200023a4:	58024430 	.word	0x58024430
200023a8:	580244c0 	.word	0x580244c0
200023ac:	58024400 	.word	0x58024400
200023b0:	03d09000 	.word	0x03d09000
200023b4:	016e3600 	.word	0x016e3600
200023b8:	003d0900 	.word	0x003d0900
200023bc:	007a1200 	.word	0x007a1200
200023c0:	003d08ff 	.word	0x003d08ff
200023c4:	001e847f 	.word	0x001e847f
200023c8:	58024434 	.word	0x58024434
200023cc:	ffff0007 	.word	0xffff0007

200023d0 <RCC_PLL1_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL1 VCO output frequency
  * @retval Value of PLL1 VCO output frequency
  */
static uint32_t RCC_PLL1_GetVCOOutputFreq(void)
{
200023d0:	b480      	push	{r7}
200023d2:	b089      	sub	sp, #36	@ 0x24
200023d4:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL1 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
200023d6:	4b3c      	ldr	r3, [pc, #240]	@ (200024c8 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
200023d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200023da:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL1DIVR1;
200023dc:	4b3a      	ldr	r3, [pc, #232]	@ (200024c8 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
200023de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
200023e0:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL1 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos;
200023e2:	697b      	ldr	r3, [r7, #20]
200023e4:	091b      	lsrs	r3, r3, #4
200023e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
200023ea:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL1DIVR1_DIVN) + 1U;
200023ec:	693b      	ldr	r3, [r7, #16]
200023ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
200023f2:	3301      	adds	r3, #1
200023f4:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
200023f6:	68fb      	ldr	r3, [r7, #12]
200023f8:	2b00      	cmp	r3, #0
200023fa:	d101      	bne.n	20002400 <RCC_PLL1_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
200023fc:	2300      	movs	r3, #0
200023fe:	e05c      	b.n	200024ba <RCC_PLL1_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) != 0U)
20002400:	4b31      	ldr	r3, [pc, #196]	@ (200024c8 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
20002402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002404:	f003 0301 	and.w	r3, r3, #1
20002408:	2b00      	cmp	r3, #0
2000240a:	d006      	beq.n	2000241a <RCC_PLL1_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos;
2000240c:	4b2e      	ldr	r3, [pc, #184]	@ (200024c8 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
2000240e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20002410:	08db      	lsrs	r3, r3, #3
20002412:	f3c3 030c 	ubfx	r3, r3, #0, #13
20002416:	61bb      	str	r3, [r7, #24]
20002418:	e001      	b.n	2000241e <RCC_PLL1_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
2000241a:	2300      	movs	r3, #0
2000241c:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
2000241e:	697b      	ldr	r3, [r7, #20]
20002420:	f003 0303 	and.w	r3, r3, #3
20002424:	2b02      	cmp	r3, #2
20002426:	d019      	beq.n	2000245c <RCC_PLL1_GetVCOOutputFreq+0x8c>
20002428:	2b02      	cmp	r3, #2
2000242a:	d81d      	bhi.n	20002468 <RCC_PLL1_GetVCOOutputFreq+0x98>
2000242c:	2b00      	cmp	r3, #0
2000242e:	d002      	beq.n	20002436 <RCC_PLL1_GetVCOOutputFreq+0x66>
20002430:	2b01      	cmp	r3, #1
20002432:	d016      	beq.n	20002462 <RCC_PLL1_GetVCOOutputFreq+0x92>
20002434:	e018      	b.n	20002468 <RCC_PLL1_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL1 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
20002436:	4b24      	ldr	r3, [pc, #144]	@ (200024c8 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
20002438:	681b      	ldr	r3, [r3, #0]
2000243a:	f003 0320 	and.w	r3, r3, #32
2000243e:	2b00      	cmp	r3, #0
20002440:	d009      	beq.n	20002456 <RCC_PLL1_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
20002442:	4b21      	ldr	r3, [pc, #132]	@ (200024c8 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
20002444:	681b      	ldr	r3, [r3, #0]
20002446:	08db      	lsrs	r3, r3, #3
20002448:	f003 0303 	and.w	r3, r3, #3
2000244c:	4a1f      	ldr	r2, [pc, #124]	@ (200024cc <RCC_PLL1_GetVCOOutputFreq+0xfc>)
2000244e:	fa22 f303 	lsr.w	r3, r2, r3
20002452:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
20002454:	e00b      	b.n	2000246e <RCC_PLL1_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
20002456:	2300      	movs	r3, #0
20002458:	61fb      	str	r3, [r7, #28]
      break;
2000245a:	e008      	b.n	2000246e <RCC_PLL1_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL1 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
2000245c:	4b1c      	ldr	r3, [pc, #112]	@ (200024d0 <RCC_PLL1_GetVCOOutputFreq+0x100>)
2000245e:	61fb      	str	r3, [r7, #28]
      break;
20002460:	e005      	b.n	2000246e <RCC_PLL1_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL1 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
20002462:	4b1c      	ldr	r3, [pc, #112]	@ (200024d4 <RCC_PLL1_GetVCOOutputFreq+0x104>)
20002464:	61fb      	str	r3, [r7, #28]
      break;
20002466:	e002      	b.n	2000246e <RCC_PLL1_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
20002468:	2300      	movs	r3, #0
2000246a:	61fb      	str	r3, [r7, #28]
      break;
2000246c:	bf00      	nop
  }
  
  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
2000246e:	69fb      	ldr	r3, [r7, #28]
20002470:	ee07 3a90 	vmov	s15, r3
20002474:	eef8 6a67 	vcvt.f32.u32	s13, s15
20002478:	68fb      	ldr	r3, [r7, #12]
2000247a:	ee07 3a90 	vmov	s15, r3
2000247e:	eef8 7a67 	vcvt.f32.u32	s15, s15
20002482:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20002486:	68bb      	ldr	r3, [r7, #8]
20002488:	ee07 3a90 	vmov	s15, r3
2000248c:	eef8 6a67 	vcvt.f32.u32	s13, s15
20002490:	69bb      	ldr	r3, [r7, #24]
20002492:	ee07 3a90 	vmov	s15, r3
20002496:	eeb8 6a67 	vcvt.f32.u32	s12, s15
2000249a:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 200024d8 <RCC_PLL1_GetVCOOutputFreq+0x108>
2000249e:	eec6 7a25 	vdiv.f32	s15, s12, s11
200024a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
200024a6:	ee67 7a27 	vmul.f32	s15, s14, s15
200024aa:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
200024ae:	edd7 7a01 	vldr	s15, [r7, #4]
200024b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
200024b6:	ee17 3a90 	vmov	r3, s15
}
200024ba:	4618      	mov	r0, r3
200024bc:	3724      	adds	r7, #36	@ 0x24
200024be:	46bd      	mov	sp, r7
200024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
200024c4:	4770      	bx	lr
200024c6:	bf00      	nop
200024c8:	58024400 	.word	0x58024400
200024cc:	03d09000 	.word	0x03d09000
200024d0:	016e3600 	.word	0x016e3600
200024d4:	003d0900 	.word	0x003d0900
200024d8:	46000000 	.word	0x46000000

200024dc <RCC_PLL2_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL2 VCO output frequency
  * @retval Value of PLL2 VCO output frequency
  */
static uint32_t RCC_PLL2_GetVCOOutputFreq(void)
{
200024dc:	b480      	push	{r7}
200024de:	b089      	sub	sp, #36	@ 0x24
200024e0:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL2 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
200024e2:	4b3c      	ldr	r3, [pc, #240]	@ (200025d4 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
200024e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200024e6:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL2DIVR1;
200024e8:	4b3a      	ldr	r3, [pc, #232]	@ (200025d4 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
200024ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
200024ec:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL2 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM2) >> RCC_PLLCKSELR_DIVM2_Pos;
200024ee:	697b      	ldr	r3, [r7, #20]
200024f0:	0b1b      	lsrs	r3, r3, #12
200024f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
200024f6:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL2DIVR1_DIVN) + 1U;
200024f8:	693b      	ldr	r3, [r7, #16]
200024fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
200024fe:	3301      	adds	r3, #1
20002500:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
20002502:	68fb      	ldr	r3, [r7, #12]
20002504:	2b00      	cmp	r3, #0
20002506:	d101      	bne.n	2000250c <RCC_PLL2_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
20002508:	2300      	movs	r3, #0
2000250a:	e05c      	b.n	200025c6 <RCC_PLL2_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) != 0U)
2000250c:	4b31      	ldr	r3, [pc, #196]	@ (200025d4 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
2000250e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002510:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20002514:	2b00      	cmp	r3, #0
20002516:	d006      	beq.n	20002526 <RCC_PLL2_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN) >> RCC_PLL2FRACR_FRACN_Pos;
20002518:	4b2e      	ldr	r3, [pc, #184]	@ (200025d4 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
2000251a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000251c:	08db      	lsrs	r3, r3, #3
2000251e:	f3c3 030c 	ubfx	r3, r3, #0, #13
20002522:	61bb      	str	r3, [r7, #24]
20002524:	e001      	b.n	2000252a <RCC_PLL2_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
20002526:	2300      	movs	r3, #0
20002528:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
2000252a:	697b      	ldr	r3, [r7, #20]
2000252c:	f003 0303 	and.w	r3, r3, #3
20002530:	2b02      	cmp	r3, #2
20002532:	d019      	beq.n	20002568 <RCC_PLL2_GetVCOOutputFreq+0x8c>
20002534:	2b02      	cmp	r3, #2
20002536:	d81d      	bhi.n	20002574 <RCC_PLL2_GetVCOOutputFreq+0x98>
20002538:	2b00      	cmp	r3, #0
2000253a:	d002      	beq.n	20002542 <RCC_PLL2_GetVCOOutputFreq+0x66>
2000253c:	2b01      	cmp	r3, #1
2000253e:	d016      	beq.n	2000256e <RCC_PLL2_GetVCOOutputFreq+0x92>
20002540:	e018      	b.n	20002574 <RCC_PLL2_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL2 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
20002542:	4b24      	ldr	r3, [pc, #144]	@ (200025d4 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
20002544:	681b      	ldr	r3, [r3, #0]
20002546:	f003 0320 	and.w	r3, r3, #32
2000254a:	2b00      	cmp	r3, #0
2000254c:	d009      	beq.n	20002562 <RCC_PLL2_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
2000254e:	4b21      	ldr	r3, [pc, #132]	@ (200025d4 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
20002550:	681b      	ldr	r3, [r3, #0]
20002552:	08db      	lsrs	r3, r3, #3
20002554:	f003 0303 	and.w	r3, r3, #3
20002558:	4a1f      	ldr	r2, [pc, #124]	@ (200025d8 <RCC_PLL2_GetVCOOutputFreq+0xfc>)
2000255a:	fa22 f303 	lsr.w	r3, r2, r3
2000255e:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
20002560:	e00b      	b.n	2000257a <RCC_PLL2_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
20002562:	2300      	movs	r3, #0
20002564:	61fb      	str	r3, [r7, #28]
      break;
20002566:	e008      	b.n	2000257a <RCC_PLL2_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL2 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
20002568:	4b1c      	ldr	r3, [pc, #112]	@ (200025dc <RCC_PLL2_GetVCOOutputFreq+0x100>)
2000256a:	61fb      	str	r3, [r7, #28]
      break;
2000256c:	e005      	b.n	2000257a <RCC_PLL2_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL2 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
2000256e:	4b1c      	ldr	r3, [pc, #112]	@ (200025e0 <RCC_PLL2_GetVCOOutputFreq+0x104>)
20002570:	61fb      	str	r3, [r7, #28]
      break;
20002572:	e002      	b.n	2000257a <RCC_PLL2_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
20002574:	2300      	movs	r3, #0
20002576:	61fb      	str	r3, [r7, #28]
      break;
20002578:	bf00      	nop
  }

  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
2000257a:	69fb      	ldr	r3, [r7, #28]
2000257c:	ee07 3a90 	vmov	s15, r3
20002580:	eef8 6a67 	vcvt.f32.u32	s13, s15
20002584:	68fb      	ldr	r3, [r7, #12]
20002586:	ee07 3a90 	vmov	s15, r3
2000258a:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000258e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20002592:	68bb      	ldr	r3, [r7, #8]
20002594:	ee07 3a90 	vmov	s15, r3
20002598:	eef8 6a67 	vcvt.f32.u32	s13, s15
2000259c:	69bb      	ldr	r3, [r7, #24]
2000259e:	ee07 3a90 	vmov	s15, r3
200025a2:	eeb8 6a67 	vcvt.f32.u32	s12, s15
200025a6:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 200025e4 <RCC_PLL2_GetVCOOutputFreq+0x108>
200025aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
200025ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
200025b2:	ee67 7a27 	vmul.f32	s15, s14, s15
200025b6:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
200025ba:	edd7 7a01 	vldr	s15, [r7, #4]
200025be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
200025c2:	ee17 3a90 	vmov	r3, s15
}
200025c6:	4618      	mov	r0, r3
200025c8:	3724      	adds	r7, #36	@ 0x24
200025ca:	46bd      	mov	sp, r7
200025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
200025d0:	4770      	bx	lr
200025d2:	bf00      	nop
200025d4:	58024400 	.word	0x58024400
200025d8:	03d09000 	.word	0x03d09000
200025dc:	016e3600 	.word	0x016e3600
200025e0:	003d0900 	.word	0x003d0900
200025e4:	46000000 	.word	0x46000000

200025e8 <RCC_PLL3_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL3 VCO output frequency
  * @retval Value of PLL3 VCO output frequency
  */
static uint32_t RCC_PLL3_GetVCOOutputFreq(void)
{
200025e8:	b480      	push	{r7}
200025ea:	b089      	sub	sp, #36	@ 0x24
200025ec:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL3 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
200025ee:	4b3c      	ldr	r3, [pc, #240]	@ (200026e0 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
200025f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200025f2:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL3DIVR1;
200025f4:	4b3a      	ldr	r3, [pc, #232]	@ (200026e0 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
200025f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
200025f8:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL3 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM3) >> RCC_PLLCKSELR_DIVM3_Pos;
200025fa:	697b      	ldr	r3, [r7, #20]
200025fc:	0d1b      	lsrs	r3, r3, #20
200025fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
20002602:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL3DIVR1_DIVN) + 1U;
20002604:	693b      	ldr	r3, [r7, #16]
20002606:	f3c3 0308 	ubfx	r3, r3, #0, #9
2000260a:	3301      	adds	r3, #1
2000260c:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
2000260e:	68fb      	ldr	r3, [r7, #12]
20002610:	2b00      	cmp	r3, #0
20002612:	d101      	bne.n	20002618 <RCC_PLL3_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
20002614:	2300      	movs	r3, #0
20002616:	e05c      	b.n	200026d2 <RCC_PLL3_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) != 0U)
20002618:	4b31      	ldr	r3, [pc, #196]	@ (200026e0 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
2000261a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000261c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
20002620:	2b00      	cmp	r3, #0
20002622:	d006      	beq.n	20002632 <RCC_PLL3_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN) >> RCC_PLL3FRACR_FRACN_Pos;
20002624:	4b2e      	ldr	r3, [pc, #184]	@ (200026e0 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
20002626:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20002628:	08db      	lsrs	r3, r3, #3
2000262a:	f3c3 030c 	ubfx	r3, r3, #0, #13
2000262e:	61bb      	str	r3, [r7, #24]
20002630:	e001      	b.n	20002636 <RCC_PLL3_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
20002632:	2300      	movs	r3, #0
20002634:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
20002636:	697b      	ldr	r3, [r7, #20]
20002638:	f003 0303 	and.w	r3, r3, #3
2000263c:	2b02      	cmp	r3, #2
2000263e:	d019      	beq.n	20002674 <RCC_PLL3_GetVCOOutputFreq+0x8c>
20002640:	2b02      	cmp	r3, #2
20002642:	d81d      	bhi.n	20002680 <RCC_PLL3_GetVCOOutputFreq+0x98>
20002644:	2b00      	cmp	r3, #0
20002646:	d002      	beq.n	2000264e <RCC_PLL3_GetVCOOutputFreq+0x66>
20002648:	2b01      	cmp	r3, #1
2000264a:	d016      	beq.n	2000267a <RCC_PLL3_GetVCOOutputFreq+0x92>
2000264c:	e018      	b.n	20002680 <RCC_PLL3_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL3 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
2000264e:	4b24      	ldr	r3, [pc, #144]	@ (200026e0 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
20002650:	681b      	ldr	r3, [r3, #0]
20002652:	f003 0320 	and.w	r3, r3, #32
20002656:	2b00      	cmp	r3, #0
20002658:	d009      	beq.n	2000266e <RCC_PLL3_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
2000265a:	4b21      	ldr	r3, [pc, #132]	@ (200026e0 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
2000265c:	681b      	ldr	r3, [r3, #0]
2000265e:	08db      	lsrs	r3, r3, #3
20002660:	f003 0303 	and.w	r3, r3, #3
20002664:	4a1f      	ldr	r2, [pc, #124]	@ (200026e4 <RCC_PLL3_GetVCOOutputFreq+0xfc>)
20002666:	fa22 f303 	lsr.w	r3, r2, r3
2000266a:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
2000266c:	e00b      	b.n	20002686 <RCC_PLL3_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
2000266e:	2300      	movs	r3, #0
20002670:	61fb      	str	r3, [r7, #28]
      break;
20002672:	e008      	b.n	20002686 <RCC_PLL3_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL3 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
20002674:	4b1c      	ldr	r3, [pc, #112]	@ (200026e8 <RCC_PLL3_GetVCOOutputFreq+0x100>)
20002676:	61fb      	str	r3, [r7, #28]
      break;
20002678:	e005      	b.n	20002686 <RCC_PLL3_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL3 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
2000267a:	4b1c      	ldr	r3, [pc, #112]	@ (200026ec <RCC_PLL3_GetVCOOutputFreq+0x104>)
2000267c:	61fb      	str	r3, [r7, #28]
      break;
2000267e:	e002      	b.n	20002686 <RCC_PLL3_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
20002680:	2300      	movs	r3, #0
20002682:	61fb      	str	r3, [r7, #28]
      break;
20002684:	bf00      	nop
  }

  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
20002686:	69fb      	ldr	r3, [r7, #28]
20002688:	ee07 3a90 	vmov	s15, r3
2000268c:	eef8 6a67 	vcvt.f32.u32	s13, s15
20002690:	68fb      	ldr	r3, [r7, #12]
20002692:	ee07 3a90 	vmov	s15, r3
20002696:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000269a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
2000269e:	68bb      	ldr	r3, [r7, #8]
200026a0:	ee07 3a90 	vmov	s15, r3
200026a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
200026a8:	69bb      	ldr	r3, [r7, #24]
200026aa:	ee07 3a90 	vmov	s15, r3
200026ae:	eeb8 6a67 	vcvt.f32.u32	s12, s15
200026b2:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 200026f0 <RCC_PLL3_GetVCOOutputFreq+0x108>
200026b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
200026ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
200026be:	ee67 7a27 	vmul.f32	s15, s14, s15
200026c2:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
200026c6:	edd7 7a01 	vldr	s15, [r7, #4]
200026ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
200026ce:	ee17 3a90 	vmov	r3, s15
}
200026d2:	4618      	mov	r0, r3
200026d4:	3724      	adds	r7, #36	@ 0x24
200026d6:	46bd      	mov	sp, r7
200026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
200026dc:	4770      	bx	lr
200026de:	bf00      	nop
200026e0:	58024400 	.word	0x58024400
200026e4:	03d09000 	.word	0x03d09000
200026e8:	016e3600 	.word	0x016e3600
200026ec:	003d0900 	.word	0x003d0900
200026f0:	46000000 	.word	0x46000000

200026f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
200026f4:	b580      	push	{r7, lr}
200026f6:	b086      	sub	sp, #24
200026f8:	af00      	add	r7, sp, #0
200026fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
200026fc:	2300      	movs	r3, #0
200026fe:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
20002700:	2300      	movs	r3, #0
20002702:	75bb      	strb	r3, [r7, #22]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
20002704:	687b      	ldr	r3, [r7, #4]
20002706:	681b      	ldr	r3, [r3, #0]
20002708:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
2000270c:	2b00      	cmp	r3, #0
2000270e:	f000 8081 	beq.w	20002814 <HAL_RCCEx_PeriphCLKConfig+0x120>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
20002712:	4b8c      	ldr	r3, [pc, #560]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
20002714:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20002716:	f403 7340 	and.w	r3, r3, #768	@ 0x300
2000271a:	613b      	str	r3, [r7, #16]

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
2000271c:	693b      	ldr	r3, [r7, #16]
2000271e:	2b00      	cmp	r3, #0
20002720:	d029      	beq.n	20002776 <HAL_RCCEx_PeriphCLKConfig+0x82>
20002722:	687b      	ldr	r3, [r7, #4]
20002724:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20002726:	f403 7340 	and.w	r3, r3, #768	@ 0x300
2000272a:	693a      	ldr	r2, [r7, #16]
2000272c:	429a      	cmp	r2, r3
2000272e:	d022      	beq.n	20002776 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
20002730:	4b85      	ldr	r3, [pc, #532]	@ (20002948 <HAL_RCCEx_PeriphCLKConfig+0x254>)
20002732:	681b      	ldr	r3, [r3, #0]
20002734:	4a84      	ldr	r2, [pc, #528]	@ (20002948 <HAL_RCCEx_PeriphCLKConfig+0x254>)
20002736:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
2000273a:	6013      	str	r3, [r2, #0]

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
2000273c:	4b82      	ldr	r3, [pc, #520]	@ (20002948 <HAL_RCCEx_PeriphCLKConfig+0x254>)
2000273e:	681b      	ldr	r3, [r3, #0]
20002740:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20002744:	2b00      	cmp	r3, #0
20002746:	d102      	bne.n	2000274e <HAL_RCCEx_PeriphCLKConfig+0x5a>
      {
        ret = HAL_ERROR;
20002748:	2301      	movs	r3, #1
2000274a:	75fb      	strb	r3, [r7, #23]
2000274c:	e013      	b.n	20002776 <HAL_RCCEx_PeriphCLKConfig+0x82>
      }
      else
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        /* excepted the RTC clock source selection that will be changed */
        tmpreg = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
2000274e:	4b7d      	ldr	r3, [pc, #500]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
20002750:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20002752:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
20002756:	613b      	str	r3, [r7, #16]
        __HAL_RCC_BACKUPRESET_FORCE();
20002758:	4b7a      	ldr	r3, [pc, #488]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
2000275a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
2000275c:	4a79      	ldr	r2, [pc, #484]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
2000275e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20002762:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
20002764:	4b77      	ldr	r3, [pc, #476]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
20002766:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20002768:	4a76      	ldr	r2, [pc, #472]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
2000276a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000276e:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the content of BDCR register */
        WRITE_REG(RCC->BDCR, tmpreg);
20002770:	4a74      	ldr	r2, [pc, #464]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
20002772:	693b      	ldr	r3, [r7, #16]
20002774:	6713      	str	r3, [r2, #112]	@ 0x70
      }
    }

    if (ret == HAL_OK)
20002776:	7dfb      	ldrb	r3, [r7, #23]
20002778:	2b00      	cmp	r3, #0
2000277a:	d149      	bne.n	20002810 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
2000277c:	687b      	ldr	r3, [r7, #4]
2000277e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
20002780:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20002784:	d115      	bne.n	200027b2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20002786:	f004 fa0b 	bl	20006ba0 <HAL_GetTick>
2000278a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
2000278c:	e00b      	b.n	200027a6 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
2000278e:	f004 fa07 	bl	20006ba0 <HAL_GetTick>
20002792:	4602      	mov	r2, r0
20002794:	68fb      	ldr	r3, [r7, #12]
20002796:	1ad3      	subs	r3, r2, r3
20002798:	f241 3288 	movw	r2, #5000	@ 0x1388
2000279c:	4293      	cmp	r3, r2
2000279e:	d902      	bls.n	200027a6 <HAL_RCCEx_PeriphCLKConfig+0xb2>
          {
            ret = HAL_TIMEOUT;
200027a0:	2303      	movs	r3, #3
200027a2:	75fb      	strb	r3, [r7, #23]
            break;
200027a4:	e005      	b.n	200027b2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
200027a6:	4b67      	ldr	r3, [pc, #412]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
200027a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
200027aa:	f003 0302 	and.w	r3, r3, #2
200027ae:	2b00      	cmp	r3, #0
200027b0:	d0ed      	beq.n	2000278e <HAL_RCCEx_PeriphCLKConfig+0x9a>
          }
        }
      }

      if (ret == HAL_OK)
200027b2:	7dfb      	ldrb	r3, [r7, #23]
200027b4:	2b00      	cmp	r3, #0
200027b6:	d128      	bne.n	2000280a <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
200027b8:	687b      	ldr	r3, [r7, #4]
200027ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200027bc:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
200027c0:	2b00      	cmp	r3, #0
200027c2:	d00c      	beq.n	200027de <HAL_RCCEx_PeriphCLKConfig+0xea>
200027c4:	4b5f      	ldr	r3, [pc, #380]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
200027c6:	691b      	ldr	r3, [r3, #16]
200027c8:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
200027cc:	687b      	ldr	r3, [r7, #4]
200027ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200027d0:	0919      	lsrs	r1, r3, #4
200027d2:	4b5e      	ldr	r3, [pc, #376]	@ (2000294c <HAL_RCCEx_PeriphCLKConfig+0x258>)
200027d4:	400b      	ands	r3, r1
200027d6:	495b      	ldr	r1, [pc, #364]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
200027d8:	4313      	orrs	r3, r2
200027da:	610b      	str	r3, [r1, #16]
200027dc:	e005      	b.n	200027ea <HAL_RCCEx_PeriphCLKConfig+0xf6>
200027de:	4b59      	ldr	r3, [pc, #356]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
200027e0:	691b      	ldr	r3, [r3, #16]
200027e2:	4a58      	ldr	r2, [pc, #352]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
200027e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
200027e8:	6113      	str	r3, [r2, #16]
200027ea:	4b56      	ldr	r3, [pc, #344]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
200027ec:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
200027ee:	687b      	ldr	r3, [r7, #4]
200027f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
200027f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
200027f6:	4953      	ldr	r1, [pc, #332]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
200027f8:	4313      	orrs	r3, r2
200027fa:	670b      	str	r3, [r1, #112]	@ 0x70
        __HAL_RCC_RTC_ENABLE();
200027fc:	4b51      	ldr	r3, [pc, #324]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
200027fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20002800:	4a50      	ldr	r2, [pc, #320]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
20002802:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
20002806:	6713      	str	r3, [r2, #112]	@ 0x70
20002808:	e004      	b.n	20002814 <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
      else
      {
        /* set overall return value */
        status = ret;
2000280a:	7dfb      	ldrb	r3, [r7, #23]
2000280c:	75bb      	strb	r3, [r7, #22]
2000280e:	e001      	b.n	20002814 <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
20002810:	7dfb      	ldrb	r3, [r7, #23]
20002812:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
20002814:	687b      	ldr	r3, [r7, #4]
20002816:	681b      	ldr	r3, [r3, #0]
20002818:	f003 0301 	and.w	r3, r3, #1
2000281c:	2b00      	cmp	r3, #0
2000281e:	d030      	beq.n	20002882 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    switch (PeriphClkInit->FmcClockSelection)
20002820:	687b      	ldr	r3, [r7, #4]
20002822:	685b      	ldr	r3, [r3, #4]
20002824:	2b03      	cmp	r3, #3
20002826:	d819      	bhi.n	2000285c <HAL_RCCEx_PeriphCLKConfig+0x168>
20002828:	a201      	add	r2, pc, #4	@ (adr r2, 20002830 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
2000282a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000282e:	bf00      	nop
20002830:	20002863 	.word	0x20002863
20002834:	20002841 	.word	0x20002841
20002838:	2000284f 	.word	0x2000284f
2000283c:	20002863 	.word	0x20002863
      case RCC_FMCCLKSOURCE_HCLK:   /* HCLK  clock selected as FMC kernel peripheral clock */
        break;

      case RCC_FMCCLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for FMC kernel */
        /* Enable FMC kernel clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
20002840:	4b40      	ldr	r3, [pc, #256]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
20002842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002844:	4a3f      	ldr	r2, [pc, #252]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
20002846:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
2000284a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
2000284c:	e00a      	b.n	20002864 <HAL_RCCEx_PeriphCLKConfig+0x170>

      case RCC_FMCCLKSOURCE_PLL2R:  /* PLL2_R is used as clock source for FMC kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
2000284e:	4b3d      	ldr	r3, [pc, #244]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
20002850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002852:	4a3c      	ldr	r2, [pc, #240]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
20002854:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
20002858:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
2000285a:	e003      	b.n	20002864 <HAL_RCCEx_PeriphCLKConfig+0x170>
      case RCC_FMCCLKSOURCE_HSI:   /* HSI oscillator is used as clock source for FMC kernel */
        /* FMC kernel clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
2000285c:	2301      	movs	r3, #1
2000285e:	75fb      	strb	r3, [r7, #23]
        break;
20002860:	e000      	b.n	20002864 <HAL_RCCEx_PeriphCLKConfig+0x170>
        break;
20002862:	bf00      	nop
    }

    if (ret == HAL_OK)
20002864:	7dfb      	ldrb	r3, [r7, #23]
20002866:	2b00      	cmp	r3, #0
20002868:	d109      	bne.n	2000287e <HAL_RCCEx_PeriphCLKConfig+0x18a>
    {
      /* Set the source of FMC kernel clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
2000286a:	4b36      	ldr	r3, [pc, #216]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
2000286c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000286e:	f023 0203 	bic.w	r2, r3, #3
20002872:	687b      	ldr	r3, [r7, #4]
20002874:	685b      	ldr	r3, [r3, #4]
20002876:	4933      	ldr	r1, [pc, #204]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
20002878:	4313      	orrs	r3, r2
2000287a:	64cb      	str	r3, [r1, #76]	@ 0x4c
2000287c:	e001      	b.n	20002882 <HAL_RCCEx_PeriphCLKConfig+0x18e>
    }
    else
    {
      /* set overall return value */
      status = ret;
2000287e:	7dfb      	ldrb	r3, [r7, #23]
20002880:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
20002882:	687b      	ldr	r3, [r7, #4]
20002884:	681b      	ldr	r3, [r3, #0]
20002886:	f003 0302 	and.w	r3, r3, #2
2000288a:	2b00      	cmp	r3, #0
2000288c:	d02a      	beq.n	200028e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    switch (PeriphClkInit->Xspi1ClockSelection)
2000288e:	687b      	ldr	r3, [r7, #4]
20002890:	689b      	ldr	r3, [r3, #8]
20002892:	2b20      	cmp	r3, #32
20002894:	d00c      	beq.n	200028b0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
20002896:	2b20      	cmp	r3, #32
20002898:	d811      	bhi.n	200028be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
2000289a:	2b00      	cmp	r3, #0
2000289c:	d012      	beq.n	200028c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
2000289e:	2b10      	cmp	r3, #16
200028a0:	d10d      	bne.n	200028be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      case RCC_XSPI1CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi1 */
        /* Nothing to do */
        break;

      case RCC_XSPI1CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
200028a2:	4b28      	ldr	r3, [pc, #160]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
200028a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200028a6:	4a27      	ldr	r2, [pc, #156]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
200028a8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
200028ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
200028ae:	e00a      	b.n	200028c6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      case RCC_XSPI1CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
200028b0:	4b24      	ldr	r3, [pc, #144]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
200028b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200028b4:	4a23      	ldr	r2, [pc, #140]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
200028b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
200028ba:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
200028bc:	e003      	b.n	200028c6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      default:
        ret = HAL_ERROR;
200028be:	2301      	movs	r3, #1
200028c0:	75fb      	strb	r3, [r7, #23]
        break;
200028c2:	e000      	b.n	200028c6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
        break;
200028c4:	bf00      	nop
    }

    if (ret == HAL_OK)
200028c6:	7dfb      	ldrb	r3, [r7, #23]
200028c8:	2b00      	cmp	r3, #0
200028ca:	d109      	bne.n	200028e0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      /* Configure the XSPI1 clock source */
      __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
200028cc:	4b1d      	ldr	r3, [pc, #116]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
200028ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
200028d0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
200028d4:	687b      	ldr	r3, [r7, #4]
200028d6:	689b      	ldr	r3, [r3, #8]
200028d8:	491a      	ldr	r1, [pc, #104]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
200028da:	4313      	orrs	r3, r2
200028dc:	64cb      	str	r3, [r1, #76]	@ 0x4c
200028de:	e001      	b.n	200028e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    }
    else
    {
      /* set overall return value */
      status = ret;
200028e0:	7dfb      	ldrb	r3, [r7, #23]
200028e2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
200028e4:	687b      	ldr	r3, [r7, #4]
200028e6:	681b      	ldr	r3, [r3, #0]
200028e8:	f003 0304 	and.w	r3, r3, #4
200028ec:	2b00      	cmp	r3, #0
200028ee:	d031      	beq.n	20002954 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    switch (PeriphClkInit->Xspi2ClockSelection)
200028f0:	687b      	ldr	r3, [r7, #4]
200028f2:	68db      	ldr	r3, [r3, #12]
200028f4:	2b80      	cmp	r3, #128	@ 0x80
200028f6:	d00c      	beq.n	20002912 <HAL_RCCEx_PeriphCLKConfig+0x21e>
200028f8:	2b80      	cmp	r3, #128	@ 0x80
200028fa:	d811      	bhi.n	20002920 <HAL_RCCEx_PeriphCLKConfig+0x22c>
200028fc:	2b00      	cmp	r3, #0
200028fe:	d012      	beq.n	20002926 <HAL_RCCEx_PeriphCLKConfig+0x232>
20002900:	2b40      	cmp	r3, #64	@ 0x40
20002902:	d10d      	bne.n	20002920 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      case RCC_XSPI2CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi2 */
        /* Nothing to do */
        break;

      case RCC_XSPI2CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
20002904:	4b0f      	ldr	r3, [pc, #60]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
20002906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002908:	4a0e      	ldr	r2, [pc, #56]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
2000290a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
2000290e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
20002910:	e00a      	b.n	20002928 <HAL_RCCEx_PeriphCLKConfig+0x234>

      case RCC_XSPI2CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
20002912:	4b0c      	ldr	r3, [pc, #48]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
20002914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002916:	4a0b      	ldr	r2, [pc, #44]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
20002918:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
2000291c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
2000291e:	e003      	b.n	20002928 <HAL_RCCEx_PeriphCLKConfig+0x234>

      default:
        ret = HAL_ERROR;
20002920:	2301      	movs	r3, #1
20002922:	75fb      	strb	r3, [r7, #23]
        break;
20002924:	e000      	b.n	20002928 <HAL_RCCEx_PeriphCLKConfig+0x234>
        break;
20002926:	bf00      	nop
    }

    if (ret == HAL_OK)
20002928:	7dfb      	ldrb	r3, [r7, #23]
2000292a:	2b00      	cmp	r3, #0
2000292c:	d110      	bne.n	20002950 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Configure the XSPI2 clock source */
      __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
2000292e:	4b05      	ldr	r3, [pc, #20]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
20002930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20002932:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
20002936:	687b      	ldr	r3, [r7, #4]
20002938:	68db      	ldr	r3, [r3, #12]
2000293a:	4902      	ldr	r1, [pc, #8]	@ (20002944 <HAL_RCCEx_PeriphCLKConfig+0x250>)
2000293c:	4313      	orrs	r3, r2
2000293e:	64cb      	str	r3, [r1, #76]	@ 0x4c
20002940:	e008      	b.n	20002954 <HAL_RCCEx_PeriphCLKConfig+0x260>
20002942:	bf00      	nop
20002944:	58024400 	.word	0x58024400
20002948:	58024800 	.word	0x58024800
2000294c:	0fffffcf 	.word	0x0fffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
20002950:	7dfb      	ldrb	r3, [r7, #23]
20002952:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
20002954:	687b      	ldr	r3, [r7, #4]
20002956:	681b      	ldr	r3, [r3, #0]
20002958:	f003 0308 	and.w	r3, r3, #8
2000295c:	2b00      	cmp	r3, #0
2000295e:	d008      	beq.n	20002972 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
20002960:	4b93      	ldr	r3, [pc, #588]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002962:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20002964:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
20002968:	687b      	ldr	r3, [r7, #4]
2000296a:	691b      	ldr	r3, [r3, #16]
2000296c:	4990      	ldr	r1, [pc, #576]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
2000296e:	4313      	orrs	r3, r2
20002970:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*------------------------------------- SDMMC12 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC12) == RCC_PERIPHCLK_SDMMC12)
20002972:	687b      	ldr	r3, [r7, #4]
20002974:	681b      	ldr	r3, [r3, #0]
20002976:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
2000297a:	2b00      	cmp	r3, #0
2000297c:	d026      	beq.n	200029cc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC12CLKSOURCE(PeriphClkInit->Sdmmc12ClockSelection));

    switch (PeriphClkInit->Sdmmc12ClockSelection)
2000297e:	687b      	ldr	r3, [r7, #4]
20002980:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20002982:	2b00      	cmp	r3, #0
20002984:	d002      	beq.n	2000298c <HAL_RCCEx_PeriphCLKConfig+0x298>
20002986:	2b04      	cmp	r3, #4
20002988:	d007      	beq.n	2000299a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
2000298a:	e00d      	b.n	200029a8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      case RCC_SDMMC12CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
2000298c:	4b88      	ldr	r3, [pc, #544]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
2000298e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002990:	4a87      	ldr	r2, [pc, #540]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002992:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
20002996:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
20002998:	e009      	b.n	200029ae <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      case RCC_SDMMC12CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
2000299a:	4b85      	ldr	r3, [pc, #532]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
2000299c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000299e:	4a84      	ldr	r2, [pc, #528]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
200029a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
200029a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
200029a6:	e002      	b.n	200029ae <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      default:
        ret = HAL_ERROR;
200029a8:	2301      	movs	r3, #1
200029aa:	75fb      	strb	r3, [r7, #23]
        break;
200029ac:	bf00      	nop
    }

    if (ret == HAL_OK)
200029ae:	7dfb      	ldrb	r3, [r7, #23]
200029b0:	2b00      	cmp	r3, #0
200029b2:	d109      	bne.n	200029c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    {
      /* Set the source of SDMMC12 clock*/
      __HAL_RCC_SDMMC12_CONFIG(PeriphClkInit->Sdmmc12ClockSelection);
200029b4:	4b7e      	ldr	r3, [pc, #504]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
200029b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
200029b8:	f023 0204 	bic.w	r2, r3, #4
200029bc:	687b      	ldr	r3, [r7, #4]
200029be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
200029c0:	497b      	ldr	r1, [pc, #492]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
200029c2:	4313      	orrs	r3, r2
200029c4:	64cb      	str	r3, [r1, #76]	@ 0x4c
200029c6:	e001      	b.n	200029cc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
200029c8:	7dfb      	ldrb	r3, [r7, #23]
200029ca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
200029cc:	687b      	ldr	r3, [r7, #4]
200029ce:	681b      	ldr	r3, [r3, #0]
200029d0:	f003 0310 	and.w	r3, r3, #16
200029d4:	2b00      	cmp	r3, #0
200029d6:	d02e      	beq.n	20002a36 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    switch (PeriphClkInit->AdcClockSelection)
200029d8:	687b      	ldr	r3, [r7, #4]
200029da:	695b      	ldr	r3, [r3, #20]
200029dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
200029e0:	d019      	beq.n	20002a16 <HAL_RCCEx_PeriphCLKConfig+0x322>
200029e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
200029e6:	d813      	bhi.n	20002a10 <HAL_RCCEx_PeriphCLKConfig+0x31c>
200029e8:	2b00      	cmp	r3, #0
200029ea:	d003      	beq.n	200029f4 <HAL_RCCEx_PeriphCLKConfig+0x300>
200029ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
200029f0:	d007      	beq.n	20002a02 <HAL_RCCEx_PeriphCLKConfig+0x30e>
200029f2:	e00d      	b.n	20002a10 <HAL_RCCEx_PeriphCLKConfig+0x31c>
    {

      case RCC_ADCCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for ADC */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
200029f4:	4b6e      	ldr	r3, [pc, #440]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
200029f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200029f8:	4a6d      	ldr	r2, [pc, #436]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
200029fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
200029fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
20002a00:	e00a      	b.n	20002a18 <HAL_RCCEx_PeriphCLKConfig+0x324>

      case RCC_ADCCLKSOURCE_PLL3R: /* PLL3_R is used as clock source for ADC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
20002a02:	4b6b      	ldr	r3, [pc, #428]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002a06:	4a6a      	ldr	r2, [pc, #424]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002a08:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
20002a0c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
20002a0e:	e003      	b.n	20002a18 <HAL_RCCEx_PeriphCLKConfig+0x324>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
20002a10:	2301      	movs	r3, #1
20002a12:	75fb      	strb	r3, [r7, #23]
        break;
20002a14:	e000      	b.n	20002a18 <HAL_RCCEx_PeriphCLKConfig+0x324>
        break;
20002a16:	bf00      	nop
    }

    if (ret == HAL_OK)
20002a18:	7dfb      	ldrb	r3, [r7, #23]
20002a1a:	2b00      	cmp	r3, #0
20002a1c:	d109      	bne.n	20002a32 <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
20002a1e:	4b64      	ldr	r3, [pc, #400]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20002a22:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
20002a26:	687b      	ldr	r3, [r7, #4]
20002a28:	695b      	ldr	r3, [r3, #20]
20002a2a:	4961      	ldr	r1, [pc, #388]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002a2c:	4313      	orrs	r3, r2
20002a2e:	64cb      	str	r3, [r1, #76]	@ 0x4c
20002a30:	e001      	b.n	20002a36 <HAL_RCCEx_PeriphCLKConfig+0x342>
    }
    else
    {
      /* set overall return value */
      status = ret;
20002a32:	7dfb      	ldrb	r3, [r7, #23]
20002a34:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
20002a36:	687b      	ldr	r3, [r7, #4]
20002a38:	681b      	ldr	r3, [r3, #0]
20002a3a:	f003 0320 	and.w	r3, r3, #32
20002a3e:	2b00      	cmp	r3, #0
20002a40:	d03f      	beq.n	20002ac2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    switch (PeriphClkInit->Adf1ClockSelection)
20002a42:	687b      	ldr	r3, [r7, #4]
20002a44:	699b      	ldr	r3, [r3, #24]
20002a46:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
20002a4a:	d02a      	beq.n	20002aa2 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
20002a4c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
20002a50:	d824      	bhi.n	20002a9c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
20002a52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20002a56:	d024      	beq.n	20002aa2 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
20002a58:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20002a5c:	d81e      	bhi.n	20002a9c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
20002a5e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20002a62:	d01e      	beq.n	20002aa2 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
20002a64:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20002a68:	d818      	bhi.n	20002a9c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
20002a6a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20002a6e:	d00e      	beq.n	20002a8e <HAL_RCCEx_PeriphCLKConfig+0x39a>
20002a70:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20002a74:	d812      	bhi.n	20002a9c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
20002a76:	2b00      	cmp	r3, #0
20002a78:	d013      	beq.n	20002aa2 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
20002a7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
20002a7e:	d10d      	bne.n	20002a9c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    {
      case RCC_ADF1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for ADF1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
20002a80:	4b4b      	ldr	r3, [pc, #300]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002a84:	4a4a      	ldr	r2, [pc, #296]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002a86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20002a8a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
20002a8c:	e00a      	b.n	20002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>

      case RCC_ADF1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for ADF1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
20002a8e:	4b48      	ldr	r3, [pc, #288]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002a92:	4a47      	ldr	r2, [pc, #284]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002a94:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
20002a98:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
20002a9a:	e003      	b.n	20002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      case RCC_ADF1CLKSOURCE_HSI:    /* HSI is used as clock source for ADF1 */
        /* ADF1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
20002a9c:	2301      	movs	r3, #1
20002a9e:	75fb      	strb	r3, [r7, #23]
        break;
20002aa0:	e000      	b.n	20002aa4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        break;
20002aa2:	bf00      	nop
    }

    if (ret == HAL_OK)
20002aa4:	7dfb      	ldrb	r3, [r7, #23]
20002aa6:	2b00      	cmp	r3, #0
20002aa8:	d109      	bne.n	20002abe <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    {
      /* Set the source of ADF1 clock*/
      __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
20002aaa:	4b41      	ldr	r3, [pc, #260]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20002aae:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
20002ab2:	687b      	ldr	r3, [r7, #4]
20002ab4:	699b      	ldr	r3, [r3, #24]
20002ab6:	493e      	ldr	r1, [pc, #248]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002ab8:	4313      	orrs	r3, r2
20002aba:	64cb      	str	r3, [r1, #76]	@ 0x4c
20002abc:	e001      	b.n	20002ac2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
20002abe:	7dfb      	ldrb	r3, [r7, #23]
20002ac0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- CEC configuration ---------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
20002ac2:	687b      	ldr	r3, [r7, #4]
20002ac4:	681b      	ldr	r3, [r3, #0]
20002ac6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20002aca:	2b00      	cmp	r3, #0
20002acc:	d008      	beq.n	20002ae0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
20002ace:	4b38      	ldr	r3, [pc, #224]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002ad0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20002ad2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
20002ad6:	687b      	ldr	r3, [r7, #4]
20002ad8:	69db      	ldr	r3, [r3, #28]
20002ada:	4935      	ldr	r1, [pc, #212]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002adc:	4313      	orrs	r3, r2
20002ade:	650b      	str	r3, [r1, #80]	@ 0x50
  }

  /*---------------------- ETH1 REF configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1REF) == RCC_PERIPHCLK_ETH1REF)
20002ae0:	687b      	ldr	r3, [r7, #4]
20002ae2:	681b      	ldr	r3, [r3, #0]
20002ae4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20002ae8:	2b00      	cmp	r3, #0
20002aea:	d008      	beq.n	20002afe <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1REFCLKSOURCE(PeriphClkInit->Eth1RefClockSelection));

    /* Configure the ETH1 REF clock source */
    __HAL_RCC_ETH1REF_CONFIG(PeriphClkInit->Eth1RefClockSelection);
20002aec:	4b30      	ldr	r3, [pc, #192]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002aee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20002af0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
20002af4:	687b      	ldr	r3, [r7, #4]
20002af6:	6a1b      	ldr	r3, [r3, #32]
20002af8:	492d      	ldr	r1, [pc, #180]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002afa:	4313      	orrs	r3, r2
20002afc:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*---------------------- ETH1PHY configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
20002afe:	687b      	ldr	r3, [r7, #4]
20002b00:	681b      	ldr	r3, [r3, #0]
20002b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20002b06:	2b00      	cmp	r3, #0
20002b08:	d020      	beq.n	20002b4c <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYCLKSOURCE(PeriphClkInit->Eth1PhyClockSelection));

    switch (PeriphClkInit->Eth1PhyClockSelection)
20002b0a:	687b      	ldr	r3, [r7, #4]
20002b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20002b0e:	2b00      	cmp	r3, #0
20002b10:	d00c      	beq.n	20002b2c <HAL_RCCEx_PeriphCLKConfig+0x438>
20002b12:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20002b16:	d106      	bne.n	20002b26 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_ETH1PHYCLKSOURCE_HSE:    /* HSE is used as clock source for ETH PHY */
        /* ETH PHY clock source configuration done later after clock selection check */
        break;

      case RCC_ETH1PHYCLKSOURCE_PLL3S:  /* PLL3_S is used as clock source for ETH PHY */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_SCLK);
20002b18:	4b25      	ldr	r3, [pc, #148]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002b1c:	4a24      	ldr	r2, [pc, #144]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002b1e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
20002b22:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ETH PHY clock source configuration done later after clock selection check */
        break;
20002b24:	e003      	b.n	20002b2e <HAL_RCCEx_PeriphCLKConfig+0x43a>

      default:
        ret = HAL_ERROR;
20002b26:	2301      	movs	r3, #1
20002b28:	75fb      	strb	r3, [r7, #23]
        break;
20002b2a:	e000      	b.n	20002b2e <HAL_RCCEx_PeriphCLKConfig+0x43a>
        break;
20002b2c:	bf00      	nop
    }

    if (ret == HAL_OK)
20002b2e:	7dfb      	ldrb	r3, [r7, #23]
20002b30:	2b00      	cmp	r3, #0
20002b32:	d109      	bne.n	20002b48 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of ETH PHY clock*/
      __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyClockSelection);
20002b34:	4b1e      	ldr	r3, [pc, #120]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002b36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20002b38:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
20002b3c:	687b      	ldr	r3, [r7, #4]
20002b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20002b40:	491b      	ldr	r1, [pc, #108]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002b42:	4313      	orrs	r3, r2
20002b44:	64cb      	str	r3, [r1, #76]	@ 0x4c
20002b46:	e001      	b.n	20002b4c <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
20002b48:	7dfb      	ldrb	r3, [r7, #23]
20002b4a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
20002b4c:	687b      	ldr	r3, [r7, #4]
20002b4e:	681b      	ldr	r3, [r3, #0]
20002b50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20002b54:	2b00      	cmp	r3, #0
20002b56:	d02f      	beq.n	20002bb8 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    switch (PeriphClkInit->FdcanClockSelection)
20002b58:	687b      	ldr	r3, [r7, #4]
20002b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20002b5c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
20002b60:	d00e      	beq.n	20002b80 <HAL_RCCEx_PeriphCLKConfig+0x48c>
20002b62:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
20002b66:	d812      	bhi.n	20002b8e <HAL_RCCEx_PeriphCLKConfig+0x49a>
20002b68:	2b00      	cmp	r3, #0
20002b6a:	d013      	beq.n	20002b94 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
20002b6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20002b70:	d10d      	bne.n	20002b8e <HAL_RCCEx_PeriphCLKConfig+0x49a>
    {
      case RCC_FDCANCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for FDCAN kernel */
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
20002b72:	4b0f      	ldr	r3, [pc, #60]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002b76:	4a0e      	ldr	r2, [pc, #56]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002b78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20002b7c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
20002b7e:	e00a      	b.n	20002b96 <HAL_RCCEx_PeriphCLKConfig+0x4a2>

      case RCC_FDCANCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for FDCAN kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
20002b80:	4b0b      	ldr	r3, [pc, #44]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002b84:	4a0a      	ldr	r2, [pc, #40]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002b86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20002b8a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
20002b8c:	e003      	b.n	20002b96 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      case RCC_FDCANCLKSOURCE_HSE:   /* HSE is used as clock source for FDCAN kernel */
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
20002b8e:	2301      	movs	r3, #1
20002b90:	75fb      	strb	r3, [r7, #23]
        break;
20002b92:	e000      	b.n	20002b96 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
        break;
20002b94:	bf00      	nop
    }

    if (ret == HAL_OK)
20002b96:	7dfb      	ldrb	r3, [r7, #23]
20002b98:	2b00      	cmp	r3, #0
20002b9a:	d10b      	bne.n	20002bb4 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
20002b9c:	4b04      	ldr	r3, [pc, #16]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002b9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20002ba0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
20002ba4:	687b      	ldr	r3, [r7, #4]
20002ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20002ba8:	4901      	ldr	r1, [pc, #4]	@ (20002bb0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
20002baa:	4313      	orrs	r3, r2
20002bac:	650b      	str	r3, [r1, #80]	@ 0x50
20002bae:	e003      	b.n	20002bb8 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
20002bb0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
20002bb4:	7dfb      	ldrb	r3, [r7, #23]
20002bb6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1_I3C1) == RCC_PERIPHCLK_I2C1_I3C1)
20002bb8:	687b      	ldr	r3, [r7, #4]
20002bba:	681b      	ldr	r3, [r3, #0]
20002bbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20002bc0:	2b00      	cmp	r3, #0
20002bc2:	d02c      	beq.n	20002c1e <HAL_RCCEx_PeriphCLKConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1_I3C1CLKSOURCE(PeriphClkInit->I2c1_I3c1ClockSelection));

    switch (PeriphClkInit->I2c1_I3c1ClockSelection)
20002bc4:	687b      	ldr	r3, [r7, #4]
20002bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002bc8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
20002bcc:	d017      	beq.n	20002bfe <HAL_RCCEx_PeriphCLKConfig+0x50a>
20002bce:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
20002bd2:	d811      	bhi.n	20002bf8 <HAL_RCCEx_PeriphCLKConfig+0x504>
20002bd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20002bd8:	d011      	beq.n	20002bfe <HAL_RCCEx_PeriphCLKConfig+0x50a>
20002bda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20002bde:	d80b      	bhi.n	20002bf8 <HAL_RCCEx_PeriphCLKConfig+0x504>
20002be0:	2b00      	cmp	r3, #0
20002be2:	d00c      	beq.n	20002bfe <HAL_RCCEx_PeriphCLKConfig+0x50a>
20002be4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20002be8:	d106      	bne.n	20002bf8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_I2C1_I3C1CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C1/I3C1*/
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
20002bea:	4b97      	ldr	r3, [pc, #604]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002bee:	4a96      	ldr	r2, [pc, #600]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002bf0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
20002bf4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;
20002bf6:	e003      	b.n	20002c00 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_I2C1_I3C1CLKSOURCE_CSI:     /* CSI is used as clock source for I2C1/I3C1*/
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
20002bf8:	2301      	movs	r3, #1
20002bfa:	75fb      	strb	r3, [r7, #23]
        break;
20002bfc:	e000      	b.n	20002c00 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
20002bfe:	bf00      	nop
    }

    if (ret == HAL_OK)
20002c00:	7dfb      	ldrb	r3, [r7, #23]
20002c02:	2b00      	cmp	r3, #0
20002c04:	d109      	bne.n	20002c1a <HAL_RCCEx_PeriphCLKConfig+0x526>
    {
      /* Set the source of I2C1/I3C1 clock*/
      __HAL_RCC_I2C1_I3C1_CONFIG(PeriphClkInit->I2c1_I3c1ClockSelection);
20002c06:	4b90      	ldr	r3, [pc, #576]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002c08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20002c0a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
20002c0e:	687b      	ldr	r3, [r7, #4]
20002c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002c12:	498d      	ldr	r1, [pc, #564]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002c14:	4313      	orrs	r3, r2
20002c16:	650b      	str	r3, [r1, #80]	@ 0x50
20002c18:	e001      	b.n	20002c1e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    }
    else
    {
      /* set overall return value */
      status = ret;
20002c1a:	7dfb      	ldrb	r3, [r7, #23]
20002c1c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C2/I2C3 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C23) == RCC_PERIPHCLK_I2C23)
20002c1e:	687b      	ldr	r3, [r7, #4]
20002c20:	681b      	ldr	r3, [r3, #0]
20002c22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
20002c26:	2b00      	cmp	r3, #0
20002c28:	d02c      	beq.n	20002c84 <HAL_RCCEx_PeriphCLKConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C23CLKSOURCE(PeriphClkInit->I2c23ClockSelection));

    switch (PeriphClkInit->I2c23ClockSelection)
20002c2a:	687b      	ldr	r3, [r7, #4]
20002c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20002c2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20002c32:	d017      	beq.n	20002c64 <HAL_RCCEx_PeriphCLKConfig+0x570>
20002c34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20002c38:	d811      	bhi.n	20002c5e <HAL_RCCEx_PeriphCLKConfig+0x56a>
20002c3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20002c3e:	d011      	beq.n	20002c64 <HAL_RCCEx_PeriphCLKConfig+0x570>
20002c40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20002c44:	d80b      	bhi.n	20002c5e <HAL_RCCEx_PeriphCLKConfig+0x56a>
20002c46:	2b00      	cmp	r3, #0
20002c48:	d00c      	beq.n	20002c64 <HAL_RCCEx_PeriphCLKConfig+0x570>
20002c4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20002c4e:	d106      	bne.n	20002c5e <HAL_RCCEx_PeriphCLKConfig+0x56a>
    {
      case RCC_I2C23CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C2/I2C3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
20002c50:	4b7d      	ldr	r3, [pc, #500]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002c54:	4a7c      	ldr	r2, [pc, #496]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002c56:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
20002c5a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;
20002c5c:	e003      	b.n	20002c66 <HAL_RCCEx_PeriphCLKConfig+0x572>
      case RCC_I2C23CLKSOURCE_CSI:     /* CSI is used as clock source for I2C2/I2C3 */
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
20002c5e:	2301      	movs	r3, #1
20002c60:	75fb      	strb	r3, [r7, #23]
        break;
20002c62:	e000      	b.n	20002c66 <HAL_RCCEx_PeriphCLKConfig+0x572>
        break;
20002c64:	bf00      	nop
    }

    if (ret == HAL_OK)
20002c66:	7dfb      	ldrb	r3, [r7, #23]
20002c68:	2b00      	cmp	r3, #0
20002c6a:	d109      	bne.n	20002c80 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Set the source of I2C2/I2C3 clock*/
      __HAL_RCC_I2C23_CONFIG(PeriphClkInit->I2c23ClockSelection);
20002c6c:	4b76      	ldr	r3, [pc, #472]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002c6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20002c70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
20002c74:	687b      	ldr	r3, [r7, #4]
20002c76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20002c78:	4973      	ldr	r1, [pc, #460]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002c7a:	4313      	orrs	r3, r2
20002c7c:	650b      	str	r3, [r1, #80]	@ 0x50
20002c7e:	e001      	b.n	20002c84 <HAL_RCCEx_PeriphCLKConfig+0x590>
    }
    else
    {
      /* set overall return value */
      status = ret;
20002c80:	7dfb      	ldrb	r3, [r7, #23]
20002c82:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
20002c84:	687b      	ldr	r3, [r7, #4]
20002c86:	681b      	ldr	r3, [r3, #0]
20002c88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
20002c8c:	2b00      	cmp	r3, #0
20002c8e:	d045      	beq.n	20002d1c <HAL_RCCEx_PeriphCLKConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    switch (PeriphClkInit->Lptim1ClockSelection)
20002c90:	687b      	ldr	r3, [r7, #4]
20002c92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20002c94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
20002c98:	d02a      	beq.n	20002cf0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
20002c9a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
20002c9e:	d824      	bhi.n	20002cea <HAL_RCCEx_PeriphCLKConfig+0x5f6>
20002ca0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20002ca4:	d026      	beq.n	20002cf4 <HAL_RCCEx_PeriphCLKConfig+0x600>
20002ca6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20002caa:	d81e      	bhi.n	20002cea <HAL_RCCEx_PeriphCLKConfig+0x5f6>
20002cac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
20002cb0:	d022      	beq.n	20002cf8 <HAL_RCCEx_PeriphCLKConfig+0x604>
20002cb2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
20002cb6:	d818      	bhi.n	20002cea <HAL_RCCEx_PeriphCLKConfig+0x5f6>
20002cb8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20002cbc:	d00e      	beq.n	20002cdc <HAL_RCCEx_PeriphCLKConfig+0x5e8>
20002cbe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20002cc2:	d812      	bhi.n	20002cea <HAL_RCCEx_PeriphCLKConfig+0x5f6>
20002cc4:	2b00      	cmp	r3, #0
20002cc6:	d019      	beq.n	20002cfc <HAL_RCCEx_PeriphCLKConfig+0x608>
20002cc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20002ccc:	d10d      	bne.n	20002cea <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      case RCC_LPTIM1CLKSOURCE_PCLK1: /* PCLK1 as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
20002cce:	4b5e      	ldr	r3, [pc, #376]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002cd2:	4a5d      	ldr	r2, [pc, #372]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002cd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20002cd8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
20002cda:	e010      	b.n	20002cfe <HAL_RCCEx_PeriphCLKConfig+0x60a>

      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for LPTIM1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
20002cdc:	4b5a      	ldr	r3, [pc, #360]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002ce0:	4a59      	ldr	r2, [pc, #356]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002ce2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
20002ce6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
20002ce8:	e009      	b.n	20002cfe <HAL_RCCEx_PeriphCLKConfig+0x60a>
        /* HSI, HSE, or CSI oscillator is used as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
20002cea:	2301      	movs	r3, #1
20002cec:	75fb      	strb	r3, [r7, #23]
        break;
20002cee:	e006      	b.n	20002cfe <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
20002cf0:	bf00      	nop
20002cf2:	e004      	b.n	20002cfe <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
20002cf4:	bf00      	nop
20002cf6:	e002      	b.n	20002cfe <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
20002cf8:	bf00      	nop
20002cfa:	e000      	b.n	20002cfe <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
20002cfc:	bf00      	nop
    }

    if (ret == HAL_OK)
20002cfe:	7dfb      	ldrb	r3, [r7, #23]
20002d00:	2b00      	cmp	r3, #0
20002d02:	d109      	bne.n	20002d18 <HAL_RCCEx_PeriphCLKConfig+0x624>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
20002d04:	4b50      	ldr	r3, [pc, #320]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002d06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20002d08:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
20002d0c:	687b      	ldr	r3, [r7, #4]
20002d0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20002d10:	494d      	ldr	r1, [pc, #308]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002d12:	4313      	orrs	r3, r2
20002d14:	650b      	str	r3, [r1, #80]	@ 0x50
20002d16:	e001      	b.n	20002d1c <HAL_RCCEx_PeriphCLKConfig+0x628>
    }
    else
    {
      /* set overall return value */
      status = ret;
20002d18:	7dfb      	ldrb	r3, [r7, #23]
20002d1a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2/LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM23) == RCC_PERIPHCLK_LPTIM23)
20002d1c:	687b      	ldr	r3, [r7, #4]
20002d1e:	681b      	ldr	r3, [r3, #0]
20002d20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20002d24:	2b00      	cmp	r3, #0
20002d26:	d045      	beq.n	20002db4 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
  {
    switch (PeriphClkInit->Lptim23ClockSelection)
20002d28:	687b      	ldr	r3, [r7, #4]
20002d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20002d2c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
20002d30:	d02a      	beq.n	20002d88 <HAL_RCCEx_PeriphCLKConfig+0x694>
20002d32:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
20002d36:	d824      	bhi.n	20002d82 <HAL_RCCEx_PeriphCLKConfig+0x68e>
20002d38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20002d3c:	d026      	beq.n	20002d8c <HAL_RCCEx_PeriphCLKConfig+0x698>
20002d3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20002d42:	d81e      	bhi.n	20002d82 <HAL_RCCEx_PeriphCLKConfig+0x68e>
20002d44:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20002d48:	d022      	beq.n	20002d90 <HAL_RCCEx_PeriphCLKConfig+0x69c>
20002d4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20002d4e:	d818      	bhi.n	20002d82 <HAL_RCCEx_PeriphCLKConfig+0x68e>
20002d50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20002d54:	d00e      	beq.n	20002d74 <HAL_RCCEx_PeriphCLKConfig+0x680>
20002d56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20002d5a:	d812      	bhi.n	20002d82 <HAL_RCCEx_PeriphCLKConfig+0x68e>
20002d5c:	2b00      	cmp	r3, #0
20002d5e:	d019      	beq.n	20002d94 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
20002d60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20002d64:	d10d      	bne.n	20002d82 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_LPTIM23CLKSOURCE_PCLK4: /* PCLK4 as clock source for LPTIM2/LPTIM3 */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM23CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
20002d66:	4b38      	ldr	r3, [pc, #224]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002d68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002d6a:	4a37      	ldr	r2, [pc, #220]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002d6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20002d70:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
20002d72:	e010      	b.n	20002d96 <HAL_RCCEx_PeriphCLKConfig+0x6a2>

      case RCC_LPTIM23CLKSOURCE_PLL3R: /* PLL3_R is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
20002d74:	4b34      	ldr	r3, [pc, #208]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002d78:	4a33      	ldr	r2, [pc, #204]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002d7a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
20002d7e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
20002d80:	e009      	b.n	20002d96 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
20002d82:	2301      	movs	r3, #1
20002d84:	75fb      	strb	r3, [r7, #23]
        break;
20002d86:	e006      	b.n	20002d96 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
20002d88:	bf00      	nop
20002d8a:	e004      	b.n	20002d96 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
20002d8c:	bf00      	nop
20002d8e:	e002      	b.n	20002d96 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
20002d90:	bf00      	nop
20002d92:	e000      	b.n	20002d96 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
20002d94:	bf00      	nop
    }

    if (ret == HAL_OK)
20002d96:	7dfb      	ldrb	r3, [r7, #23]
20002d98:	2b00      	cmp	r3, #0
20002d9a:	d109      	bne.n	20002db0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      /* Set the source of LPTIM2/LPTIM3 clock*/
      __HAL_RCC_LPTIM23_CONFIG(PeriphClkInit->Lptim23ClockSelection);
20002d9c:	4b2a      	ldr	r3, [pc, #168]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002d9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20002da0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
20002da4:	687b      	ldr	r3, [r7, #4]
20002da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20002da8:	4927      	ldr	r1, [pc, #156]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002daa:	4313      	orrs	r3, r2
20002dac:	658b      	str	r3, [r1, #88]	@ 0x58
20002dae:	e001      	b.n	20002db4 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    }
    else
    {
      /* set overall return value */
      status = ret;
20002db0:	7dfb      	ldrb	r3, [r7, #23]
20002db2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM4/LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM45) == RCC_PERIPHCLK_LPTIM45)
20002db4:	687b      	ldr	r3, [r7, #4]
20002db6:	681b      	ldr	r3, [r3, #0]
20002db8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
20002dbc:	2b00      	cmp	r3, #0
20002dbe:	d047      	beq.n	20002e50 <HAL_RCCEx_PeriphCLKConfig+0x75c>
  {
    switch (PeriphClkInit->Lptim45ClockSelection)
20002dc0:	687b      	ldr	r3, [r7, #4]
20002dc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20002dc4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
20002dc8:	d02a      	beq.n	20002e20 <HAL_RCCEx_PeriphCLKConfig+0x72c>
20002dca:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
20002dce:	d824      	bhi.n	20002e1a <HAL_RCCEx_PeriphCLKConfig+0x726>
20002dd0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
20002dd4:	d026      	beq.n	20002e24 <HAL_RCCEx_PeriphCLKConfig+0x730>
20002dd6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
20002dda:	d81e      	bhi.n	20002e1a <HAL_RCCEx_PeriphCLKConfig+0x726>
20002ddc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
20002de0:	d022      	beq.n	20002e28 <HAL_RCCEx_PeriphCLKConfig+0x734>
20002de2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
20002de6:	d818      	bhi.n	20002e1a <HAL_RCCEx_PeriphCLKConfig+0x726>
20002de8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20002dec:	d00e      	beq.n	20002e0c <HAL_RCCEx_PeriphCLKConfig+0x718>
20002dee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20002df2:	d812      	bhi.n	20002e1a <HAL_RCCEx_PeriphCLKConfig+0x726>
20002df4:	2b00      	cmp	r3, #0
20002df6:	d019      	beq.n	20002e2c <HAL_RCCEx_PeriphCLKConfig+0x738>
20002df8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20002dfc:	d10d      	bne.n	20002e1a <HAL_RCCEx_PeriphCLKConfig+0x726>
      case RCC_LPTIM45CLKSOURCE_PCLK4:  /* PCLK4 as clock source for LPTIM4/LPTIM5 */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM45CLKSOURCE_PLL2P: /* PLL2 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
20002dfe:	4b12      	ldr	r3, [pc, #72]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002e02:	4a11      	ldr	r2, [pc, #68]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002e04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20002e08:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
20002e0a:	e010      	b.n	20002e2e <HAL_RCCEx_PeriphCLKConfig+0x73a>

      case RCC_LPTIM45CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
20002e0c:	4b0e      	ldr	r3, [pc, #56]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002e10:	4a0d      	ldr	r2, [pc, #52]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002e12:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
20002e16:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
20002e18:	e009      	b.n	20002e2e <HAL_RCCEx_PeriphCLKConfig+0x73a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM4/LPTIM5 clock */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
20002e1a:	2301      	movs	r3, #1
20002e1c:	75fb      	strb	r3, [r7, #23]
        break;
20002e1e:	e006      	b.n	20002e2e <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
20002e20:	bf00      	nop
20002e22:	e004      	b.n	20002e2e <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
20002e24:	bf00      	nop
20002e26:	e002      	b.n	20002e2e <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
20002e28:	bf00      	nop
20002e2a:	e000      	b.n	20002e2e <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
20002e2c:	bf00      	nop
    }

    if (ret == HAL_OK)
20002e2e:	7dfb      	ldrb	r3, [r7, #23]
20002e30:	2b00      	cmp	r3, #0
20002e32:	d10b      	bne.n	20002e4c <HAL_RCCEx_PeriphCLKConfig+0x758>
    {
      /* Set the source of LPTIM4/LPTIM5 clock */
      __HAL_RCC_LPTIM45_CONFIG(PeriphClkInit->Lptim45ClockSelection);
20002e34:	4b04      	ldr	r3, [pc, #16]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20002e38:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
20002e3c:	687b      	ldr	r3, [r7, #4]
20002e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20002e40:	4901      	ldr	r1, [pc, #4]	@ (20002e48 <HAL_RCCEx_PeriphCLKConfig+0x754>)
20002e42:	4313      	orrs	r3, r2
20002e44:	658b      	str	r3, [r1, #88]	@ 0x58
20002e46:	e003      	b.n	20002e50 <HAL_RCCEx_PeriphCLKConfig+0x75c>
20002e48:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
20002e4c:	7dfb      	ldrb	r3, [r7, #23]
20002e4e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
20002e50:	687b      	ldr	r3, [r7, #4]
20002e52:	681b      	ldr	r3, [r3, #0]
20002e54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
20002e58:	2b00      	cmp	r3, #0
20002e5a:	d034      	beq.n	20002ec6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    switch (PeriphClkInit->Lpuart1ClockSelection)
20002e5c:	687b      	ldr	r3, [r7, #4]
20002e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20002e60:	2b05      	cmp	r3, #5
20002e62:	d81d      	bhi.n	20002ea0 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
20002e64:	a201      	add	r2, pc, #4	@ (adr r2, 20002e6c <HAL_RCCEx_PeriphCLKConfig+0x778>)
20002e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20002e6a:	bf00      	nop
20002e6c:	20002ea7 	.word	0x20002ea7
20002e70:	20002e85 	.word	0x20002e85
20002e74:	20002e93 	.word	0x20002e93
20002e78:	20002ea7 	.word	0x20002ea7
20002e7c:	20002ea7 	.word	0x20002ea7
20002e80:	20002ea7 	.word	0x20002ea7
      case RCC_LPUART1CLKSOURCE_PCLK4: /* PCLK4 selected as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
20002e84:	4b91      	ldr	r3, [pc, #580]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002e88:	4a90      	ldr	r2, [pc, #576]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002e8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
20002e8e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
20002e90:	e00a      	b.n	20002ea8 <HAL_RCCEx_PeriphCLKConfig+0x7b4>

      case RCC_LPUART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
20002e92:	4b8e      	ldr	r3, [pc, #568]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002e96:	4a8d      	ldr	r2, [pc, #564]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002e98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
20002e9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
20002e9e:	e003      	b.n	20002ea8 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
20002ea0:	2301      	movs	r3, #1
20002ea2:	75fb      	strb	r3, [r7, #23]
        break;
20002ea4:	e000      	b.n	20002ea8 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        break;
20002ea6:	bf00      	nop
    }

    if (ret == HAL_OK)
20002ea8:	7dfb      	ldrb	r3, [r7, #23]
20002eaa:	2b00      	cmp	r3, #0
20002eac:	d109      	bne.n	20002ec2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
20002eae:	4b87      	ldr	r3, [pc, #540]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20002eb2:	f023 0207 	bic.w	r2, r3, #7
20002eb6:	687b      	ldr	r3, [r7, #4]
20002eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20002eba:	4984      	ldr	r1, [pc, #528]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002ebc:	4313      	orrs	r3, r2
20002ebe:	658b      	str	r3, [r1, #88]	@ 0x58
20002ec0:	e001      	b.n	20002ec6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    }
    else
    {
      /* set overall return value */
      status = ret;
20002ec2:	7dfb      	ldrb	r3, [r7, #23]
20002ec4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
20002ec6:	687b      	ldr	r3, [r7, #4]
20002ec8:	681b      	ldr	r3, [r3, #0]
20002eca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20002ece:	2b00      	cmp	r3, #0
20002ed0:	d005      	beq.n	20002ede <HAL_RCCEx_PeriphCLKConfig+0x7ea>
  {
    /* LTDC internally connected to PLL3_R output clock */
    __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
20002ed2:	4b7e      	ldr	r3, [pc, #504]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002ed4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002ed6:	4a7d      	ldr	r2, [pc, #500]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002ed8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
20002edc:	62d3      	str	r3, [r2, #44]	@ 0x2c
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
20002ede:	687b      	ldr	r3, [r7, #4]
20002ee0:	681b      	ldr	r3, [r3, #0]
20002ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20002ee6:	2b00      	cmp	r3, #0
20002ee8:	d021      	beq.n	20002f2e <HAL_RCCEx_PeriphCLKConfig+0x83a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    switch (PeriphClkInit->PssiClockSelection)
20002eea:	687b      	ldr	r3, [r7, #4]
20002eec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20002eee:	2b00      	cmp	r3, #0
20002ef0:	d003      	beq.n	20002efa <HAL_RCCEx_PeriphCLKConfig+0x806>
20002ef2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20002ef6:	d00a      	beq.n	20002f0e <HAL_RCCEx_PeriphCLKConfig+0x81a>
20002ef8:	e006      	b.n	20002f08 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      case RCC_PSSICLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for PSSI */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
20002efa:	4b74      	ldr	r3, [pc, #464]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002efe:	4a73      	ldr	r2, [pc, #460]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002f00:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
20002f04:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* PSSI clock source configuration done later after clock selection check */
        break;
20002f06:	e003      	b.n	20002f10 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        /* HSI, HSE, or CSI oscillator is used as source of PSSI clock */
        /* PSSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
20002f08:	2301      	movs	r3, #1
20002f0a:	75fb      	strb	r3, [r7, #23]
        break;
20002f0c:	e000      	b.n	20002f10 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
20002f0e:	bf00      	nop
    }

    if (ret == HAL_OK)
20002f10:	7dfb      	ldrb	r3, [r7, #23]
20002f12:	2b00      	cmp	r3, #0
20002f14:	d109      	bne.n	20002f2a <HAL_RCCEx_PeriphCLKConfig+0x836>
    {
      /* Set the source of PSSI clock*/
      __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
20002f16:	4b6d      	ldr	r3, [pc, #436]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20002f1a:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
20002f1e:	687b      	ldr	r3, [r7, #4]
20002f20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20002f22:	496a      	ldr	r1, [pc, #424]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002f24:	4313      	orrs	r3, r2
20002f26:	64cb      	str	r3, [r1, #76]	@ 0x4c
20002f28:	e001      	b.n	20002f2e <HAL_RCCEx_PeriphCLKConfig+0x83a>
    }
    else
    {
      /* set overall return value */
      status = ret;
20002f2a:	7dfb      	ldrb	r3, [r7, #23]
20002f2c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
20002f2e:	687b      	ldr	r3, [r7, #4]
20002f30:	681b      	ldr	r3, [r3, #0]
20002f32:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
20002f36:	2b00      	cmp	r3, #0
20002f38:	d043      	beq.n	20002fc2 <HAL_RCCEx_PeriphCLKConfig+0x8ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
20002f3a:	687b      	ldr	r3, [r7, #4]
20002f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20002f3e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20002f42:	d02c      	beq.n	20002f9e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
20002f44:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20002f48:	d826      	bhi.n	20002f98 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
20002f4a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
20002f4e:	d028      	beq.n	20002fa2 <HAL_RCCEx_PeriphCLKConfig+0x8ae>
20002f50:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
20002f54:	d820      	bhi.n	20002f98 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
20002f56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20002f5a:	d016      	beq.n	20002f8a <HAL_RCCEx_PeriphCLKConfig+0x896>
20002f5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20002f60:	d81a      	bhi.n	20002f98 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
20002f62:	2b00      	cmp	r3, #0
20002f64:	d003      	beq.n	20002f6e <HAL_RCCEx_PeriphCLKConfig+0x87a>
20002f66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20002f6a:	d007      	beq.n	20002f7c <HAL_RCCEx_PeriphCLKConfig+0x888>
20002f6c:	e014      	b.n	20002f98 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI1 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
20002f6e:	4b57      	ldr	r3, [pc, #348]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002f72:	4a56      	ldr	r2, [pc, #344]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002f74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20002f78:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
20002f7a:	e013      	b.n	20002fa4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
20002f7c:	4b53      	ldr	r3, [pc, #332]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002f80:	4a52      	ldr	r2, [pc, #328]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002f82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20002f86:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
20002f88:	e00c      	b.n	20002fa4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
20002f8a:	4b50      	ldr	r3, [pc, #320]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20002f8e:	4a4f      	ldr	r2, [pc, #316]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002f90:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
20002f94:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
20002f96:	e005      	b.n	20002fa4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
20002f98:	2301      	movs	r3, #1
20002f9a:	75fb      	strb	r3, [r7, #23]
        break;
20002f9c:	e002      	b.n	20002fa4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
20002f9e:	bf00      	nop
20002fa0:	e000      	b.n	20002fa4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
20002fa2:	bf00      	nop
    }

    if (ret == HAL_OK)
20002fa4:	7dfb      	ldrb	r3, [r7, #23]
20002fa6:	2b00      	cmp	r3, #0
20002fa8:	d109      	bne.n	20002fbe <HAL_RCCEx_PeriphCLKConfig+0x8ca>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
20002faa:	4b48      	ldr	r3, [pc, #288]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20002fae:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
20002fb2:	687b      	ldr	r3, [r7, #4]
20002fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20002fb6:	4945      	ldr	r1, [pc, #276]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20002fb8:	4313      	orrs	r3, r2
20002fba:	654b      	str	r3, [r1, #84]	@ 0x54
20002fbc:	e001      	b.n	20002fc2 <HAL_RCCEx_PeriphCLKConfig+0x8ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
20002fbe:	7dfb      	ldrb	r3, [r7, #23]
20002fc0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
20002fc2:	687b      	ldr	r3, [r7, #4]
20002fc4:	681b      	ldr	r3, [r3, #0]
20002fc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
20002fca:	2b00      	cmp	r3, #0
20002fcc:	d04b      	beq.n	20003066 <HAL_RCCEx_PeriphCLKConfig+0x972>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
20002fce:	687b      	ldr	r3, [r7, #4]
20002fd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20002fd2:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
20002fd6:	d032      	beq.n	2000303e <HAL_RCCEx_PeriphCLKConfig+0x94a>
20002fd8:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
20002fdc:	d82c      	bhi.n	20003038 <HAL_RCCEx_PeriphCLKConfig+0x944>
20002fde:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20002fe2:	d02e      	beq.n	20003042 <HAL_RCCEx_PeriphCLKConfig+0x94e>
20002fe4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20002fe8:	d826      	bhi.n	20003038 <HAL_RCCEx_PeriphCLKConfig+0x944>
20002fea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20002fee:	d02a      	beq.n	20003046 <HAL_RCCEx_PeriphCLKConfig+0x952>
20002ff0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20002ff4:	d820      	bhi.n	20003038 <HAL_RCCEx_PeriphCLKConfig+0x944>
20002ff6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20002ffa:	d016      	beq.n	2000302a <HAL_RCCEx_PeriphCLKConfig+0x936>
20002ffc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20003000:	d81a      	bhi.n	20003038 <HAL_RCCEx_PeriphCLKConfig+0x944>
20003002:	2b00      	cmp	r3, #0
20003004:	d003      	beq.n	2000300e <HAL_RCCEx_PeriphCLKConfig+0x91a>
20003006:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2000300a:	d007      	beq.n	2000301c <HAL_RCCEx_PeriphCLKConfig+0x928>
2000300c:	e014      	b.n	20003038 <HAL_RCCEx_PeriphCLKConfig+0x944>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI2 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
2000300e:	4b2f      	ldr	r3, [pc, #188]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20003010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003012:	4a2e      	ldr	r2, [pc, #184]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20003014:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20003018:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
2000301a:	e015      	b.n	20003048 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
2000301c:	4b2b      	ldr	r3, [pc, #172]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
2000301e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003020:	4a2a      	ldr	r2, [pc, #168]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20003022:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20003026:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
20003028:	e00e      	b.n	20003048 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI2 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
2000302a:	4b28      	ldr	r3, [pc, #160]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
2000302c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000302e:	4a27      	ldr	r2, [pc, #156]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20003030:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
20003034:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
20003036:	e007      	b.n	20003048 <HAL_RCCEx_PeriphCLKConfig+0x954>
      case RCC_SAI2CLKSOURCE_SPDIF: /* SPDIF clock is used as source of SAI2 clock */
        /* SAI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
20003038:	2301      	movs	r3, #1
2000303a:	75fb      	strb	r3, [r7, #23]
        break;
2000303c:	e004      	b.n	20003048 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
2000303e:	bf00      	nop
20003040:	e002      	b.n	20003048 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
20003042:	bf00      	nop
20003044:	e000      	b.n	20003048 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
20003046:	bf00      	nop
    }

    if (ret == HAL_OK)
20003048:	7dfb      	ldrb	r3, [r7, #23]
2000304a:	2b00      	cmp	r3, #0
2000304c:	d109      	bne.n	20003062 <HAL_RCCEx_PeriphCLKConfig+0x96e>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
2000304e:	4b1f      	ldr	r3, [pc, #124]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
20003050:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20003052:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
20003056:	687b      	ldr	r3, [r7, #4]
20003058:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000305a:	491c      	ldr	r1, [pc, #112]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
2000305c:	4313      	orrs	r3, r2
2000305e:	654b      	str	r3, [r1, #84]	@ 0x54
20003060:	e001      	b.n	20003066 <HAL_RCCEx_PeriphCLKConfig+0x972>
    }
    else
    {
      /* set overall return value */
      status = ret;
20003062:	7dfb      	ldrb	r3, [r7, #23]
20003064:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPDIFRX configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
20003066:	687b      	ldr	r3, [r7, #4]
20003068:	681b      	ldr	r3, [r3, #0]
2000306a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
2000306e:	2b00      	cmp	r3, #0
20003070:	d03e      	beq.n	200030f0 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifrxClockSelection));

    switch (PeriphClkInit->SpdifrxClockSelection)
20003072:	687b      	ldr	r3, [r7, #4]
20003074:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20003076:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
2000307a:	d029      	beq.n	200030d0 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
2000307c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
20003080:	d820      	bhi.n	200030c4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
20003082:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
20003086:	d016      	beq.n	200030b6 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
20003088:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
2000308c:	d81a      	bhi.n	200030c4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
2000308e:	2b00      	cmp	r3, #0
20003090:	d003      	beq.n	2000309a <HAL_RCCEx_PeriphCLKConfig+0x9a6>
20003092:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
20003096:	d007      	beq.n	200030a8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
20003098:	e014      	b.n	200030c4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for SPDIFRX */
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
2000309a:	4b0c      	ldr	r3, [pc, #48]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
2000309c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000309e:	4a0b      	ldr	r2, [pc, #44]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
200030a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
200030a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
200030a6:	e014      	b.n	200030d2 <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL2R: /* PLL2_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
200030a8:	4b08      	ldr	r3, [pc, #32]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
200030aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200030ac:	4a07      	ldr	r2, [pc, #28]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
200030ae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
200030b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
200030b4:	e00d      	b.n	200030d2 <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
200030b6:	4b05      	ldr	r3, [pc, #20]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
200030b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200030ba:	4a04      	ldr	r2, [pc, #16]	@ (200030cc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
200030bc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
200030c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
200030c2:	e006      	b.n	200030d2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
200030c4:	2301      	movs	r3, #1
200030c6:	75fb      	strb	r3, [r7, #23]
        break;
200030c8:	e003      	b.n	200030d2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
200030ca:	bf00      	nop
200030cc:	58024400 	.word	0x58024400
        break;
200030d0:	bf00      	nop
    }

    if (ret == HAL_OK)
200030d2:	7dfb      	ldrb	r3, [r7, #23]
200030d4:	2b00      	cmp	r3, #0
200030d6:	d109      	bne.n	200030ec <HAL_RCCEx_PeriphCLKConfig+0x9f8>
    {
      /* Set the source of SPDIFRX clock */
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
200030d8:	4b8e      	ldr	r3, [pc, #568]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
200030da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200030dc:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
200030e0:	687b      	ldr	r3, [r7, #4]
200030e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
200030e4:	498b      	ldr	r1, [pc, #556]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
200030e6:	4313      	orrs	r3, r2
200030e8:	650b      	str	r3, [r1, #80]	@ 0x50
200030ea:	e001      	b.n	200030f0 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
200030ec:	7dfb      	ldrb	r3, [r7, #23]
200030ee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
200030f0:	687b      	ldr	r3, [r7, #4]
200030f2:	681b      	ldr	r3, [r3, #0]
200030f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
200030f8:	2b00      	cmp	r3, #0
200030fa:	d043      	beq.n	20003184 <HAL_RCCEx_PeriphCLKConfig+0xa90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    switch (PeriphClkInit->Spi1ClockSelection)
200030fc:	687b      	ldr	r3, [r7, #4]
200030fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003100:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20003104:	d02c      	beq.n	20003160 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
20003106:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2000310a:	d826      	bhi.n	2000315a <HAL_RCCEx_PeriphCLKConfig+0xa66>
2000310c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20003110:	d028      	beq.n	20003164 <HAL_RCCEx_PeriphCLKConfig+0xa70>
20003112:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20003116:	d820      	bhi.n	2000315a <HAL_RCCEx_PeriphCLKConfig+0xa66>
20003118:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
2000311c:	d016      	beq.n	2000314c <HAL_RCCEx_PeriphCLKConfig+0xa58>
2000311e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20003122:	d81a      	bhi.n	2000315a <HAL_RCCEx_PeriphCLKConfig+0xa66>
20003124:	2b00      	cmp	r3, #0
20003126:	d003      	beq.n	20003130 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
20003128:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
2000312c:	d007      	beq.n	2000313e <HAL_RCCEx_PeriphCLKConfig+0xa4a>
2000312e:	e014      	b.n	2000315a <HAL_RCCEx_PeriphCLKConfig+0xa66>
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI1 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
20003130:	4b78      	ldr	r3, [pc, #480]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
20003132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003134:	4a77      	ldr	r2, [pc, #476]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
20003136:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
2000313a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
2000313c:	e013      	b.n	20003166 <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
2000313e:	4b75      	ldr	r3, [pc, #468]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
20003140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003142:	4a74      	ldr	r2, [pc, #464]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
20003144:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20003148:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
2000314a:	e00c      	b.n	20003166 <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
2000314c:	4b71      	ldr	r3, [pc, #452]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
2000314e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003150:	4a70      	ldr	r2, [pc, #448]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
20003152:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
20003156:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
20003158:	e005      	b.n	20003166 <HAL_RCCEx_PeriphCLKConfig+0xa72>
      case RCC_SPI1CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
2000315a:	2301      	movs	r3, #1
2000315c:	75fb      	strb	r3, [r7, #23]
        break;
2000315e:	e002      	b.n	20003166 <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
20003160:	bf00      	nop
20003162:	e000      	b.n	20003166 <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
20003164:	bf00      	nop
    }

    if (ret == HAL_OK)
20003166:	7dfb      	ldrb	r3, [r7, #23]
20003168:	2b00      	cmp	r3, #0
2000316a:	d109      	bne.n	20003180 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
    {
      /* Set the source of SPI1 clock*/
      __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
2000316c:	4b69      	ldr	r3, [pc, #420]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
2000316e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20003170:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
20003174:	687b      	ldr	r3, [r7, #4]
20003176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003178:	4966      	ldr	r1, [pc, #408]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
2000317a:	4313      	orrs	r3, r2
2000317c:	654b      	str	r3, [r1, #84]	@ 0x54
2000317e:	e001      	b.n	20003184 <HAL_RCCEx_PeriphCLKConfig+0xa90>
    }
    else
    {
      /* set overall return value */
      status = ret;
20003180:	7dfb      	ldrb	r3, [r7, #23]
20003182:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI2/SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI23) == RCC_PERIPHCLK_SPI23)
20003184:	687b      	ldr	r3, [r7, #4]
20003186:	681b      	ldr	r3, [r3, #0]
20003188:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
2000318c:	2b00      	cmp	r3, #0
2000318e:	d03c      	beq.n	2000320a <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI23CLKSOURCE(PeriphClkInit->Spi23ClockSelection));

    switch (PeriphClkInit->Spi23ClockSelection)
20003190:	687b      	ldr	r3, [r7, #4]
20003192:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20003194:	2b40      	cmp	r3, #64	@ 0x40
20003196:	d026      	beq.n	200031e6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
20003198:	2b40      	cmp	r3, #64	@ 0x40
2000319a:	d821      	bhi.n	200031e0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
2000319c:	2b30      	cmp	r3, #48	@ 0x30
2000319e:	d024      	beq.n	200031ea <HAL_RCCEx_PeriphCLKConfig+0xaf6>
200031a0:	2b30      	cmp	r3, #48	@ 0x30
200031a2:	d81d      	bhi.n	200031e0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
200031a4:	2b20      	cmp	r3, #32
200031a6:	d014      	beq.n	200031d2 <HAL_RCCEx_PeriphCLKConfig+0xade>
200031a8:	2b20      	cmp	r3, #32
200031aa:	d819      	bhi.n	200031e0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
200031ac:	2b00      	cmp	r3, #0
200031ae:	d002      	beq.n	200031b6 <HAL_RCCEx_PeriphCLKConfig+0xac2>
200031b0:	2b10      	cmp	r3, #16
200031b2:	d007      	beq.n	200031c4 <HAL_RCCEx_PeriphCLKConfig+0xad0>
200031b4:	e014      	b.n	200031e0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
    {
      case RCC_SPI23CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI2/SPI3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
200031b6:	4b57      	ldr	r3, [pc, #348]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
200031b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200031ba:	4a56      	ldr	r2, [pc, #344]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
200031bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
200031c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
200031c2:	e013      	b.n	200031ec <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
200031c4:	4b53      	ldr	r3, [pc, #332]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
200031c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200031c8:	4a52      	ldr	r2, [pc, #328]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
200031ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
200031ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
200031d0:	e00c      	b.n	200031ec <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
200031d2:	4b50      	ldr	r3, [pc, #320]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
200031d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200031d6:	4a4f      	ldr	r2, [pc, #316]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
200031d8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
200031dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
200031de:	e005      	b.n	200031ec <HAL_RCCEx_PeriphCLKConfig+0xaf8>
      case RCC_SPI23CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI2/SPI3 clock */
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
200031e0:	2301      	movs	r3, #1
200031e2:	75fb      	strb	r3, [r7, #23]
        break;
200031e4:	e002      	b.n	200031ec <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
200031e6:	bf00      	nop
200031e8:	e000      	b.n	200031ec <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
200031ea:	bf00      	nop
    }

    if (ret == HAL_OK)
200031ec:	7dfb      	ldrb	r3, [r7, #23]
200031ee:	2b00      	cmp	r3, #0
200031f0:	d109      	bne.n	20003206 <HAL_RCCEx_PeriphCLKConfig+0xb12>
    {
      /* Set the source of SPI2/SPI3 clock*/
      __HAL_RCC_SPI23_CONFIG(PeriphClkInit->Spi23ClockSelection);
200031f2:	4b48      	ldr	r3, [pc, #288]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
200031f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200031f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
200031fa:	687b      	ldr	r3, [r7, #4]
200031fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
200031fe:	4945      	ldr	r1, [pc, #276]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
20003200:	4313      	orrs	r3, r2
20003202:	650b      	str	r3, [r1, #80]	@ 0x50
20003204:	e001      	b.n	2000320a <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
20003206:	7dfb      	ldrb	r3, [r7, #23]
20003208:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
2000320a:	687b      	ldr	r3, [r7, #4]
2000320c:	681b      	ldr	r3, [r3, #0]
2000320e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20003212:	2b00      	cmp	r3, #0
20003214:	d03c      	beq.n	20003290 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI45CLKSOURCE(PeriphClkInit->Spi45ClockSelection));

    switch (PeriphClkInit->Spi45ClockSelection)
20003216:	687b      	ldr	r3, [r7, #4]
20003218:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
2000321a:	2b50      	cmp	r3, #80	@ 0x50
2000321c:	d022      	beq.n	20003264 <HAL_RCCEx_PeriphCLKConfig+0xb70>
2000321e:	2b50      	cmp	r3, #80	@ 0x50
20003220:	d81d      	bhi.n	2000325e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
20003222:	2b40      	cmp	r3, #64	@ 0x40
20003224:	d020      	beq.n	20003268 <HAL_RCCEx_PeriphCLKConfig+0xb74>
20003226:	2b40      	cmp	r3, #64	@ 0x40
20003228:	d819      	bhi.n	2000325e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
2000322a:	2b30      	cmp	r3, #48	@ 0x30
2000322c:	d01e      	beq.n	2000326c <HAL_RCCEx_PeriphCLKConfig+0xb78>
2000322e:	2b30      	cmp	r3, #48	@ 0x30
20003230:	d815      	bhi.n	2000325e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
20003232:	2b20      	cmp	r3, #32
20003234:	d00c      	beq.n	20003250 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
20003236:	2b20      	cmp	r3, #32
20003238:	d811      	bhi.n	2000325e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
2000323a:	2b00      	cmp	r3, #0
2000323c:	d018      	beq.n	20003270 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
2000323e:	2b10      	cmp	r3, #16
20003240:	d10d      	bne.n	2000325e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
      case RCC_SPI45CLKSOURCE_PCLK2:  /* PCLK2 as clock source for SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
20003242:	4b34      	ldr	r3, [pc, #208]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
20003244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003246:	4a33      	ldr	r2, [pc, #204]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
20003248:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
2000324c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
2000324e:	e010      	b.n	20003272 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_SPI45CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
20003250:	4b30      	ldr	r3, [pc, #192]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
20003252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003254:	4a2f      	ldr	r2, [pc, #188]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
20003256:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
2000325a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
2000325c:	e009      	b.n	20003272 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
      case RCC_SPI45CLKSOURCE_HSE: /* HSE oscillator clock is used as source of SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
2000325e:	2301      	movs	r3, #1
20003260:	75fb      	strb	r3, [r7, #23]
        break;
20003262:	e006      	b.n	20003272 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
20003264:	bf00      	nop
20003266:	e004      	b.n	20003272 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
20003268:	bf00      	nop
2000326a:	e002      	b.n	20003272 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
2000326c:	bf00      	nop
2000326e:	e000      	b.n	20003272 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
20003270:	bf00      	nop
    }

    if (ret == HAL_OK)
20003272:	7dfb      	ldrb	r3, [r7, #23]
20003274:	2b00      	cmp	r3, #0
20003276:	d109      	bne.n	2000328c <HAL_RCCEx_PeriphCLKConfig+0xb98>
    {
      /* Set the source of SPI4/SPI5 clock */
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
20003278:	4b26      	ldr	r3, [pc, #152]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
2000327a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000327c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
20003280:	687b      	ldr	r3, [r7, #4]
20003282:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
20003284:	4923      	ldr	r1, [pc, #140]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
20003286:	4313      	orrs	r3, r2
20003288:	654b      	str	r3, [r1, #84]	@ 0x54
2000328a:	e001      	b.n	20003290 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
2000328c:	7dfb      	ldrb	r3, [r7, #23]
2000328e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
20003290:	687b      	ldr	r3, [r7, #4]
20003292:	681b      	ldr	r3, [r3, #0]
20003294:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
20003298:	2b00      	cmp	r3, #0
2000329a:	d03f      	beq.n	2000331c <HAL_RCCEx_PeriphCLKConfig+0xc28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    switch (PeriphClkInit->Spi6ClockSelection)
2000329c:	687b      	ldr	r3, [r7, #4]
2000329e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
200032a0:	2b50      	cmp	r3, #80	@ 0x50
200032a2:	d022      	beq.n	200032ea <HAL_RCCEx_PeriphCLKConfig+0xbf6>
200032a4:	2b50      	cmp	r3, #80	@ 0x50
200032a6:	d81d      	bhi.n	200032e4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
200032a8:	2b40      	cmp	r3, #64	@ 0x40
200032aa:	d020      	beq.n	200032ee <HAL_RCCEx_PeriphCLKConfig+0xbfa>
200032ac:	2b40      	cmp	r3, #64	@ 0x40
200032ae:	d819      	bhi.n	200032e4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
200032b0:	2b30      	cmp	r3, #48	@ 0x30
200032b2:	d01e      	beq.n	200032f2 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
200032b4:	2b30      	cmp	r3, #48	@ 0x30
200032b6:	d815      	bhi.n	200032e4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
200032b8:	2b20      	cmp	r3, #32
200032ba:	d00c      	beq.n	200032d6 <HAL_RCCEx_PeriphCLKConfig+0xbe2>
200032bc:	2b20      	cmp	r3, #32
200032be:	d811      	bhi.n	200032e4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
200032c0:	2b00      	cmp	r3, #0
200032c2:	d018      	beq.n	200032f6 <HAL_RCCEx_PeriphCLKConfig+0xc02>
200032c4:	2b10      	cmp	r3, #16
200032c6:	d10d      	bne.n	200032e4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
      case RCC_SPI6CLKSOURCE_PCLK4: /* PCLK4 as clock source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
200032c8:	4b12      	ldr	r3, [pc, #72]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
200032ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200032cc:	4a11      	ldr	r2, [pc, #68]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
200032ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
200032d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
200032d4:	e010      	b.n	200032f8 <HAL_RCCEx_PeriphCLKConfig+0xc04>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
200032d6:	4b0f      	ldr	r3, [pc, #60]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
200032d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200032da:	4a0e      	ldr	r2, [pc, #56]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
200032dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
200032e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
200032e2:	e009      	b.n	200032f8 <HAL_RCCEx_PeriphCLKConfig+0xc04>
      case RCC_SPI6CLKSOURCE_HSE: /* HSE oscillator is used as source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
200032e4:	2301      	movs	r3, #1
200032e6:	75fb      	strb	r3, [r7, #23]
        break;
200032e8:	e006      	b.n	200032f8 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
200032ea:	bf00      	nop
200032ec:	e004      	b.n	200032f8 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
200032ee:	bf00      	nop
200032f0:	e002      	b.n	200032f8 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
200032f2:	bf00      	nop
200032f4:	e000      	b.n	200032f8 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
200032f6:	bf00      	nop
    }

    if (ret == HAL_OK)
200032f8:	7dfb      	ldrb	r3, [r7, #23]
200032fa:	2b00      	cmp	r3, #0
200032fc:	d10c      	bne.n	20003318 <HAL_RCCEx_PeriphCLKConfig+0xc24>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
200032fe:	4b05      	ldr	r3, [pc, #20]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
20003300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003302:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
20003306:	687b      	ldr	r3, [r7, #4]
20003308:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
2000330a:	4902      	ldr	r1, [pc, #8]	@ (20003314 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
2000330c:	4313      	orrs	r3, r2
2000330e:	658b      	str	r3, [r1, #88]	@ 0x58
20003310:	e004      	b.n	2000331c <HAL_RCCEx_PeriphCLKConfig+0xc28>
20003312:	bf00      	nop
20003314:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
20003318:	7dfb      	ldrb	r3, [r7, #23]
2000331a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
2000331c:	687b      	ldr	r3, [r7, #4]
2000331e:	681b      	ldr	r3, [r3, #0]
20003320:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20003324:	2b00      	cmp	r3, #0
20003326:	d034      	beq.n	20003392 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    switch (PeriphClkInit->Usart1ClockSelection)
20003328:	687b      	ldr	r3, [r7, #4]
2000332a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
2000332c:	2b05      	cmp	r3, #5
2000332e:	d81d      	bhi.n	2000336c <HAL_RCCEx_PeriphCLKConfig+0xc78>
20003330:	a201      	add	r2, pc, #4	@ (adr r2, 20003338 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
20003332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20003336:	bf00      	nop
20003338:	20003373 	.word	0x20003373
2000333c:	20003351 	.word	0x20003351
20003340:	2000335f 	.word	0x2000335f
20003344:	20003373 	.word	0x20003373
20003348:	20003373 	.word	0x20003373
2000334c:	20003373 	.word	0x20003373
      case RCC_USART1CLKSOURCE_PCLK2: /* PCLK2 as clock source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
20003350:	4b69      	ldr	r3, [pc, #420]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
20003352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003354:	4a68      	ldr	r2, [pc, #416]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
20003356:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
2000335a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
2000335c:	e00a      	b.n	20003374 <HAL_RCCEx_PeriphCLKConfig+0xc80>

      case RCC_USART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
2000335e:	4b66      	ldr	r3, [pc, #408]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
20003360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003362:	4a65      	ldr	r2, [pc, #404]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
20003364:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
20003368:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
2000336a:	e003      	b.n	20003374 <HAL_RCCEx_PeriphCLKConfig+0xc80>
      case RCC_USART1CLKSOURCE_LSE: /* LSE oscillator is used as source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
2000336c:	2301      	movs	r3, #1
2000336e:	75fb      	strb	r3, [r7, #23]
        break;
20003370:	e000      	b.n	20003374 <HAL_RCCEx_PeriphCLKConfig+0xc80>
        break;
20003372:	bf00      	nop
    }

    if (ret == HAL_OK)
20003374:	7dfb      	ldrb	r3, [r7, #23]
20003376:	2b00      	cmp	r3, #0
20003378:	d109      	bne.n	2000338e <HAL_RCCEx_PeriphCLKConfig+0xc9a>
    {
      /* Set the source of USART1 clock */
      __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
2000337a:	4b5f      	ldr	r3, [pc, #380]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
2000337c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000337e:	f023 0207 	bic.w	r2, r3, #7
20003382:	687b      	ldr	r3, [r7, #4]
20003384:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20003386:	495c      	ldr	r1, [pc, #368]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
20003388:	4313      	orrs	r3, r2
2000338a:	654b      	str	r3, [r1, #84]	@ 0x54
2000338c:	e001      	b.n	20003392 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
2000338e:	7dfb      	ldrb	r3, [r7, #23]
20003390:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------- USART2/USART3/UART4/UART5/UART7/UART8 Configuration --------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
20003392:	687b      	ldr	r3, [r7, #4]
20003394:	681b      	ldr	r3, [r3, #0]
20003396:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
2000339a:	2b00      	cmp	r3, #0
2000339c:	d033      	beq.n	20003406 <HAL_RCCEx_PeriphCLKConfig+0xd12>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART234578CLKSOURCE(PeriphClkInit->Usart234578ClockSelection));

    switch (PeriphClkInit->Usart234578ClockSelection)
2000339e:	687b      	ldr	r3, [r7, #4]
200033a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
200033a2:	2b05      	cmp	r3, #5
200033a4:	d81c      	bhi.n	200033e0 <HAL_RCCEx_PeriphCLKConfig+0xcec>
200033a6:	a201      	add	r2, pc, #4	@ (adr r2, 200033ac <HAL_RCCEx_PeriphCLKConfig+0xcb8>)
200033a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200033ac:	200033e7 	.word	0x200033e7
200033b0:	200033c5 	.word	0x200033c5
200033b4:	200033d3 	.word	0x200033d3
200033b8:	200033e7 	.word	0x200033e7
200033bc:	200033e7 	.word	0x200033e7
200033c0:	200033e7 	.word	0x200033e7
      case RCC_USART234578CLKSOURCE_PCLK1: /* PCLK1 as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
200033c4:	4b4c      	ldr	r3, [pc, #304]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
200033c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200033c8:	4a4b      	ldr	r2, [pc, #300]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
200033ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
200033ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
200033d0:	e00a      	b.n	200033e8 <HAL_RCCEx_PeriphCLKConfig+0xcf4>

      case RCC_USART234578CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
200033d2:	4b49      	ldr	r3, [pc, #292]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
200033d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200033d6:	4a48      	ldr	r2, [pc, #288]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
200033d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
200033dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
200033de:	e003      	b.n	200033e8 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        /* LSE,  oscillator is used as source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
200033e0:	2301      	movs	r3, #1
200033e2:	75fb      	strb	r3, [r7, #23]
        break;
200033e4:	e000      	b.n	200033e8 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        break;
200033e6:	bf00      	nop
    }

    if (ret == HAL_OK)
200033e8:	7dfb      	ldrb	r3, [r7, #23]
200033ea:	2b00      	cmp	r3, #0
200033ec:	d109      	bne.n	20003402 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
      /* Set the source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
200033ee:	4b42      	ldr	r3, [pc, #264]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
200033f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200033f2:	f023 0207 	bic.w	r2, r3, #7
200033f6:	687b      	ldr	r3, [r7, #4]
200033f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
200033fa:	493f      	ldr	r1, [pc, #252]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
200033fc:	4313      	orrs	r3, r2
200033fe:	650b      	str	r3, [r1, #80]	@ 0x50
20003400:	e001      	b.n	20003406 <HAL_RCCEx_PeriphCLKConfig+0xd12>
    }
    else
    {
      /* set overall return value */
      status = ret;
20003402:	7dfb      	ldrb	r3, [r7, #23]
20003404:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBPHYC Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHYC) == RCC_PERIPHCLK_USBPHYC)
20003406:	687b      	ldr	r3, [r7, #4]
20003408:	681b      	ldr	r3, [r3, #0]
2000340a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
2000340e:	2b00      	cmp	r3, #0
20003410:	d027      	beq.n	20003462 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCCLKSOURCE(PeriphClkInit->UsbPhycClockSelection));

    switch (PeriphClkInit->UsbPhycClockSelection)
20003412:	687b      	ldr	r3, [r7, #4]
20003414:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003416:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
2000341a:	d008      	beq.n	2000342e <HAL_RCCEx_PeriphCLKConfig+0xd3a>
2000341c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20003420:	d80c      	bhi.n	2000343c <HAL_RCCEx_PeriphCLKConfig+0xd48>
20003422:	2b00      	cmp	r3, #0
20003424:	d00d      	beq.n	20003442 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
20003426:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
2000342a:	d00a      	beq.n	20003442 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
2000342c:	e006      	b.n	2000343c <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      case RCC_USBPHYCCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USBPHYC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
2000342e:	4b32      	ldr	r3, [pc, #200]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
20003430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003432:	4a31      	ldr	r2, [pc, #196]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
20003434:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
20003438:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USBPHYC clock source configuration done later after clock selection check */
        break;
2000343a:	e003      	b.n	20003444 <HAL_RCCEx_PeriphCLKConfig+0xd50>
      case RCC_USBPHYCCLKSOURCE_HSE_DIV2: /* HSE divided by 2 is used as clock source for USBPHYC */
        /* USBPHYC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
2000343c:	2301      	movs	r3, #1
2000343e:	75fb      	strb	r3, [r7, #23]
        break;
20003440:	e000      	b.n	20003444 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
20003442:	bf00      	nop
    }

    if (ret == HAL_OK)
20003444:	7dfb      	ldrb	r3, [r7, #23]
20003446:	2b00      	cmp	r3, #0
20003448:	d109      	bne.n	2000345e <HAL_RCCEx_PeriphCLKConfig+0xd6a>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBPHYC_CONFIG(PeriphClkInit->UsbPhycClockSelection);
2000344a:	4b2b      	ldr	r3, [pc, #172]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
2000344c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000344e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
20003452:	687b      	ldr	r3, [r7, #4]
20003454:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003456:	4928      	ldr	r1, [pc, #160]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
20003458:	4313      	orrs	r3, r2
2000345a:	64cb      	str	r3, [r1, #76]	@ 0x4c
2000345c:	e001      	b.n	20003462 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
    }
    else
    {
      /* set overall return value */
      status = ret;
2000345e:	7dfb      	ldrb	r3, [r7, #23]
20003460:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBOTGFS Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGFS) == RCC_PERIPHCLK_USBOTGFS)
20003462:	687b      	ldr	r3, [r7, #4]
20003464:	681b      	ldr	r3, [r3, #0]
20003466:	2b00      	cmp	r3, #0
20003468:	da2c      	bge.n	200034c4 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGFSCLKSOURCE(PeriphClkInit->UsbOtgFsClockSelection));

    switch (PeriphClkInit->UsbOtgFsClockSelection)
2000346a:	687b      	ldr	r3, [r7, #4]
2000346c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
2000346e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
20003472:	d017      	beq.n	200034a4 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
20003474:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
20003478:	d811      	bhi.n	2000349e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
2000347a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
2000347e:	d011      	beq.n	200034a4 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
20003480:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
20003484:	d80b      	bhi.n	2000349e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
20003486:	2b00      	cmp	r3, #0
20003488:	d00c      	beq.n	200034a4 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
2000348a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
2000348e:	d106      	bne.n	2000349e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      case RCC_USBOTGFSCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USB OTG FS */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
20003490:	4b19      	ldr	r3, [pc, #100]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
20003492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003494:	4a18      	ldr	r2, [pc, #96]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
20003496:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
2000349a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;
2000349c:	e003      	b.n	200034a6 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
      case RCC_USBOTGFSCLKSOURCE_CLK48: /* USBPHYC CLK48 is used as clock source for USB OTG FS */
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
2000349e:	2301      	movs	r3, #1
200034a0:	75fb      	strb	r3, [r7, #23]
        break;
200034a2:	e000      	b.n	200034a6 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        break;
200034a4:	bf00      	nop
    }

    if (ret == HAL_OK)
200034a6:	7dfb      	ldrb	r3, [r7, #23]
200034a8:	2b00      	cmp	r3, #0
200034aa:	d109      	bne.n	200034c0 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBOTGFS_CONFIG(PeriphClkInit->UsbOtgFsClockSelection);
200034ac:	4b12      	ldr	r3, [pc, #72]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
200034ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
200034b0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
200034b4:	687b      	ldr	r3, [r7, #4]
200034b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
200034b8:	490f      	ldr	r1, [pc, #60]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
200034ba:	4313      	orrs	r3, r2
200034bc:	64cb      	str	r3, [r1, #76]	@ 0x4c
200034be:	e001      	b.n	200034c4 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
    }
    else
    {
      /* set overall return value */
      status = ret;
200034c0:	7dfb      	ldrb	r3, [r7, #23]
200034c2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
200034c4:	687b      	ldr	r3, [r7, #4]
200034c6:	681b      	ldr	r3, [r3, #0]
200034c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
200034cc:	2b00      	cmp	r3, #0
200034ce:	d009      	beq.n	200034e4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
200034d0:	4b09      	ldr	r3, [pc, #36]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
200034d2:	691b      	ldr	r3, [r3, #16]
200034d4:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
200034d8:	687b      	ldr	r3, [r7, #4]
200034da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200034de:	4906      	ldr	r1, [pc, #24]	@ (200034f8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
200034e0:	4313      	orrs	r3, r2
200034e2:	610b      	str	r3, [r1, #16]
  }

  if (status == HAL_OK)
200034e4:	7dbb      	ldrb	r3, [r7, #22]
200034e6:	2b00      	cmp	r3, #0
200034e8:	d101      	bne.n	200034ee <HAL_RCCEx_PeriphCLKConfig+0xdfa>
  {
    return HAL_OK;
200034ea:	2300      	movs	r3, #0
200034ec:	e000      	b.n	200034f0 <HAL_RCCEx_PeriphCLKConfig+0xdfc>
  }
  return HAL_ERROR;
200034ee:	2301      	movs	r3, #1
}
200034f0:	4618      	mov	r0, r3
200034f2:	3718      	adds	r7, #24
200034f4:	46bd      	mov	sp, r7
200034f6:	bd80      	pop	{r7, pc}
200034f8:	58024400 	.word	0x58024400

200034fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_USART234578 : USART2/3/5/7/8 peripheral clock
  *            @arg RCC_PERIPHCLK_USBOTGFS    : USBOTGFS peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
200034fc:	b580      	push	{r7, lr}
200034fe:	b086      	sub	sp, #24
20003500:	af00      	add	r7, sp, #0
20003502:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0; /* Set to 0 for returned value if no source clock */
20003504:	2300      	movs	r3, #0
20003506:	617b      	str	r3, [r7, #20]
  uint32_t clocksource;
  uint32_t ethclocksource;
  uint32_t prescaler;

  switch (PeriphClk)
20003508:	687b      	ldr	r3, [r7, #4]
2000350a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
2000350e:	f001 82db 	beq.w	20004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x15cc>
20003512:	687b      	ldr	r3, [r7, #4]
20003514:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
20003518:	f201 8326 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
2000351c:	687b      	ldr	r3, [r7, #4]
2000351e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
20003522:	f001 8298 	beq.w	20004a56 <HAL_RCCEx_GetPeriphCLKFreq+0x155a>
20003526:	687b      	ldr	r3, [r7, #4]
20003528:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000352c:	f201 831c 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
20003530:	687b      	ldr	r3, [r7, #4]
20003532:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20003536:	f001 822a 	beq.w	2000498e <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
2000353a:	687b      	ldr	r3, [r7, #4]
2000353c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20003540:	f201 8312 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
20003544:	687b      	ldr	r3, [r7, #4]
20003546:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
2000354a:	f001 81bb 	beq.w	200048c4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c8>
2000354e:	687b      	ldr	r3, [r7, #4]
20003550:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20003554:	f201 8308 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
20003558:	687b      	ldr	r3, [r7, #4]
2000355a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000355e:	f001 8139 	beq.w	200047d4 <HAL_RCCEx_GetPeriphCLKFreq+0x12d8>
20003562:	687b      	ldr	r3, [r7, #4]
20003564:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20003568:	f201 82fe 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
2000356c:	687b      	ldr	r3, [r7, #4]
2000356e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
20003572:	f001 80bf 	beq.w	200046f4 <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
20003576:	687b      	ldr	r3, [r7, #4]
20003578:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
2000357c:	f201 82f4 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
20003580:	687b      	ldr	r3, [r7, #4]
20003582:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
20003586:	f001 8069 	beq.w	2000465c <HAL_RCCEx_GetPeriphCLKFreq+0x1160>
2000358a:	687b      	ldr	r3, [r7, #4]
2000358c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
20003590:	f201 82ea 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
20003594:	687b      	ldr	r3, [r7, #4]
20003596:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
2000359a:	f001 8007 	beq.w	200045ac <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>
2000359e:	687b      	ldr	r3, [r7, #4]
200035a0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
200035a4:	f201 82e0 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
200035a8:	687b      	ldr	r3, [r7, #4]
200035aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
200035ae:	f000 87a2 	beq.w	200044f6 <HAL_RCCEx_GetPeriphCLKFreq+0xffa>
200035b2:	687b      	ldr	r3, [r7, #4]
200035b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
200035b8:	f201 82d6 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
200035bc:	687b      	ldr	r3, [r7, #4]
200035be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
200035c2:	f000 877a 	beq.w	200044ba <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
200035c6:	687b      	ldr	r3, [r7, #4]
200035c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
200035cc:	f201 82cc 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
200035d0:	687b      	ldr	r3, [r7, #4]
200035d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
200035d6:	f000 8713 	beq.w	20004400 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
200035da:	687b      	ldr	r3, [r7, #4]
200035dc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
200035e0:	f201 82c2 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
200035e4:	687b      	ldr	r3, [r7, #4]
200035e6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
200035ea:	f000 86ad 	beq.w	20004348 <HAL_RCCEx_GetPeriphCLKFreq+0xe4c>
200035ee:	687b      	ldr	r3, [r7, #4]
200035f0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
200035f4:	f201 82b8 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
200035f8:	687b      	ldr	r3, [r7, #4]
200035fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
200035fe:	f000 8644 	beq.w	2000428a <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
20003602:	687b      	ldr	r3, [r7, #4]
20003604:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20003608:	f201 82ae 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
2000360c:	687b      	ldr	r3, [r7, #4]
2000360e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20003612:	f000 861c 	beq.w	2000424e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
20003616:	687b      	ldr	r3, [r7, #4]
20003618:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000361c:	f201 82a4 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
20003620:	687b      	ldr	r3, [r7, #4]
20003622:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20003626:	f000 8606 	beq.w	20004236 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
2000362a:	687b      	ldr	r3, [r7, #4]
2000362c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20003630:	f201 829a 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
20003634:	687b      	ldr	r3, [r7, #4]
20003636:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
2000363a:	f000 8592 	beq.w	20004162 <HAL_RCCEx_GetPeriphCLKFreq+0xc66>
2000363e:	687b      	ldr	r3, [r7, #4]
20003640:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
20003644:	f201 8290 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
20003648:	687b      	ldr	r3, [r7, #4]
2000364a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
2000364e:	f000 8519 	beq.w	20004084 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
20003652:	687b      	ldr	r3, [r7, #4]
20003654:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
20003658:	f201 8286 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
2000365c:	687b      	ldr	r3, [r7, #4]
2000365e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20003662:	f000 84a3 	beq.w	20003fac <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
20003666:	687b      	ldr	r3, [r7, #4]
20003668:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
2000366c:	f201 827c 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
20003670:	687b      	ldr	r3, [r7, #4]
20003672:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20003676:	f000 842d 	beq.w	20003ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
2000367a:	687b      	ldr	r3, [r7, #4]
2000367c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20003680:	f201 8272 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
20003684:	687b      	ldr	r3, [r7, #4]
20003686:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
2000368a:	f000 83c5 	beq.w	20003e18 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
2000368e:	687b      	ldr	r3, [r7, #4]
20003690:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
20003694:	f201 8268 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
20003698:	687b      	ldr	r3, [r7, #4]
2000369a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2000369e:	f000 8365 	beq.w	20003d6c <HAL_RCCEx_GetPeriphCLKFreq+0x870>
200036a2:	687b      	ldr	r3, [r7, #4]
200036a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
200036a8:	f201 825e 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
200036ac:	687b      	ldr	r3, [r7, #4]
200036ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200036b2:	f000 831d 	beq.w	20003cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
200036b6:	687b      	ldr	r3, [r7, #4]
200036b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200036bc:	f201 8254 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
200036c0:	687b      	ldr	r3, [r7, #4]
200036c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
200036c6:	f000 82ed 	beq.w	20003ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
200036ca:	687b      	ldr	r3, [r7, #4]
200036cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
200036d0:	f201 824a 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
200036d4:	687b      	ldr	r3, [r7, #4]
200036d6:	2b80      	cmp	r3, #128	@ 0x80
200036d8:	f000 8291 	beq.w	20003bfe <HAL_RCCEx_GetPeriphCLKFreq+0x702>
200036dc:	687b      	ldr	r3, [r7, #4]
200036de:	2b80      	cmp	r3, #128	@ 0x80
200036e0:	f201 8242 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
200036e4:	687b      	ldr	r3, [r7, #4]
200036e6:	2b20      	cmp	r3, #32
200036e8:	d84c      	bhi.n	20003784 <HAL_RCCEx_GetPeriphCLKFreq+0x288>
200036ea:	687b      	ldr	r3, [r7, #4]
200036ec:	2b00      	cmp	r3, #0
200036ee:	f001 823b 	beq.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
200036f2:	687b      	ldr	r3, [r7, #4]
200036f4:	3b01      	subs	r3, #1
200036f6:	2b1f      	cmp	r3, #31
200036f8:	f201 8236 	bhi.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
200036fc:	a201      	add	r2, pc, #4	@ (adr r2, 20003704 <HAL_RCCEx_GetPeriphCLKFreq+0x208>)
200036fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20003702:	bf00      	nop
20003704:	20003791 	.word	0x20003791
20003708:	2000385f 	.word	0x2000385f
2000370c:	20004b69 	.word	0x20004b69
20003710:	200038ef 	.word	0x200038ef
20003714:	20004b69 	.word	0x20004b69
20003718:	20004b69 	.word	0x20004b69
2000371c:	20004b69 	.word	0x20004b69
20003720:	20003987 	.word	0x20003987
20003724:	20004b69 	.word	0x20004b69
20003728:	20004b69 	.word	0x20004b69
2000372c:	20004b69 	.word	0x20004b69
20003730:	20004b69 	.word	0x20004b69
20003734:	20004b69 	.word	0x20004b69
20003738:	20004b69 	.word	0x20004b69
2000373c:	20004b69 	.word	0x20004b69
20003740:	20003a29 	.word	0x20003a29
20003744:	20004b69 	.word	0x20004b69
20003748:	20004b69 	.word	0x20004b69
2000374c:	20004b69 	.word	0x20004b69
20003750:	20004b69 	.word	0x20004b69
20003754:	20004b69 	.word	0x20004b69
20003758:	20004b69 	.word	0x20004b69
2000375c:	20004b69 	.word	0x20004b69
20003760:	20004b69 	.word	0x20004b69
20003764:	20004b69 	.word	0x20004b69
20003768:	20004b69 	.word	0x20004b69
2000376c:	20004b69 	.word	0x20004b69
20003770:	20004b69 	.word	0x20004b69
20003774:	20004b69 	.word	0x20004b69
20003778:	20004b69 	.word	0x20004b69
2000377c:	20004b69 	.word	0x20004b69
20003780:	20003a95 	.word	0x20003a95
20003784:	687b      	ldr	r3, [r7, #4]
20003786:	2b40      	cmp	r3, #64	@ 0x40
20003788:	f000 81fb 	beq.w	20003b82 <HAL_RCCEx_GetPeriphCLKFreq+0x686>
      }
      break;

    default:
      /* Nothing to do, frequency is by default set to 0 */
      break;
2000378c:	f001 b9ec 	b.w	20004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
      clocksource = __HAL_RCC_GET_FMC_SOURCE();
20003790:	4ba1      	ldr	r3, [pc, #644]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
20003792:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
20003796:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
2000379a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
2000379e:	d004      	beq.n	200037aa <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
200037a0:	4b9d      	ldr	r3, [pc, #628]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
200037a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
200037a4:	f003 0303 	and.w	r3, r3, #3
200037a8:	e001      	b.n	200037ae <HAL_RCCEx_GetPeriphCLKFreq+0x2b2>
200037aa:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
200037ae:	613b      	str	r3, [r7, #16]
      switch (clocksource)
200037b0:	693b      	ldr	r3, [r7, #16]
200037b2:	2b03      	cmp	r3, #3
200037b4:	d80e      	bhi.n	200037d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
200037b6:	693b      	ldr	r3, [r7, #16]
200037b8:	2b03      	cmp	r3, #3
200037ba:	d844      	bhi.n	20003846 <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
200037bc:	a201      	add	r2, pc, #4	@ (adr r2, 200037c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
200037be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200037c2:	bf00      	nop
200037c4:	200037df 	.word	0x200037df
200037c8:	200037e7 	.word	0x200037e7
200037cc:	200037fb 	.word	0x200037fb
200037d0:	2000380f 	.word	0x2000380f
200037d4:	693b      	ldr	r3, [r7, #16]
200037d6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
200037da:	d02e      	beq.n	2000383a <HAL_RCCEx_GetPeriphCLKFreq+0x33e>
          break;
200037dc:	e033      	b.n	20003846 <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
          frequency = HAL_RCC_GetHCLKFreq();
200037de:	f7fe fb47 	bl	20001e70 <HAL_RCC_GetHCLKFreq>
200037e2:	6178      	str	r0, [r7, #20]
          break;
200037e4:	e039      	b.n	2000385a <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
200037e6:	4b8c      	ldr	r3, [pc, #560]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
200037e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200037ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
200037ee:	2b00      	cmp	r3, #0
200037f0:	d02c      	beq.n	2000384c <HAL_RCCEx_GetPeriphCLKFreq+0x350>
            frequency = HAL_RCC_GetPLL1QFreq();
200037f2:	f7fe fbb9 	bl	20001f68 <HAL_RCC_GetPLL1QFreq>
200037f6:	6178      	str	r0, [r7, #20]
          break;
200037f8:	e028      	b.n	2000384c <HAL_RCCEx_GetPeriphCLKFreq+0x350>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
200037fa:	4b87      	ldr	r3, [pc, #540]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
200037fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200037fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20003802:	2b00      	cmp	r3, #0
20003804:	d025      	beq.n	20003852 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
            frequency = HAL_RCC_GetPLL2RFreq();
20003806:	f7fe fbf1 	bl	20001fec <HAL_RCC_GetPLL2RFreq>
2000380a:	6178      	str	r0, [r7, #20]
          break;
2000380c:	e021      	b.n	20003852 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
2000380e:	4b82      	ldr	r3, [pc, #520]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
20003810:	681b      	ldr	r3, [r3, #0]
20003812:	f003 0304 	and.w	r3, r3, #4
20003816:	2b00      	cmp	r3, #0
20003818:	d01e      	beq.n	20003858 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
2000381a:	4b7f      	ldr	r3, [pc, #508]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
2000381c:	681b      	ldr	r3, [r3, #0]
2000381e:	f003 0320 	and.w	r3, r3, #32
20003822:	2b00      	cmp	r3, #0
20003824:	d018      	beq.n	20003858 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20003826:	4b7c      	ldr	r3, [pc, #496]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
20003828:	681b      	ldr	r3, [r3, #0]
2000382a:	08db      	lsrs	r3, r3, #3
2000382c:	f003 0303 	and.w	r3, r3, #3
20003830:	4a7a      	ldr	r2, [pc, #488]	@ (20003a1c <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
20003832:	fa22 f303 	lsr.w	r3, r2, r3
20003836:	617b      	str	r3, [r7, #20]
          break;
20003838:	e00e      	b.n	20003858 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
2000383a:	f7fe fb19 	bl	20001e70 <HAL_RCC_GetHCLKFreq>
2000383e:	4603      	mov	r3, r0
20003840:	089b      	lsrs	r3, r3, #2
20003842:	617b      	str	r3, [r7, #20]
          break;
20003844:	e009      	b.n	2000385a <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          break;
20003846:	bf00      	nop
20003848:	f001 b993 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
2000384c:	bf00      	nop
2000384e:	f001 b990 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003852:	bf00      	nop
20003854:	f001 b98d 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003858:	bf00      	nop
      break;
2000385a:	f001 b98a 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_XSPI1_SOURCE();
2000385e:	4b6e      	ldr	r3, [pc, #440]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
20003860:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
20003864:	f003 0370 	and.w	r3, r3, #112	@ 0x70
20003868:	2b40      	cmp	r3, #64	@ 0x40
2000386a:	d004      	beq.n	20003876 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
2000386c:	4b6a      	ldr	r3, [pc, #424]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
2000386e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20003870:	f003 0330 	and.w	r3, r3, #48	@ 0x30
20003874:	e000      	b.n	20003878 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
20003876:	2340      	movs	r3, #64	@ 0x40
20003878:	613b      	str	r3, [r7, #16]
      switch (clocksource)
2000387a:	693b      	ldr	r3, [r7, #16]
2000387c:	2b40      	cmp	r3, #64	@ 0x40
2000387e:	d027      	beq.n	200038d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
20003880:	693b      	ldr	r3, [r7, #16]
20003882:	2b40      	cmp	r3, #64	@ 0x40
20003884:	d82a      	bhi.n	200038dc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
20003886:	693b      	ldr	r3, [r7, #16]
20003888:	2b20      	cmp	r3, #32
2000388a:	d017      	beq.n	200038bc <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
2000388c:	693b      	ldr	r3, [r7, #16]
2000388e:	2b20      	cmp	r3, #32
20003890:	d824      	bhi.n	200038dc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
20003892:	693b      	ldr	r3, [r7, #16]
20003894:	2b00      	cmp	r3, #0
20003896:	d003      	beq.n	200038a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3a4>
20003898:	693b      	ldr	r3, [r7, #16]
2000389a:	2b10      	cmp	r3, #16
2000389c:	d004      	beq.n	200038a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
          break;
2000389e:	e01d      	b.n	200038dc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
          frequency = HAL_RCC_GetHCLKFreq();
200038a0:	f7fe fae6 	bl	20001e70 <HAL_RCC_GetHCLKFreq>
200038a4:	6178      	str	r0, [r7, #20]
          break;
200038a6:	e020      	b.n	200038ea <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
200038a8:	4b5b      	ldr	r3, [pc, #364]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
200038aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200038ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
200038b0:	2b00      	cmp	r3, #0
200038b2:	d016      	beq.n	200038e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
            frequency = HAL_RCC_GetPLL2SFreq();
200038b4:	f7fe fbb0 	bl	20002018 <HAL_RCC_GetPLL2SFreq>
200038b8:	6178      	str	r0, [r7, #20]
          break;
200038ba:	e012      	b.n	200038e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
200038bc:	4b56      	ldr	r3, [pc, #344]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
200038be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200038c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
200038c4:	2b00      	cmp	r3, #0
200038c6:	d00f      	beq.n	200038e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
            frequency = HAL_RCC_GetPLL2TFreq();
200038c8:	f7fe fbbc 	bl	20002044 <HAL_RCC_GetPLL2TFreq>
200038cc:	6178      	str	r0, [r7, #20]
          break;
200038ce:	e00b      	b.n	200038e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
200038d0:	f7fe face 	bl	20001e70 <HAL_RCC_GetHCLKFreq>
200038d4:	4603      	mov	r3, r0
200038d6:	089b      	lsrs	r3, r3, #2
200038d8:	617b      	str	r3, [r7, #20]
          break;
200038da:	e006      	b.n	200038ea <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
          break;
200038dc:	bf00      	nop
200038de:	f001 b948 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200038e2:	bf00      	nop
200038e4:	f001 b945 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200038e8:	bf00      	nop
      break;
200038ea:	f001 b942 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_XSPI2_SOURCE();
200038ee:	4b4a      	ldr	r3, [pc, #296]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
200038f0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
200038f4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
200038f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
200038fc:	d004      	beq.n	20003908 <HAL_RCCEx_GetPeriphCLKFreq+0x40c>
200038fe:	4b46      	ldr	r3, [pc, #280]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
20003900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20003902:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
20003906:	e001      	b.n	2000390c <HAL_RCCEx_GetPeriphCLKFreq+0x410>
20003908:	f44f 6380 	mov.w	r3, #1024	@ 0x400
2000390c:	613b      	str	r3, [r7, #16]
      switch (clocksource)
2000390e:	693b      	ldr	r3, [r7, #16]
20003910:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20003914:	d028      	beq.n	20003968 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
20003916:	693b      	ldr	r3, [r7, #16]
20003918:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2000391c:	d82a      	bhi.n	20003974 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
2000391e:	693b      	ldr	r3, [r7, #16]
20003920:	2b80      	cmp	r3, #128	@ 0x80
20003922:	d017      	beq.n	20003954 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
20003924:	693b      	ldr	r3, [r7, #16]
20003926:	2b80      	cmp	r3, #128	@ 0x80
20003928:	d824      	bhi.n	20003974 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
2000392a:	693b      	ldr	r3, [r7, #16]
2000392c:	2b00      	cmp	r3, #0
2000392e:	d003      	beq.n	20003938 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
20003930:	693b      	ldr	r3, [r7, #16]
20003932:	2b40      	cmp	r3, #64	@ 0x40
20003934:	d004      	beq.n	20003940 <HAL_RCCEx_GetPeriphCLKFreq+0x444>
          break;
20003936:	e01d      	b.n	20003974 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          frequency = HAL_RCC_GetHCLKFreq();
20003938:	f7fe fa9a 	bl	20001e70 <HAL_RCC_GetHCLKFreq>
2000393c:	6178      	str	r0, [r7, #20]
          break;
2000393e:	e020      	b.n	20003982 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
20003940:	4b35      	ldr	r3, [pc, #212]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
20003942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003944:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
20003948:	2b00      	cmp	r3, #0
2000394a:	d016      	beq.n	2000397a <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HAL_RCC_GetPLL2SFreq();
2000394c:	f7fe fb64 	bl	20002018 <HAL_RCC_GetPLL2SFreq>
20003950:	6178      	str	r0, [r7, #20]
          break;
20003952:	e012      	b.n	2000397a <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
20003954:	4b30      	ldr	r3, [pc, #192]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
20003956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003958:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
2000395c:	2b00      	cmp	r3, #0
2000395e:	d00f      	beq.n	20003980 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
            frequency = HAL_RCC_GetPLL2TFreq();
20003960:	f7fe fb70 	bl	20002044 <HAL_RCC_GetPLL2TFreq>
20003964:	6178      	str	r0, [r7, #20]
          break;
20003966:	e00b      	b.n	20003980 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
20003968:	f7fe fa82 	bl	20001e70 <HAL_RCC_GetHCLKFreq>
2000396c:	4603      	mov	r3, r0
2000396e:	089b      	lsrs	r3, r3, #2
20003970:	617b      	str	r3, [r7, #20]
          break;
20003972:	e006      	b.n	20003982 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          break;
20003974:	bf00      	nop
20003976:	f001 b8fc 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
2000397a:	bf00      	nop
2000397c:	f001 b8f9 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003980:	bf00      	nop
      break;
20003982:	f001 b8f6 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_CLKP_SOURCE();
20003986:	4b24      	ldr	r3, [pc, #144]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
20003988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
2000398a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
2000398e:	613b      	str	r3, [r7, #16]
      switch (clocksource)
20003990:	693b      	ldr	r3, [r7, #16]
20003992:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20003996:	d02a      	beq.n	200039ee <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
20003998:	693b      	ldr	r3, [r7, #16]
2000399a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
2000399e:	d82f      	bhi.n	20003a00 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
200039a0:	693b      	ldr	r3, [r7, #16]
200039a2:	2b00      	cmp	r3, #0
200039a4:	d004      	beq.n	200039b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
200039a6:	693b      	ldr	r3, [r7, #16]
200039a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
200039ac:	d016      	beq.n	200039dc <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>
          break;
200039ae:	e027      	b.n	20003a00 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
200039b0:	4b19      	ldr	r3, [pc, #100]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
200039b2:	681b      	ldr	r3, [r3, #0]
200039b4:	f003 0304 	and.w	r3, r3, #4
200039b8:	2b00      	cmp	r3, #0
200039ba:	d024      	beq.n	20003a06 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
200039bc:	4b16      	ldr	r3, [pc, #88]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
200039be:	681b      	ldr	r3, [r3, #0]
200039c0:	f003 0320 	and.w	r3, r3, #32
200039c4:	2b00      	cmp	r3, #0
200039c6:	d01e      	beq.n	20003a06 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
200039c8:	4b13      	ldr	r3, [pc, #76]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
200039ca:	681b      	ldr	r3, [r3, #0]
200039cc:	08db      	lsrs	r3, r3, #3
200039ce:	f003 0303 	and.w	r3, r3, #3
200039d2:	4a12      	ldr	r2, [pc, #72]	@ (20003a1c <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
200039d4:	fa22 f303 	lsr.w	r3, r2, r3
200039d8:	617b      	str	r3, [r7, #20]
          break;
200039da:	e014      	b.n	20003a06 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
200039dc:	4b0e      	ldr	r3, [pc, #56]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
200039de:	681b      	ldr	r3, [r3, #0]
200039e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
200039e4:	2b00      	cmp	r3, #0
200039e6:	d011      	beq.n	20003a0c <HAL_RCCEx_GetPeriphCLKFreq+0x510>
            frequency = CSI_VALUE;
200039e8:	4b0d      	ldr	r3, [pc, #52]	@ (20003a20 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
200039ea:	617b      	str	r3, [r7, #20]
          break;
200039ec:	e00e      	b.n	20003a0c <HAL_RCCEx_GetPeriphCLKFreq+0x510>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
200039ee:	4b0a      	ldr	r3, [pc, #40]	@ (20003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
200039f0:	681b      	ldr	r3, [r3, #0]
200039f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
200039f6:	2b00      	cmp	r3, #0
200039f8:	d00b      	beq.n	20003a12 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
            frequency = HSE_VALUE;
200039fa:	4b0a      	ldr	r3, [pc, #40]	@ (20003a24 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
200039fc:	617b      	str	r3, [r7, #20]
          break;
200039fe:	e008      	b.n	20003a12 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          break;
20003a00:	bf00      	nop
20003a02:	f001 b8b6 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003a06:	bf00      	nop
20003a08:	f001 b8b3 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003a0c:	bf00      	nop
20003a0e:	f001 b8b0 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003a12:	bf00      	nop
      break;
20003a14:	f001 b8ad 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
20003a18:	58024400 	.word	0x58024400
20003a1c:	03d09000 	.word	0x03d09000
20003a20:	003d0900 	.word	0x003d0900
20003a24:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_ADC_SOURCE();
20003a28:	4b9a      	ldr	r3, [pc, #616]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003a2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20003a2c:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
20003a30:	613b      	str	r3, [r7, #16]
      switch (clocksource)
20003a32:	693b      	ldr	r3, [r7, #16]
20003a34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
20003a38:	d01f      	beq.n	20003a7a <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
20003a3a:	693b      	ldr	r3, [r7, #16]
20003a3c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
20003a40:	d81f      	bhi.n	20003a82 <HAL_RCCEx_GetPeriphCLKFreq+0x586>
20003a42:	693b      	ldr	r3, [r7, #16]
20003a44:	2b00      	cmp	r3, #0
20003a46:	d004      	beq.n	20003a52 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
20003a48:	693b      	ldr	r3, [r7, #16]
20003a4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
20003a4e:	d00a      	beq.n	20003a66 <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
          break;
20003a50:	e017      	b.n	20003a82 <HAL_RCCEx_GetPeriphCLKFreq+0x586>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
20003a52:	4b90      	ldr	r3, [pc, #576]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003a56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20003a5a:	2b00      	cmp	r3, #0
20003a5c:	d014      	beq.n	20003a88 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
            frequency = HAL_RCC_GetPLL2PFreq();
20003a5e:	f7fe fa99 	bl	20001f94 <HAL_RCC_GetPLL2PFreq>
20003a62:	6178      	str	r0, [r7, #20]
          break;
20003a64:	e010      	b.n	20003a88 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
20003a66:	4b8b      	ldr	r3, [pc, #556]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003a6a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20003a6e:	2b00      	cmp	r3, #0
20003a70:	d00d      	beq.n	20003a8e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HAL_RCC_GetPLL3RFreq();
20003a72:	f7fe fb2b 	bl	200020cc <HAL_RCC_GetPLL3RFreq>
20003a76:	6178      	str	r0, [r7, #20]
          break;
20003a78:	e009      	b.n	20003a8e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          frequency = RCC_GetCLKPFreq();
20003a7a:	f001 f895 	bl	20004ba8 <RCC_GetCLKPFreq>
20003a7e:	6178      	str	r0, [r7, #20]
          break;
20003a80:	e006      	b.n	20003a90 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
          break;
20003a82:	bf00      	nop
20003a84:	f001 b875 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003a88:	bf00      	nop
20003a8a:	f001 b872 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003a8e:	bf00      	nop
      break;
20003a90:	f001 b86f 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_ADF1_SOURCE();
20003a94:	4b7f      	ldr	r3, [pc, #508]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003a96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20003a98:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
20003a9c:	613b      	str	r3, [r7, #16]
      switch (clocksource)
20003a9e:	693b      	ldr	r3, [r7, #16]
20003aa0:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
20003aa4:	d048      	beq.n	20003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
20003aa6:	693b      	ldr	r3, [r7, #16]
20003aa8:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
20003aac:	d85a      	bhi.n	20003b64 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
20003aae:	693b      	ldr	r3, [r7, #16]
20003ab0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20003ab4:	d037      	beq.n	20003b26 <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
20003ab6:	693b      	ldr	r3, [r7, #16]
20003ab8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20003abc:	d852      	bhi.n	20003b64 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
20003abe:	693b      	ldr	r3, [r7, #16]
20003ac0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20003ac4:	d02b      	beq.n	20003b1e <HAL_RCCEx_GetPeriphCLKFreq+0x622>
20003ac6:	693b      	ldr	r3, [r7, #16]
20003ac8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20003acc:	d84a      	bhi.n	20003b64 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
20003ace:	693b      	ldr	r3, [r7, #16]
20003ad0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20003ad4:	d019      	beq.n	20003b0a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
20003ad6:	693b      	ldr	r3, [r7, #16]
20003ad8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20003adc:	d842      	bhi.n	20003b64 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
20003ade:	693b      	ldr	r3, [r7, #16]
20003ae0:	2b00      	cmp	r3, #0
20003ae2:	d004      	beq.n	20003aee <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
20003ae4:	693b      	ldr	r3, [r7, #16]
20003ae6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
20003aea:	d004      	beq.n	20003af6 <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
          break;
20003aec:	e03a      	b.n	20003b64 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          frequency = HAL_RCC_GetHCLKFreq();
20003aee:	f7fe f9bf 	bl	20001e70 <HAL_RCC_GetHCLKFreq>
20003af2:	6178      	str	r0, [r7, #20]
          break;
20003af4:	e043      	b.n	20003b7e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
20003af6:	4b67      	ldr	r3, [pc, #412]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003afa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20003afe:	2b00      	cmp	r3, #0
20003b00:	d033      	beq.n	20003b6a <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            frequency = HAL_RCC_GetPLL2PFreq();
20003b02:	f7fe fa47 	bl	20001f94 <HAL_RCC_GetPLL2PFreq>
20003b06:	6178      	str	r0, [r7, #20]
          break;
20003b08:	e02f      	b.n	20003b6a <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
20003b0a:	4b62      	ldr	r3, [pc, #392]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003b0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20003b12:	2b00      	cmp	r3, #0
20003b14:	d02c      	beq.n	20003b70 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HAL_RCC_GetPLL3PFreq();
20003b16:	f7fe faad 	bl	20002074 <HAL_RCC_GetPLL3PFreq>
20003b1a:	6178      	str	r0, [r7, #20]
          break;
20003b1c:	e028      	b.n	20003b70 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          frequency = EXTERNAL_CLOCK_VALUE;
20003b1e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
20003b22:	617b      	str	r3, [r7, #20]
          break;
20003b24:	e02b      	b.n	20003b7e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
20003b26:	4b5b      	ldr	r3, [pc, #364]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003b28:	681b      	ldr	r3, [r3, #0]
20003b2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20003b2e:	2b00      	cmp	r3, #0
20003b30:	d021      	beq.n	20003b76 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
            frequency = CSI_VALUE;
20003b32:	4b59      	ldr	r3, [pc, #356]	@ (20003c98 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
20003b34:	617b      	str	r3, [r7, #20]
          break;
20003b36:	e01e      	b.n	20003b76 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
20003b38:	4b56      	ldr	r3, [pc, #344]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003b3a:	681b      	ldr	r3, [r3, #0]
20003b3c:	f003 0304 	and.w	r3, r3, #4
20003b40:	2b00      	cmp	r3, #0
20003b42:	d01b      	beq.n	20003b7c <HAL_RCCEx_GetPeriphCLKFreq+0x680>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
20003b44:	4b53      	ldr	r3, [pc, #332]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003b46:	681b      	ldr	r3, [r3, #0]
20003b48:	f003 0320 	and.w	r3, r3, #32
20003b4c:	2b00      	cmp	r3, #0
20003b4e:	d015      	beq.n	20003b7c <HAL_RCCEx_GetPeriphCLKFreq+0x680>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20003b50:	4b50      	ldr	r3, [pc, #320]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003b52:	681b      	ldr	r3, [r3, #0]
20003b54:	08db      	lsrs	r3, r3, #3
20003b56:	f003 0303 	and.w	r3, r3, #3
20003b5a:	4a50      	ldr	r2, [pc, #320]	@ (20003c9c <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
20003b5c:	fa22 f303 	lsr.w	r3, r2, r3
20003b60:	617b      	str	r3, [r7, #20]
          break;
20003b62:	e00b      	b.n	20003b7c <HAL_RCCEx_GetPeriphCLKFreq+0x680>
          break;
20003b64:	bf00      	nop
20003b66:	f001 b804 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003b6a:	bf00      	nop
20003b6c:	f001 b801 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003b70:	bf00      	nop
20003b72:	f000 bffe 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003b76:	bf00      	nop
20003b78:	f000 bffb 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003b7c:	bf00      	nop
      break;
20003b7e:	f000 bff8 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_CEC_SOURCE();
20003b82:	4b44      	ldr	r3, [pc, #272]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003b84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003b86:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
20003b8a:	613b      	str	r3, [r7, #16]
      switch (clocksource)
20003b8c:	693b      	ldr	r3, [r7, #16]
20003b8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20003b92:	d01f      	beq.n	20003bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
20003b94:	693b      	ldr	r3, [r7, #16]
20003b96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20003b9a:	d824      	bhi.n	20003be6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ea>
20003b9c:	693b      	ldr	r3, [r7, #16]
20003b9e:	2b00      	cmp	r3, #0
20003ba0:	d004      	beq.n	20003bac <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
20003ba2:	693b      	ldr	r3, [r7, #16]
20003ba4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20003ba8:	d00a      	beq.n	20003bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
          break;
20003baa:	e01c      	b.n	20003be6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ea>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
20003bac:	4b39      	ldr	r3, [pc, #228]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003bae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20003bb0:	f003 0302 	and.w	r3, r3, #2
20003bb4:	2b00      	cmp	r3, #0
20003bb6:	d019      	beq.n	20003bec <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
            frequency = LSE_VALUE;
20003bb8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20003bbc:	617b      	str	r3, [r7, #20]
          break;
20003bbe:	e015      	b.n	20003bec <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
20003bc0:	4b34      	ldr	r3, [pc, #208]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003bc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003bc4:	f003 0302 	and.w	r3, r3, #2
20003bc8:	2b00      	cmp	r3, #0
20003bca:	d012      	beq.n	20003bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
            frequency = LSI_VALUE;
20003bcc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20003bd0:	617b      	str	r3, [r7, #20]
          break;
20003bd2:	e00e      	b.n	20003bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
20003bd4:	4b2f      	ldr	r3, [pc, #188]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003bd6:	681b      	ldr	r3, [r3, #0]
20003bd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20003bdc:	2b00      	cmp	r3, #0
20003bde:	d00b      	beq.n	20003bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
            frequency = CSI_VALUE;
20003be0:	4b2d      	ldr	r3, [pc, #180]	@ (20003c98 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
20003be2:	617b      	str	r3, [r7, #20]
          break;
20003be4:	e008      	b.n	20003bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
          break;
20003be6:	bf00      	nop
20003be8:	f000 bfc3 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003bec:	bf00      	nop
20003bee:	f000 bfc0 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003bf2:	bf00      	nop
20003bf4:	f000 bfbd 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003bf8:	bf00      	nop
      break;
20003bfa:	f000 bfba 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_ETH1REF_SOURCE();
20003bfe:	4b25      	ldr	r3, [pc, #148]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20003c02:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
20003c06:	613b      	str	r3, [r7, #16]
      switch (clocksource)
20003c08:	693b      	ldr	r3, [r7, #16]
20003c0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20003c0e:	d014      	beq.n	20003c3a <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
20003c10:	693b      	ldr	r3, [r7, #16]
20003c12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20003c16:	d834      	bhi.n	20003c82 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
20003c18:	693b      	ldr	r3, [r7, #16]
20003c1a:	2b00      	cmp	r3, #0
20003c1c:	d034      	beq.n	20003c88 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
20003c1e:	693b      	ldr	r3, [r7, #16]
20003c20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20003c24:	d000      	beq.n	20003c28 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
          break;
20003c26:	e02c      	b.n	20003c82 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
20003c28:	4b1a      	ldr	r3, [pc, #104]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003c2a:	681b      	ldr	r3, [r3, #0]
20003c2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20003c30:	2b00      	cmp	r3, #0
20003c32:	d02c      	beq.n	20003c8e <HAL_RCCEx_GetPeriphCLKFreq+0x792>
            frequency = HSE_VALUE;
20003c34:	4b1a      	ldr	r3, [pc, #104]	@ (20003ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
20003c36:	617b      	str	r3, [r7, #20]
          break;
20003c38:	e029      	b.n	20003c8e <HAL_RCCEx_GetPeriphCLKFreq+0x792>
          ethclocksource = __HAL_RCC_GET_ETH1PHY_SOURCE();
20003c3a:	4b16      	ldr	r3, [pc, #88]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20003c3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20003c42:	60bb      	str	r3, [r7, #8]
          switch (ethclocksource)
20003c44:	68bb      	ldr	r3, [r7, #8]
20003c46:	2b00      	cmp	r3, #0
20003c48:	d004      	beq.n	20003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
20003c4a:	68bb      	ldr	r3, [r7, #8]
20003c4c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20003c50:	d009      	beq.n	20003c66 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
              break;
20003c52:	e015      	b.n	20003c80 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
              if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
20003c54:	4b0f      	ldr	r3, [pc, #60]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003c56:	681b      	ldr	r3, [r3, #0]
20003c58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20003c5c:	2b00      	cmp	r3, #0
20003c5e:	d00c      	beq.n	20003c7a <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
                frequency = HSE_VALUE;
20003c60:	4b0f      	ldr	r3, [pc, #60]	@ (20003ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
20003c62:	617b      	str	r3, [r7, #20]
              break;
20003c64:	e009      	b.n	20003c7a <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
              if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
20003c66:	4b0b      	ldr	r3, [pc, #44]	@ (20003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
20003c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003c6a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
20003c6e:	2b00      	cmp	r3, #0
20003c70:	d005      	beq.n	20003c7e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
                frequency = HAL_RCC_GetPLL3SFreq();
20003c72:	f7fe fa41 	bl	200020f8 <HAL_RCC_GetPLL3SFreq>
20003c76:	6178      	str	r0, [r7, #20]
              break;
20003c78:	e001      	b.n	20003c7e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
              break;
20003c7a:	bf00      	nop
20003c7c:	e008      	b.n	20003c90 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
              break;
20003c7e:	bf00      	nop
          break;
20003c80:	e006      	b.n	20003c90 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
          break;
20003c82:	bf00      	nop
20003c84:	f000 bf75 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003c88:	bf00      	nop
20003c8a:	f000 bf72 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003c8e:	bf00      	nop
      break;
20003c90:	f000 bf6f 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
20003c94:	58024400 	.word	0x58024400
20003c98:	003d0900 	.word	0x003d0900
20003c9c:	03d09000 	.word	0x03d09000
20003ca0:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_ETH1PHY_SOURCE();
20003ca4:	4b87      	ldr	r3, [pc, #540]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003ca6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20003ca8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20003cac:	613b      	str	r3, [r7, #16]
      switch (clocksource)
20003cae:	693b      	ldr	r3, [r7, #16]
20003cb0:	2b00      	cmp	r3, #0
20003cb2:	d004      	beq.n	20003cbe <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
20003cb4:	693b      	ldr	r3, [r7, #16]
20003cb6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20003cba:	d009      	beq.n	20003cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          break;
20003cbc:	e016      	b.n	20003cec <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
20003cbe:	4b81      	ldr	r3, [pc, #516]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003cc0:	681b      	ldr	r3, [r3, #0]
20003cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20003cc6:	2b00      	cmp	r3, #0
20003cc8:	d00c      	beq.n	20003ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
            frequency = HSE_VALUE;
20003cca:	4b7f      	ldr	r3, [pc, #508]	@ (20003ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x9cc>)
20003ccc:	617b      	str	r3, [r7, #20]
          break;
20003cce:	e009      	b.n	20003ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
20003cd0:	4b7c      	ldr	r3, [pc, #496]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003cd4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
20003cd8:	2b00      	cmp	r3, #0
20003cda:	d006      	beq.n	20003cea <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = HAL_RCC_GetPLL3SFreq();
20003cdc:	f7fe fa0c 	bl	200020f8 <HAL_RCC_GetPLL3SFreq>
20003ce0:	6178      	str	r0, [r7, #20]
          break;
20003ce2:	e002      	b.n	20003cea <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
20003ce4:	bf00      	nop
20003ce6:	f000 bf44 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003cea:	bf00      	nop
      break;
20003cec:	f000 bf41 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_FDCAN_SOURCE();
20003cf0:	4b74      	ldr	r3, [pc, #464]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003cf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003cf4:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
20003cf8:	613b      	str	r3, [r7, #16]
      switch (clocksource)
20003cfa:	693b      	ldr	r3, [r7, #16]
20003cfc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
20003d00:	d01e      	beq.n	20003d40 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
20003d02:	693b      	ldr	r3, [r7, #16]
20003d04:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
20003d08:	d824      	bhi.n	20003d54 <HAL_RCCEx_GetPeriphCLKFreq+0x858>
20003d0a:	693b      	ldr	r3, [r7, #16]
20003d0c:	2b00      	cmp	r3, #0
20003d0e:	d004      	beq.n	20003d1a <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
20003d10:	693b      	ldr	r3, [r7, #16]
20003d12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20003d16:	d009      	beq.n	20003d2c <HAL_RCCEx_GetPeriphCLKFreq+0x830>
          break;
20003d18:	e01c      	b.n	20003d54 <HAL_RCCEx_GetPeriphCLKFreq+0x858>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
20003d1a:	4b6a      	ldr	r3, [pc, #424]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003d1c:	681b      	ldr	r3, [r3, #0]
20003d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20003d22:	2b00      	cmp	r3, #0
20003d24:	d019      	beq.n	20003d5a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
            frequency = HSE_VALUE;
20003d26:	4b68      	ldr	r3, [pc, #416]	@ (20003ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x9cc>)
20003d28:	617b      	str	r3, [r7, #20]
          break;
20003d2a:	e016      	b.n	20003d5a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
20003d2c:	4b65      	ldr	r3, [pc, #404]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003d30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20003d34:	2b00      	cmp	r3, #0
20003d36:	d013      	beq.n	20003d60 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
            frequency = HAL_RCC_GetPLL1QFreq();
20003d38:	f7fe f916 	bl	20001f68 <HAL_RCC_GetPLL1QFreq>
20003d3c:	6178      	str	r0, [r7, #20]
          break;
20003d3e:	e00f      	b.n	20003d60 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
20003d40:	4b60      	ldr	r3, [pc, #384]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003d44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20003d48:	2b00      	cmp	r3, #0
20003d4a:	d00c      	beq.n	20003d66 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
            frequency = HAL_RCC_GetPLL2PFreq();
20003d4c:	f7fe f922 	bl	20001f94 <HAL_RCC_GetPLL2PFreq>
20003d50:	6178      	str	r0, [r7, #20]
          break;
20003d52:	e008      	b.n	20003d66 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          break;
20003d54:	bf00      	nop
20003d56:	f000 bf0c 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003d5a:	bf00      	nop
20003d5c:	f000 bf09 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003d60:	bf00      	nop
20003d62:	f000 bf06 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003d66:	bf00      	nop
      break;
20003d68:	f000 bf03 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_I2C23_SOURCE();
20003d6c:	4b55      	ldr	r3, [pc, #340]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003d6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003d70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
20003d74:	613b      	str	r3, [r7, #16]
      switch (clocksource)
20003d76:	693b      	ldr	r3, [r7, #16]
20003d78:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20003d7c:	d037      	beq.n	20003dee <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
20003d7e:	693b      	ldr	r3, [r7, #16]
20003d80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20003d84:	d83c      	bhi.n	20003e00 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
20003d86:	693b      	ldr	r3, [r7, #16]
20003d88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20003d8c:	d019      	beq.n	20003dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
20003d8e:	693b      	ldr	r3, [r7, #16]
20003d90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20003d94:	d834      	bhi.n	20003e00 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
20003d96:	693b      	ldr	r3, [r7, #16]
20003d98:	2b00      	cmp	r3, #0
20003d9a:	d004      	beq.n	20003da6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
20003d9c:	693b      	ldr	r3, [r7, #16]
20003d9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20003da2:	d004      	beq.n	20003dae <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
          break;
20003da4:	e02c      	b.n	20003e00 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
          frequency = HAL_RCC_GetPCLK1Freq();
20003da6:	f7fe f88b 	bl	20001ec0 <HAL_RCC_GetPCLK1Freq>
20003daa:	6178      	str	r0, [r7, #20]
          break;
20003dac:	e032      	b.n	20003e14 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
20003dae:	4b45      	ldr	r3, [pc, #276]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003db2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20003db6:	2b00      	cmp	r3, #0
20003db8:	d025      	beq.n	20003e06 <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
            frequency = HAL_RCC_GetPLL3RFreq();
20003dba:	f7fe f987 	bl	200020cc <HAL_RCC_GetPLL3RFreq>
20003dbe:	6178      	str	r0, [r7, #20]
          break;
20003dc0:	e021      	b.n	20003e06 <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
20003dc2:	4b40      	ldr	r3, [pc, #256]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003dc4:	681b      	ldr	r3, [r3, #0]
20003dc6:	f003 0304 	and.w	r3, r3, #4
20003dca:	2b00      	cmp	r3, #0
20003dcc:	d01e      	beq.n	20003e0c <HAL_RCCEx_GetPeriphCLKFreq+0x910>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
20003dce:	4b3d      	ldr	r3, [pc, #244]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003dd0:	681b      	ldr	r3, [r3, #0]
20003dd2:	f003 0320 	and.w	r3, r3, #32
20003dd6:	2b00      	cmp	r3, #0
20003dd8:	d018      	beq.n	20003e0c <HAL_RCCEx_GetPeriphCLKFreq+0x910>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20003dda:	4b3a      	ldr	r3, [pc, #232]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003ddc:	681b      	ldr	r3, [r3, #0]
20003dde:	08db      	lsrs	r3, r3, #3
20003de0:	f003 0303 	and.w	r3, r3, #3
20003de4:	4a39      	ldr	r2, [pc, #228]	@ (20003ecc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>)
20003de6:	fa22 f303 	lsr.w	r3, r2, r3
20003dea:	617b      	str	r3, [r7, #20]
          break;
20003dec:	e00e      	b.n	20003e0c <HAL_RCCEx_GetPeriphCLKFreq+0x910>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
20003dee:	4b35      	ldr	r3, [pc, #212]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003df0:	681b      	ldr	r3, [r3, #0]
20003df2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20003df6:	2b00      	cmp	r3, #0
20003df8:	d00b      	beq.n	20003e12 <HAL_RCCEx_GetPeriphCLKFreq+0x916>
            frequency = CSI_VALUE;
20003dfa:	4b35      	ldr	r3, [pc, #212]	@ (20003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>)
20003dfc:	617b      	str	r3, [r7, #20]
          break;
20003dfe:	e008      	b.n	20003e12 <HAL_RCCEx_GetPeriphCLKFreq+0x916>
          break;
20003e00:	bf00      	nop
20003e02:	f000 beb6 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003e06:	bf00      	nop
20003e08:	f000 beb3 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003e0c:	bf00      	nop
20003e0e:	f000 beb0 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003e12:	bf00      	nop
      break;
20003e14:	f000 bead 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_I2C1_I3C1_SOURCE();
20003e18:	4b2a      	ldr	r3, [pc, #168]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003e1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003e1c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
20003e20:	613b      	str	r3, [r7, #16]
      switch (clocksource)
20003e22:	693b      	ldr	r3, [r7, #16]
20003e24:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
20003e28:	d037      	beq.n	20003e9a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
20003e2a:	693b      	ldr	r3, [r7, #16]
20003e2c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
20003e30:	d83c      	bhi.n	20003eac <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
20003e32:	693b      	ldr	r3, [r7, #16]
20003e34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20003e38:	d019      	beq.n	20003e6e <HAL_RCCEx_GetPeriphCLKFreq+0x972>
20003e3a:	693b      	ldr	r3, [r7, #16]
20003e3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20003e40:	d834      	bhi.n	20003eac <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
20003e42:	693b      	ldr	r3, [r7, #16]
20003e44:	2b00      	cmp	r3, #0
20003e46:	d004      	beq.n	20003e52 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
20003e48:	693b      	ldr	r3, [r7, #16]
20003e4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20003e4e:	d004      	beq.n	20003e5a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          break;
20003e50:	e02c      	b.n	20003eac <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetPCLK1Freq();
20003e52:	f7fe f835 	bl	20001ec0 <HAL_RCC_GetPCLK1Freq>
20003e56:	6178      	str	r0, [r7, #20]
          break;
20003e58:	e032      	b.n	20003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
20003e5a:	4b1a      	ldr	r3, [pc, #104]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003e5e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20003e62:	2b00      	cmp	r3, #0
20003e64:	d025      	beq.n	20003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
            frequency = HAL_RCC_GetPLL3RFreq();
20003e66:	f7fe f931 	bl	200020cc <HAL_RCC_GetPLL3RFreq>
20003e6a:	6178      	str	r0, [r7, #20]
          break;
20003e6c:	e021      	b.n	20003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
20003e6e:	4b15      	ldr	r3, [pc, #84]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003e70:	681b      	ldr	r3, [r3, #0]
20003e72:	f003 0304 	and.w	r3, r3, #4
20003e76:	2b00      	cmp	r3, #0
20003e78:	d01e      	beq.n	20003eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
20003e7a:	4b12      	ldr	r3, [pc, #72]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003e7c:	681b      	ldr	r3, [r3, #0]
20003e7e:	f003 0320 	and.w	r3, r3, #32
20003e82:	2b00      	cmp	r3, #0
20003e84:	d018      	beq.n	20003eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20003e86:	4b0f      	ldr	r3, [pc, #60]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003e88:	681b      	ldr	r3, [r3, #0]
20003e8a:	08db      	lsrs	r3, r3, #3
20003e8c:	f003 0303 	and.w	r3, r3, #3
20003e90:	4a0e      	ldr	r2, [pc, #56]	@ (20003ecc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>)
20003e92:	fa22 f303 	lsr.w	r3, r2, r3
20003e96:	617b      	str	r3, [r7, #20]
          break;
20003e98:	e00e      	b.n	20003eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
20003e9a:	4b0a      	ldr	r3, [pc, #40]	@ (20003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
20003e9c:	681b      	ldr	r3, [r3, #0]
20003e9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20003ea2:	2b00      	cmp	r3, #0
20003ea4:	d00b      	beq.n	20003ebe <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
            frequency = CSI_VALUE;
20003ea6:	4b0a      	ldr	r3, [pc, #40]	@ (20003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>)
20003ea8:	617b      	str	r3, [r7, #20]
          break;
20003eaa:	e008      	b.n	20003ebe <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
          break;
20003eac:	bf00      	nop
20003eae:	f000 be60 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003eb2:	bf00      	nop
20003eb4:	f000 be5d 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003eb8:	bf00      	nop
20003eba:	f000 be5a 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003ebe:	bf00      	nop
      break;
20003ec0:	f000 be57 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
20003ec4:	58024400 	.word	0x58024400
20003ec8:	016e3600 	.word	0x016e3600
20003ecc:	03d09000 	.word	0x03d09000
20003ed0:	003d0900 	.word	0x003d0900
      clocksource = __HAL_RCC_GET_LPTIM1_SOURCE();
20003ed4:	4ba0      	ldr	r3, [pc, #640]	@ (20004158 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
20003ed6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003ed8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
20003edc:	613b      	str	r3, [r7, #16]
      switch (clocksource)
20003ede:	693b      	ldr	r3, [r7, #16]
20003ee0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
20003ee4:	d04f      	beq.n	20003f86 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
20003ee6:	693b      	ldr	r3, [r7, #16]
20003ee8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
20003eec:	d84f      	bhi.n	20003f8e <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
20003eee:	693b      	ldr	r3, [r7, #16]
20003ef0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20003ef4:	d03d      	beq.n	20003f72 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
20003ef6:	693b      	ldr	r3, [r7, #16]
20003ef8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20003efc:	d847      	bhi.n	20003f8e <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
20003efe:	693b      	ldr	r3, [r7, #16]
20003f00:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
20003f04:	d02b      	beq.n	20003f5e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
20003f06:	693b      	ldr	r3, [r7, #16]
20003f08:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
20003f0c:	d83f      	bhi.n	20003f8e <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
20003f0e:	693b      	ldr	r3, [r7, #16]
20003f10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20003f14:	d019      	beq.n	20003f4a <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
20003f16:	693b      	ldr	r3, [r7, #16]
20003f18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20003f1c:	d837      	bhi.n	20003f8e <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
20003f1e:	693b      	ldr	r3, [r7, #16]
20003f20:	2b00      	cmp	r3, #0
20003f22:	d004      	beq.n	20003f2e <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
20003f24:	693b      	ldr	r3, [r7, #16]
20003f26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20003f2a:	d004      	beq.n	20003f36 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
          break;
20003f2c:	e02f      	b.n	20003f8e <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
          frequency = HAL_RCC_GetPCLK1Freq();
20003f2e:	f7fd ffc7 	bl	20001ec0 <HAL_RCC_GetPCLK1Freq>
20003f32:	6178      	str	r0, [r7, #20]
          break;
20003f34:	e038      	b.n	20003fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
20003f36:	4b88      	ldr	r3, [pc, #544]	@ (20004158 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
20003f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003f3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20003f3e:	2b00      	cmp	r3, #0
20003f40:	d028      	beq.n	20003f94 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
            frequency = HAL_RCC_GetPLL2PFreq();
20003f42:	f7fe f827 	bl	20001f94 <HAL_RCC_GetPLL2PFreq>
20003f46:	6178      	str	r0, [r7, #20]
          break;
20003f48:	e024      	b.n	20003f94 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
20003f4a:	4b83      	ldr	r3, [pc, #524]	@ (20004158 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
20003f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20003f4e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20003f52:	2b00      	cmp	r3, #0
20003f54:	d021      	beq.n	20003f9a <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
            frequency = HAL_RCC_GetPLL3RFreq();
20003f56:	f7fe f8b9 	bl	200020cc <HAL_RCC_GetPLL3RFreq>
20003f5a:	6178      	str	r0, [r7, #20]
          break;
20003f5c:	e01d      	b.n	20003f9a <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
20003f5e:	4b7e      	ldr	r3, [pc, #504]	@ (20004158 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
20003f60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20003f62:	f003 0302 	and.w	r3, r3, #2
20003f66:	2b00      	cmp	r3, #0
20003f68:	d01a      	beq.n	20003fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
            frequency = LSE_VALUE;
20003f6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20003f6e:	617b      	str	r3, [r7, #20]
          break;
20003f70:	e016      	b.n	20003fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
20003f72:	4b79      	ldr	r3, [pc, #484]	@ (20004158 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
20003f74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003f76:	f003 0302 	and.w	r3, r3, #2
20003f7a:	2b00      	cmp	r3, #0
20003f7c:	d013      	beq.n	20003fa6 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = LSI_VALUE;
20003f7e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20003f82:	617b      	str	r3, [r7, #20]
          break;
20003f84:	e00f      	b.n	20003fa6 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          frequency = RCC_GetCLKPFreq();
20003f86:	f000 fe0f 	bl	20004ba8 <RCC_GetCLKPFreq>
20003f8a:	6178      	str	r0, [r7, #20]
          break;
20003f8c:	e00c      	b.n	20003fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          break;
20003f8e:	bf00      	nop
20003f90:	f000 bdef 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003f94:	bf00      	nop
20003f96:	f000 bdec 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003f9a:	bf00      	nop
20003f9c:	f000 bde9 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003fa0:	bf00      	nop
20003fa2:	f000 bde6 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20003fa6:	bf00      	nop
      break;
20003fa8:	f000 bde3 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPTIM23_SOURCE();
20003fac:	4b6a      	ldr	r3, [pc, #424]	@ (20004158 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
20003fae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003fb0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
20003fb4:	613b      	str	r3, [r7, #16]
      switch (clocksource)
20003fb6:	693b      	ldr	r3, [r7, #16]
20003fb8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
20003fbc:	d04f      	beq.n	2000405e <HAL_RCCEx_GetPeriphCLKFreq+0xb62>
20003fbe:	693b      	ldr	r3, [r7, #16]
20003fc0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
20003fc4:	d84f      	bhi.n	20004066 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
20003fc6:	693b      	ldr	r3, [r7, #16]
20003fc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20003fcc:	d03d      	beq.n	2000404a <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
20003fce:	693b      	ldr	r3, [r7, #16]
20003fd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20003fd4:	d847      	bhi.n	20004066 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
20003fd6:	693b      	ldr	r3, [r7, #16]
20003fd8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20003fdc:	d02b      	beq.n	20004036 <HAL_RCCEx_GetPeriphCLKFreq+0xb3a>
20003fde:	693b      	ldr	r3, [r7, #16]
20003fe0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20003fe4:	d83f      	bhi.n	20004066 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
20003fe6:	693b      	ldr	r3, [r7, #16]
20003fe8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20003fec:	d019      	beq.n	20004022 <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
20003fee:	693b      	ldr	r3, [r7, #16]
20003ff0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20003ff4:	d837      	bhi.n	20004066 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
20003ff6:	693b      	ldr	r3, [r7, #16]
20003ff8:	2b00      	cmp	r3, #0
20003ffa:	d004      	beq.n	20004006 <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
20003ffc:	693b      	ldr	r3, [r7, #16]
20003ffe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20004002:	d004      	beq.n	2000400e <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          break;
20004004:	e02f      	b.n	20004066 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetPCLK4Freq();
20004006:	f7fd ff93 	bl	20001f30 <HAL_RCC_GetPCLK4Freq>
2000400a:	6178      	str	r0, [r7, #20]
          break;
2000400c:	e038      	b.n	20004080 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
2000400e:	4b52      	ldr	r3, [pc, #328]	@ (20004158 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
20004010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20004012:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20004016:	2b00      	cmp	r3, #0
20004018:	d028      	beq.n	2000406c <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
            frequency = HAL_RCC_GetPLL2PFreq();
2000401a:	f7fd ffbb 	bl	20001f94 <HAL_RCC_GetPLL2PFreq>
2000401e:	6178      	str	r0, [r7, #20]
          break;
20004020:	e024      	b.n	2000406c <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
20004022:	4b4d      	ldr	r3, [pc, #308]	@ (20004158 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
20004024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20004026:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
2000402a:	2b00      	cmp	r3, #0
2000402c:	d021      	beq.n	20004072 <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
            frequency = HAL_RCC_GetPLL3RFreq();
2000402e:	f7fe f84d 	bl	200020cc <HAL_RCC_GetPLL3RFreq>
20004032:	6178      	str	r0, [r7, #20]
          break;
20004034:	e01d      	b.n	20004072 <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
20004036:	4b48      	ldr	r3, [pc, #288]	@ (20004158 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
20004038:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
2000403a:	f003 0302 	and.w	r3, r3, #2
2000403e:	2b00      	cmp	r3, #0
20004040:	d01a      	beq.n	20004078 <HAL_RCCEx_GetPeriphCLKFreq+0xb7c>
            frequency = LSE_VALUE;
20004042:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20004046:	617b      	str	r3, [r7, #20]
          break;
20004048:	e016      	b.n	20004078 <HAL_RCCEx_GetPeriphCLKFreq+0xb7c>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
2000404a:	4b43      	ldr	r3, [pc, #268]	@ (20004158 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
2000404c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
2000404e:	f003 0302 	and.w	r3, r3, #2
20004052:	2b00      	cmp	r3, #0
20004054:	d013      	beq.n	2000407e <HAL_RCCEx_GetPeriphCLKFreq+0xb82>
            frequency = LSI_VALUE;
20004056:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
2000405a:	617b      	str	r3, [r7, #20]
          break;
2000405c:	e00f      	b.n	2000407e <HAL_RCCEx_GetPeriphCLKFreq+0xb82>
          frequency = RCC_GetCLKPFreq();
2000405e:	f000 fda3 	bl	20004ba8 <RCC_GetCLKPFreq>
20004062:	6178      	str	r0, [r7, #20]
          break;
20004064:	e00c      	b.n	20004080 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
          break;
20004066:	bf00      	nop
20004068:	f000 bd83 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
2000406c:	bf00      	nop
2000406e:	f000 bd80 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004072:	bf00      	nop
20004074:	f000 bd7d 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004078:	bf00      	nop
2000407a:	f000 bd7a 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
2000407e:	bf00      	nop
      break;
20004080:	f000 bd77 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPTIM45_SOURCE();
20004084:	4b34      	ldr	r3, [pc, #208]	@ (20004158 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
20004086:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20004088:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
2000408c:	613b      	str	r3, [r7, #16]
      switch (clocksource)
2000408e:	693b      	ldr	r3, [r7, #16]
20004090:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
20004094:	d04f      	beq.n	20004136 <HAL_RCCEx_GetPeriphCLKFreq+0xc3a>
20004096:	693b      	ldr	r3, [r7, #16]
20004098:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
2000409c:	d84f      	bhi.n	2000413e <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
2000409e:	693b      	ldr	r3, [r7, #16]
200040a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
200040a4:	d03d      	beq.n	20004122 <HAL_RCCEx_GetPeriphCLKFreq+0xc26>
200040a6:	693b      	ldr	r3, [r7, #16]
200040a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
200040ac:	d847      	bhi.n	2000413e <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
200040ae:	693b      	ldr	r3, [r7, #16]
200040b0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
200040b4:	d02b      	beq.n	2000410e <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
200040b6:	693b      	ldr	r3, [r7, #16]
200040b8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
200040bc:	d83f      	bhi.n	2000413e <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
200040be:	693b      	ldr	r3, [r7, #16]
200040c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
200040c4:	d019      	beq.n	200040fa <HAL_RCCEx_GetPeriphCLKFreq+0xbfe>
200040c6:	693b      	ldr	r3, [r7, #16]
200040c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
200040cc:	d837      	bhi.n	2000413e <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
200040ce:	693b      	ldr	r3, [r7, #16]
200040d0:	2b00      	cmp	r3, #0
200040d2:	d004      	beq.n	200040de <HAL_RCCEx_GetPeriphCLKFreq+0xbe2>
200040d4:	693b      	ldr	r3, [r7, #16]
200040d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
200040da:	d004      	beq.n	200040e6 <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
          break;
200040dc:	e02f      	b.n	2000413e <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
          frequency = HAL_RCC_GetPCLK4Freq();
200040de:	f7fd ff27 	bl	20001f30 <HAL_RCC_GetPCLK4Freq>
200040e2:	6178      	str	r0, [r7, #20]
          break;
200040e4:	e03b      	b.n	2000415e <HAL_RCCEx_GetPeriphCLKFreq+0xc62>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
200040e6:	4b1c      	ldr	r3, [pc, #112]	@ (20004158 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
200040e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200040ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
200040ee:	2b00      	cmp	r3, #0
200040f0:	d028      	beq.n	20004144 <HAL_RCCEx_GetPeriphCLKFreq+0xc48>
            frequency = HAL_RCC_GetPLL2PFreq();
200040f2:	f7fd ff4f 	bl	20001f94 <HAL_RCC_GetPLL2PFreq>
200040f6:	6178      	str	r0, [r7, #20]
          break;
200040f8:	e024      	b.n	20004144 <HAL_RCCEx_GetPeriphCLKFreq+0xc48>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
200040fa:	4b17      	ldr	r3, [pc, #92]	@ (20004158 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
200040fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200040fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20004102:	2b00      	cmp	r3, #0
20004104:	d021      	beq.n	2000414a <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
            frequency = HAL_RCC_GetPLL3RFreq();
20004106:	f7fd ffe1 	bl	200020cc <HAL_RCC_GetPLL3RFreq>
2000410a:	6178      	str	r0, [r7, #20]
          break;
2000410c:	e01d      	b.n	2000414a <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
2000410e:	4b12      	ldr	r3, [pc, #72]	@ (20004158 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
20004110:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20004112:	f003 0302 	and.w	r3, r3, #2
20004116:	2b00      	cmp	r3, #0
20004118:	d01a      	beq.n	20004150 <HAL_RCCEx_GetPeriphCLKFreq+0xc54>
            frequency = LSE_VALUE;
2000411a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
2000411e:	617b      	str	r3, [r7, #20]
          break;
20004120:	e016      	b.n	20004150 <HAL_RCCEx_GetPeriphCLKFreq+0xc54>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
20004122:	4b0d      	ldr	r3, [pc, #52]	@ (20004158 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
20004124:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20004126:	f003 0302 	and.w	r3, r3, #2
2000412a:	2b00      	cmp	r3, #0
2000412c:	d016      	beq.n	2000415c <HAL_RCCEx_GetPeriphCLKFreq+0xc60>
            frequency = LSI_VALUE;
2000412e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20004132:	617b      	str	r3, [r7, #20]
          break;
20004134:	e012      	b.n	2000415c <HAL_RCCEx_GetPeriphCLKFreq+0xc60>
          frequency = RCC_GetCLKPFreq();
20004136:	f000 fd37 	bl	20004ba8 <RCC_GetCLKPFreq>
2000413a:	6178      	str	r0, [r7, #20]
          break;
2000413c:	e00f      	b.n	2000415e <HAL_RCCEx_GetPeriphCLKFreq+0xc62>
          break;
2000413e:	bf00      	nop
20004140:	f000 bd17 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004144:	bf00      	nop
20004146:	f000 bd14 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
2000414a:	bf00      	nop
2000414c:	f000 bd11 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004150:	bf00      	nop
20004152:	f000 bd0e 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
20004156:	bf00      	nop
20004158:	58024400 	.word	0x58024400
          break;
2000415c:	bf00      	nop
      break;
2000415e:	f000 bd08 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPUART1_SOURCE();
20004162:	4ba3      	ldr	r3, [pc, #652]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
20004164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20004166:	f003 0307 	and.w	r3, r3, #7
2000416a:	613b      	str	r3, [r7, #16]
      switch (clocksource)
2000416c:	693b      	ldr	r3, [r7, #16]
2000416e:	2b05      	cmp	r3, #5
20004170:	d84f      	bhi.n	20004212 <HAL_RCCEx_GetPeriphCLKFreq+0xd16>
20004172:	a201      	add	r2, pc, #4	@ (adr r2, 20004178 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>)
20004174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20004178:	20004191 	.word	0x20004191
2000417c:	20004199 	.word	0x20004199
20004180:	200041ad 	.word	0x200041ad
20004184:	200041c1 	.word	0x200041c1
20004188:	200041ed 	.word	0x200041ed
2000418c:	200041ff 	.word	0x200041ff
          frequency = HAL_RCC_GetPCLK4Freq();
20004190:	f7fd fece 	bl	20001f30 <HAL_RCC_GetPCLK4Freq>
20004194:	6178      	str	r0, [r7, #20]
          break;
20004196:	e04c      	b.n	20004232 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
20004198:	4b95      	ldr	r3, [pc, #596]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
2000419a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000419c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
200041a0:	2b00      	cmp	r3, #0
200041a2:	d039      	beq.n	20004218 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
            frequency = HAL_RCC_GetPLL2QFreq();
200041a4:	f7fd ff0c 	bl	20001fc0 <HAL_RCC_GetPLL2QFreq>
200041a8:	6178      	str	r0, [r7, #20]
          break;
200041aa:	e035      	b.n	20004218 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
200041ac:	4b90      	ldr	r3, [pc, #576]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
200041ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200041b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
200041b4:	2b00      	cmp	r3, #0
200041b6:	d032      	beq.n	2000421e <HAL_RCCEx_GetPeriphCLKFreq+0xd22>
            frequency = HAL_RCC_GetPLL3QFreq();
200041b8:	f7fd ff72 	bl	200020a0 <HAL_RCC_GetPLL3QFreq>
200041bc:	6178      	str	r0, [r7, #20]
          break;
200041be:	e02e      	b.n	2000421e <HAL_RCCEx_GetPeriphCLKFreq+0xd22>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
200041c0:	4b8b      	ldr	r3, [pc, #556]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
200041c2:	681b      	ldr	r3, [r3, #0]
200041c4:	f003 0304 	and.w	r3, r3, #4
200041c8:	2b00      	cmp	r3, #0
200041ca:	d02b      	beq.n	20004224 <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
200041cc:	4b88      	ldr	r3, [pc, #544]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
200041ce:	681b      	ldr	r3, [r3, #0]
200041d0:	f003 0320 	and.w	r3, r3, #32
200041d4:	2b00      	cmp	r3, #0
200041d6:	d025      	beq.n	20004224 <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
200041d8:	4b85      	ldr	r3, [pc, #532]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
200041da:	681b      	ldr	r3, [r3, #0]
200041dc:	08db      	lsrs	r3, r3, #3
200041de:	f003 0303 	and.w	r3, r3, #3
200041e2:	4a84      	ldr	r2, [pc, #528]	@ (200043f4 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>)
200041e4:	fa22 f303 	lsr.w	r3, r2, r3
200041e8:	617b      	str	r3, [r7, #20]
          break;
200041ea:	e01b      	b.n	20004224 <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
200041ec:	4b80      	ldr	r3, [pc, #512]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
200041ee:	681b      	ldr	r3, [r3, #0]
200041f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
200041f4:	2b00      	cmp	r3, #0
200041f6:	d018      	beq.n	2000422a <HAL_RCCEx_GetPeriphCLKFreq+0xd2e>
            frequency = CSI_VALUE;
200041f8:	4b7f      	ldr	r3, [pc, #508]	@ (200043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xefc>)
200041fa:	617b      	str	r3, [r7, #20]
          break;
200041fc:	e015      	b.n	2000422a <HAL_RCCEx_GetPeriphCLKFreq+0xd2e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
200041fe:	4b7c      	ldr	r3, [pc, #496]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
20004200:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20004202:	f003 0302 	and.w	r3, r3, #2
20004206:	2b00      	cmp	r3, #0
20004208:	d012      	beq.n	20004230 <HAL_RCCEx_GetPeriphCLKFreq+0xd34>
            frequency = LSE_VALUE;
2000420a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
2000420e:	617b      	str	r3, [r7, #20]
          break;
20004210:	e00e      	b.n	20004230 <HAL_RCCEx_GetPeriphCLKFreq+0xd34>
          break;
20004212:	bf00      	nop
20004214:	f000 bcad 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004218:	bf00      	nop
2000421a:	f000 bcaa 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
2000421e:	bf00      	nop
20004220:	f000 bca7 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004224:	bf00      	nop
20004226:	f000 bca4 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
2000422a:	bf00      	nop
2000422c:	f000 bca1 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004230:	bf00      	nop
      break;
20004232:	f000 bc9e 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
20004236:	4b6e      	ldr	r3, [pc, #440]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
20004238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000423a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
2000423e:	2b00      	cmp	r3, #0
20004240:	f000 8494 	beq.w	20004b6c <HAL_RCCEx_GetPeriphCLKFreq+0x1670>
        frequency = HAL_RCC_GetPLL3RFreq();
20004244:	f7fd ff42 	bl	200020cc <HAL_RCC_GetPLL3RFreq>
20004248:	6178      	str	r0, [r7, #20]
      break;
2000424a:	f000 bc8f 	b.w	20004b6c <HAL_RCCEx_GetPeriphCLKFreq+0x1670>
      clocksource = __HAL_RCC_GET_PSSI_SOURCE();
2000424e:	4b68      	ldr	r3, [pc, #416]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
20004250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20004252:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20004256:	613b      	str	r3, [r7, #16]
      switch (clocksource)
20004258:	693b      	ldr	r3, [r7, #16]
2000425a:	2b00      	cmp	r3, #0
2000425c:	d004      	beq.n	20004268 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>
2000425e:	693b      	ldr	r3, [r7, #16]
20004260:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20004264:	d00a      	beq.n	2000427c <HAL_RCCEx_GetPeriphCLKFreq+0xd80>
          break;
20004266:	e00e      	b.n	20004286 <HAL_RCCEx_GetPeriphCLKFreq+0xd8a>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
20004268:	4b61      	ldr	r3, [pc, #388]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
2000426a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000426c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20004270:	2b00      	cmp	r3, #0
20004272:	d007      	beq.n	20004284 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>
            frequency = HAL_RCC_GetPLL3RFreq();
20004274:	f7fd ff2a 	bl	200020cc <HAL_RCC_GetPLL3RFreq>
20004278:	6178      	str	r0, [r7, #20]
          break;
2000427a:	e003      	b.n	20004284 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>
          frequency = RCC_GetCLKPFreq();
2000427c:	f000 fc94 	bl	20004ba8 <RCC_GetCLKPFreq>
20004280:	6178      	str	r0, [r7, #20]
          break;
20004282:	e000      	b.n	20004286 <HAL_RCCEx_GetPeriphCLKFreq+0xd8a>
          break;
20004284:	bf00      	nop
      break;
20004286:	f000 bc74 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_RTC_SOURCE();
2000428a:	4b59      	ldr	r3, [pc, #356]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
2000428c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
2000428e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
20004292:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20004296:	d107      	bne.n	200042a8 <HAL_RCCEx_GetPeriphCLKFreq+0xdac>
20004298:	4b55      	ldr	r3, [pc, #340]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
2000429a:	691b      	ldr	r3, [r3, #16]
2000429c:	011b      	lsls	r3, r3, #4
2000429e:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
200042a2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
200042a6:	e003      	b.n	200042b0 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
200042a8:	4b51      	ldr	r3, [pc, #324]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
200042aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
200042ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
200042b0:	613b      	str	r3, [r7, #16]
      switch (clocksource)
200042b2:	693b      	ldr	r3, [r7, #16]
200042b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200042b8:	d014      	beq.n	200042e4 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
200042ba:	693b      	ldr	r3, [r7, #16]
200042bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200042c0:	d81a      	bhi.n	200042f8 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
200042c2:	693b      	ldr	r3, [r7, #16]
200042c4:	2b00      	cmp	r3, #0
200042c6:	d033      	beq.n	20004330 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
200042c8:	693b      	ldr	r3, [r7, #16]
200042ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
200042ce:	d113      	bne.n	200042f8 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
200042d0:	4b47      	ldr	r3, [pc, #284]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
200042d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
200042d4:	f003 0302 	and.w	r3, r3, #2
200042d8:	2b00      	cmp	r3, #0
200042da:	d02c      	beq.n	20004336 <HAL_RCCEx_GetPeriphCLKFreq+0xe3a>
            frequency = LSE_VALUE;
200042dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
200042e0:	617b      	str	r3, [r7, #20]
          break;
200042e2:	e028      	b.n	20004336 <HAL_RCCEx_GetPeriphCLKFreq+0xe3a>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
200042e4:	4b42      	ldr	r3, [pc, #264]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
200042e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
200042e8:	f003 0302 	and.w	r3, r3, #2
200042ec:	2b00      	cmp	r3, #0
200042ee:	d025      	beq.n	2000433c <HAL_RCCEx_GetPeriphCLKFreq+0xe40>
            frequency = LSI_VALUE;
200042f0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
200042f4:	617b      	str	r3, [r7, #20]
          break;
200042f6:	e021      	b.n	2000433c <HAL_RCCEx_GetPeriphCLKFreq+0xe40>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) /*!< HSE is the clock source for RTC */
200042f8:	4b3d      	ldr	r3, [pc, #244]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
200042fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
200042fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
20004300:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20004304:	d11d      	bne.n	20004342 <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
20004306:	4b3a      	ldr	r3, [pc, #232]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
20004308:	681b      	ldr	r3, [r3, #0]
2000430a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000430e:	2b00      	cmp	r3, #0
20004310:	d017      	beq.n	20004342 <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
              prescaler = READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) >> RCC_CFGR_RTCPRE_Pos;
20004312:	4b37      	ldr	r3, [pc, #220]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
20004314:	691b      	ldr	r3, [r3, #16]
20004316:	0a1b      	lsrs	r3, r3, #8
20004318:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
2000431c:	60fb      	str	r3, [r7, #12]
              if (prescaler > 1U)
2000431e:	68fb      	ldr	r3, [r7, #12]
20004320:	2b01      	cmp	r3, #1
20004322:	d90e      	bls.n	20004342 <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
                frequency = HSE_VALUE / prescaler;
20004324:	4a35      	ldr	r2, [pc, #212]	@ (200043fc <HAL_RCCEx_GetPeriphCLKFreq+0xf00>)
20004326:	68fb      	ldr	r3, [r7, #12]
20004328:	fbb2 f3f3 	udiv	r3, r2, r3
2000432c:	617b      	str	r3, [r7, #20]
          break;
2000432e:	e008      	b.n	20004342 <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
          break;
20004330:	bf00      	nop
20004332:	f000 bc1e 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004336:	bf00      	nop
20004338:	f000 bc1b 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
2000433c:	bf00      	nop
2000433e:	f000 bc18 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004342:	bf00      	nop
      break;
20004344:	f000 bc15 	b.w	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SAI1_SOURCE();
20004348:	4b29      	ldr	r3, [pc, #164]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
2000434a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000434c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
20004350:	613b      	str	r3, [r7, #16]
      switch (clocksource)
20004352:	693b      	ldr	r3, [r7, #16]
20004354:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20004358:	d039      	beq.n	200043ce <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
2000435a:	693b      	ldr	r3, [r7, #16]
2000435c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20004360:	d83d      	bhi.n	200043de <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
20004362:	693b      	ldr	r3, [r7, #16]
20004364:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
20004368:	d035      	beq.n	200043d6 <HAL_RCCEx_GetPeriphCLKFreq+0xeda>
2000436a:	693b      	ldr	r3, [r7, #16]
2000436c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
20004370:	d835      	bhi.n	200043de <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
20004372:	693b      	ldr	r3, [r7, #16]
20004374:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20004378:	d01f      	beq.n	200043ba <HAL_RCCEx_GetPeriphCLKFreq+0xebe>
2000437a:	693b      	ldr	r3, [r7, #16]
2000437c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20004380:	d82d      	bhi.n	200043de <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
20004382:	693b      	ldr	r3, [r7, #16]
20004384:	2b00      	cmp	r3, #0
20004386:	d004      	beq.n	20004392 <HAL_RCCEx_GetPeriphCLKFreq+0xe96>
20004388:	693b      	ldr	r3, [r7, #16]
2000438a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000438e:	d00a      	beq.n	200043a6 <HAL_RCCEx_GetPeriphCLKFreq+0xeaa>
          break;
20004390:	e025      	b.n	200043de <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
20004392:	4b17      	ldr	r3, [pc, #92]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
20004394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20004396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2000439a:	2b00      	cmp	r3, #0
2000439c:	d021      	beq.n	200043e2 <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
            frequency = HAL_RCC_GetPLL1QFreq();
2000439e:	f7fd fde3 	bl	20001f68 <HAL_RCC_GetPLL1QFreq>
200043a2:	6178      	str	r0, [r7, #20]
          break;
200043a4:	e01d      	b.n	200043e2 <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
200043a6:	4b12      	ldr	r3, [pc, #72]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
200043a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200043aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
200043ae:	2b00      	cmp	r3, #0
200043b0:	d019      	beq.n	200043e6 <HAL_RCCEx_GetPeriphCLKFreq+0xeea>
            frequency = HAL_RCC_GetPLL2PFreq();
200043b2:	f7fd fdef 	bl	20001f94 <HAL_RCC_GetPLL2PFreq>
200043b6:	6178      	str	r0, [r7, #20]
          break;
200043b8:	e015      	b.n	200043e6 <HAL_RCCEx_GetPeriphCLKFreq+0xeea>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
200043ba:	4b0d      	ldr	r3, [pc, #52]	@ (200043f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
200043bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200043be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
200043c2:	2b00      	cmp	r3, #0
200043c4:	d011      	beq.n	200043ea <HAL_RCCEx_GetPeriphCLKFreq+0xeee>
            frequency = HAL_RCC_GetPLL3PFreq();
200043c6:	f7fd fe55 	bl	20002074 <HAL_RCC_GetPLL3PFreq>
200043ca:	6178      	str	r0, [r7, #20]
          break;
200043cc:	e00d      	b.n	200043ea <HAL_RCCEx_GetPeriphCLKFreq+0xeee>
          frequency = RCC_GetCLKPFreq();
200043ce:	f000 fbeb 	bl	20004ba8 <RCC_GetCLKPFreq>
200043d2:	6178      	str	r0, [r7, #20]
          break;
200043d4:	e00a      	b.n	200043ec <HAL_RCCEx_GetPeriphCLKFreq+0xef0>
          frequency = EXTERNAL_CLOCK_VALUE;
200043d6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
200043da:	617b      	str	r3, [r7, #20]
          break;
200043dc:	e006      	b.n	200043ec <HAL_RCCEx_GetPeriphCLKFreq+0xef0>
          break;
200043de:	bf00      	nop
200043e0:	e3c7      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200043e2:	bf00      	nop
200043e4:	e3c5      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200043e6:	bf00      	nop
200043e8:	e3c3      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200043ea:	bf00      	nop
      break;
200043ec:	e3c1      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
200043ee:	bf00      	nop
200043f0:	58024400 	.word	0x58024400
200043f4:	03d09000 	.word	0x03d09000
200043f8:	003d0900 	.word	0x003d0900
200043fc:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_SAI2_SOURCE();
20004400:	4b94      	ldr	r3, [pc, #592]	@ (20004654 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
20004402:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20004404:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
20004408:	613b      	str	r3, [r7, #16]
      switch (clocksource)
2000440a:	693b      	ldr	r3, [r7, #16]
2000440c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
20004410:	d049      	beq.n	200044a6 <HAL_RCCEx_GetPeriphCLKFreq+0xfaa>
20004412:	693b      	ldr	r3, [r7, #16]
20004414:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
20004418:	d847      	bhi.n	200044aa <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
2000441a:	693b      	ldr	r3, [r7, #16]
2000441c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20004420:	d039      	beq.n	20004496 <HAL_RCCEx_GetPeriphCLKFreq+0xf9a>
20004422:	693b      	ldr	r3, [r7, #16]
20004424:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20004428:	d83f      	bhi.n	200044aa <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
2000442a:	693b      	ldr	r3, [r7, #16]
2000442c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20004430:	d035      	beq.n	2000449e <HAL_RCCEx_GetPeriphCLKFreq+0xfa2>
20004432:	693b      	ldr	r3, [r7, #16]
20004434:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20004438:	d837      	bhi.n	200044aa <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
2000443a:	693b      	ldr	r3, [r7, #16]
2000443c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20004440:	d01f      	beq.n	20004482 <HAL_RCCEx_GetPeriphCLKFreq+0xf86>
20004442:	693b      	ldr	r3, [r7, #16]
20004444:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20004448:	d82f      	bhi.n	200044aa <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
2000444a:	693b      	ldr	r3, [r7, #16]
2000444c:	2b00      	cmp	r3, #0
2000444e:	d004      	beq.n	2000445a <HAL_RCCEx_GetPeriphCLKFreq+0xf5e>
20004450:	693b      	ldr	r3, [r7, #16]
20004452:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
20004456:	d00a      	beq.n	2000446e <HAL_RCCEx_GetPeriphCLKFreq+0xf72>
          break;
20004458:	e027      	b.n	200044aa <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
2000445a:	4b7e      	ldr	r3, [pc, #504]	@ (20004654 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
2000445c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000445e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20004462:	2b00      	cmp	r3, #0
20004464:	d023      	beq.n	200044ae <HAL_RCCEx_GetPeriphCLKFreq+0xfb2>
            frequency = HAL_RCC_GetPLL1QFreq();
20004466:	f7fd fd7f 	bl	20001f68 <HAL_RCC_GetPLL1QFreq>
2000446a:	6178      	str	r0, [r7, #20]
          break;
2000446c:	e01f      	b.n	200044ae <HAL_RCCEx_GetPeriphCLKFreq+0xfb2>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
2000446e:	4b79      	ldr	r3, [pc, #484]	@ (20004654 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
20004470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20004472:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20004476:	2b00      	cmp	r3, #0
20004478:	d01b      	beq.n	200044b2 <HAL_RCCEx_GetPeriphCLKFreq+0xfb6>
            frequency = HAL_RCC_GetPLL2PFreq();
2000447a:	f7fd fd8b 	bl	20001f94 <HAL_RCC_GetPLL2PFreq>
2000447e:	6178      	str	r0, [r7, #20]
          break;
20004480:	e017      	b.n	200044b2 <HAL_RCCEx_GetPeriphCLKFreq+0xfb6>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
20004482:	4b74      	ldr	r3, [pc, #464]	@ (20004654 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
20004484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20004486:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000448a:	2b00      	cmp	r3, #0
2000448c:	d013      	beq.n	200044b6 <HAL_RCCEx_GetPeriphCLKFreq+0xfba>
            frequency = HAL_RCC_GetPLL3PFreq();
2000448e:	f7fd fdf1 	bl	20002074 <HAL_RCC_GetPLL3PFreq>
20004492:	6178      	str	r0, [r7, #20]
          break;
20004494:	e00f      	b.n	200044b6 <HAL_RCCEx_GetPeriphCLKFreq+0xfba>
          frequency = RCC_GetCLKPFreq();
20004496:	f000 fb87 	bl	20004ba8 <RCC_GetCLKPFreq>
2000449a:	6178      	str	r0, [r7, #20]
          break;
2000449c:	e00c      	b.n	200044b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfbc>
          frequency = EXTERNAL_CLOCK_VALUE;
2000449e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
200044a2:	617b      	str	r3, [r7, #20]
          break;
200044a4:	e008      	b.n	200044b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfbc>
          break;
200044a6:	bf00      	nop
200044a8:	e363      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200044aa:	bf00      	nop
200044ac:	e361      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200044ae:	bf00      	nop
200044b0:	e35f      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200044b2:	bf00      	nop
200044b4:	e35d      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200044b6:	bf00      	nop
      break;
200044b8:	e35b      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SDMMC12_SOURCE();
200044ba:	4b66      	ldr	r3, [pc, #408]	@ (20004654 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
200044bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
200044be:	f003 0304 	and.w	r3, r3, #4
200044c2:	613b      	str	r3, [r7, #16]
      if (clocksource ==
200044c4:	693b      	ldr	r3, [r7, #16]
200044c6:	2b00      	cmp	r3, #0
200044c8:	d10a      	bne.n	200044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>
        if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
200044ca:	4b62      	ldr	r3, [pc, #392]	@ (20004654 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
200044cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200044ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
200044d2:	2b00      	cmp	r3, #0
200044d4:	f000 834c 	beq.w	20004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
          frequency = HAL_RCC_GetPLL2SFreq();
200044d8:	f7fd fd9e 	bl	20002018 <HAL_RCC_GetPLL2SFreq>
200044dc:	6178      	str	r0, [r7, #20]
      break;
200044de:	e347      	b.n	20004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
        if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
200044e0:	4b5c      	ldr	r3, [pc, #368]	@ (20004654 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
200044e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200044e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
200044e8:	2b00      	cmp	r3, #0
200044ea:	f000 8341 	beq.w	20004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
          frequency = HAL_RCC_GetPLL2TFreq();
200044ee:	f7fd fda9 	bl	20002044 <HAL_RCC_GetPLL2TFreq>
200044f2:	6178      	str	r0, [r7, #20]
      break;
200044f4:	e33c      	b.n	20004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
      clocksource = __HAL_RCC_GET_SPDIFRX_SOURCE();
200044f6:	4b57      	ldr	r3, [pc, #348]	@ (20004654 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
200044f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200044fa:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
200044fe:	613b      	str	r3, [r7, #16]
      switch (clocksource)
20004500:	693b      	ldr	r3, [r7, #16]
20004502:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
20004506:	d031      	beq.n	2000456c <HAL_RCCEx_GetPeriphCLKFreq+0x1070>
20004508:	693b      	ldr	r3, [r7, #16]
2000450a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
2000450e:	d843      	bhi.n	20004598 <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
20004510:	693b      	ldr	r3, [r7, #16]
20004512:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
20004516:	d01f      	beq.n	20004558 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
20004518:	693b      	ldr	r3, [r7, #16]
2000451a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
2000451e:	d83b      	bhi.n	20004598 <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
20004520:	693b      	ldr	r3, [r7, #16]
20004522:	2b00      	cmp	r3, #0
20004524:	d004      	beq.n	20004530 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
20004526:	693b      	ldr	r3, [r7, #16]
20004528:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
2000452c:	d00a      	beq.n	20004544 <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
          break;
2000452e:	e033      	b.n	20004598 <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
20004530:	4b48      	ldr	r3, [pc, #288]	@ (20004654 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
20004532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20004534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20004538:	2b00      	cmp	r3, #0
2000453a:	d02f      	beq.n	2000459c <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
            frequency = HAL_RCC_GetPLL1QFreq();
2000453c:	f7fd fd14 	bl	20001f68 <HAL_RCC_GetPLL1QFreq>
20004540:	6178      	str	r0, [r7, #20]
          break;
20004542:	e02b      	b.n	2000459c <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
20004544:	4b43      	ldr	r3, [pc, #268]	@ (20004654 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
20004546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20004548:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
2000454c:	2b00      	cmp	r3, #0
2000454e:	d027      	beq.n	200045a0 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
            frequency = HAL_RCC_GetPLL2RFreq();
20004550:	f7fd fd4c 	bl	20001fec <HAL_RCC_GetPLL2RFreq>
20004554:	6178      	str	r0, [r7, #20]
          break;
20004556:	e023      	b.n	200045a0 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
20004558:	4b3e      	ldr	r3, [pc, #248]	@ (20004654 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
2000455a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000455c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20004560:	2b00      	cmp	r3, #0
20004562:	d01f      	beq.n	200045a4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>
            frequency = HAL_RCC_GetPLL3RFreq();
20004564:	f7fd fdb2 	bl	200020cc <HAL_RCC_GetPLL3RFreq>
20004568:	6178      	str	r0, [r7, #20]
          break;
2000456a:	e01b      	b.n	200045a4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
2000456c:	4b39      	ldr	r3, [pc, #228]	@ (20004654 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
2000456e:	681b      	ldr	r3, [r3, #0]
20004570:	f003 0304 	and.w	r3, r3, #4
20004574:	2b00      	cmp	r3, #0
20004576:	d017      	beq.n	200045a8 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
20004578:	4b36      	ldr	r3, [pc, #216]	@ (20004654 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
2000457a:	681b      	ldr	r3, [r3, #0]
2000457c:	f003 0320 	and.w	r3, r3, #32
20004580:	2b00      	cmp	r3, #0
20004582:	d011      	beq.n	200045a8 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20004584:	4b33      	ldr	r3, [pc, #204]	@ (20004654 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
20004586:	681b      	ldr	r3, [r3, #0]
20004588:	08db      	lsrs	r3, r3, #3
2000458a:	f003 0303 	and.w	r3, r3, #3
2000458e:	4a32      	ldr	r2, [pc, #200]	@ (20004658 <HAL_RCCEx_GetPeriphCLKFreq+0x115c>)
20004590:	fa22 f303 	lsr.w	r3, r2, r3
20004594:	617b      	str	r3, [r7, #20]
          break;
20004596:	e007      	b.n	200045a8 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
          break;
20004598:	bf00      	nop
2000459a:	e2ea      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
2000459c:	bf00      	nop
2000459e:	e2e8      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200045a0:	bf00      	nop
200045a2:	e2e6      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200045a4:	bf00      	nop
200045a6:	e2e4      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200045a8:	bf00      	nop
      break;
200045aa:	e2e2      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI1_SOURCE();
200045ac:	4b29      	ldr	r3, [pc, #164]	@ (20004654 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
200045ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
200045b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
200045b4:	613b      	str	r3, [r7, #16]
      switch (clocksource)
200045b6:	693b      	ldr	r3, [r7, #16]
200045b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
200045bc:	d039      	beq.n	20004632 <HAL_RCCEx_GetPeriphCLKFreq+0x1136>
200045be:	693b      	ldr	r3, [r7, #16]
200045c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
200045c4:	d83d      	bhi.n	20004642 <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
200045c6:	693b      	ldr	r3, [r7, #16]
200045c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
200045cc:	d035      	beq.n	2000463a <HAL_RCCEx_GetPeriphCLKFreq+0x113e>
200045ce:	693b      	ldr	r3, [r7, #16]
200045d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
200045d4:	d835      	bhi.n	20004642 <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
200045d6:	693b      	ldr	r3, [r7, #16]
200045d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200045dc:	d01f      	beq.n	2000461e <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
200045de:	693b      	ldr	r3, [r7, #16]
200045e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200045e4:	d82d      	bhi.n	20004642 <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
200045e6:	693b      	ldr	r3, [r7, #16]
200045e8:	2b00      	cmp	r3, #0
200045ea:	d004      	beq.n	200045f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10fa>
200045ec:	693b      	ldr	r3, [r7, #16]
200045ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
200045f2:	d00a      	beq.n	2000460a <HAL_RCCEx_GetPeriphCLKFreq+0x110e>
          break;
200045f4:	e025      	b.n	20004642 <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
200045f6:	4b17      	ldr	r3, [pc, #92]	@ (20004654 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
200045f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200045fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
200045fe:	2b00      	cmp	r3, #0
20004600:	d021      	beq.n	20004646 <HAL_RCCEx_GetPeriphCLKFreq+0x114a>
            frequency = HAL_RCC_GetPLL1QFreq();
20004602:	f7fd fcb1 	bl	20001f68 <HAL_RCC_GetPLL1QFreq>
20004606:	6178      	str	r0, [r7, #20]
          break;
20004608:	e01d      	b.n	20004646 <HAL_RCCEx_GetPeriphCLKFreq+0x114a>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
2000460a:	4b12      	ldr	r3, [pc, #72]	@ (20004654 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
2000460c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000460e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20004612:	2b00      	cmp	r3, #0
20004614:	d019      	beq.n	2000464a <HAL_RCCEx_GetPeriphCLKFreq+0x114e>
            frequency = HAL_RCC_GetPLL2PFreq();
20004616:	f7fd fcbd 	bl	20001f94 <HAL_RCC_GetPLL2PFreq>
2000461a:	6178      	str	r0, [r7, #20]
          break;
2000461c:	e015      	b.n	2000464a <HAL_RCCEx_GetPeriphCLKFreq+0x114e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
2000461e:	4b0d      	ldr	r3, [pc, #52]	@ (20004654 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
20004620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20004622:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20004626:	2b00      	cmp	r3, #0
20004628:	d011      	beq.n	2000464e <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
            frequency = HAL_RCC_GetPLL3PFreq();
2000462a:	f7fd fd23 	bl	20002074 <HAL_RCC_GetPLL3PFreq>
2000462e:	6178      	str	r0, [r7, #20]
          break;
20004630:	e00d      	b.n	2000464e <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
          frequency = RCC_GetCLKPFreq();
20004632:	f000 fab9 	bl	20004ba8 <RCC_GetCLKPFreq>
20004636:	6178      	str	r0, [r7, #20]
          break;
20004638:	e00a      	b.n	20004650 <HAL_RCCEx_GetPeriphCLKFreq+0x1154>
          frequency = EXTERNAL_CLOCK_VALUE;
2000463a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
2000463e:	617b      	str	r3, [r7, #20]
          break;
20004640:	e006      	b.n	20004650 <HAL_RCCEx_GetPeriphCLKFreq+0x1154>
          break;
20004642:	bf00      	nop
20004644:	e295      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004646:	bf00      	nop
20004648:	e293      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
2000464a:	bf00      	nop
2000464c:	e291      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
2000464e:	bf00      	nop
      break;
20004650:	e28f      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
20004652:	bf00      	nop
20004654:	58024400 	.word	0x58024400
20004658:	03d09000 	.word	0x03d09000
      clocksource = __HAL_RCC_GET_SPI23_SOURCE();
2000465c:	4b92      	ldr	r3, [pc, #584]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
2000465e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20004660:	f003 0370 	and.w	r3, r3, #112	@ 0x70
20004664:	613b      	str	r3, [r7, #16]
      switch (clocksource)
20004666:	693b      	ldr	r3, [r7, #16]
20004668:	2b40      	cmp	r3, #64	@ 0x40
2000466a:	d033      	beq.n	200046d4 <HAL_RCCEx_GetPeriphCLKFreq+0x11d8>
2000466c:	693b      	ldr	r3, [r7, #16]
2000466e:	2b40      	cmp	r3, #64	@ 0x40
20004670:	d838      	bhi.n	200046e4 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
20004672:	693b      	ldr	r3, [r7, #16]
20004674:	2b30      	cmp	r3, #48	@ 0x30
20004676:	d031      	beq.n	200046dc <HAL_RCCEx_GetPeriphCLKFreq+0x11e0>
20004678:	693b      	ldr	r3, [r7, #16]
2000467a:	2b30      	cmp	r3, #48	@ 0x30
2000467c:	d832      	bhi.n	200046e4 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
2000467e:	693b      	ldr	r3, [r7, #16]
20004680:	2b20      	cmp	r3, #32
20004682:	d01d      	beq.n	200046c0 <HAL_RCCEx_GetPeriphCLKFreq+0x11c4>
20004684:	693b      	ldr	r3, [r7, #16]
20004686:	2b20      	cmp	r3, #32
20004688:	d82c      	bhi.n	200046e4 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
2000468a:	693b      	ldr	r3, [r7, #16]
2000468c:	2b00      	cmp	r3, #0
2000468e:	d003      	beq.n	20004698 <HAL_RCCEx_GetPeriphCLKFreq+0x119c>
20004690:	693b      	ldr	r3, [r7, #16]
20004692:	2b10      	cmp	r3, #16
20004694:	d00a      	beq.n	200046ac <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
          break;
20004696:	e025      	b.n	200046e4 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
20004698:	4b83      	ldr	r3, [pc, #524]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
2000469a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000469c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
200046a0:	2b00      	cmp	r3, #0
200046a2:	d021      	beq.n	200046e8 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
            frequency = HAL_RCC_GetPLL1QFreq();
200046a4:	f7fd fc60 	bl	20001f68 <HAL_RCC_GetPLL1QFreq>
200046a8:	6178      	str	r0, [r7, #20]
          break;
200046aa:	e01d      	b.n	200046e8 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
200046ac:	4b7e      	ldr	r3, [pc, #504]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
200046ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200046b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
200046b4:	2b00      	cmp	r3, #0
200046b6:	d019      	beq.n	200046ec <HAL_RCCEx_GetPeriphCLKFreq+0x11f0>
            frequency = HAL_RCC_GetPLL2PFreq();
200046b8:	f7fd fc6c 	bl	20001f94 <HAL_RCC_GetPLL2PFreq>
200046bc:	6178      	str	r0, [r7, #20]
          break;
200046be:	e015      	b.n	200046ec <HAL_RCCEx_GetPeriphCLKFreq+0x11f0>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
200046c0:	4b79      	ldr	r3, [pc, #484]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
200046c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200046c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
200046c8:	2b00      	cmp	r3, #0
200046ca:	d011      	beq.n	200046f0 <HAL_RCCEx_GetPeriphCLKFreq+0x11f4>
            frequency = HAL_RCC_GetPLL3PFreq();
200046cc:	f7fd fcd2 	bl	20002074 <HAL_RCC_GetPLL3PFreq>
200046d0:	6178      	str	r0, [r7, #20]
          break;
200046d2:	e00d      	b.n	200046f0 <HAL_RCCEx_GetPeriphCLKFreq+0x11f4>
          frequency = RCC_GetCLKPFreq();
200046d4:	f000 fa68 	bl	20004ba8 <RCC_GetCLKPFreq>
200046d8:	6178      	str	r0, [r7, #20]
          break;
200046da:	e00a      	b.n	200046f2 <HAL_RCCEx_GetPeriphCLKFreq+0x11f6>
          frequency = EXTERNAL_CLOCK_VALUE;
200046dc:	f64b 3380 	movw	r3, #48000	@ 0xbb80
200046e0:	617b      	str	r3, [r7, #20]
          break;
200046e2:	e006      	b.n	200046f2 <HAL_RCCEx_GetPeriphCLKFreq+0x11f6>
          break;
200046e4:	bf00      	nop
200046e6:	e244      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200046e8:	bf00      	nop
200046ea:	e242      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200046ec:	bf00      	nop
200046ee:	e240      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200046f0:	bf00      	nop
      break;
200046f2:	e23e      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI45_SOURCE();
200046f4:	4b6c      	ldr	r3, [pc, #432]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
200046f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
200046f8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
200046fc:	613b      	str	r3, [r7, #16]
      switch (clocksource)
200046fe:	693b      	ldr	r3, [r7, #16]
20004700:	2b50      	cmp	r3, #80	@ 0x50
20004702:	d052      	beq.n	200047aa <HAL_RCCEx_GetPeriphCLKFreq+0x12ae>
20004704:	693b      	ldr	r3, [r7, #16]
20004706:	2b50      	cmp	r3, #80	@ 0x50
20004708:	d858      	bhi.n	200047bc <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
2000470a:	693b      	ldr	r3, [r7, #16]
2000470c:	2b40      	cmp	r3, #64	@ 0x40
2000470e:	d043      	beq.n	20004798 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>
20004710:	693b      	ldr	r3, [r7, #16]
20004712:	2b40      	cmp	r3, #64	@ 0x40
20004714:	d852      	bhi.n	200047bc <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
20004716:	693b      	ldr	r3, [r7, #16]
20004718:	2b30      	cmp	r3, #48	@ 0x30
2000471a:	d027      	beq.n	2000476c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>
2000471c:	693b      	ldr	r3, [r7, #16]
2000471e:	2b30      	cmp	r3, #48	@ 0x30
20004720:	d84c      	bhi.n	200047bc <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
20004722:	693b      	ldr	r3, [r7, #16]
20004724:	2b20      	cmp	r3, #32
20004726:	d017      	beq.n	20004758 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
20004728:	693b      	ldr	r3, [r7, #16]
2000472a:	2b20      	cmp	r3, #32
2000472c:	d846      	bhi.n	200047bc <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
2000472e:	693b      	ldr	r3, [r7, #16]
20004730:	2b00      	cmp	r3, #0
20004732:	d003      	beq.n	2000473c <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
20004734:	693b      	ldr	r3, [r7, #16]
20004736:	2b10      	cmp	r3, #16
20004738:	d004      	beq.n	20004744 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
          break;
2000473a:	e03f      	b.n	200047bc <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
          frequency = HAL_RCC_GetPCLK2Freq();
2000473c:	f7fd fbdc 	bl	20001ef8 <HAL_RCC_GetPCLK2Freq>
20004740:	6178      	str	r0, [r7, #20]
          break;
20004742:	e046      	b.n	200047d2 <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
20004744:	4b58      	ldr	r3, [pc, #352]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
20004746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20004748:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000474c:	2b00      	cmp	r3, #0
2000474e:	d037      	beq.n	200047c0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c4>
            frequency = HAL_RCC_GetPLL2QFreq();
20004750:	f7fd fc36 	bl	20001fc0 <HAL_RCC_GetPLL2QFreq>
20004754:	6178      	str	r0, [r7, #20]
          break;
20004756:	e033      	b.n	200047c0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
20004758:	4b53      	ldr	r3, [pc, #332]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
2000475a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000475c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20004760:	2b00      	cmp	r3, #0
20004762:	d02f      	beq.n	200047c4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c8>
            frequency = HAL_RCC_GetPLL3QFreq();
20004764:	f7fd fc9c 	bl	200020a0 <HAL_RCC_GetPLL3QFreq>
20004768:	6178      	str	r0, [r7, #20]
          break;
2000476a:	e02b      	b.n	200047c4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
2000476c:	4b4e      	ldr	r3, [pc, #312]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
2000476e:	681b      	ldr	r3, [r3, #0]
20004770:	f003 0304 	and.w	r3, r3, #4
20004774:	2b00      	cmp	r3, #0
20004776:	d027      	beq.n	200047c8 <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
20004778:	4b4b      	ldr	r3, [pc, #300]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
2000477a:	681b      	ldr	r3, [r3, #0]
2000477c:	f003 0320 	and.w	r3, r3, #32
20004780:	2b00      	cmp	r3, #0
20004782:	d021      	beq.n	200047c8 <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20004784:	4b48      	ldr	r3, [pc, #288]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
20004786:	681b      	ldr	r3, [r3, #0]
20004788:	08db      	lsrs	r3, r3, #3
2000478a:	f003 0303 	and.w	r3, r3, #3
2000478e:	4a47      	ldr	r2, [pc, #284]	@ (200048ac <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>)
20004790:	fa22 f303 	lsr.w	r3, r2, r3
20004794:	617b      	str	r3, [r7, #20]
          break;
20004796:	e017      	b.n	200047c8 <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
20004798:	4b43      	ldr	r3, [pc, #268]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
2000479a:	681b      	ldr	r3, [r3, #0]
2000479c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
200047a0:	2b00      	cmp	r3, #0
200047a2:	d013      	beq.n	200047cc <HAL_RCCEx_GetPeriphCLKFreq+0x12d0>
            frequency = CSI_VALUE;
200047a4:	4b42      	ldr	r3, [pc, #264]	@ (200048b0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
200047a6:	617b      	str	r3, [r7, #20]
          break;
200047a8:	e010      	b.n	200047cc <HAL_RCCEx_GetPeriphCLKFreq+0x12d0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
200047aa:	4b3f      	ldr	r3, [pc, #252]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
200047ac:	681b      	ldr	r3, [r3, #0]
200047ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
200047b2:	2b00      	cmp	r3, #0
200047b4:	d00c      	beq.n	200047d0 <HAL_RCCEx_GetPeriphCLKFreq+0x12d4>
            frequency = HSE_VALUE;
200047b6:	4b3f      	ldr	r3, [pc, #252]	@ (200048b4 <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
200047b8:	617b      	str	r3, [r7, #20]
          break;
200047ba:	e009      	b.n	200047d0 <HAL_RCCEx_GetPeriphCLKFreq+0x12d4>
          break;
200047bc:	bf00      	nop
200047be:	e1d8      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200047c0:	bf00      	nop
200047c2:	e1d6      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200047c4:	bf00      	nop
200047c6:	e1d4      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200047c8:	bf00      	nop
200047ca:	e1d2      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200047cc:	bf00      	nop
200047ce:	e1d0      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200047d0:	bf00      	nop
      break;
200047d2:	e1ce      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI6_SOURCE();
200047d4:	4b34      	ldr	r3, [pc, #208]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
200047d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
200047d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
200047dc:	613b      	str	r3, [r7, #16]
      switch (clocksource)
200047de:	693b      	ldr	r3, [r7, #16]
200047e0:	2b50      	cmp	r3, #80	@ 0x50
200047e2:	d052      	beq.n	2000488a <HAL_RCCEx_GetPeriphCLKFreq+0x138e>
200047e4:	693b      	ldr	r3, [r7, #16]
200047e6:	2b50      	cmp	r3, #80	@ 0x50
200047e8:	d858      	bhi.n	2000489c <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
200047ea:	693b      	ldr	r3, [r7, #16]
200047ec:	2b40      	cmp	r3, #64	@ 0x40
200047ee:	d043      	beq.n	20004878 <HAL_RCCEx_GetPeriphCLKFreq+0x137c>
200047f0:	693b      	ldr	r3, [r7, #16]
200047f2:	2b40      	cmp	r3, #64	@ 0x40
200047f4:	d852      	bhi.n	2000489c <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
200047f6:	693b      	ldr	r3, [r7, #16]
200047f8:	2b30      	cmp	r3, #48	@ 0x30
200047fa:	d027      	beq.n	2000484c <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
200047fc:	693b      	ldr	r3, [r7, #16]
200047fe:	2b30      	cmp	r3, #48	@ 0x30
20004800:	d84c      	bhi.n	2000489c <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
20004802:	693b      	ldr	r3, [r7, #16]
20004804:	2b20      	cmp	r3, #32
20004806:	d017      	beq.n	20004838 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>
20004808:	693b      	ldr	r3, [r7, #16]
2000480a:	2b20      	cmp	r3, #32
2000480c:	d846      	bhi.n	2000489c <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
2000480e:	693b      	ldr	r3, [r7, #16]
20004810:	2b00      	cmp	r3, #0
20004812:	d003      	beq.n	2000481c <HAL_RCCEx_GetPeriphCLKFreq+0x1320>
20004814:	693b      	ldr	r3, [r7, #16]
20004816:	2b10      	cmp	r3, #16
20004818:	d004      	beq.n	20004824 <HAL_RCCEx_GetPeriphCLKFreq+0x1328>
          break;
2000481a:	e03f      	b.n	2000489c <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
          frequency = HAL_RCC_GetPCLK4Freq();
2000481c:	f7fd fb88 	bl	20001f30 <HAL_RCC_GetPCLK4Freq>
20004820:	6178      	str	r0, [r7, #20]
          break;
20004822:	e04e      	b.n	200048c2 <HAL_RCCEx_GetPeriphCLKFreq+0x13c6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
20004824:	4b20      	ldr	r3, [pc, #128]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
20004826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20004828:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000482c:	2b00      	cmp	r3, #0
2000482e:	d037      	beq.n	200048a0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
            frequency = HAL_RCC_GetPLL2QFreq();
20004830:	f7fd fbc6 	bl	20001fc0 <HAL_RCC_GetPLL2QFreq>
20004834:	6178      	str	r0, [r7, #20]
          break;
20004836:	e033      	b.n	200048a0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
20004838:	4b1b      	ldr	r3, [pc, #108]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
2000483a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000483c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20004840:	2b00      	cmp	r3, #0
20004842:	d02f      	beq.n	200048a4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = HAL_RCC_GetPLL3QFreq();
20004844:	f7fd fc2c 	bl	200020a0 <HAL_RCC_GetPLL3QFreq>
20004848:	6178      	str	r0, [r7, #20]
          break;
2000484a:	e02b      	b.n	200048a4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
2000484c:	4b16      	ldr	r3, [pc, #88]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
2000484e:	681b      	ldr	r3, [r3, #0]
20004850:	f003 0304 	and.w	r3, r3, #4
20004854:	2b00      	cmp	r3, #0
20004856:	d02f      	beq.n	200048b8 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
20004858:	4b13      	ldr	r3, [pc, #76]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
2000485a:	681b      	ldr	r3, [r3, #0]
2000485c:	f003 0320 	and.w	r3, r3, #32
20004860:	2b00      	cmp	r3, #0
20004862:	d029      	beq.n	200048b8 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20004864:	4b10      	ldr	r3, [pc, #64]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
20004866:	681b      	ldr	r3, [r3, #0]
20004868:	08db      	lsrs	r3, r3, #3
2000486a:	f003 0303 	and.w	r3, r3, #3
2000486e:	4a0f      	ldr	r2, [pc, #60]	@ (200048ac <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>)
20004870:	fa22 f303 	lsr.w	r3, r2, r3
20004874:	617b      	str	r3, [r7, #20]
          break;
20004876:	e01f      	b.n	200048b8 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
20004878:	4b0b      	ldr	r3, [pc, #44]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
2000487a:	681b      	ldr	r3, [r3, #0]
2000487c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20004880:	2b00      	cmp	r3, #0
20004882:	d01b      	beq.n	200048bc <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>
            frequency = CSI_VALUE;
20004884:	4b0a      	ldr	r3, [pc, #40]	@ (200048b0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
20004886:	617b      	str	r3, [r7, #20]
          break;
20004888:	e018      	b.n	200048bc <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
2000488a:	4b07      	ldr	r3, [pc, #28]	@ (200048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
2000488c:	681b      	ldr	r3, [r3, #0]
2000488e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20004892:	2b00      	cmp	r3, #0
20004894:	d014      	beq.n	200048c0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c4>
            frequency = HSE_VALUE;
20004896:	4b07      	ldr	r3, [pc, #28]	@ (200048b4 <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
20004898:	617b      	str	r3, [r7, #20]
          break;
2000489a:	e011      	b.n	200048c0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c4>
          break;
2000489c:	bf00      	nop
2000489e:	e168      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200048a0:	bf00      	nop
200048a2:	e166      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200048a4:	bf00      	nop
200048a6:	e164      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
200048a8:	58024400 	.word	0x58024400
200048ac:	03d09000 	.word	0x03d09000
200048b0:	003d0900 	.word	0x003d0900
200048b4:	016e3600 	.word	0x016e3600
          break;
200048b8:	bf00      	nop
200048ba:	e15a      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200048bc:	bf00      	nop
200048be:	e158      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
200048c0:	bf00      	nop
      break;
200048c2:	e156      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USART1_SOURCE();
200048c4:	4b9e      	ldr	r3, [pc, #632]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
200048c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
200048c8:	f003 0307 	and.w	r3, r3, #7
200048cc:	613b      	str	r3, [r7, #16]
      switch (clocksource)
200048ce:	693b      	ldr	r3, [r7, #16]
200048d0:	2b05      	cmp	r3, #5
200048d2:	d850      	bhi.n	20004976 <HAL_RCCEx_GetPeriphCLKFreq+0x147a>
200048d4:	a201      	add	r2, pc, #4	@ (adr r2, 200048dc <HAL_RCCEx_GetPeriphCLKFreq+0x13e0>)
200048d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200048da:	bf00      	nop
200048dc:	200048f5 	.word	0x200048f5
200048e0:	200048fd 	.word	0x200048fd
200048e4:	20004911 	.word	0x20004911
200048e8:	20004925 	.word	0x20004925
200048ec:	20004951 	.word	0x20004951
200048f0:	20004963 	.word	0x20004963
          frequency = HAL_RCC_GetPCLK2Freq();
200048f4:	f7fd fb00 	bl	20001ef8 <HAL_RCC_GetPCLK2Freq>
200048f8:	6178      	str	r0, [r7, #20]
          break;
200048fa:	e047      	b.n	2000498c <HAL_RCCEx_GetPeriphCLKFreq+0x1490>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
200048fc:	4b90      	ldr	r3, [pc, #576]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
200048fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20004900:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20004904:	2b00      	cmp	r3, #0
20004906:	d038      	beq.n	2000497a <HAL_RCCEx_GetPeriphCLKFreq+0x147e>
            frequency = HAL_RCC_GetPLL2QFreq();
20004908:	f7fd fb5a 	bl	20001fc0 <HAL_RCC_GetPLL2QFreq>
2000490c:	6178      	str	r0, [r7, #20]
          break;
2000490e:	e034      	b.n	2000497a <HAL_RCCEx_GetPeriphCLKFreq+0x147e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
20004910:	4b8b      	ldr	r3, [pc, #556]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
20004912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20004914:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20004918:	2b00      	cmp	r3, #0
2000491a:	d030      	beq.n	2000497e <HAL_RCCEx_GetPeriphCLKFreq+0x1482>
            frequency = HAL_RCC_GetPLL3QFreq();
2000491c:	f7fd fbc0 	bl	200020a0 <HAL_RCC_GetPLL3QFreq>
20004920:	6178      	str	r0, [r7, #20]
          break;
20004922:	e02c      	b.n	2000497e <HAL_RCCEx_GetPeriphCLKFreq+0x1482>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
20004924:	4b86      	ldr	r3, [pc, #536]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
20004926:	681b      	ldr	r3, [r3, #0]
20004928:	f003 0304 	and.w	r3, r3, #4
2000492c:	2b00      	cmp	r3, #0
2000492e:	d028      	beq.n	20004982 <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
20004930:	4b83      	ldr	r3, [pc, #524]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
20004932:	681b      	ldr	r3, [r3, #0]
20004934:	f003 0320 	and.w	r3, r3, #32
20004938:	2b00      	cmp	r3, #0
2000493a:	d022      	beq.n	20004982 <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
2000493c:	4b80      	ldr	r3, [pc, #512]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
2000493e:	681b      	ldr	r3, [r3, #0]
20004940:	08db      	lsrs	r3, r3, #3
20004942:	f003 0303 	and.w	r3, r3, #3
20004946:	4a7f      	ldr	r2, [pc, #508]	@ (20004b44 <HAL_RCCEx_GetPeriphCLKFreq+0x1648>)
20004948:	fa22 f303 	lsr.w	r3, r2, r3
2000494c:	617b      	str	r3, [r7, #20]
          break;
2000494e:	e018      	b.n	20004982 <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
20004950:	4b7b      	ldr	r3, [pc, #492]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
20004952:	681b      	ldr	r3, [r3, #0]
20004954:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20004958:	2b00      	cmp	r3, #0
2000495a:	d014      	beq.n	20004986 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
            frequency = CSI_VALUE;
2000495c:	4b7a      	ldr	r3, [pc, #488]	@ (20004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x164c>)
2000495e:	617b      	str	r3, [r7, #20]
          break;
20004960:	e011      	b.n	20004986 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
20004962:	4b77      	ldr	r3, [pc, #476]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
20004964:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20004966:	f003 0302 	and.w	r3, r3, #2
2000496a:	2b00      	cmp	r3, #0
2000496c:	d00d      	beq.n	2000498a <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
            frequency = LSE_VALUE;
2000496e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20004972:	617b      	str	r3, [r7, #20]
          break;
20004974:	e009      	b.n	2000498a <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
          break;
20004976:	bf00      	nop
20004978:	e0fb      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
2000497a:	bf00      	nop
2000497c:	e0f9      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
2000497e:	bf00      	nop
20004980:	e0f7      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004982:	bf00      	nop
20004984:	e0f5      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004986:	bf00      	nop
20004988:	e0f3      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
2000498a:	bf00      	nop
      break;
2000498c:	e0f1      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USART234578_SOURCE();
2000498e:	4b6c      	ldr	r3, [pc, #432]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
20004990:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20004992:	f003 0307 	and.w	r3, r3, #7
20004996:	613b      	str	r3, [r7, #16]
      switch (clocksource)
20004998:	693b      	ldr	r3, [r7, #16]
2000499a:	2b05      	cmp	r3, #5
2000499c:	d84f      	bhi.n	20004a3e <HAL_RCCEx_GetPeriphCLKFreq+0x1542>
2000499e:	a201      	add	r2, pc, #4	@ (adr r2, 200049a4 <HAL_RCCEx_GetPeriphCLKFreq+0x14a8>)
200049a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200049a4:	200049bd 	.word	0x200049bd
200049a8:	200049c5 	.word	0x200049c5
200049ac:	200049d9 	.word	0x200049d9
200049b0:	200049ed 	.word	0x200049ed
200049b4:	20004a19 	.word	0x20004a19
200049b8:	20004a2b 	.word	0x20004a2b
          frequency = HAL_RCC_GetPCLK1Freq();
200049bc:	f7fd fa80 	bl	20001ec0 <HAL_RCC_GetPCLK1Freq>
200049c0:	6178      	str	r0, [r7, #20]
          break;
200049c2:	e047      	b.n	20004a54 <HAL_RCCEx_GetPeriphCLKFreq+0x1558>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
200049c4:	4b5e      	ldr	r3, [pc, #376]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
200049c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200049c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
200049cc:	2b00      	cmp	r3, #0
200049ce:	d038      	beq.n	20004a42 <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
            frequency = HAL_RCC_GetPLL2QFreq();
200049d0:	f7fd faf6 	bl	20001fc0 <HAL_RCC_GetPLL2QFreq>
200049d4:	6178      	str	r0, [r7, #20]
          break;
200049d6:	e034      	b.n	20004a42 <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
200049d8:	4b59      	ldr	r3, [pc, #356]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
200049da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200049dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
200049e0:	2b00      	cmp	r3, #0
200049e2:	d030      	beq.n	20004a46 <HAL_RCCEx_GetPeriphCLKFreq+0x154a>
            frequency = HAL_RCC_GetPLL3QFreq();
200049e4:	f7fd fb5c 	bl	200020a0 <HAL_RCC_GetPLL3QFreq>
200049e8:	6178      	str	r0, [r7, #20]
          break;
200049ea:	e02c      	b.n	20004a46 <HAL_RCCEx_GetPeriphCLKFreq+0x154a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
200049ec:	4b54      	ldr	r3, [pc, #336]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
200049ee:	681b      	ldr	r3, [r3, #0]
200049f0:	f003 0304 	and.w	r3, r3, #4
200049f4:	2b00      	cmp	r3, #0
200049f6:	d028      	beq.n	20004a4a <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
200049f8:	4b51      	ldr	r3, [pc, #324]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
200049fa:	681b      	ldr	r3, [r3, #0]
200049fc:	f003 0320 	and.w	r3, r3, #32
20004a00:	2b00      	cmp	r3, #0
20004a02:	d022      	beq.n	20004a4a <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20004a04:	4b4e      	ldr	r3, [pc, #312]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
20004a06:	681b      	ldr	r3, [r3, #0]
20004a08:	08db      	lsrs	r3, r3, #3
20004a0a:	f003 0303 	and.w	r3, r3, #3
20004a0e:	4a4d      	ldr	r2, [pc, #308]	@ (20004b44 <HAL_RCCEx_GetPeriphCLKFreq+0x1648>)
20004a10:	fa22 f303 	lsr.w	r3, r2, r3
20004a14:	617b      	str	r3, [r7, #20]
          break;
20004a16:	e018      	b.n	20004a4a <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
20004a18:	4b49      	ldr	r3, [pc, #292]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
20004a1a:	681b      	ldr	r3, [r3, #0]
20004a1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20004a20:	2b00      	cmp	r3, #0
20004a22:	d014      	beq.n	20004a4e <HAL_RCCEx_GetPeriphCLKFreq+0x1552>
            frequency = CSI_VALUE;
20004a24:	4b48      	ldr	r3, [pc, #288]	@ (20004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x164c>)
20004a26:	617b      	str	r3, [r7, #20]
          break;
20004a28:	e011      	b.n	20004a4e <HAL_RCCEx_GetPeriphCLKFreq+0x1552>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
20004a2a:	4b45      	ldr	r3, [pc, #276]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
20004a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
20004a2e:	f003 0302 	and.w	r3, r3, #2
20004a32:	2b00      	cmp	r3, #0
20004a34:	d00d      	beq.n	20004a52 <HAL_RCCEx_GetPeriphCLKFreq+0x1556>
            frequency = LSE_VALUE;
20004a36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20004a3a:	617b      	str	r3, [r7, #20]
          break;
20004a3c:	e009      	b.n	20004a52 <HAL_RCCEx_GetPeriphCLKFreq+0x1556>
          break;
20004a3e:	bf00      	nop
20004a40:	e097      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004a42:	bf00      	nop
20004a44:	e095      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004a46:	bf00      	nop
20004a48:	e093      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004a4a:	bf00      	nop
20004a4c:	e091      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004a4e:	bf00      	nop
20004a50:	e08f      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004a52:	bf00      	nop
      break;
20004a54:	e08d      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USBPHYC_SOURCE();
20004a56:	4b3a      	ldr	r3, [pc, #232]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
20004a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20004a5a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
20004a5e:	613b      	str	r3, [r7, #16]
      switch (clocksource)
20004a60:	693b      	ldr	r3, [r7, #16]
20004a62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20004a66:	d01d      	beq.n	20004aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x15a8>
20004a68:	693b      	ldr	r3, [r7, #16]
20004a6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20004a6e:	d823      	bhi.n	20004ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x15bc>
20004a70:	693b      	ldr	r3, [r7, #16]
20004a72:	2b00      	cmp	r3, #0
20004a74:	d004      	beq.n	20004a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1584>
20004a76:	693b      	ldr	r3, [r7, #16]
20004a78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20004a7c:	d009      	beq.n	20004a92 <HAL_RCCEx_GetPeriphCLKFreq+0x1596>
          break;
20004a7e:	e01b      	b.n	20004ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x15bc>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
20004a80:	4b2f      	ldr	r3, [pc, #188]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
20004a82:	681b      	ldr	r3, [r3, #0]
20004a84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20004a88:	2b00      	cmp	r3, #0
20004a8a:	d017      	beq.n	20004abc <HAL_RCCEx_GetPeriphCLKFreq+0x15c0>
            frequency = HSE_VALUE;
20004a8c:	4b2f      	ldr	r3, [pc, #188]	@ (20004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x1650>)
20004a8e:	617b      	str	r3, [r7, #20]
          break;
20004a90:	e014      	b.n	20004abc <HAL_RCCEx_GetPeriphCLKFreq+0x15c0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
20004a92:	4b2b      	ldr	r3, [pc, #172]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
20004a94:	681b      	ldr	r3, [r3, #0]
20004a96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20004a9a:	2b00      	cmp	r3, #0
20004a9c:	d010      	beq.n	20004ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c4>
            frequency = (HSE_VALUE >> 1UL);
20004a9e:	4b2c      	ldr	r3, [pc, #176]	@ (20004b50 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>)
20004aa0:	617b      	str	r3, [r7, #20]
          break;
20004aa2:	e00d      	b.n	20004ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
20004aa4:	4b26      	ldr	r3, [pc, #152]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
20004aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20004aa8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20004aac:	2b00      	cmp	r3, #0
20004aae:	d009      	beq.n	20004ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c8>
            frequency = HAL_RCC_GetPLL3QFreq();
20004ab0:	f7fd faf6 	bl	200020a0 <HAL_RCC_GetPLL3QFreq>
20004ab4:	6178      	str	r0, [r7, #20]
          break;
20004ab6:	e005      	b.n	20004ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c8>
          break;
20004ab8:	bf00      	nop
20004aba:	e05a      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004abc:	bf00      	nop
20004abe:	e058      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004ac0:	bf00      	nop
20004ac2:	e056      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004ac4:	bf00      	nop
      break;
20004ac6:	e054      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USBOTGFS_SOURCE();
20004ac8:	4b1d      	ldr	r3, [pc, #116]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
20004aca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20004acc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
20004ad0:	613b      	str	r3, [r7, #16]
      switch (clocksource)
20004ad2:	693b      	ldr	r3, [r7, #16]
20004ad4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
20004ad8:	d02f      	beq.n	20004b3a <HAL_RCCEx_GetPeriphCLKFreq+0x163e>
20004ada:	693b      	ldr	r3, [r7, #16]
20004adc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
20004ae0:	d83a      	bhi.n	20004b58 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
20004ae2:	693b      	ldr	r3, [r7, #16]
20004ae4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
20004ae8:	d01e      	beq.n	20004b28 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
20004aea:	693b      	ldr	r3, [r7, #16]
20004aec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
20004af0:	d832      	bhi.n	20004b58 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
20004af2:	693b      	ldr	r3, [r7, #16]
20004af4:	2b00      	cmp	r3, #0
20004af6:	d004      	beq.n	20004b02 <HAL_RCCEx_GetPeriphCLKFreq+0x1606>
20004af8:	693b      	ldr	r3, [r7, #16]
20004afa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
20004afe:	d009      	beq.n	20004b14 <HAL_RCCEx_GetPeriphCLKFreq+0x1618>
          break;
20004b00:	e02a      	b.n	20004b58 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
          if (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
20004b02:	4b0f      	ldr	r3, [pc, #60]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
20004b04:	681b      	ldr	r3, [r3, #0]
20004b06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20004b0a:	2b00      	cmp	r3, #0
20004b0c:	d026      	beq.n	20004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x1660>
            frequency = HSI48_VALUE;
20004b0e:	4b11      	ldr	r3, [pc, #68]	@ (20004b54 <HAL_RCCEx_GetPeriphCLKFreq+0x1658>)
20004b10:	617b      	str	r3, [r7, #20]
          break;
20004b12:	e023      	b.n	20004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x1660>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
20004b14:	4b0a      	ldr	r3, [pc, #40]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
20004b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20004b18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20004b1c:	2b00      	cmp	r3, #0
20004b1e:	d01f      	beq.n	20004b60 <HAL_RCCEx_GetPeriphCLKFreq+0x1664>
            frequency = HAL_RCC_GetPLL3QFreq();
20004b20:	f7fd fabe 	bl	200020a0 <HAL_RCC_GetPLL3QFreq>
20004b24:	6178      	str	r0, [r7, #20]
          break;
20004b26:	e01b      	b.n	20004b60 <HAL_RCCEx_GetPeriphCLKFreq+0x1664>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
20004b28:	4b05      	ldr	r3, [pc, #20]	@ (20004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
20004b2a:	681b      	ldr	r3, [r3, #0]
20004b2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20004b30:	2b00      	cmp	r3, #0
20004b32:	d017      	beq.n	20004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x1668>
            frequency = HSE_VALUE;
20004b34:	4b05      	ldr	r3, [pc, #20]	@ (20004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x1650>)
20004b36:	617b      	str	r3, [r7, #20]
          break;
20004b38:	e014      	b.n	20004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x1668>
          break;
20004b3a:	bf00      	nop
20004b3c:	e019      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
20004b3e:	bf00      	nop
20004b40:	58024400 	.word	0x58024400
20004b44:	03d09000 	.word	0x03d09000
20004b48:	003d0900 	.word	0x003d0900
20004b4c:	016e3600 	.word	0x016e3600
20004b50:	00b71b00 	.word	0x00b71b00
20004b54:	02dc6c00 	.word	0x02dc6c00
          break;
20004b58:	bf00      	nop
20004b5a:	e00a      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004b5c:	bf00      	nop
20004b5e:	e008      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004b60:	bf00      	nop
20004b62:	e006      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
20004b64:	bf00      	nop
      break;
20004b66:	e004      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
20004b68:	bf00      	nop
20004b6a:	e002      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
20004b6c:	bf00      	nop
20004b6e:	e000      	b.n	20004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
20004b70:	bf00      	nop
  }

  return frequency;
20004b72:	697b      	ldr	r3, [r7, #20]
}
20004b74:	4618      	mov	r0, r3
20004b76:	3718      	adds	r7, #24
20004b78:	46bd      	mov	sp, r7
20004b7a:	bd80      	pop	{r7, pc}

20004b7c <HAL_RCCEx_DisableClockProtection>:
  *            @arg RCC_CLOCKPROTECT_FMC     FMC clock protection
  *            @arg RCC_CLOCKPROTECT_XSPI XSPIs clock protection
  * @retval None
  */
void HAL_RCCEx_DisableClockProtection(uint32_t ProtectClk)
{
20004b7c:	b480      	push	{r7}
20004b7e:	b083      	sub	sp, #12
20004b80:	af00      	add	r7, sp, #0
20004b82:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_RCC_CLOCKPROTECTION(ProtectClk));

  CLEAR_BIT(RCC->CKPROTR, ProtectClk);
20004b84:	4b07      	ldr	r3, [pc, #28]	@ (20004ba4 <HAL_RCCEx_DisableClockProtection+0x28>)
20004b86:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
20004b8a:	687b      	ldr	r3, [r7, #4]
20004b8c:	43db      	mvns	r3, r3
20004b8e:	4905      	ldr	r1, [pc, #20]	@ (20004ba4 <HAL_RCCEx_DisableClockProtection+0x28>)
20004b90:	4013      	ands	r3, r2
20004b92:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
}
20004b96:	bf00      	nop
20004b98:	370c      	adds	r7, #12
20004b9a:	46bd      	mov	sp, r7
20004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
20004ba0:	4770      	bx	lr
20004ba2:	bf00      	nop
20004ba4:	58024400 	.word	0x58024400

20004ba8 <RCC_GetCLKPFreq>:
/**
  * @brief  Compute PLL2 VCO output frequency
  * @retval Value of PLL2 VCO output frequency
  */
static uint32_t RCC_GetCLKPFreq(void)
{
20004ba8:	b480      	push	{r7}
20004baa:	b083      	sub	sp, #12
20004bac:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
20004bae:	2300      	movs	r3, #0
20004bb0:	607b      	str	r3, [r7, #4]
  uint32_t ckpclocksource;

  ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
20004bb2:	4b1f      	ldr	r3, [pc, #124]	@ (20004c30 <RCC_GetCLKPFreq+0x88>)
20004bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20004bb6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
20004bba:	603b      	str	r3, [r7, #0]

  if (ckpclocksource == RCC_CLKPSOURCE_HSI)
20004bbc:	683b      	ldr	r3, [r7, #0]
20004bbe:	2b00      	cmp	r3, #0
20004bc0:	d115      	bne.n	20004bee <RCC_GetCLKPFreq+0x46>
  {
    if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
20004bc2:	4b1b      	ldr	r3, [pc, #108]	@ (20004c30 <RCC_GetCLKPFreq+0x88>)
20004bc4:	681b      	ldr	r3, [r3, #0]
20004bc6:	f003 0304 	and.w	r3, r3, #4
20004bca:	2b00      	cmp	r3, #0
20004bcc:	d028      	beq.n	20004c20 <RCC_GetCLKPFreq+0x78>
    {
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
20004bce:	4b18      	ldr	r3, [pc, #96]	@ (20004c30 <RCC_GetCLKPFreq+0x88>)
20004bd0:	681b      	ldr	r3, [r3, #0]
20004bd2:	f003 0320 	and.w	r3, r3, #32
20004bd6:	2b00      	cmp	r3, #0
20004bd8:	d022      	beq.n	20004c20 <RCC_GetCLKPFreq+0x78>
      {
        frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20004bda:	4b15      	ldr	r3, [pc, #84]	@ (20004c30 <RCC_GetCLKPFreq+0x88>)
20004bdc:	681b      	ldr	r3, [r3, #0]
20004bde:	08db      	lsrs	r3, r3, #3
20004be0:	f003 0303 	and.w	r3, r3, #3
20004be4:	4a13      	ldr	r2, [pc, #76]	@ (20004c34 <RCC_GetCLKPFreq+0x8c>)
20004be6:	fa22 f303 	lsr.w	r3, r2, r3
20004bea:	607b      	str	r3, [r7, #4]
20004bec:	e018      	b.n	20004c20 <RCC_GetCLKPFreq+0x78>
      {
        /* Can't retrieve HSIDIV value */
      }
    }
  }
  else if (ckpclocksource == RCC_CLKPSOURCE_CSI)
20004bee:	683b      	ldr	r3, [r7, #0]
20004bf0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20004bf4:	d108      	bne.n	20004c08 <RCC_GetCLKPFreq+0x60>
  {
    if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
20004bf6:	4b0e      	ldr	r3, [pc, #56]	@ (20004c30 <RCC_GetCLKPFreq+0x88>)
20004bf8:	681b      	ldr	r3, [r3, #0]
20004bfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
20004bfe:	2b00      	cmp	r3, #0
20004c00:	d00e      	beq.n	20004c20 <RCC_GetCLKPFreq+0x78>
    {
      frequency = CSI_VALUE;
20004c02:	4b0d      	ldr	r3, [pc, #52]	@ (20004c38 <RCC_GetCLKPFreq+0x90>)
20004c04:	607b      	str	r3, [r7, #4]
20004c06:	e00b      	b.n	20004c20 <RCC_GetCLKPFreq+0x78>
    }
  }
  else if (ckpclocksource == RCC_CLKPSOURCE_HSE)
20004c08:	683b      	ldr	r3, [r7, #0]
20004c0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20004c0e:	d107      	bne.n	20004c20 <RCC_GetCLKPFreq+0x78>
  {
    if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
20004c10:	4b07      	ldr	r3, [pc, #28]	@ (20004c30 <RCC_GetCLKPFreq+0x88>)
20004c12:	681b      	ldr	r3, [r3, #0]
20004c14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20004c18:	2b00      	cmp	r3, #0
20004c1a:	d001      	beq.n	20004c20 <RCC_GetCLKPFreq+0x78>
    {
      frequency = HSE_VALUE;
20004c1c:	4b07      	ldr	r3, [pc, #28]	@ (20004c3c <RCC_GetCLKPFreq+0x94>)
20004c1e:	607b      	str	r3, [r7, #4]
  {
    /* Nothing to do, case the CKPER is disabled */
    /* frequency is by default set to 0          */
  }

  return frequency;
20004c20:	687b      	ldr	r3, [r7, #4]
}
20004c22:	4618      	mov	r0, r3
20004c24:	370c      	adds	r7, #12
20004c26:	46bd      	mov	sp, r7
20004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
20004c2c:	4770      	bx	lr
20004c2e:	bf00      	nop
20004c30:	58024400 	.word	0x58024400
20004c34:	03d09000 	.word	0x03d09000
20004c38:	003d0900 	.word	0x003d0900
20004c3c:	016e3600 	.word	0x016e3600

20004c40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
20004c40:	b580      	push	{r7, lr}
20004c42:	b082      	sub	sp, #8
20004c44:	af00      	add	r7, sp, #0
20004c46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
20004c48:	687b      	ldr	r3, [r7, #4]
20004c4a:	2b00      	cmp	r3, #0
20004c4c:	d101      	bne.n	20004c52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
20004c4e:	2301      	movs	r3, #1
20004c50:	e042      	b.n	20004cd8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
20004c52:	687b      	ldr	r3, [r7, #4]
20004c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20004c58:	2b00      	cmp	r3, #0
20004c5a:	d106      	bne.n	20004c6a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
20004c5c:	687b      	ldr	r3, [r7, #4]
20004c5e:	2200      	movs	r2, #0
20004c60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
20004c64:	6878      	ldr	r0, [r7, #4]
20004c66:	f7fb fec7 	bl	200009f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
20004c6a:	687b      	ldr	r3, [r7, #4]
20004c6c:	2224      	movs	r2, #36	@ 0x24
20004c6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
20004c72:	687b      	ldr	r3, [r7, #4]
20004c74:	681b      	ldr	r3, [r3, #0]
20004c76:	681a      	ldr	r2, [r3, #0]
20004c78:	687b      	ldr	r3, [r7, #4]
20004c7a:	681b      	ldr	r3, [r3, #0]
20004c7c:	f022 0201 	bic.w	r2, r2, #1
20004c80:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
20004c82:	687b      	ldr	r3, [r7, #4]
20004c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20004c86:	2b00      	cmp	r3, #0
20004c88:	d002      	beq.n	20004c90 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
20004c8a:	6878      	ldr	r0, [r7, #4]
20004c8c:	f000 fbbe 	bl	2000540c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
20004c90:	6878      	ldr	r0, [r7, #4]
20004c92:	f000 f825 	bl	20004ce0 <UART_SetConfig>
20004c96:	4603      	mov	r3, r0
20004c98:	2b01      	cmp	r3, #1
20004c9a:	d101      	bne.n	20004ca0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
20004c9c:	2301      	movs	r3, #1
20004c9e:	e01b      	b.n	20004cd8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
20004ca0:	687b      	ldr	r3, [r7, #4]
20004ca2:	681b      	ldr	r3, [r3, #0]
20004ca4:	685a      	ldr	r2, [r3, #4]
20004ca6:	687b      	ldr	r3, [r7, #4]
20004ca8:	681b      	ldr	r3, [r3, #0]
20004caa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
20004cae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
20004cb0:	687b      	ldr	r3, [r7, #4]
20004cb2:	681b      	ldr	r3, [r3, #0]
20004cb4:	689a      	ldr	r2, [r3, #8]
20004cb6:	687b      	ldr	r3, [r7, #4]
20004cb8:	681b      	ldr	r3, [r3, #0]
20004cba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
20004cbe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
20004cc0:	687b      	ldr	r3, [r7, #4]
20004cc2:	681b      	ldr	r3, [r3, #0]
20004cc4:	681a      	ldr	r2, [r3, #0]
20004cc6:	687b      	ldr	r3, [r7, #4]
20004cc8:	681b      	ldr	r3, [r3, #0]
20004cca:	f042 0201 	orr.w	r2, r2, #1
20004cce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
20004cd0:	6878      	ldr	r0, [r7, #4]
20004cd2:	f000 fc3d 	bl	20005550 <UART_CheckIdleState>
20004cd6:	4603      	mov	r3, r0
}
20004cd8:	4618      	mov	r0, r3
20004cda:	3708      	adds	r7, #8
20004cdc:	46bd      	mov	sp, r7
20004cde:	bd80      	pop	{r7, pc}

20004ce0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
20004ce0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
20004ce4:	b08c      	sub	sp, #48	@ 0x30
20004ce6:	af00      	add	r7, sp, #0
20004ce8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
20004cea:	2300      	movs	r3, #0
20004cec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
20004cf0:	697b      	ldr	r3, [r7, #20]
20004cf2:	689a      	ldr	r2, [r3, #8]
20004cf4:	697b      	ldr	r3, [r7, #20]
20004cf6:	691b      	ldr	r3, [r3, #16]
20004cf8:	431a      	orrs	r2, r3
20004cfa:	697b      	ldr	r3, [r7, #20]
20004cfc:	695b      	ldr	r3, [r3, #20]
20004cfe:	431a      	orrs	r2, r3
20004d00:	697b      	ldr	r3, [r7, #20]
20004d02:	69db      	ldr	r3, [r3, #28]
20004d04:	4313      	orrs	r3, r2
20004d06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
20004d08:	697b      	ldr	r3, [r7, #20]
20004d0a:	681b      	ldr	r3, [r3, #0]
20004d0c:	681a      	ldr	r2, [r3, #0]
20004d0e:	4bb3      	ldr	r3, [pc, #716]	@ (20004fdc <UART_SetConfig+0x2fc>)
20004d10:	4013      	ands	r3, r2
20004d12:	697a      	ldr	r2, [r7, #20]
20004d14:	6812      	ldr	r2, [r2, #0]
20004d16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20004d18:	430b      	orrs	r3, r1
20004d1a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
20004d1c:	697b      	ldr	r3, [r7, #20]
20004d1e:	681b      	ldr	r3, [r3, #0]
20004d20:	685b      	ldr	r3, [r3, #4]
20004d22:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
20004d26:	697b      	ldr	r3, [r7, #20]
20004d28:	68da      	ldr	r2, [r3, #12]
20004d2a:	697b      	ldr	r3, [r7, #20]
20004d2c:	681b      	ldr	r3, [r3, #0]
20004d2e:	430a      	orrs	r2, r1
20004d30:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
20004d32:	697b      	ldr	r3, [r7, #20]
20004d34:	699b      	ldr	r3, [r3, #24]
20004d36:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
20004d38:	697b      	ldr	r3, [r7, #20]
20004d3a:	681b      	ldr	r3, [r3, #0]
20004d3c:	4aa8      	ldr	r2, [pc, #672]	@ (20004fe0 <UART_SetConfig+0x300>)
20004d3e:	4293      	cmp	r3, r2
20004d40:	d004      	beq.n	20004d4c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
20004d42:	697b      	ldr	r3, [r7, #20]
20004d44:	6a1b      	ldr	r3, [r3, #32]
20004d46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20004d48:	4313      	orrs	r3, r2
20004d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
20004d4c:	697b      	ldr	r3, [r7, #20]
20004d4e:	681b      	ldr	r3, [r3, #0]
20004d50:	689a      	ldr	r2, [r3, #8]
20004d52:	4ba4      	ldr	r3, [pc, #656]	@ (20004fe4 <UART_SetConfig+0x304>)
20004d54:	4013      	ands	r3, r2
20004d56:	697a      	ldr	r2, [r7, #20]
20004d58:	6812      	ldr	r2, [r2, #0]
20004d5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20004d5c:	430b      	orrs	r3, r1
20004d5e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
20004d60:	697b      	ldr	r3, [r7, #20]
20004d62:	681b      	ldr	r3, [r3, #0]
20004d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20004d66:	f023 010f 	bic.w	r1, r3, #15
20004d6a:	697b      	ldr	r3, [r7, #20]
20004d6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
20004d6e:	697b      	ldr	r3, [r7, #20]
20004d70:	681b      	ldr	r3, [r3, #0]
20004d72:	430a      	orrs	r2, r1
20004d74:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
20004d76:	697b      	ldr	r3, [r7, #20]
20004d78:	681b      	ldr	r3, [r3, #0]
20004d7a:	4a9b      	ldr	r2, [pc, #620]	@ (20004fe8 <UART_SetConfig+0x308>)
20004d7c:	4293      	cmp	r3, r2
20004d7e:	d131      	bne.n	20004de4 <UART_SetConfig+0x104>
20004d80:	4b9a      	ldr	r3, [pc, #616]	@ (20004fec <UART_SetConfig+0x30c>)
20004d82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20004d84:	f003 0307 	and.w	r3, r3, #7
20004d88:	2b05      	cmp	r3, #5
20004d8a:	d827      	bhi.n	20004ddc <UART_SetConfig+0xfc>
20004d8c:	a201      	add	r2, pc, #4	@ (adr r2, 20004d94 <UART_SetConfig+0xb4>)
20004d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20004d92:	bf00      	nop
20004d94:	20004dad 	.word	0x20004dad
20004d98:	20004db5 	.word	0x20004db5
20004d9c:	20004dbd 	.word	0x20004dbd
20004da0:	20004dc5 	.word	0x20004dc5
20004da4:	20004dcd 	.word	0x20004dcd
20004da8:	20004dd5 	.word	0x20004dd5
20004dac:	2301      	movs	r3, #1
20004dae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004db2:	e0a0      	b.n	20004ef6 <UART_SetConfig+0x216>
20004db4:	2304      	movs	r3, #4
20004db6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004dba:	e09c      	b.n	20004ef6 <UART_SetConfig+0x216>
20004dbc:	2308      	movs	r3, #8
20004dbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004dc2:	e098      	b.n	20004ef6 <UART_SetConfig+0x216>
20004dc4:	2310      	movs	r3, #16
20004dc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004dca:	e094      	b.n	20004ef6 <UART_SetConfig+0x216>
20004dcc:	2320      	movs	r3, #32
20004dce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004dd2:	e090      	b.n	20004ef6 <UART_SetConfig+0x216>
20004dd4:	2340      	movs	r3, #64	@ 0x40
20004dd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004dda:	e08c      	b.n	20004ef6 <UART_SetConfig+0x216>
20004ddc:	2380      	movs	r3, #128	@ 0x80
20004dde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004de2:	e088      	b.n	20004ef6 <UART_SetConfig+0x216>
20004de4:	697b      	ldr	r3, [r7, #20]
20004de6:	681b      	ldr	r3, [r3, #0]
20004de8:	4a81      	ldr	r2, [pc, #516]	@ (20004ff0 <UART_SetConfig+0x310>)
20004dea:	4293      	cmp	r3, r2
20004dec:	d018      	beq.n	20004e20 <UART_SetConfig+0x140>
20004dee:	697b      	ldr	r3, [r7, #20]
20004df0:	681b      	ldr	r3, [r3, #0]
20004df2:	4a80      	ldr	r2, [pc, #512]	@ (20004ff4 <UART_SetConfig+0x314>)
20004df4:	4293      	cmp	r3, r2
20004df6:	d013      	beq.n	20004e20 <UART_SetConfig+0x140>
20004df8:	697b      	ldr	r3, [r7, #20]
20004dfa:	681b      	ldr	r3, [r3, #0]
20004dfc:	4a7e      	ldr	r2, [pc, #504]	@ (20004ff8 <UART_SetConfig+0x318>)
20004dfe:	4293      	cmp	r3, r2
20004e00:	d00e      	beq.n	20004e20 <UART_SetConfig+0x140>
20004e02:	697b      	ldr	r3, [r7, #20]
20004e04:	681b      	ldr	r3, [r3, #0]
20004e06:	4a7d      	ldr	r2, [pc, #500]	@ (20004ffc <UART_SetConfig+0x31c>)
20004e08:	4293      	cmp	r3, r2
20004e0a:	d009      	beq.n	20004e20 <UART_SetConfig+0x140>
20004e0c:	697b      	ldr	r3, [r7, #20]
20004e0e:	681b      	ldr	r3, [r3, #0]
20004e10:	4a7b      	ldr	r2, [pc, #492]	@ (20005000 <UART_SetConfig+0x320>)
20004e12:	4293      	cmp	r3, r2
20004e14:	d004      	beq.n	20004e20 <UART_SetConfig+0x140>
20004e16:	697b      	ldr	r3, [r7, #20]
20004e18:	681b      	ldr	r3, [r3, #0]
20004e1a:	4a7a      	ldr	r2, [pc, #488]	@ (20005004 <UART_SetConfig+0x324>)
20004e1c:	4293      	cmp	r3, r2
20004e1e:	d131      	bne.n	20004e84 <UART_SetConfig+0x1a4>
20004e20:	4b72      	ldr	r3, [pc, #456]	@ (20004fec <UART_SetConfig+0x30c>)
20004e22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20004e24:	f003 0307 	and.w	r3, r3, #7
20004e28:	2b05      	cmp	r3, #5
20004e2a:	d827      	bhi.n	20004e7c <UART_SetConfig+0x19c>
20004e2c:	a201      	add	r2, pc, #4	@ (adr r2, 20004e34 <UART_SetConfig+0x154>)
20004e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20004e32:	bf00      	nop
20004e34:	20004e4d 	.word	0x20004e4d
20004e38:	20004e55 	.word	0x20004e55
20004e3c:	20004e5d 	.word	0x20004e5d
20004e40:	20004e65 	.word	0x20004e65
20004e44:	20004e6d 	.word	0x20004e6d
20004e48:	20004e75 	.word	0x20004e75
20004e4c:	2300      	movs	r3, #0
20004e4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004e52:	e016      	b.n	20004e82 <UART_SetConfig+0x1a2>
20004e54:	2304      	movs	r3, #4
20004e56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004e5a:	e012      	b.n	20004e82 <UART_SetConfig+0x1a2>
20004e5c:	2308      	movs	r3, #8
20004e5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004e62:	e00e      	b.n	20004e82 <UART_SetConfig+0x1a2>
20004e64:	2310      	movs	r3, #16
20004e66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004e6a:	e00a      	b.n	20004e82 <UART_SetConfig+0x1a2>
20004e6c:	2320      	movs	r3, #32
20004e6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004e72:	e006      	b.n	20004e82 <UART_SetConfig+0x1a2>
20004e74:	2340      	movs	r3, #64	@ 0x40
20004e76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004e7a:	e002      	b.n	20004e82 <UART_SetConfig+0x1a2>
20004e7c:	2380      	movs	r3, #128	@ 0x80
20004e7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004e82:	e038      	b.n	20004ef6 <UART_SetConfig+0x216>
20004e84:	697b      	ldr	r3, [r7, #20]
20004e86:	681b      	ldr	r3, [r3, #0]
20004e88:	4a55      	ldr	r2, [pc, #340]	@ (20004fe0 <UART_SetConfig+0x300>)
20004e8a:	4293      	cmp	r3, r2
20004e8c:	d130      	bne.n	20004ef0 <UART_SetConfig+0x210>
20004e8e:	4b57      	ldr	r3, [pc, #348]	@ (20004fec <UART_SetConfig+0x30c>)
20004e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20004e92:	f003 0307 	and.w	r3, r3, #7
20004e96:	2b05      	cmp	r3, #5
20004e98:	d826      	bhi.n	20004ee8 <UART_SetConfig+0x208>
20004e9a:	a201      	add	r2, pc, #4	@ (adr r2, 20004ea0 <UART_SetConfig+0x1c0>)
20004e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20004ea0:	20004eb9 	.word	0x20004eb9
20004ea4:	20004ec1 	.word	0x20004ec1
20004ea8:	20004ec9 	.word	0x20004ec9
20004eac:	20004ed1 	.word	0x20004ed1
20004eb0:	20004ed9 	.word	0x20004ed9
20004eb4:	20004ee1 	.word	0x20004ee1
20004eb8:	2302      	movs	r3, #2
20004eba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004ebe:	e01a      	b.n	20004ef6 <UART_SetConfig+0x216>
20004ec0:	2304      	movs	r3, #4
20004ec2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004ec6:	e016      	b.n	20004ef6 <UART_SetConfig+0x216>
20004ec8:	2308      	movs	r3, #8
20004eca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004ece:	e012      	b.n	20004ef6 <UART_SetConfig+0x216>
20004ed0:	2310      	movs	r3, #16
20004ed2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004ed6:	e00e      	b.n	20004ef6 <UART_SetConfig+0x216>
20004ed8:	2320      	movs	r3, #32
20004eda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004ede:	e00a      	b.n	20004ef6 <UART_SetConfig+0x216>
20004ee0:	2340      	movs	r3, #64	@ 0x40
20004ee2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004ee6:	e006      	b.n	20004ef6 <UART_SetConfig+0x216>
20004ee8:	2380      	movs	r3, #128	@ 0x80
20004eea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
20004eee:	e002      	b.n	20004ef6 <UART_SetConfig+0x216>
20004ef0:	2380      	movs	r3, #128	@ 0x80
20004ef2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
20004ef6:	697b      	ldr	r3, [r7, #20]
20004ef8:	681b      	ldr	r3, [r3, #0]
20004efa:	4a39      	ldr	r2, [pc, #228]	@ (20004fe0 <UART_SetConfig+0x300>)
20004efc:	4293      	cmp	r3, r2
20004efe:	f040 80fe 	bne.w	200050fe <UART_SetConfig+0x41e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
20004f02:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
20004f06:	2b20      	cmp	r3, #32
20004f08:	dc48      	bgt.n	20004f9c <UART_SetConfig+0x2bc>
20004f0a:	2b02      	cmp	r3, #2
20004f0c:	f2c0 8088 	blt.w	20005020 <UART_SetConfig+0x340>
20004f10:	3b02      	subs	r3, #2
20004f12:	2b1e      	cmp	r3, #30
20004f14:	f200 8084 	bhi.w	20005020 <UART_SetConfig+0x340>
20004f18:	a201      	add	r2, pc, #4	@ (adr r2, 20004f20 <UART_SetConfig+0x240>)
20004f1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20004f1e:	bf00      	nop
20004f20:	20004fb3 	.word	0x20004fb3
20004f24:	20005021 	.word	0x20005021
20004f28:	20004fa3 	.word	0x20004fa3
20004f2c:	20005021 	.word	0x20005021
20004f30:	20005021 	.word	0x20005021
20004f34:	20005021 	.word	0x20005021
20004f38:	20004fab 	.word	0x20004fab
20004f3c:	20005021 	.word	0x20005021
20004f40:	20005021 	.word	0x20005021
20004f44:	20005021 	.word	0x20005021
20004f48:	20005021 	.word	0x20005021
20004f4c:	20005021 	.word	0x20005021
20004f50:	20005021 	.word	0x20005021
20004f54:	20005021 	.word	0x20005021
20004f58:	20004fbb 	.word	0x20004fbb
20004f5c:	20005021 	.word	0x20005021
20004f60:	20005021 	.word	0x20005021
20004f64:	20005021 	.word	0x20005021
20004f68:	20005021 	.word	0x20005021
20004f6c:	20005021 	.word	0x20005021
20004f70:	20005021 	.word	0x20005021
20004f74:	20005021 	.word	0x20005021
20004f78:	20005021 	.word	0x20005021
20004f7c:	20005021 	.word	0x20005021
20004f80:	20005021 	.word	0x20005021
20004f84:	20005021 	.word	0x20005021
20004f88:	20005021 	.word	0x20005021
20004f8c:	20005021 	.word	0x20005021
20004f90:	20005021 	.word	0x20005021
20004f94:	20005021 	.word	0x20005021
20004f98:	20005013 	.word	0x20005013
20004f9c:	2b40      	cmp	r3, #64	@ 0x40
20004f9e:	d03b      	beq.n	20005018 <UART_SetConfig+0x338>
20004fa0:	e03e      	b.n	20005020 <UART_SetConfig+0x340>
    {
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
20004fa2:	f7fd f80d 	bl	20001fc0 <HAL_RCC_GetPLL2QFreq>
20004fa6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
20004fa8:	e040      	b.n	2000502c <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
20004faa:	f7fd f879 	bl	200020a0 <HAL_RCC_GetPLL3QFreq>
20004fae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
20004fb0:	e03c      	b.n	2000502c <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_PCLK4:
        pclk = HAL_RCC_GetPCLK4Freq();
20004fb2:	f7fc ffbd 	bl	20001f30 <HAL_RCC_GetPCLK4Freq>
20004fb6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
20004fb8:	e038      	b.n	2000502c <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
20004fba:	4b0c      	ldr	r3, [pc, #48]	@ (20004fec <UART_SetConfig+0x30c>)
20004fbc:	681b      	ldr	r3, [r3, #0]
20004fbe:	f003 0320 	and.w	r3, r3, #32
20004fc2:	2b00      	cmp	r3, #0
20004fc4:	d022      	beq.n	2000500c <UART_SetConfig+0x32c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
20004fc6:	4b09      	ldr	r3, [pc, #36]	@ (20004fec <UART_SetConfig+0x30c>)
20004fc8:	681b      	ldr	r3, [r3, #0]
20004fca:	08db      	lsrs	r3, r3, #3
20004fcc:	f003 0303 	and.w	r3, r3, #3
20004fd0:	4a0d      	ldr	r2, [pc, #52]	@ (20005008 <UART_SetConfig+0x328>)
20004fd2:	fa22 f303 	lsr.w	r3, r2, r3
20004fd6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
20004fd8:	e028      	b.n	2000502c <UART_SetConfig+0x34c>
20004fda:	bf00      	nop
20004fdc:	cfff69f3 	.word	0xcfff69f3
20004fe0:	58000c00 	.word	0x58000c00
20004fe4:	11fff4ff 	.word	0x11fff4ff
20004fe8:	42001000 	.word	0x42001000
20004fec:	58024400 	.word	0x58024400
20004ff0:	40004400 	.word	0x40004400
20004ff4:	40004800 	.word	0x40004800
20004ff8:	40004c00 	.word	0x40004c00
20004ffc:	40005000 	.word	0x40005000
20005000:	40007800 	.word	0x40007800
20005004:	40007c00 	.word	0x40007c00
20005008:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
2000500c:	4b99      	ldr	r3, [pc, #612]	@ (20005274 <UART_SetConfig+0x594>)
2000500e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
20005010:	e00c      	b.n	2000502c <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
20005012:	4b99      	ldr	r3, [pc, #612]	@ (20005278 <UART_SetConfig+0x598>)
20005014:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
20005016:	e009      	b.n	2000502c <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
20005018:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
2000501c:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
2000501e:	e005      	b.n	2000502c <UART_SetConfig+0x34c>
      default:
        pclk = 0U;
20005020:	2300      	movs	r3, #0
20005022:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
20005024:	2301      	movs	r3, #1
20005026:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
2000502a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
2000502c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000502e:	2b00      	cmp	r3, #0
20005030:	f000 81ce 	beq.w	200053d0 <UART_SetConfig+0x6f0>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
20005034:	697b      	ldr	r3, [r7, #20]
20005036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20005038:	4a90      	ldr	r2, [pc, #576]	@ (2000527c <UART_SetConfig+0x59c>)
2000503a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
2000503e:	461a      	mov	r2, r3
20005040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20005042:	fbb3 f3f2 	udiv	r3, r3, r2
20005046:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
20005048:	697b      	ldr	r3, [r7, #20]
2000504a:	685a      	ldr	r2, [r3, #4]
2000504c:	4613      	mov	r3, r2
2000504e:	005b      	lsls	r3, r3, #1
20005050:	4413      	add	r3, r2
20005052:	69ba      	ldr	r2, [r7, #24]
20005054:	429a      	cmp	r2, r3
20005056:	d305      	bcc.n	20005064 <UART_SetConfig+0x384>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
20005058:	697b      	ldr	r3, [r7, #20]
2000505a:	685b      	ldr	r3, [r3, #4]
2000505c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
2000505e:	69ba      	ldr	r2, [r7, #24]
20005060:	429a      	cmp	r2, r3
20005062:	d903      	bls.n	2000506c <UART_SetConfig+0x38c>
      {
        ret = HAL_ERROR;
20005064:	2301      	movs	r3, #1
20005066:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
2000506a:	e1b1      	b.n	200053d0 <UART_SetConfig+0x6f0>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
2000506c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000506e:	2200      	movs	r2, #0
20005070:	60bb      	str	r3, [r7, #8]
20005072:	60fa      	str	r2, [r7, #12]
20005074:	697b      	ldr	r3, [r7, #20]
20005076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20005078:	4a80      	ldr	r2, [pc, #512]	@ (2000527c <UART_SetConfig+0x59c>)
2000507a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
2000507e:	b29b      	uxth	r3, r3
20005080:	2200      	movs	r2, #0
20005082:	603b      	str	r3, [r7, #0]
20005084:	607a      	str	r2, [r7, #4]
20005086:	e9d7 2300 	ldrd	r2, r3, [r7]
2000508a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
2000508e:	f7fb f8e5 	bl	2000025c <__aeabi_uldivmod>
20005092:	4602      	mov	r2, r0
20005094:	460b      	mov	r3, r1
20005096:	4610      	mov	r0, r2
20005098:	4619      	mov	r1, r3
2000509a:	f04f 0200 	mov.w	r2, #0
2000509e:	f04f 0300 	mov.w	r3, #0
200050a2:	020b      	lsls	r3, r1, #8
200050a4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
200050a8:	0202      	lsls	r2, r0, #8
200050aa:	6979      	ldr	r1, [r7, #20]
200050ac:	6849      	ldr	r1, [r1, #4]
200050ae:	0849      	lsrs	r1, r1, #1
200050b0:	2000      	movs	r0, #0
200050b2:	460c      	mov	r4, r1
200050b4:	4605      	mov	r5, r0
200050b6:	eb12 0804 	adds.w	r8, r2, r4
200050ba:	eb43 0905 	adc.w	r9, r3, r5
200050be:	697b      	ldr	r3, [r7, #20]
200050c0:	685b      	ldr	r3, [r3, #4]
200050c2:	2200      	movs	r2, #0
200050c4:	469a      	mov	sl, r3
200050c6:	4693      	mov	fp, r2
200050c8:	4652      	mov	r2, sl
200050ca:	465b      	mov	r3, fp
200050cc:	4640      	mov	r0, r8
200050ce:	4649      	mov	r1, r9
200050d0:	f7fb f8c4 	bl	2000025c <__aeabi_uldivmod>
200050d4:	4602      	mov	r2, r0
200050d6:	460b      	mov	r3, r1
200050d8:	4613      	mov	r3, r2
200050da:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
200050dc:	6a3b      	ldr	r3, [r7, #32]
200050de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
200050e2:	d308      	bcc.n	200050f6 <UART_SetConfig+0x416>
200050e4:	6a3b      	ldr	r3, [r7, #32]
200050e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
200050ea:	d204      	bcs.n	200050f6 <UART_SetConfig+0x416>
        {
          huart->Instance->BRR = usartdiv;
200050ec:	697b      	ldr	r3, [r7, #20]
200050ee:	681b      	ldr	r3, [r3, #0]
200050f0:	6a3a      	ldr	r2, [r7, #32]
200050f2:	60da      	str	r2, [r3, #12]
200050f4:	e16c      	b.n	200053d0 <UART_SetConfig+0x6f0>
        }
        else
        {
          ret = HAL_ERROR;
200050f6:	2301      	movs	r3, #1
200050f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
200050fc:	e168      	b.n	200053d0 <UART_SetConfig+0x6f0>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
200050fe:	697b      	ldr	r3, [r7, #20]
20005100:	69db      	ldr	r3, [r3, #28]
20005102:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
20005106:	f040 80bd 	bne.w	20005284 <UART_SetConfig+0x5a4>
  {
    switch (clocksource)
2000510a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
2000510e:	2b20      	cmp	r3, #32
20005110:	dc48      	bgt.n	200051a4 <UART_SetConfig+0x4c4>
20005112:	2b00      	cmp	r3, #0
20005114:	db73      	blt.n	200051fe <UART_SetConfig+0x51e>
20005116:	2b20      	cmp	r3, #32
20005118:	d871      	bhi.n	200051fe <UART_SetConfig+0x51e>
2000511a:	a201      	add	r2, pc, #4	@ (adr r2, 20005120 <UART_SetConfig+0x440>)
2000511c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20005120:	200051ab 	.word	0x200051ab
20005124:	200051b3 	.word	0x200051b3
20005128:	200051ff 	.word	0x200051ff
2000512c:	200051ff 	.word	0x200051ff
20005130:	200051bb 	.word	0x200051bb
20005134:	200051ff 	.word	0x200051ff
20005138:	200051ff 	.word	0x200051ff
2000513c:	200051ff 	.word	0x200051ff
20005140:	200051c3 	.word	0x200051c3
20005144:	200051ff 	.word	0x200051ff
20005148:	200051ff 	.word	0x200051ff
2000514c:	200051ff 	.word	0x200051ff
20005150:	200051ff 	.word	0x200051ff
20005154:	200051ff 	.word	0x200051ff
20005158:	200051ff 	.word	0x200051ff
2000515c:	200051ff 	.word	0x200051ff
20005160:	200051cb 	.word	0x200051cb
20005164:	200051ff 	.word	0x200051ff
20005168:	200051ff 	.word	0x200051ff
2000516c:	200051ff 	.word	0x200051ff
20005170:	200051ff 	.word	0x200051ff
20005174:	200051ff 	.word	0x200051ff
20005178:	200051ff 	.word	0x200051ff
2000517c:	200051ff 	.word	0x200051ff
20005180:	200051ff 	.word	0x200051ff
20005184:	200051ff 	.word	0x200051ff
20005188:	200051ff 	.word	0x200051ff
2000518c:	200051ff 	.word	0x200051ff
20005190:	200051ff 	.word	0x200051ff
20005194:	200051ff 	.word	0x200051ff
20005198:	200051ff 	.word	0x200051ff
2000519c:	200051ff 	.word	0x200051ff
200051a0:	200051f1 	.word	0x200051f1
200051a4:	2b40      	cmp	r3, #64	@ 0x40
200051a6:	d026      	beq.n	200051f6 <UART_SetConfig+0x516>
200051a8:	e029      	b.n	200051fe <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
200051aa:	f7fc fe89 	bl	20001ec0 <HAL_RCC_GetPCLK1Freq>
200051ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
200051b0:	e02b      	b.n	2000520a <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
200051b2:	f7fc fea1 	bl	20001ef8 <HAL_RCC_GetPCLK2Freq>
200051b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
200051b8:	e027      	b.n	2000520a <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
200051ba:	f7fc ff01 	bl	20001fc0 <HAL_RCC_GetPLL2QFreq>
200051be:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
200051c0:	e023      	b.n	2000520a <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
200051c2:	f7fc ff6d 	bl	200020a0 <HAL_RCC_GetPLL3QFreq>
200051c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
200051c8:	e01f      	b.n	2000520a <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
200051ca:	4b2d      	ldr	r3, [pc, #180]	@ (20005280 <UART_SetConfig+0x5a0>)
200051cc:	681b      	ldr	r3, [r3, #0]
200051ce:	f003 0320 	and.w	r3, r3, #32
200051d2:	2b00      	cmp	r3, #0
200051d4:	d009      	beq.n	200051ea <UART_SetConfig+0x50a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
200051d6:	4b2a      	ldr	r3, [pc, #168]	@ (20005280 <UART_SetConfig+0x5a0>)
200051d8:	681b      	ldr	r3, [r3, #0]
200051da:	08db      	lsrs	r3, r3, #3
200051dc:	f003 0303 	and.w	r3, r3, #3
200051e0:	4a24      	ldr	r2, [pc, #144]	@ (20005274 <UART_SetConfig+0x594>)
200051e2:	fa22 f303 	lsr.w	r3, r2, r3
200051e6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
200051e8:	e00f      	b.n	2000520a <UART_SetConfig+0x52a>
          pclk = (uint32_t) HSI_VALUE;
200051ea:	4b22      	ldr	r3, [pc, #136]	@ (20005274 <UART_SetConfig+0x594>)
200051ec:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
200051ee:	e00c      	b.n	2000520a <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
200051f0:	4b21      	ldr	r3, [pc, #132]	@ (20005278 <UART_SetConfig+0x598>)
200051f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
200051f4:	e009      	b.n	2000520a <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
200051f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
200051fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
200051fc:	e005      	b.n	2000520a <UART_SetConfig+0x52a>
      default:
        pclk = 0U;
200051fe:	2300      	movs	r3, #0
20005200:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
20005202:	2301      	movs	r3, #1
20005204:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
20005208:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
2000520a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000520c:	2b00      	cmp	r3, #0
2000520e:	f000 80df 	beq.w	200053d0 <UART_SetConfig+0x6f0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
20005212:	697b      	ldr	r3, [r7, #20]
20005214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20005216:	4a19      	ldr	r2, [pc, #100]	@ (2000527c <UART_SetConfig+0x59c>)
20005218:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
2000521c:	461a      	mov	r2, r3
2000521e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20005220:	fbb3 f3f2 	udiv	r3, r3, r2
20005224:	005a      	lsls	r2, r3, #1
20005226:	697b      	ldr	r3, [r7, #20]
20005228:	685b      	ldr	r3, [r3, #4]
2000522a:	085b      	lsrs	r3, r3, #1
2000522c:	441a      	add	r2, r3
2000522e:	697b      	ldr	r3, [r7, #20]
20005230:	685b      	ldr	r3, [r3, #4]
20005232:	fbb2 f3f3 	udiv	r3, r2, r3
20005236:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
20005238:	6a3b      	ldr	r3, [r7, #32]
2000523a:	2b0f      	cmp	r3, #15
2000523c:	d916      	bls.n	2000526c <UART_SetConfig+0x58c>
2000523e:	6a3b      	ldr	r3, [r7, #32]
20005240:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20005244:	d212      	bcs.n	2000526c <UART_SetConfig+0x58c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
20005246:	6a3b      	ldr	r3, [r7, #32]
20005248:	b29b      	uxth	r3, r3
2000524a:	f023 030f 	bic.w	r3, r3, #15
2000524e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
20005250:	6a3b      	ldr	r3, [r7, #32]
20005252:	085b      	lsrs	r3, r3, #1
20005254:	b29b      	uxth	r3, r3
20005256:	f003 0307 	and.w	r3, r3, #7
2000525a:	b29a      	uxth	r2, r3
2000525c:	8bfb      	ldrh	r3, [r7, #30]
2000525e:	4313      	orrs	r3, r2
20005260:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
20005262:	697b      	ldr	r3, [r7, #20]
20005264:	681b      	ldr	r3, [r3, #0]
20005266:	8bfa      	ldrh	r2, [r7, #30]
20005268:	60da      	str	r2, [r3, #12]
2000526a:	e0b1      	b.n	200053d0 <UART_SetConfig+0x6f0>
      }
      else
      {
        ret = HAL_ERROR;
2000526c:	2301      	movs	r3, #1
2000526e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
20005272:	e0ad      	b.n	200053d0 <UART_SetConfig+0x6f0>
20005274:	03d09000 	.word	0x03d09000
20005278:	003d0900 	.word	0x003d0900
2000527c:	20009b38 	.word	0x20009b38
20005280:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
20005284:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
20005288:	2b20      	cmp	r3, #32
2000528a:	dc49      	bgt.n	20005320 <UART_SetConfig+0x640>
2000528c:	2b00      	cmp	r3, #0
2000528e:	db74      	blt.n	2000537a <UART_SetConfig+0x69a>
20005290:	2b20      	cmp	r3, #32
20005292:	d872      	bhi.n	2000537a <UART_SetConfig+0x69a>
20005294:	a201      	add	r2, pc, #4	@ (adr r2, 2000529c <UART_SetConfig+0x5bc>)
20005296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000529a:	bf00      	nop
2000529c:	20005327 	.word	0x20005327
200052a0:	2000532f 	.word	0x2000532f
200052a4:	2000537b 	.word	0x2000537b
200052a8:	2000537b 	.word	0x2000537b
200052ac:	20005337 	.word	0x20005337
200052b0:	2000537b 	.word	0x2000537b
200052b4:	2000537b 	.word	0x2000537b
200052b8:	2000537b 	.word	0x2000537b
200052bc:	2000533f 	.word	0x2000533f
200052c0:	2000537b 	.word	0x2000537b
200052c4:	2000537b 	.word	0x2000537b
200052c8:	2000537b 	.word	0x2000537b
200052cc:	2000537b 	.word	0x2000537b
200052d0:	2000537b 	.word	0x2000537b
200052d4:	2000537b 	.word	0x2000537b
200052d8:	2000537b 	.word	0x2000537b
200052dc:	20005347 	.word	0x20005347
200052e0:	2000537b 	.word	0x2000537b
200052e4:	2000537b 	.word	0x2000537b
200052e8:	2000537b 	.word	0x2000537b
200052ec:	2000537b 	.word	0x2000537b
200052f0:	2000537b 	.word	0x2000537b
200052f4:	2000537b 	.word	0x2000537b
200052f8:	2000537b 	.word	0x2000537b
200052fc:	2000537b 	.word	0x2000537b
20005300:	2000537b 	.word	0x2000537b
20005304:	2000537b 	.word	0x2000537b
20005308:	2000537b 	.word	0x2000537b
2000530c:	2000537b 	.word	0x2000537b
20005310:	2000537b 	.word	0x2000537b
20005314:	2000537b 	.word	0x2000537b
20005318:	2000537b 	.word	0x2000537b
2000531c:	2000536d 	.word	0x2000536d
20005320:	2b40      	cmp	r3, #64	@ 0x40
20005322:	d026      	beq.n	20005372 <UART_SetConfig+0x692>
20005324:	e029      	b.n	2000537a <UART_SetConfig+0x69a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
20005326:	f7fc fdcb 	bl	20001ec0 <HAL_RCC_GetPCLK1Freq>
2000532a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
2000532c:	e02b      	b.n	20005386 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
2000532e:	f7fc fde3 	bl	20001ef8 <HAL_RCC_GetPCLK2Freq>
20005332:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
20005334:	e027      	b.n	20005386 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
20005336:	f7fc fe43 	bl	20001fc0 <HAL_RCC_GetPLL2QFreq>
2000533a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
2000533c:	e023      	b.n	20005386 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
2000533e:	f7fc feaf 	bl	200020a0 <HAL_RCC_GetPLL3QFreq>
20005342:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
20005344:	e01f      	b.n	20005386 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
20005346:	4b2d      	ldr	r3, [pc, #180]	@ (200053fc <UART_SetConfig+0x71c>)
20005348:	681b      	ldr	r3, [r3, #0]
2000534a:	f003 0320 	and.w	r3, r3, #32
2000534e:	2b00      	cmp	r3, #0
20005350:	d009      	beq.n	20005366 <UART_SetConfig+0x686>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
20005352:	4b2a      	ldr	r3, [pc, #168]	@ (200053fc <UART_SetConfig+0x71c>)
20005354:	681b      	ldr	r3, [r3, #0]
20005356:	08db      	lsrs	r3, r3, #3
20005358:	f003 0303 	and.w	r3, r3, #3
2000535c:	4a28      	ldr	r2, [pc, #160]	@ (20005400 <UART_SetConfig+0x720>)
2000535e:	fa22 f303 	lsr.w	r3, r2, r3
20005362:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
20005364:	e00f      	b.n	20005386 <UART_SetConfig+0x6a6>
          pclk = (uint32_t) HSI_VALUE;
20005366:	4b26      	ldr	r3, [pc, #152]	@ (20005400 <UART_SetConfig+0x720>)
20005368:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
2000536a:	e00c      	b.n	20005386 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
2000536c:	4b25      	ldr	r3, [pc, #148]	@ (20005404 <UART_SetConfig+0x724>)
2000536e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
20005370:	e009      	b.n	20005386 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
20005372:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20005376:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
20005378:	e005      	b.n	20005386 <UART_SetConfig+0x6a6>
      default:
        pclk = 0U;
2000537a:	2300      	movs	r3, #0
2000537c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
2000537e:	2301      	movs	r3, #1
20005380:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
20005384:	bf00      	nop
    }

    if (pclk != 0U)
20005386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20005388:	2b00      	cmp	r3, #0
2000538a:	d021      	beq.n	200053d0 <UART_SetConfig+0x6f0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
2000538c:	697b      	ldr	r3, [r7, #20]
2000538e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20005390:	4a1d      	ldr	r2, [pc, #116]	@ (20005408 <UART_SetConfig+0x728>)
20005392:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
20005396:	461a      	mov	r2, r3
20005398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000539a:	fbb3 f2f2 	udiv	r2, r3, r2
2000539e:	697b      	ldr	r3, [r7, #20]
200053a0:	685b      	ldr	r3, [r3, #4]
200053a2:	085b      	lsrs	r3, r3, #1
200053a4:	441a      	add	r2, r3
200053a6:	697b      	ldr	r3, [r7, #20]
200053a8:	685b      	ldr	r3, [r3, #4]
200053aa:	fbb2 f3f3 	udiv	r3, r2, r3
200053ae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
200053b0:	6a3b      	ldr	r3, [r7, #32]
200053b2:	2b0f      	cmp	r3, #15
200053b4:	d909      	bls.n	200053ca <UART_SetConfig+0x6ea>
200053b6:	6a3b      	ldr	r3, [r7, #32]
200053b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
200053bc:	d205      	bcs.n	200053ca <UART_SetConfig+0x6ea>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
200053be:	6a3b      	ldr	r3, [r7, #32]
200053c0:	b29a      	uxth	r2, r3
200053c2:	697b      	ldr	r3, [r7, #20]
200053c4:	681b      	ldr	r3, [r3, #0]
200053c6:	60da      	str	r2, [r3, #12]
200053c8:	e002      	b.n	200053d0 <UART_SetConfig+0x6f0>
      }
      else
      {
        ret = HAL_ERROR;
200053ca:	2301      	movs	r3, #1
200053cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
200053d0:	697b      	ldr	r3, [r7, #20]
200053d2:	2201      	movs	r2, #1
200053d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
200053d8:	697b      	ldr	r3, [r7, #20]
200053da:	2201      	movs	r2, #1
200053dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
200053e0:	697b      	ldr	r3, [r7, #20]
200053e2:	2200      	movs	r2, #0
200053e4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
200053e6:	697b      	ldr	r3, [r7, #20]
200053e8:	2200      	movs	r2, #0
200053ea:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
200053ec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
200053f0:	4618      	mov	r0, r3
200053f2:	3730      	adds	r7, #48	@ 0x30
200053f4:	46bd      	mov	sp, r7
200053f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
200053fa:	bf00      	nop
200053fc:	58024400 	.word	0x58024400
20005400:	03d09000 	.word	0x03d09000
20005404:	003d0900 	.word	0x003d0900
20005408:	20009b38 	.word	0x20009b38

2000540c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
2000540c:	b480      	push	{r7}
2000540e:	b083      	sub	sp, #12
20005410:	af00      	add	r7, sp, #0
20005412:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
20005414:	687b      	ldr	r3, [r7, #4]
20005416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20005418:	f003 0308 	and.w	r3, r3, #8
2000541c:	2b00      	cmp	r3, #0
2000541e:	d00a      	beq.n	20005436 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
20005420:	687b      	ldr	r3, [r7, #4]
20005422:	681b      	ldr	r3, [r3, #0]
20005424:	685b      	ldr	r3, [r3, #4]
20005426:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
2000542a:	687b      	ldr	r3, [r7, #4]
2000542c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
2000542e:	687b      	ldr	r3, [r7, #4]
20005430:	681b      	ldr	r3, [r3, #0]
20005432:	430a      	orrs	r2, r1
20005434:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
20005436:	687b      	ldr	r3, [r7, #4]
20005438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000543a:	f003 0301 	and.w	r3, r3, #1
2000543e:	2b00      	cmp	r3, #0
20005440:	d00a      	beq.n	20005458 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
20005442:	687b      	ldr	r3, [r7, #4]
20005444:	681b      	ldr	r3, [r3, #0]
20005446:	685b      	ldr	r3, [r3, #4]
20005448:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
2000544c:	687b      	ldr	r3, [r7, #4]
2000544e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
20005450:	687b      	ldr	r3, [r7, #4]
20005452:	681b      	ldr	r3, [r3, #0]
20005454:	430a      	orrs	r2, r1
20005456:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
20005458:	687b      	ldr	r3, [r7, #4]
2000545a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000545c:	f003 0302 	and.w	r3, r3, #2
20005460:	2b00      	cmp	r3, #0
20005462:	d00a      	beq.n	2000547a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
20005464:	687b      	ldr	r3, [r7, #4]
20005466:	681b      	ldr	r3, [r3, #0]
20005468:	685b      	ldr	r3, [r3, #4]
2000546a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
2000546e:	687b      	ldr	r3, [r7, #4]
20005470:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
20005472:	687b      	ldr	r3, [r7, #4]
20005474:	681b      	ldr	r3, [r3, #0]
20005476:	430a      	orrs	r2, r1
20005478:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
2000547a:	687b      	ldr	r3, [r7, #4]
2000547c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000547e:	f003 0304 	and.w	r3, r3, #4
20005482:	2b00      	cmp	r3, #0
20005484:	d00a      	beq.n	2000549c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
20005486:	687b      	ldr	r3, [r7, #4]
20005488:	681b      	ldr	r3, [r3, #0]
2000548a:	685b      	ldr	r3, [r3, #4]
2000548c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
20005490:	687b      	ldr	r3, [r7, #4]
20005492:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
20005494:	687b      	ldr	r3, [r7, #4]
20005496:	681b      	ldr	r3, [r3, #0]
20005498:	430a      	orrs	r2, r1
2000549a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
2000549c:	687b      	ldr	r3, [r7, #4]
2000549e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200054a0:	f003 0310 	and.w	r3, r3, #16
200054a4:	2b00      	cmp	r3, #0
200054a6:	d00a      	beq.n	200054be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
200054a8:	687b      	ldr	r3, [r7, #4]
200054aa:	681b      	ldr	r3, [r3, #0]
200054ac:	689b      	ldr	r3, [r3, #8]
200054ae:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
200054b2:	687b      	ldr	r3, [r7, #4]
200054b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
200054b6:	687b      	ldr	r3, [r7, #4]
200054b8:	681b      	ldr	r3, [r3, #0]
200054ba:	430a      	orrs	r2, r1
200054bc:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
200054be:	687b      	ldr	r3, [r7, #4]
200054c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200054c2:	f003 0320 	and.w	r3, r3, #32
200054c6:	2b00      	cmp	r3, #0
200054c8:	d00a      	beq.n	200054e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
200054ca:	687b      	ldr	r3, [r7, #4]
200054cc:	681b      	ldr	r3, [r3, #0]
200054ce:	689b      	ldr	r3, [r3, #8]
200054d0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
200054d4:	687b      	ldr	r3, [r7, #4]
200054d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
200054d8:	687b      	ldr	r3, [r7, #4]
200054da:	681b      	ldr	r3, [r3, #0]
200054dc:	430a      	orrs	r2, r1
200054de:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
200054e0:	687b      	ldr	r3, [r7, #4]
200054e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200054e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
200054e8:	2b00      	cmp	r3, #0
200054ea:	d01a      	beq.n	20005522 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
200054ec:	687b      	ldr	r3, [r7, #4]
200054ee:	681b      	ldr	r3, [r3, #0]
200054f0:	685b      	ldr	r3, [r3, #4]
200054f2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
200054f6:	687b      	ldr	r3, [r7, #4]
200054f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
200054fa:	687b      	ldr	r3, [r7, #4]
200054fc:	681b      	ldr	r3, [r3, #0]
200054fe:	430a      	orrs	r2, r1
20005500:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
20005502:	687b      	ldr	r3, [r7, #4]
20005504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20005506:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2000550a:	d10a      	bne.n	20005522 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
2000550c:	687b      	ldr	r3, [r7, #4]
2000550e:	681b      	ldr	r3, [r3, #0]
20005510:	685b      	ldr	r3, [r3, #4]
20005512:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
20005516:	687b      	ldr	r3, [r7, #4]
20005518:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
2000551a:	687b      	ldr	r3, [r7, #4]
2000551c:	681b      	ldr	r3, [r3, #0]
2000551e:	430a      	orrs	r2, r1
20005520:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
20005522:	687b      	ldr	r3, [r7, #4]
20005524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20005526:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000552a:	2b00      	cmp	r3, #0
2000552c:	d00a      	beq.n	20005544 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
2000552e:	687b      	ldr	r3, [r7, #4]
20005530:	681b      	ldr	r3, [r3, #0]
20005532:	685b      	ldr	r3, [r3, #4]
20005534:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
20005538:	687b      	ldr	r3, [r7, #4]
2000553a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
2000553c:	687b      	ldr	r3, [r7, #4]
2000553e:	681b      	ldr	r3, [r3, #0]
20005540:	430a      	orrs	r2, r1
20005542:	605a      	str	r2, [r3, #4]
  }
}
20005544:	bf00      	nop
20005546:	370c      	adds	r7, #12
20005548:	46bd      	mov	sp, r7
2000554a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000554e:	4770      	bx	lr

20005550 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
20005550:	b580      	push	{r7, lr}
20005552:	b098      	sub	sp, #96	@ 0x60
20005554:	af02      	add	r7, sp, #8
20005556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
20005558:	687b      	ldr	r3, [r7, #4]
2000555a:	2200      	movs	r2, #0
2000555c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
20005560:	f001 fb1e 	bl	20006ba0 <HAL_GetTick>
20005564:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
20005566:	687b      	ldr	r3, [r7, #4]
20005568:	681b      	ldr	r3, [r3, #0]
2000556a:	681b      	ldr	r3, [r3, #0]
2000556c:	f003 0308 	and.w	r3, r3, #8
20005570:	2b08      	cmp	r3, #8
20005572:	d12f      	bne.n	200055d4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
20005574:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
20005578:	9300      	str	r3, [sp, #0]
2000557a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
2000557c:	2200      	movs	r2, #0
2000557e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
20005582:	6878      	ldr	r0, [r7, #4]
20005584:	f000 f88e 	bl	200056a4 <UART_WaitOnFlagUntilTimeout>
20005588:	4603      	mov	r3, r0
2000558a:	2b00      	cmp	r3, #0
2000558c:	d022      	beq.n	200055d4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
2000558e:	687b      	ldr	r3, [r7, #4]
20005590:	681b      	ldr	r3, [r3, #0]
20005592:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20005594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20005596:	e853 3f00 	ldrex	r3, [r3]
2000559a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
2000559c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
2000559e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
200055a2:	653b      	str	r3, [r7, #80]	@ 0x50
200055a4:	687b      	ldr	r3, [r7, #4]
200055a6:	681b      	ldr	r3, [r3, #0]
200055a8:	461a      	mov	r2, r3
200055aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
200055ac:	647b      	str	r3, [r7, #68]	@ 0x44
200055ae:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200055b0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
200055b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
200055b4:	e841 2300 	strex	r3, r2, [r1]
200055b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
200055ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200055bc:	2b00      	cmp	r3, #0
200055be:	d1e6      	bne.n	2000558e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
200055c0:	687b      	ldr	r3, [r7, #4]
200055c2:	2220      	movs	r2, #32
200055c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
200055c8:	687b      	ldr	r3, [r7, #4]
200055ca:	2200      	movs	r2, #0
200055cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
200055d0:	2303      	movs	r3, #3
200055d2:	e063      	b.n	2000569c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
200055d4:	687b      	ldr	r3, [r7, #4]
200055d6:	681b      	ldr	r3, [r3, #0]
200055d8:	681b      	ldr	r3, [r3, #0]
200055da:	f003 0304 	and.w	r3, r3, #4
200055de:	2b04      	cmp	r3, #4
200055e0:	d149      	bne.n	20005676 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
200055e2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
200055e6:	9300      	str	r3, [sp, #0]
200055e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
200055ea:	2200      	movs	r2, #0
200055ec:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
200055f0:	6878      	ldr	r0, [r7, #4]
200055f2:	f000 f857 	bl	200056a4 <UART_WaitOnFlagUntilTimeout>
200055f6:	4603      	mov	r3, r0
200055f8:	2b00      	cmp	r3, #0
200055fa:	d03c      	beq.n	20005676 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
200055fc:	687b      	ldr	r3, [r7, #4]
200055fe:	681b      	ldr	r3, [r3, #0]
20005600:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20005602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20005604:	e853 3f00 	ldrex	r3, [r3]
20005608:	623b      	str	r3, [r7, #32]
   return(result);
2000560a:	6a3b      	ldr	r3, [r7, #32]
2000560c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
20005610:	64fb      	str	r3, [r7, #76]	@ 0x4c
20005612:	687b      	ldr	r3, [r7, #4]
20005614:	681b      	ldr	r3, [r3, #0]
20005616:	461a      	mov	r2, r3
20005618:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
2000561a:	633b      	str	r3, [r7, #48]	@ 0x30
2000561c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
2000561e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20005620:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20005622:	e841 2300 	strex	r3, r2, [r1]
20005626:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
20005628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
2000562a:	2b00      	cmp	r3, #0
2000562c:	d1e6      	bne.n	200055fc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
2000562e:	687b      	ldr	r3, [r7, #4]
20005630:	681b      	ldr	r3, [r3, #0]
20005632:	3308      	adds	r3, #8
20005634:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20005636:	693b      	ldr	r3, [r7, #16]
20005638:	e853 3f00 	ldrex	r3, [r3]
2000563c:	60fb      	str	r3, [r7, #12]
   return(result);
2000563e:	68fb      	ldr	r3, [r7, #12]
20005640:	f023 0301 	bic.w	r3, r3, #1
20005644:	64bb      	str	r3, [r7, #72]	@ 0x48
20005646:	687b      	ldr	r3, [r7, #4]
20005648:	681b      	ldr	r3, [r3, #0]
2000564a:	3308      	adds	r3, #8
2000564c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
2000564e:	61fa      	str	r2, [r7, #28]
20005650:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20005652:	69b9      	ldr	r1, [r7, #24]
20005654:	69fa      	ldr	r2, [r7, #28]
20005656:	e841 2300 	strex	r3, r2, [r1]
2000565a:	617b      	str	r3, [r7, #20]
   return(result);
2000565c:	697b      	ldr	r3, [r7, #20]
2000565e:	2b00      	cmp	r3, #0
20005660:	d1e5      	bne.n	2000562e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
20005662:	687b      	ldr	r3, [r7, #4]
20005664:	2220      	movs	r2, #32
20005666:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
2000566a:	687b      	ldr	r3, [r7, #4]
2000566c:	2200      	movs	r2, #0
2000566e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
20005672:	2303      	movs	r3, #3
20005674:	e012      	b.n	2000569c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
20005676:	687b      	ldr	r3, [r7, #4]
20005678:	2220      	movs	r2, #32
2000567a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
2000567e:	687b      	ldr	r3, [r7, #4]
20005680:	2220      	movs	r2, #32
20005682:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20005686:	687b      	ldr	r3, [r7, #4]
20005688:	2200      	movs	r2, #0
2000568a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
2000568c:	687b      	ldr	r3, [r7, #4]
2000568e:	2200      	movs	r2, #0
20005690:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
20005692:	687b      	ldr	r3, [r7, #4]
20005694:	2200      	movs	r2, #0
20005696:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
2000569a:	2300      	movs	r3, #0
}
2000569c:	4618      	mov	r0, r3
2000569e:	3758      	adds	r7, #88	@ 0x58
200056a0:	46bd      	mov	sp, r7
200056a2:	bd80      	pop	{r7, pc}

200056a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
200056a4:	b580      	push	{r7, lr}
200056a6:	b084      	sub	sp, #16
200056a8:	af00      	add	r7, sp, #0
200056aa:	60f8      	str	r0, [r7, #12]
200056ac:	60b9      	str	r1, [r7, #8]
200056ae:	603b      	str	r3, [r7, #0]
200056b0:	4613      	mov	r3, r2
200056b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
200056b4:	e04f      	b.n	20005756 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
200056b6:	69bb      	ldr	r3, [r7, #24]
200056b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
200056bc:	d04b      	beq.n	20005756 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
200056be:	f001 fa6f 	bl	20006ba0 <HAL_GetTick>
200056c2:	4602      	mov	r2, r0
200056c4:	683b      	ldr	r3, [r7, #0]
200056c6:	1ad3      	subs	r3, r2, r3
200056c8:	69ba      	ldr	r2, [r7, #24]
200056ca:	429a      	cmp	r2, r3
200056cc:	d302      	bcc.n	200056d4 <UART_WaitOnFlagUntilTimeout+0x30>
200056ce:	69bb      	ldr	r3, [r7, #24]
200056d0:	2b00      	cmp	r3, #0
200056d2:	d101      	bne.n	200056d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
200056d4:	2303      	movs	r3, #3
200056d6:	e04e      	b.n	20005776 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
200056d8:	68fb      	ldr	r3, [r7, #12]
200056da:	681b      	ldr	r3, [r3, #0]
200056dc:	681b      	ldr	r3, [r3, #0]
200056de:	f003 0304 	and.w	r3, r3, #4
200056e2:	2b00      	cmp	r3, #0
200056e4:	d037      	beq.n	20005756 <UART_WaitOnFlagUntilTimeout+0xb2>
200056e6:	68bb      	ldr	r3, [r7, #8]
200056e8:	2b80      	cmp	r3, #128	@ 0x80
200056ea:	d034      	beq.n	20005756 <UART_WaitOnFlagUntilTimeout+0xb2>
200056ec:	68bb      	ldr	r3, [r7, #8]
200056ee:	2b40      	cmp	r3, #64	@ 0x40
200056f0:	d031      	beq.n	20005756 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
200056f2:	68fb      	ldr	r3, [r7, #12]
200056f4:	681b      	ldr	r3, [r3, #0]
200056f6:	69db      	ldr	r3, [r3, #28]
200056f8:	f003 0308 	and.w	r3, r3, #8
200056fc:	2b08      	cmp	r3, #8
200056fe:	d110      	bne.n	20005722 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
20005700:	68fb      	ldr	r3, [r7, #12]
20005702:	681b      	ldr	r3, [r3, #0]
20005704:	2208      	movs	r2, #8
20005706:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
20005708:	68f8      	ldr	r0, [r7, #12]
2000570a:	f000 f839 	bl	20005780 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
2000570e:	68fb      	ldr	r3, [r7, #12]
20005710:	2208      	movs	r2, #8
20005712:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
20005716:	68fb      	ldr	r3, [r7, #12]
20005718:	2200      	movs	r2, #0
2000571a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
2000571e:	2301      	movs	r3, #1
20005720:	e029      	b.n	20005776 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
20005722:	68fb      	ldr	r3, [r7, #12]
20005724:	681b      	ldr	r3, [r3, #0]
20005726:	69db      	ldr	r3, [r3, #28]
20005728:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
2000572c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
20005730:	d111      	bne.n	20005756 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
20005732:	68fb      	ldr	r3, [r7, #12]
20005734:	681b      	ldr	r3, [r3, #0]
20005736:	f44f 6200 	mov.w	r2, #2048	@ 0x800
2000573a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
2000573c:	68f8      	ldr	r0, [r7, #12]
2000573e:	f000 f81f 	bl	20005780 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
20005742:	68fb      	ldr	r3, [r7, #12]
20005744:	2220      	movs	r2, #32
20005746:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
2000574a:	68fb      	ldr	r3, [r7, #12]
2000574c:	2200      	movs	r2, #0
2000574e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
20005752:	2303      	movs	r3, #3
20005754:	e00f      	b.n	20005776 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
20005756:	68fb      	ldr	r3, [r7, #12]
20005758:	681b      	ldr	r3, [r3, #0]
2000575a:	69da      	ldr	r2, [r3, #28]
2000575c:	68bb      	ldr	r3, [r7, #8]
2000575e:	4013      	ands	r3, r2
20005760:	68ba      	ldr	r2, [r7, #8]
20005762:	429a      	cmp	r2, r3
20005764:	bf0c      	ite	eq
20005766:	2301      	moveq	r3, #1
20005768:	2300      	movne	r3, #0
2000576a:	b2db      	uxtb	r3, r3
2000576c:	461a      	mov	r2, r3
2000576e:	79fb      	ldrb	r3, [r7, #7]
20005770:	429a      	cmp	r2, r3
20005772:	d0a0      	beq.n	200056b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
20005774:	2300      	movs	r3, #0
}
20005776:	4618      	mov	r0, r3
20005778:	3710      	adds	r7, #16
2000577a:	46bd      	mov	sp, r7
2000577c:	bd80      	pop	{r7, pc}
	...

20005780 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
20005780:	b480      	push	{r7}
20005782:	b095      	sub	sp, #84	@ 0x54
20005784:	af00      	add	r7, sp, #0
20005786:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
20005788:	687b      	ldr	r3, [r7, #4]
2000578a:	681b      	ldr	r3, [r3, #0]
2000578c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
2000578e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20005790:	e853 3f00 	ldrex	r3, [r3]
20005794:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
20005796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20005798:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
2000579c:	64fb      	str	r3, [r7, #76]	@ 0x4c
2000579e:	687b      	ldr	r3, [r7, #4]
200057a0:	681b      	ldr	r3, [r3, #0]
200057a2:	461a      	mov	r2, r3
200057a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
200057a6:	643b      	str	r3, [r7, #64]	@ 0x40
200057a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200057aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
200057ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
200057ae:	e841 2300 	strex	r3, r2, [r1]
200057b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
200057b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
200057b6:	2b00      	cmp	r3, #0
200057b8:	d1e6      	bne.n	20005788 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
200057ba:	687b      	ldr	r3, [r7, #4]
200057bc:	681b      	ldr	r3, [r3, #0]
200057be:	3308      	adds	r3, #8
200057c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200057c2:	6a3b      	ldr	r3, [r7, #32]
200057c4:	e853 3f00 	ldrex	r3, [r3]
200057c8:	61fb      	str	r3, [r7, #28]
   return(result);
200057ca:	69fa      	ldr	r2, [r7, #28]
200057cc:	4b1e      	ldr	r3, [pc, #120]	@ (20005848 <UART_EndRxTransfer+0xc8>)
200057ce:	4013      	ands	r3, r2
200057d0:	64bb      	str	r3, [r7, #72]	@ 0x48
200057d2:	687b      	ldr	r3, [r7, #4]
200057d4:	681b      	ldr	r3, [r3, #0]
200057d6:	3308      	adds	r3, #8
200057d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
200057da:	62fa      	str	r2, [r7, #44]	@ 0x2c
200057dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
200057de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
200057e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
200057e2:	e841 2300 	strex	r3, r2, [r1]
200057e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
200057e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200057ea:	2b00      	cmp	r3, #0
200057ec:	d1e5      	bne.n	200057ba <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
200057ee:	687b      	ldr	r3, [r7, #4]
200057f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200057f2:	2b01      	cmp	r3, #1
200057f4:	d118      	bne.n	20005828 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
200057f6:	687b      	ldr	r3, [r7, #4]
200057f8:	681b      	ldr	r3, [r3, #0]
200057fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
200057fc:	68fb      	ldr	r3, [r7, #12]
200057fe:	e853 3f00 	ldrex	r3, [r3]
20005802:	60bb      	str	r3, [r7, #8]
   return(result);
20005804:	68bb      	ldr	r3, [r7, #8]
20005806:	f023 0310 	bic.w	r3, r3, #16
2000580a:	647b      	str	r3, [r7, #68]	@ 0x44
2000580c:	687b      	ldr	r3, [r7, #4]
2000580e:	681b      	ldr	r3, [r3, #0]
20005810:	461a      	mov	r2, r3
20005812:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20005814:	61bb      	str	r3, [r7, #24]
20005816:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20005818:	6979      	ldr	r1, [r7, #20]
2000581a:	69ba      	ldr	r2, [r7, #24]
2000581c:	e841 2300 	strex	r3, r2, [r1]
20005820:	613b      	str	r3, [r7, #16]
   return(result);
20005822:	693b      	ldr	r3, [r7, #16]
20005824:	2b00      	cmp	r3, #0
20005826:	d1e6      	bne.n	200057f6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
20005828:	687b      	ldr	r3, [r7, #4]
2000582a:	2220      	movs	r2, #32
2000582c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20005830:	687b      	ldr	r3, [r7, #4]
20005832:	2200      	movs	r2, #0
20005834:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
20005836:	687b      	ldr	r3, [r7, #4]
20005838:	2200      	movs	r2, #0
2000583a:	675a      	str	r2, [r3, #116]	@ 0x74
}
2000583c:	bf00      	nop
2000583e:	3754      	adds	r7, #84	@ 0x54
20005840:	46bd      	mov	sp, r7
20005842:	f85d 7b04 	ldr.w	r7, [sp], #4
20005846:	4770      	bx	lr
20005848:	effffffe 	.word	0xeffffffe

2000584c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
2000584c:	b480      	push	{r7}
2000584e:	b085      	sub	sp, #20
20005850:	af00      	add	r7, sp, #0
20005852:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
20005854:	687b      	ldr	r3, [r7, #4]
20005856:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
2000585a:	2b01      	cmp	r3, #1
2000585c:	d101      	bne.n	20005862 <HAL_UARTEx_DisableFifoMode+0x16>
2000585e:	2302      	movs	r3, #2
20005860:	e027      	b.n	200058b2 <HAL_UARTEx_DisableFifoMode+0x66>
20005862:	687b      	ldr	r3, [r7, #4]
20005864:	2201      	movs	r2, #1
20005866:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
2000586a:	687b      	ldr	r3, [r7, #4]
2000586c:	2224      	movs	r2, #36	@ 0x24
2000586e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
20005872:	687b      	ldr	r3, [r7, #4]
20005874:	681b      	ldr	r3, [r3, #0]
20005876:	681b      	ldr	r3, [r3, #0]
20005878:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
2000587a:	687b      	ldr	r3, [r7, #4]
2000587c:	681b      	ldr	r3, [r3, #0]
2000587e:	681a      	ldr	r2, [r3, #0]
20005880:	687b      	ldr	r3, [r7, #4]
20005882:	681b      	ldr	r3, [r3, #0]
20005884:	f022 0201 	bic.w	r2, r2, #1
20005888:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
2000588a:	68fb      	ldr	r3, [r7, #12]
2000588c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
20005890:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
20005892:	687b      	ldr	r3, [r7, #4]
20005894:	2200      	movs	r2, #0
20005896:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
20005898:	687b      	ldr	r3, [r7, #4]
2000589a:	681b      	ldr	r3, [r3, #0]
2000589c:	68fa      	ldr	r2, [r7, #12]
2000589e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
200058a0:	687b      	ldr	r3, [r7, #4]
200058a2:	2220      	movs	r2, #32
200058a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
200058a8:	687b      	ldr	r3, [r7, #4]
200058aa:	2200      	movs	r2, #0
200058ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
200058b0:	2300      	movs	r3, #0
}
200058b2:	4618      	mov	r0, r3
200058b4:	3714      	adds	r7, #20
200058b6:	46bd      	mov	sp, r7
200058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
200058bc:	4770      	bx	lr

200058be <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
200058be:	b580      	push	{r7, lr}
200058c0:	b084      	sub	sp, #16
200058c2:	af00      	add	r7, sp, #0
200058c4:	6078      	str	r0, [r7, #4]
200058c6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
200058c8:	687b      	ldr	r3, [r7, #4]
200058ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
200058ce:	2b01      	cmp	r3, #1
200058d0:	d101      	bne.n	200058d6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
200058d2:	2302      	movs	r3, #2
200058d4:	e02d      	b.n	20005932 <HAL_UARTEx_SetTxFifoThreshold+0x74>
200058d6:	687b      	ldr	r3, [r7, #4]
200058d8:	2201      	movs	r2, #1
200058da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
200058de:	687b      	ldr	r3, [r7, #4]
200058e0:	2224      	movs	r2, #36	@ 0x24
200058e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
200058e6:	687b      	ldr	r3, [r7, #4]
200058e8:	681b      	ldr	r3, [r3, #0]
200058ea:	681b      	ldr	r3, [r3, #0]
200058ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
200058ee:	687b      	ldr	r3, [r7, #4]
200058f0:	681b      	ldr	r3, [r3, #0]
200058f2:	681a      	ldr	r2, [r3, #0]
200058f4:	687b      	ldr	r3, [r7, #4]
200058f6:	681b      	ldr	r3, [r3, #0]
200058f8:	f022 0201 	bic.w	r2, r2, #1
200058fc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
200058fe:	687b      	ldr	r3, [r7, #4]
20005900:	681b      	ldr	r3, [r3, #0]
20005902:	689b      	ldr	r3, [r3, #8]
20005904:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
20005908:	687b      	ldr	r3, [r7, #4]
2000590a:	681b      	ldr	r3, [r3, #0]
2000590c:	683a      	ldr	r2, [r7, #0]
2000590e:	430a      	orrs	r2, r1
20005910:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
20005912:	6878      	ldr	r0, [r7, #4]
20005914:	f000 f850 	bl	200059b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
20005918:	687b      	ldr	r3, [r7, #4]
2000591a:	681b      	ldr	r3, [r3, #0]
2000591c:	68fa      	ldr	r2, [r7, #12]
2000591e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
20005920:	687b      	ldr	r3, [r7, #4]
20005922:	2220      	movs	r2, #32
20005924:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
20005928:	687b      	ldr	r3, [r7, #4]
2000592a:	2200      	movs	r2, #0
2000592c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
20005930:	2300      	movs	r3, #0
}
20005932:	4618      	mov	r0, r3
20005934:	3710      	adds	r7, #16
20005936:	46bd      	mov	sp, r7
20005938:	bd80      	pop	{r7, pc}

2000593a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
2000593a:	b580      	push	{r7, lr}
2000593c:	b084      	sub	sp, #16
2000593e:	af00      	add	r7, sp, #0
20005940:	6078      	str	r0, [r7, #4]
20005942:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
20005944:	687b      	ldr	r3, [r7, #4]
20005946:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
2000594a:	2b01      	cmp	r3, #1
2000594c:	d101      	bne.n	20005952 <HAL_UARTEx_SetRxFifoThreshold+0x18>
2000594e:	2302      	movs	r3, #2
20005950:	e02d      	b.n	200059ae <HAL_UARTEx_SetRxFifoThreshold+0x74>
20005952:	687b      	ldr	r3, [r7, #4]
20005954:	2201      	movs	r2, #1
20005956:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
2000595a:	687b      	ldr	r3, [r7, #4]
2000595c:	2224      	movs	r2, #36	@ 0x24
2000595e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
20005962:	687b      	ldr	r3, [r7, #4]
20005964:	681b      	ldr	r3, [r3, #0]
20005966:	681b      	ldr	r3, [r3, #0]
20005968:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
2000596a:	687b      	ldr	r3, [r7, #4]
2000596c:	681b      	ldr	r3, [r3, #0]
2000596e:	681a      	ldr	r2, [r3, #0]
20005970:	687b      	ldr	r3, [r7, #4]
20005972:	681b      	ldr	r3, [r3, #0]
20005974:	f022 0201 	bic.w	r2, r2, #1
20005978:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
2000597a:	687b      	ldr	r3, [r7, #4]
2000597c:	681b      	ldr	r3, [r3, #0]
2000597e:	689b      	ldr	r3, [r3, #8]
20005980:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
20005984:	687b      	ldr	r3, [r7, #4]
20005986:	681b      	ldr	r3, [r3, #0]
20005988:	683a      	ldr	r2, [r7, #0]
2000598a:	430a      	orrs	r2, r1
2000598c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
2000598e:	6878      	ldr	r0, [r7, #4]
20005990:	f000 f812 	bl	200059b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
20005994:	687b      	ldr	r3, [r7, #4]
20005996:	681b      	ldr	r3, [r3, #0]
20005998:	68fa      	ldr	r2, [r7, #12]
2000599a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
2000599c:	687b      	ldr	r3, [r7, #4]
2000599e:	2220      	movs	r2, #32
200059a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
200059a4:	687b      	ldr	r3, [r7, #4]
200059a6:	2200      	movs	r2, #0
200059a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
200059ac:	2300      	movs	r3, #0
}
200059ae:	4618      	mov	r0, r3
200059b0:	3710      	adds	r7, #16
200059b2:	46bd      	mov	sp, r7
200059b4:	bd80      	pop	{r7, pc}
	...

200059b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
200059b8:	b480      	push	{r7}
200059ba:	b085      	sub	sp, #20
200059bc:	af00      	add	r7, sp, #0
200059be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
200059c0:	687b      	ldr	r3, [r7, #4]
200059c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
200059c4:	2b00      	cmp	r3, #0
200059c6:	d108      	bne.n	200059da <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
200059c8:	687b      	ldr	r3, [r7, #4]
200059ca:	2201      	movs	r2, #1
200059cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
200059d0:	687b      	ldr	r3, [r7, #4]
200059d2:	2201      	movs	r2, #1
200059d4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
200059d8:	e031      	b.n	20005a3e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
200059da:	2310      	movs	r3, #16
200059dc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
200059de:	2310      	movs	r3, #16
200059e0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
200059e2:	687b      	ldr	r3, [r7, #4]
200059e4:	681b      	ldr	r3, [r3, #0]
200059e6:	689b      	ldr	r3, [r3, #8]
200059e8:	0e5b      	lsrs	r3, r3, #25
200059ea:	b2db      	uxtb	r3, r3
200059ec:	f003 0307 	and.w	r3, r3, #7
200059f0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
200059f2:	687b      	ldr	r3, [r7, #4]
200059f4:	681b      	ldr	r3, [r3, #0]
200059f6:	689b      	ldr	r3, [r3, #8]
200059f8:	0f5b      	lsrs	r3, r3, #29
200059fa:	b2db      	uxtb	r3, r3
200059fc:	f003 0307 	and.w	r3, r3, #7
20005a00:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
20005a02:	7bbb      	ldrb	r3, [r7, #14]
20005a04:	7b3a      	ldrb	r2, [r7, #12]
20005a06:	4911      	ldr	r1, [pc, #68]	@ (20005a4c <UARTEx_SetNbDataToProcess+0x94>)
20005a08:	5c8a      	ldrb	r2, [r1, r2]
20005a0a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
20005a0e:	7b3a      	ldrb	r2, [r7, #12]
20005a10:	490f      	ldr	r1, [pc, #60]	@ (20005a50 <UARTEx_SetNbDataToProcess+0x98>)
20005a12:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
20005a14:	fb93 f3f2 	sdiv	r3, r3, r2
20005a18:	b29a      	uxth	r2, r3
20005a1a:	687b      	ldr	r3, [r7, #4]
20005a1c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
20005a20:	7bfb      	ldrb	r3, [r7, #15]
20005a22:	7b7a      	ldrb	r2, [r7, #13]
20005a24:	4909      	ldr	r1, [pc, #36]	@ (20005a4c <UARTEx_SetNbDataToProcess+0x94>)
20005a26:	5c8a      	ldrb	r2, [r1, r2]
20005a28:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
20005a2c:	7b7a      	ldrb	r2, [r7, #13]
20005a2e:	4908      	ldr	r1, [pc, #32]	@ (20005a50 <UARTEx_SetNbDataToProcess+0x98>)
20005a30:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
20005a32:	fb93 f3f2 	sdiv	r3, r3, r2
20005a36:	b29a      	uxth	r2, r3
20005a38:	687b      	ldr	r3, [r7, #4]
20005a3a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
20005a3e:	bf00      	nop
20005a40:	3714      	adds	r7, #20
20005a42:	46bd      	mov	sp, r7
20005a44:	f85d 7b04 	ldr.w	r7, [sp], #4
20005a48:	4770      	bx	lr
20005a4a:	bf00      	nop
20005a4c:	20009b50 	.word	0x20009b50
20005a50:	20009b58 	.word	0x20009b58

20005a54 <HAL_XSPI_Init>:
  *         in the XSPI_InitTypeDef and initialize the associated handle.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Init(XSPI_HandleTypeDef *hxspi)
{
20005a54:	b580      	push	{r7, lr}
20005a56:	b086      	sub	sp, #24
20005a58:	af02      	add	r7, sp, #8
20005a5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
20005a5c:	2300      	movs	r3, #0
20005a5e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
20005a60:	f001 f89e 	bl	20006ba0 <HAL_GetTick>
20005a64:	60b8      	str	r0, [r7, #8]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
20005a66:	687b      	ldr	r3, [r7, #4]
20005a68:	2b00      	cmp	r3, #0
20005a6a:	d102      	bne.n	20005a72 <HAL_XSPI_Init+0x1e>
  {
    status = HAL_ERROR;
20005a6c:	2301      	movs	r3, #1
20005a6e:	73fb      	strb	r3, [r7, #15]
20005a70:	e0c8      	b.n	20005c04 <HAL_XSPI_Init+0x1b0>
    assert_param(IS_XSPI_CS_BOUND(hxspi->Init.ChipSelectBoundary));
    assert_param(IS_XSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
    assert_param(IS_XSPI_MAXTRAN(hxspi->Init.MaxTran));
    assert_param(IS_XSPI_CSSEL(hxspi->Init.MemorySelect));
    /* Initialize error code */
    hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
20005a72:	687b      	ldr	r3, [r7, #4]
20005a74:	2200      	movs	r2, #0
20005a76:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Check if the state is the reset state */
    if (hxspi->State == HAL_XSPI_STATE_RESET)
20005a78:	687b      	ldr	r3, [r7, #4]
20005a7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20005a7c:	2b00      	cmp	r3, #0
20005a7e:	f040 80c1 	bne.w	20005c04 <HAL_XSPI_Init+0x1b0>

      /* Init the low level hardware */
      hxspi->MspInitCallback(hxspi);
#else
      /* Initialization of the low level hardware */
      HAL_XSPI_MspInit(hxspi);
20005a82:	6878      	ldr	r0, [r7, #4]
20005a84:	f7fb f81a 	bl	20000abc <HAL_XSPI_MspInit>
#endif /* defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the XSPI memory access */
      (void)HAL_XSPI_SetTimeout(hxspi, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
20005a88:	f241 3188 	movw	r1, #5000	@ 0x1388
20005a8c:	6878      	ldr	r0, [r7, #4]
20005a8e:	f000 fbcc 	bl	2000622a <HAL_XSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, free running clock, clock mode */
      MODIFY_REG(hxspi->Instance->DCR1,
20005a92:	687b      	ldr	r3, [r7, #4]
20005a94:	681b      	ldr	r3, [r3, #0]
20005a96:	689a      	ldr	r2, [r3, #8]
20005a98:	4b5d      	ldr	r3, [pc, #372]	@ (20005c10 <HAL_XSPI_Init+0x1bc>)
20005a9a:	4013      	ands	r3, r2
20005a9c:	687a      	ldr	r2, [r7, #4]
20005a9e:	68d1      	ldr	r1, [r2, #12]
20005aa0:	687a      	ldr	r2, [r7, #4]
20005aa2:	6912      	ldr	r2, [r2, #16]
20005aa4:	0412      	lsls	r2, r2, #16
20005aa6:	4311      	orrs	r1, r2
20005aa8:	687a      	ldr	r2, [r7, #4]
20005aaa:	6952      	ldr	r2, [r2, #20]
20005aac:	3a01      	subs	r2, #1
20005aae:	0212      	lsls	r2, r2, #8
20005ab0:	4311      	orrs	r1, r2
20005ab2:	687a      	ldr	r2, [r7, #4]
20005ab4:	69d2      	ldr	r2, [r2, #28]
20005ab6:	4311      	orrs	r1, r2
20005ab8:	687a      	ldr	r2, [r7, #4]
20005aba:	6812      	ldr	r2, [r2, #0]
20005abc:	430b      	orrs	r3, r1
20005abe:	6093      	str	r3, [r2, #8]
                 (XSPI_DCR1_MTYP | XSPI_DCR1_DEVSIZE | XSPI_DCR1_CSHT | XSPI_DCR1_FRCK | XSPI_DCR1_CKMODE),
                 (hxspi->Init.MemoryType | ((hxspi->Init.MemorySize) << XSPI_DCR1_DEVSIZE_Pos) |
                  ((hxspi->Init.ChipSelectHighTimeCycle - 1U) << XSPI_DCR1_CSHT_Pos) | hxspi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
20005ac0:	687b      	ldr	r3, [r7, #4]
20005ac2:	681b      	ldr	r3, [r3, #0]
20005ac4:	68db      	ldr	r3, [r3, #12]
20005ac6:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
20005aca:	687b      	ldr	r3, [r7, #4]
20005acc:	6a1a      	ldr	r2, [r3, #32]
20005ace:	687b      	ldr	r3, [r7, #4]
20005ad0:	681b      	ldr	r3, [r3, #0]
20005ad2:	430a      	orrs	r2, r1
20005ad4:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_CSBOUND, (hxspi->Init.ChipSelectBoundary << XSPI_DCR3_CSBOUND_Pos));
20005ad6:	687b      	ldr	r3, [r7, #4]
20005ad8:	681b      	ldr	r3, [r3, #0]
20005ada:	691b      	ldr	r3, [r3, #16]
20005adc:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
20005ae0:	687b      	ldr	r3, [r7, #4]
20005ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20005ae4:	041a      	lsls	r2, r3, #16
20005ae6:	687b      	ldr	r3, [r7, #4]
20005ae8:	681b      	ldr	r3, [r3, #0]
20005aea:	430a      	orrs	r2, r1
20005aec:	611a      	str	r2, [r3, #16]

      /* Configure maximum transfer */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_MAXTRAN, \
20005aee:	687b      	ldr	r3, [r7, #4]
20005af0:	681b      	ldr	r3, [r3, #0]
20005af2:	691b      	ldr	r3, [r3, #16]
20005af4:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
20005af8:	687b      	ldr	r3, [r7, #4]
20005afa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
20005afc:	687b      	ldr	r3, [r7, #4]
20005afe:	681b      	ldr	r3, [r3, #0]
20005b00:	430a      	orrs	r2, r1
20005b02:	611a      	str	r2, [r3, #16]
                 (hxspi->Init.MaxTran << XSPI_DCR3_MAXTRAN_Pos));

      /* Configure refresh */
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
20005b04:	687b      	ldr	r3, [r7, #4]
20005b06:	681b      	ldr	r3, [r3, #0]
20005b08:	687a      	ldr	r2, [r7, #4]
20005b0a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
20005b0c:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
20005b0e:	687b      	ldr	r3, [r7, #4]
20005b10:	681b      	ldr	r3, [r3, #0]
20005b12:	681b      	ldr	r3, [r3, #0]
20005b14:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
20005b18:	687b      	ldr	r3, [r7, #4]
20005b1a:	685b      	ldr	r3, [r3, #4]
20005b1c:	3b01      	subs	r3, #1
20005b1e:	021a      	lsls	r2, r3, #8
20005b20:	687b      	ldr	r3, [r7, #4]
20005b22:	681b      	ldr	r3, [r3, #0]
20005b24:	430a      	orrs	r2, r1
20005b26:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
20005b28:	687b      	ldr	r3, [r7, #4]
20005b2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20005b2c:	9300      	str	r3, [sp, #0]
20005b2e:	68bb      	ldr	r3, [r7, #8]
20005b30:	2200      	movs	r2, #0
20005b32:	2120      	movs	r1, #32
20005b34:	6878      	ldr	r0, [r7, #4]
20005b36:	f000 fc77 	bl	20006428 <XSPI_WaitFlagStateUntilTimeout>
20005b3a:	4603      	mov	r3, r0
20005b3c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
20005b3e:	7bfb      	ldrb	r3, [r7, #15]
20005b40:	2b00      	cmp	r3, #0
20005b42:	d15f      	bne.n	20005c04 <HAL_XSPI_Init+0x1b0>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
20005b44:	687b      	ldr	r3, [r7, #4]
20005b46:	681b      	ldr	r3, [r3, #0]
20005b48:	68db      	ldr	r3, [r3, #12]
20005b4a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
20005b4e:	687b      	ldr	r3, [r7, #4]
20005b50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
20005b52:	687b      	ldr	r3, [r7, #4]
20005b54:	681b      	ldr	r3, [r3, #0]
20005b56:	430a      	orrs	r2, r1
20005b58:	60da      	str	r2, [r3, #12]
                   ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));

        if (IS_XSPI_ALL_INSTANCE(hxspi->Instance))
20005b5a:	687b      	ldr	r3, [r7, #4]
20005b5c:	681b      	ldr	r3, [r3, #0]
20005b5e:	4a2d      	ldr	r2, [pc, #180]	@ (20005c14 <HAL_XSPI_Init+0x1c0>)
20005b60:	4293      	cmp	r3, r2
20005b62:	d004      	beq.n	20005b6e <HAL_XSPI_Init+0x11a>
20005b64:	687b      	ldr	r3, [r7, #4]
20005b66:	681b      	ldr	r3, [r3, #0]
20005b68:	4a2b      	ldr	r2, [pc, #172]	@ (20005c18 <HAL_XSPI_Init+0x1c4>)
20005b6a:	4293      	cmp	r3, r2
20005b6c:	d10f      	bne.n	20005b8e <HAL_XSPI_Init+0x13a>
        {
          /* The configuration of clock prescaler trigger automatically a calibration process.
          So it is necessary to wait the calibration is complete */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
20005b6e:	687b      	ldr	r3, [r7, #4]
20005b70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
20005b72:	9300      	str	r3, [sp, #0]
20005b74:	68bb      	ldr	r3, [r7, #8]
20005b76:	2200      	movs	r2, #0
20005b78:	2120      	movs	r1, #32
20005b7a:	6878      	ldr	r0, [r7, #4]
20005b7c:	f000 fc54 	bl	20006428 <XSPI_WaitFlagStateUntilTimeout>
20005b80:	4603      	mov	r3, r0
20005b82:	73fb      	strb	r3, [r7, #15]
          if (status != HAL_OK)
20005b84:	7bfb      	ldrb	r3, [r7, #15]
20005b86:	2b00      	cmp	r3, #0
20005b88:	d001      	beq.n	20005b8e <HAL_XSPI_Init+0x13a>
          {
            return status;
20005b8a:	7bfb      	ldrb	r3, [r7, #15]
20005b8c:	e03b      	b.n	20005c06 <HAL_XSPI_Init+0x1b2>
          }
        }
        /* Configure Dual Memory mode and CS Selection */
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_DMM | XSPI_CR_CSSEL),
20005b8e:	687b      	ldr	r3, [r7, #4]
20005b90:	681b      	ldr	r3, [r3, #0]
20005b92:	681a      	ldr	r2, [r3, #0]
20005b94:	4b21      	ldr	r3, [pc, #132]	@ (20005c1c <HAL_XSPI_Init+0x1c8>)
20005b96:	4013      	ands	r3, r2
20005b98:	687a      	ldr	r2, [r7, #4]
20005b9a:	6891      	ldr	r1, [r2, #8]
20005b9c:	687a      	ldr	r2, [r7, #4]
20005b9e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
20005ba0:	4311      	orrs	r1, r2
20005ba2:	687a      	ldr	r2, [r7, #4]
20005ba4:	6812      	ldr	r2, [r2, #0]
20005ba6:	430b      	orrs	r3, r1
20005ba8:	6013      	str	r3, [r2, #0]
                   (hxspi->Init.MemoryMode | hxspi->Init.MemorySelect));

        /* Configure sample shifting */
        MODIFY_REG(hxspi->Instance->TCR, (XSPI_TCR_SSHIFT), hxspi->Init.SampleShifting);
20005baa:	687b      	ldr	r3, [r7, #4]
20005bac:	681b      	ldr	r3, [r3, #0]
20005bae:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
20005bb2:	f023 4180 	bic.w	r1, r3, #1073741824	@ 0x40000000
20005bb6:	687b      	ldr	r3, [r7, #4]
20005bb8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
20005bba:	687b      	ldr	r3, [r7, #4]
20005bbc:	681b      	ldr	r3, [r3, #0]
20005bbe:	430a      	orrs	r2, r1
20005bc0:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

        /* Enable XSPI */
        HAL_XSPI_ENABLE(hxspi);
20005bc4:	687b      	ldr	r3, [r7, #4]
20005bc6:	681b      	ldr	r3, [r3, #0]
20005bc8:	681a      	ldr	r2, [r3, #0]
20005bca:	687b      	ldr	r3, [r7, #4]
20005bcc:	681b      	ldr	r3, [r3, #0]
20005bce:	f042 0201 	orr.w	r2, r2, #1
20005bd2:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after XSPI enable */
        if (hxspi->Init.FreeRunningClock == HAL_XSPI_FREERUNCLK_ENABLE)
20005bd4:	687b      	ldr	r3, [r7, #4]
20005bd6:	699b      	ldr	r3, [r3, #24]
20005bd8:	2b02      	cmp	r3, #2
20005bda:	d107      	bne.n	20005bec <HAL_XSPI_Init+0x198>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
20005bdc:	687b      	ldr	r3, [r7, #4]
20005bde:	681b      	ldr	r3, [r3, #0]
20005be0:	689a      	ldr	r2, [r3, #8]
20005be2:	687b      	ldr	r3, [r7, #4]
20005be4:	681b      	ldr	r3, [r3, #0]
20005be6:	f042 0202 	orr.w	r2, r2, #2
20005bea:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the XSPI state */
        if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
20005bec:	687b      	ldr	r3, [r7, #4]
20005bee:	68db      	ldr	r3, [r3, #12]
20005bf0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20005bf4:	d103      	bne.n	20005bfe <HAL_XSPI_Init+0x1aa>
        {
          hxspi->State = HAL_XSPI_STATE_HYPERBUS_INIT;
20005bf6:	687b      	ldr	r3, [r7, #4]
20005bf8:	2201      	movs	r2, #1
20005bfa:	655a      	str	r2, [r3, #84]	@ 0x54
20005bfc:	e002      	b.n	20005c04 <HAL_XSPI_Init+0x1b0>
        }
        else
        {
          hxspi->State = HAL_XSPI_STATE_READY;
20005bfe:	687b      	ldr	r3, [r7, #4]
20005c00:	2202      	movs	r2, #2
20005c02:	655a      	str	r2, [r3, #84]	@ 0x54
        }
      }
    }
  }
  return status;
20005c04:	7bfb      	ldrb	r3, [r7, #15]
}
20005c06:	4618      	mov	r0, r3
20005c08:	3710      	adds	r7, #16
20005c0a:	46bd      	mov	sp, r7
20005c0c:	bd80      	pop	{r7, pc}
20005c0e:	bf00      	nop
20005c10:	f8e0c0fc 	.word	0xf8e0c0fc
20005c14:	52005000 	.word	0x52005000
20005c18:	5200a000 	.word	0x5200a000
20005c1c:	feffffbf 	.word	0xfeffffbf

20005c20 <HAL_XSPI_Command>:
  * @param  pCmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Command(XSPI_HandleTypeDef *hxspi, const XSPI_RegularCmdTypeDef *pCmd, uint32_t Timeout)
{
20005c20:	b580      	push	{r7, lr}
20005c22:	b08a      	sub	sp, #40	@ 0x28
20005c24:	af02      	add	r7, sp, #8
20005c26:	60f8      	str	r0, [r7, #12]
20005c28:	60b9      	str	r1, [r7, #8]
20005c2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
20005c2c:	f000 ffb8 	bl	20006ba0 <HAL_GetTick>
20005c30:	61b8      	str	r0, [r7, #24]
    assert_param(IS_XSPI_ALT_BYTES_DTR_MODE(pCmd->AlternateBytesDTRMode));
  }

  assert_param(IS_XSPI_DATA_MODE(hxspi->Init.MemoryType, pCmd->DataMode));

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
20005c32:	68bb      	ldr	r3, [r7, #8]
20005c34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20005c36:	2b00      	cmp	r3, #0
  }

  assert_param(IS_XSPI_DQS_MODE(pCmd->DQSMode));

  /* Check the state of the driver */
  state = hxspi->State;
20005c38:	68fb      	ldr	r3, [r7, #12]
20005c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20005c3c:	617b      	str	r3, [r7, #20]
  if (((state == HAL_XSPI_STATE_READY)         && (hxspi->Init.MemoryType != HAL_XSPI_MEMTYPE_HYPERBUS)) ||
20005c3e:	697b      	ldr	r3, [r7, #20]
20005c40:	2b02      	cmp	r3, #2
20005c42:	d104      	bne.n	20005c4e <HAL_XSPI_Command+0x2e>
20005c44:	68fb      	ldr	r3, [r7, #12]
20005c46:	68db      	ldr	r3, [r3, #12]
20005c48:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20005c4c:	d115      	bne.n	20005c7a <HAL_XSPI_Command+0x5a>
20005c4e:	697b      	ldr	r3, [r7, #20]
20005c50:	2b14      	cmp	r3, #20
20005c52:	d107      	bne.n	20005c64 <HAL_XSPI_Command+0x44>
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
20005c54:	68bb      	ldr	r3, [r7, #8]
20005c56:	681b      	ldr	r3, [r3, #0]
20005c58:	2b02      	cmp	r3, #2
20005c5a:	d00e      	beq.n	20005c7a <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
20005c5c:	68bb      	ldr	r3, [r7, #8]
20005c5e:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
20005c60:	2b03      	cmp	r3, #3
20005c62:	d00a      	beq.n	20005c7a <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
20005c64:	697b      	ldr	r3, [r7, #20]
20005c66:	2b24      	cmp	r3, #36	@ 0x24
20005c68:	d15e      	bne.n	20005d28 <HAL_XSPI_Command+0x108>
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
20005c6a:	68bb      	ldr	r3, [r7, #8]
20005c6c:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
20005c6e:	2b01      	cmp	r3, #1
20005c70:	d003      	beq.n	20005c7a <HAL_XSPI_Command+0x5a>
        (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))))
20005c72:	68bb      	ldr	r3, [r7, #8]
20005c74:	681b      	ldr	r3, [r3, #0]
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
20005c76:	2b03      	cmp	r3, #3
20005c78:	d156      	bne.n	20005d28 <HAL_XSPI_Command+0x108>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
20005c7a:	687b      	ldr	r3, [r7, #4]
20005c7c:	9300      	str	r3, [sp, #0]
20005c7e:	69bb      	ldr	r3, [r7, #24]
20005c80:	2200      	movs	r2, #0
20005c82:	2120      	movs	r1, #32
20005c84:	68f8      	ldr	r0, [r7, #12]
20005c86:	f000 fbcf 	bl	20006428 <XSPI_WaitFlagStateUntilTimeout>
20005c8a:	4603      	mov	r3, r0
20005c8c:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
20005c8e:	7ffb      	ldrb	r3, [r7, #31]
20005c90:	2b00      	cmp	r3, #0
20005c92:	d146      	bne.n	20005d22 <HAL_XSPI_Command+0x102>
    {
      /* Initialize error code */
      hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
20005c94:	68fb      	ldr	r3, [r7, #12]
20005c96:	2200      	movs	r2, #0
20005c98:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Configure the registers */
      status = XSPI_ConfigCmd(hxspi, pCmd);
20005c9a:	68b9      	ldr	r1, [r7, #8]
20005c9c:	68f8      	ldr	r0, [r7, #12]
20005c9e:	f000 fbf9 	bl	20006494 <XSPI_ConfigCmd>
20005ca2:	4603      	mov	r3, r0
20005ca4:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
20005ca6:	7ffb      	ldrb	r3, [r7, #31]
20005ca8:	2b00      	cmp	r3, #0
20005caa:	d143      	bne.n	20005d34 <HAL_XSPI_Command+0x114>
      {
        if (pCmd->DataMode == HAL_XSPI_DATA_NONE)
20005cac:	68bb      	ldr	r3, [r7, #8]
20005cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20005cb0:	2b00      	cmp	r3, #0
20005cb2:	d10e      	bne.n	20005cd2 <HAL_XSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until BUSY flag is reset to go back in idle state. */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
20005cb4:	687b      	ldr	r3, [r7, #4]
20005cb6:	9300      	str	r3, [sp, #0]
20005cb8:	69bb      	ldr	r3, [r7, #24]
20005cba:	2200      	movs	r2, #0
20005cbc:	2120      	movs	r1, #32
20005cbe:	68f8      	ldr	r0, [r7, #12]
20005cc0:	f000 fbb2 	bl	20006428 <XSPI_WaitFlagStateUntilTimeout>
20005cc4:	4603      	mov	r3, r0
20005cc6:	77fb      	strb	r3, [r7, #31]

          /* Clear TC flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
20005cc8:	68fb      	ldr	r3, [r7, #12]
20005cca:	681b      	ldr	r3, [r3, #0]
20005ccc:	2202      	movs	r2, #2
20005cce:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
20005cd0:	e030      	b.n	20005d34 <HAL_XSPI_Command+0x114>
        }
        else
        {
          /* Update the state */
          if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
20005cd2:	68bb      	ldr	r3, [r7, #8]
20005cd4:	681b      	ldr	r3, [r3, #0]
20005cd6:	2b00      	cmp	r3, #0
20005cd8:	d103      	bne.n	20005ce2 <HAL_XSPI_Command+0xc2>
          {
            hxspi->State = HAL_XSPI_STATE_CMD_CFG;
20005cda:	68fb      	ldr	r3, [r7, #12]
20005cdc:	2204      	movs	r2, #4
20005cde:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
20005ce0:	e028      	b.n	20005d34 <HAL_XSPI_Command+0x114>
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)
20005ce2:	68bb      	ldr	r3, [r7, #8]
20005ce4:	681b      	ldr	r3, [r3, #0]
20005ce6:	2b01      	cmp	r3, #1
20005ce8:	d10b      	bne.n	20005d02 <HAL_XSPI_Command+0xe2>
          {
            if (hxspi->State == HAL_XSPI_STATE_WRITE_CMD_CFG)
20005cea:	68fb      	ldr	r3, [r7, #12]
20005cec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20005cee:	2b24      	cmp	r3, #36	@ 0x24
20005cf0:	d103      	bne.n	20005cfa <HAL_XSPI_Command+0xda>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
20005cf2:	68fb      	ldr	r3, [r7, #12]
20005cf4:	2204      	movs	r2, #4
20005cf6:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
20005cf8:	e01c      	b.n	20005d34 <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_READ_CMD_CFG;
20005cfa:	68fb      	ldr	r3, [r7, #12]
20005cfc:	2214      	movs	r2, #20
20005cfe:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
20005d00:	e018      	b.n	20005d34 <HAL_XSPI_Command+0x114>
            }
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
20005d02:	68bb      	ldr	r3, [r7, #8]
20005d04:	681b      	ldr	r3, [r3, #0]
20005d06:	2b02      	cmp	r3, #2
20005d08:	d114      	bne.n	20005d34 <HAL_XSPI_Command+0x114>
          {
            if (hxspi->State == HAL_XSPI_STATE_READ_CMD_CFG)
20005d0a:	68fb      	ldr	r3, [r7, #12]
20005d0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20005d0e:	2b14      	cmp	r3, #20
20005d10:	d103      	bne.n	20005d1a <HAL_XSPI_Command+0xfa>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
20005d12:	68fb      	ldr	r3, [r7, #12]
20005d14:	2204      	movs	r2, #4
20005d16:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
20005d18:	e00c      	b.n	20005d34 <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_WRITE_CMD_CFG;
20005d1a:	68fb      	ldr	r3, [r7, #12]
20005d1c:	2224      	movs	r2, #36	@ 0x24
20005d1e:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
20005d20:	e008      	b.n	20005d34 <HAL_XSPI_Command+0x114>
        }
      }
    }
    else
    {
      status = HAL_BUSY;
20005d22:	2302      	movs	r3, #2
20005d24:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
20005d26:	e005      	b.n	20005d34 <HAL_XSPI_Command+0x114>
    }
  }
  else
  {
    status = HAL_ERROR;
20005d28:	2301      	movs	r3, #1
20005d2a:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
20005d2c:	68fb      	ldr	r3, [r7, #12]
20005d2e:	2210      	movs	r2, #16
20005d30:	659a      	str	r2, [r3, #88]	@ 0x58
20005d32:	e000      	b.n	20005d36 <HAL_XSPI_Command+0x116>
    if (status == HAL_OK)
20005d34:	bf00      	nop
  }

  return status;
20005d36:	7ffb      	ldrb	r3, [r7, #31]
}
20005d38:	4618      	mov	r0, r3
20005d3a:	3720      	adds	r7, #32
20005d3c:	46bd      	mov	sp, r7
20005d3e:	bd80      	pop	{r7, pc}

20005d40 <HAL_XSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Transmit(XSPI_HandleTypeDef *hxspi, const uint8_t *pData, uint32_t Timeout)
{
20005d40:	b580      	push	{r7, lr}
20005d42:	b08a      	sub	sp, #40	@ 0x28
20005d44:	af02      	add	r7, sp, #8
20005d46:	60f8      	str	r0, [r7, #12]
20005d48:	60b9      	str	r1, [r7, #8]
20005d4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
20005d4c:	f000 ff28 	bl	20006ba0 <HAL_GetTick>
20005d50:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
20005d52:	68fb      	ldr	r3, [r7, #12]
20005d54:	681b      	ldr	r3, [r3, #0]
20005d56:	3350      	adds	r3, #80	@ 0x50
20005d58:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
20005d5a:	68bb      	ldr	r3, [r7, #8]
20005d5c:	2b00      	cmp	r3, #0
20005d5e:	d105      	bne.n	20005d6c <HAL_XSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
20005d60:	2301      	movs	r3, #1
20005d62:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
20005d64:	68fb      	ldr	r3, [r7, #12]
20005d66:	2208      	movs	r2, #8
20005d68:	659a      	str	r2, [r3, #88]	@ 0x58
20005d6a:	e057      	b.n	20005e1c <HAL_XSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
20005d6c:	68fb      	ldr	r3, [r7, #12]
20005d6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20005d70:	2b04      	cmp	r3, #4
20005d72:	d14e      	bne.n	20005e12 <HAL_XSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
20005d74:	68fb      	ldr	r3, [r7, #12]
20005d76:	681b      	ldr	r3, [r3, #0]
20005d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20005d7a:	1c5a      	adds	r2, r3, #1
20005d7c:	68fb      	ldr	r3, [r7, #12]
20005d7e:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->XferSize  = hxspi->XferCount;
20005d80:	68fb      	ldr	r3, [r7, #12]
20005d82:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
20005d84:	68fb      	ldr	r3, [r7, #12]
20005d86:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->pBuffPtr  = (uint8_t *)pData;
20005d88:	68fb      	ldr	r3, [r7, #12]
20005d8a:	68ba      	ldr	r2, [r7, #8]
20005d8c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
20005d8e:	68fb      	ldr	r3, [r7, #12]
20005d90:	681b      	ldr	r3, [r3, #0]
20005d92:	681a      	ldr	r2, [r3, #0]
20005d94:	68fb      	ldr	r3, [r7, #12]
20005d96:	681b      	ldr	r3, [r3, #0]
20005d98:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
20005d9c:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_FT, SET, tickstart, Timeout);
20005d9e:	687b      	ldr	r3, [r7, #4]
20005da0:	9300      	str	r3, [sp, #0]
20005da2:	69bb      	ldr	r3, [r7, #24]
20005da4:	2201      	movs	r2, #1
20005da6:	2104      	movs	r1, #4
20005da8:	68f8      	ldr	r0, [r7, #12]
20005daa:	f000 fb3d 	bl	20006428 <XSPI_WaitFlagStateUntilTimeout>
20005dae:	4603      	mov	r3, r0
20005db0:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
20005db2:	7ffb      	ldrb	r3, [r7, #31]
20005db4:	2b00      	cmp	r3, #0
20005db6:	d113      	bne.n	20005de0 <HAL_XSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hxspi->pBuffPtr;
20005db8:	68fb      	ldr	r3, [r7, #12]
20005dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20005dbc:	781a      	ldrb	r2, [r3, #0]
20005dbe:	697b      	ldr	r3, [r7, #20]
20005dc0:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
20005dc2:	68fb      	ldr	r3, [r7, #12]
20005dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20005dc6:	1c5a      	adds	r2, r3, #1
20005dc8:	68fb      	ldr	r3, [r7, #12]
20005dca:	641a      	str	r2, [r3, #64]	@ 0x40
        hxspi->XferCount--;
20005dcc:	68fb      	ldr	r3, [r7, #12]
20005dce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20005dd0:	1e5a      	subs	r2, r3, #1
20005dd2:	68fb      	ldr	r3, [r7, #12]
20005dd4:	649a      	str	r2, [r3, #72]	@ 0x48
      } while (hxspi->XferCount > 0U);
20005dd6:	68fb      	ldr	r3, [r7, #12]
20005dd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20005dda:	2b00      	cmp	r3, #0
20005ddc:	d1df      	bne.n	20005d9e <HAL_XSPI_Transmit+0x5e>
20005dde:	e000      	b.n	20005de2 <HAL_XSPI_Transmit+0xa2>
          break;
20005de0:	bf00      	nop

      if (status == HAL_OK)
20005de2:	7ffb      	ldrb	r3, [r7, #31]
20005de4:	2b00      	cmp	r3, #0
20005de6:	d119      	bne.n	20005e1c <HAL_XSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
20005de8:	687b      	ldr	r3, [r7, #4]
20005dea:	9300      	str	r3, [sp, #0]
20005dec:	69bb      	ldr	r3, [r7, #24]
20005dee:	2201      	movs	r2, #1
20005df0:	2102      	movs	r1, #2
20005df2:	68f8      	ldr	r0, [r7, #12]
20005df4:	f000 fb18 	bl	20006428 <XSPI_WaitFlagStateUntilTimeout>
20005df8:	4603      	mov	r3, r0
20005dfa:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
20005dfc:	7ffb      	ldrb	r3, [r7, #31]
20005dfe:	2b00      	cmp	r3, #0
20005e00:	d10c      	bne.n	20005e1c <HAL_XSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
20005e02:	68fb      	ldr	r3, [r7, #12]
20005e04:	681b      	ldr	r3, [r3, #0]
20005e06:	2202      	movs	r2, #2
20005e08:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
20005e0a:	68fb      	ldr	r3, [r7, #12]
20005e0c:	2202      	movs	r2, #2
20005e0e:	655a      	str	r2, [r3, #84]	@ 0x54
20005e10:	e004      	b.n	20005e1c <HAL_XSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
20005e12:	2301      	movs	r3, #1
20005e14:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
20005e16:	68fb      	ldr	r3, [r7, #12]
20005e18:	2210      	movs	r2, #16
20005e1a:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  return status;
20005e1c:	7ffb      	ldrb	r3, [r7, #31]
}
20005e1e:	4618      	mov	r0, r3
20005e20:	3720      	adds	r7, #32
20005e22:	46bd      	mov	sp, r7
20005e24:	bd80      	pop	{r7, pc}

20005e26 <HAL_XSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Receive(XSPI_HandleTypeDef *hxspi, uint8_t *pData, uint32_t Timeout)
{
20005e26:	b580      	push	{r7, lr}
20005e28:	b08c      	sub	sp, #48	@ 0x30
20005e2a:	af02      	add	r7, sp, #8
20005e2c:	60f8      	str	r0, [r7, #12]
20005e2e:	60b9      	str	r1, [r7, #8]
20005e30:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
20005e32:	f000 feb5 	bl	20006ba0 <HAL_GetTick>
20005e36:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
20005e38:	68fb      	ldr	r3, [r7, #12]
20005e3a:	681b      	ldr	r3, [r3, #0]
20005e3c:	3350      	adds	r3, #80	@ 0x50
20005e3e:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hxspi->Instance->AR;
20005e40:	68fb      	ldr	r3, [r7, #12]
20005e42:	681b      	ldr	r3, [r3, #0]
20005e44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20005e46:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hxspi->Instance->IR;
20005e48:	68fb      	ldr	r3, [r7, #12]
20005e4a:	681b      	ldr	r3, [r3, #0]
20005e4c:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
20005e50:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
20005e52:	68bb      	ldr	r3, [r7, #8]
20005e54:	2b00      	cmp	r3, #0
20005e56:	d106      	bne.n	20005e66 <HAL_XSPI_Receive+0x40>
  {
    status = HAL_ERROR;
20005e58:	2301      	movs	r3, #1
20005e5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
20005e5e:	68fb      	ldr	r3, [r7, #12]
20005e60:	2208      	movs	r2, #8
20005e62:	659a      	str	r2, [r3, #88]	@ 0x58
20005e64:	e07c      	b.n	20005f60 <HAL_XSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
20005e66:	68fb      	ldr	r3, [r7, #12]
20005e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20005e6a:	2b04      	cmp	r3, #4
20005e6c:	d172      	bne.n	20005f54 <HAL_XSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
20005e6e:	68fb      	ldr	r3, [r7, #12]
20005e70:	681b      	ldr	r3, [r3, #0]
20005e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20005e74:	1c5a      	adds	r2, r3, #1
20005e76:	68fb      	ldr	r3, [r7, #12]
20005e78:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->XferSize  = hxspi->XferCount;
20005e7a:	68fb      	ldr	r3, [r7, #12]
20005e7c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
20005e7e:	68fb      	ldr	r3, [r7, #12]
20005e80:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->pBuffPtr  = pData;
20005e82:	68fb      	ldr	r3, [r7, #12]
20005e84:	68ba      	ldr	r2, [r7, #8]
20005e86:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_READ);
20005e88:	68fb      	ldr	r3, [r7, #12]
20005e8a:	681b      	ldr	r3, [r3, #0]
20005e8c:	681b      	ldr	r3, [r3, #0]
20005e8e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
20005e92:	68fb      	ldr	r3, [r7, #12]
20005e94:	681b      	ldr	r3, [r3, #0]
20005e96:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
20005e9a:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
20005e9c:	68fb      	ldr	r3, [r7, #12]
20005e9e:	68db      	ldr	r3, [r3, #12]
20005ea0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20005ea4:	d104      	bne.n	20005eb0 <HAL_XSPI_Receive+0x8a>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
20005ea6:	68fb      	ldr	r3, [r7, #12]
20005ea8:	681b      	ldr	r3, [r3, #0]
20005eaa:	69ba      	ldr	r2, [r7, #24]
20005eac:	649a      	str	r2, [r3, #72]	@ 0x48
20005eae:	e011      	b.n	20005ed4 <HAL_XSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
20005eb0:	68fb      	ldr	r3, [r7, #12]
20005eb2:	681b      	ldr	r3, [r3, #0]
20005eb4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
20005eb8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
20005ebc:	2b00      	cmp	r3, #0
20005ebe:	d004      	beq.n	20005eca <HAL_XSPI_Receive+0xa4>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
20005ec0:	68fb      	ldr	r3, [r7, #12]
20005ec2:	681b      	ldr	r3, [r3, #0]
20005ec4:	69ba      	ldr	r2, [r7, #24]
20005ec6:	649a      	str	r2, [r3, #72]	@ 0x48
20005ec8:	e004      	b.n	20005ed4 <HAL_XSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
20005eca:	68fb      	ldr	r3, [r7, #12]
20005ecc:	681b      	ldr	r3, [r3, #0]
20005ece:	697a      	ldr	r2, [r7, #20]
20005ed0:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, (HAL_XSPI_FLAG_FT | HAL_XSPI_FLAG_TC), SET, tickstart, Timeout);
20005ed4:	687b      	ldr	r3, [r7, #4]
20005ed6:	9300      	str	r3, [sp, #0]
20005ed8:	6a3b      	ldr	r3, [r7, #32]
20005eda:	2201      	movs	r2, #1
20005edc:	2106      	movs	r1, #6
20005ede:	68f8      	ldr	r0, [r7, #12]
20005ee0:	f000 faa2 	bl	20006428 <XSPI_WaitFlagStateUntilTimeout>
20005ee4:	4603      	mov	r3, r0
20005ee6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
20005eea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
20005eee:	2b00      	cmp	r3, #0
20005ef0:	d114      	bne.n	20005f1c <HAL_XSPI_Receive+0xf6>
        {
          break;
        }

        *hxspi->pBuffPtr = *((__IO uint8_t *)data_reg);
20005ef2:	68fb      	ldr	r3, [r7, #12]
20005ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20005ef6:	69fa      	ldr	r2, [r7, #28]
20005ef8:	7812      	ldrb	r2, [r2, #0]
20005efa:	b2d2      	uxtb	r2, r2
20005efc:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
20005efe:	68fb      	ldr	r3, [r7, #12]
20005f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20005f02:	1c5a      	adds	r2, r3, #1
20005f04:	68fb      	ldr	r3, [r7, #12]
20005f06:	641a      	str	r2, [r3, #64]	@ 0x40
        hxspi->XferCount--;
20005f08:	68fb      	ldr	r3, [r7, #12]
20005f0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20005f0c:	1e5a      	subs	r2, r3, #1
20005f0e:	68fb      	ldr	r3, [r7, #12]
20005f10:	649a      	str	r2, [r3, #72]	@ 0x48
      } while (hxspi->XferCount > 0U);
20005f12:	68fb      	ldr	r3, [r7, #12]
20005f14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20005f16:	2b00      	cmp	r3, #0
20005f18:	d1dc      	bne.n	20005ed4 <HAL_XSPI_Receive+0xae>
20005f1a:	e000      	b.n	20005f1e <HAL_XSPI_Receive+0xf8>
          break;
20005f1c:	bf00      	nop

      if (status == HAL_OK)
20005f1e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
20005f22:	2b00      	cmp	r3, #0
20005f24:	d11c      	bne.n	20005f60 <HAL_XSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
20005f26:	687b      	ldr	r3, [r7, #4]
20005f28:	9300      	str	r3, [sp, #0]
20005f2a:	6a3b      	ldr	r3, [r7, #32]
20005f2c:	2201      	movs	r2, #1
20005f2e:	2102      	movs	r1, #2
20005f30:	68f8      	ldr	r0, [r7, #12]
20005f32:	f000 fa79 	bl	20006428 <XSPI_WaitFlagStateUntilTimeout>
20005f36:	4603      	mov	r3, r0
20005f38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
20005f3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
20005f40:	2b00      	cmp	r3, #0
20005f42:	d10d      	bne.n	20005f60 <HAL_XSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
20005f44:	68fb      	ldr	r3, [r7, #12]
20005f46:	681b      	ldr	r3, [r3, #0]
20005f48:	2202      	movs	r2, #2
20005f4a:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
20005f4c:	68fb      	ldr	r3, [r7, #12]
20005f4e:	2202      	movs	r2, #2
20005f50:	655a      	str	r2, [r3, #84]	@ 0x54
20005f52:	e005      	b.n	20005f60 <HAL_XSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
20005f54:	2301      	movs	r3, #1
20005f56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
20005f5a:	68fb      	ldr	r3, [r7, #12]
20005f5c:	2210      	movs	r2, #16
20005f5e:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  return status;
20005f60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
20005f64:	4618      	mov	r0, r3
20005f66:	3728      	adds	r7, #40	@ 0x28
20005f68:	46bd      	mov	sp, r7
20005f6a:	bd80      	pop	{r7, pc}

20005f6c <HAL_XSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_AutoPolling(XSPI_HandleTypeDef *hxspi, const XSPI_AutoPollingTypeDef *pCfg,
                                       uint32_t Timeout)
{
20005f6c:	b580      	push	{r7, lr}
20005f6e:	b08a      	sub	sp, #40	@ 0x28
20005f70:	af02      	add	r7, sp, #8
20005f72:	60f8      	str	r0, [r7, #12]
20005f74:	60b9      	str	r1, [r7, #8]
20005f76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
20005f78:	f000 fe12 	bl	20006ba0 <HAL_GetTick>
20005f7c:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hxspi->Instance->AR;
20005f7e:	68fb      	ldr	r3, [r7, #12]
20005f80:	681b      	ldr	r3, [r3, #0]
20005f82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20005f84:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hxspi->Instance->IR;
20005f86:	68fb      	ldr	r3, [r7, #12]
20005f88:	681b      	ldr	r3, [r3, #0]
20005f8a:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
20005f8e:	613b      	str	r3, [r7, #16]
  assert_param(IS_XSPI_AUTOMATIC_STOP(pCfg->AutomaticStop));
  assert_param(IS_XSPI_INTERVAL(pCfg->IntervalTime));
  assert_param(IS_XSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hxspi->State == HAL_XSPI_STATE_CMD_CFG) && (pCfg->AutomaticStop == HAL_XSPI_AUTOMATIC_STOP_ENABLE))
20005f90:	68fb      	ldr	r3, [r7, #12]
20005f92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20005f94:	2b04      	cmp	r3, #4
20005f96:	d167      	bne.n	20006068 <HAL_XSPI_AutoPolling+0xfc>
20005f98:	68bb      	ldr	r3, [r7, #8]
20005f9a:	68db      	ldr	r3, [r3, #12]
20005f9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20005fa0:	d162      	bne.n	20006068 <HAL_XSPI_AutoPolling+0xfc>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
20005fa2:	687b      	ldr	r3, [r7, #4]
20005fa4:	9300      	str	r3, [sp, #0]
20005fa6:	69bb      	ldr	r3, [r7, #24]
20005fa8:	2200      	movs	r2, #0
20005faa:	2120      	movs	r1, #32
20005fac:	68f8      	ldr	r0, [r7, #12]
20005fae:	f000 fa3b 	bl	20006428 <XSPI_WaitFlagStateUntilTimeout>
20005fb2:	4603      	mov	r3, r0
20005fb4:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
20005fb6:	7ffb      	ldrb	r3, [r7, #31]
20005fb8:	2b00      	cmp	r3, #0
20005fba:	d152      	bne.n	20006062 <HAL_XSPI_AutoPolling+0xf6>
    {
      /* Configure registers */
      WRITE_REG(hxspi->Instance->PSMAR, pCfg->MatchValue);
20005fbc:	68fb      	ldr	r3, [r7, #12]
20005fbe:	681b      	ldr	r3, [r3, #0]
20005fc0:	68ba      	ldr	r2, [r7, #8]
20005fc2:	6812      	ldr	r2, [r2, #0]
20005fc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hxspi->Instance->PSMKR, pCfg->MatchMask);
20005fc8:	68fb      	ldr	r3, [r7, #12]
20005fca:	681b      	ldr	r3, [r3, #0]
20005fcc:	68ba      	ldr	r2, [r7, #8]
20005fce:	6852      	ldr	r2, [r2, #4]
20005fd0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hxspi->Instance->PIR,   pCfg->IntervalTime);
20005fd4:	68fb      	ldr	r3, [r7, #12]
20005fd6:	681b      	ldr	r3, [r3, #0]
20005fd8:	68ba      	ldr	r2, [r7, #8]
20005fda:	6912      	ldr	r2, [r2, #16]
20005fdc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_PMM | XSPI_CR_APMS | XSPI_CR_FMODE),
20005fe0:	68fb      	ldr	r3, [r7, #12]
20005fe2:	681b      	ldr	r3, [r3, #0]
20005fe4:	681b      	ldr	r3, [r3, #0]
20005fe6:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
20005fea:	68bb      	ldr	r3, [r7, #8]
20005fec:	6899      	ldr	r1, [r3, #8]
20005fee:	68bb      	ldr	r3, [r7, #8]
20005ff0:	68db      	ldr	r3, [r3, #12]
20005ff2:	430b      	orrs	r3, r1
20005ff4:	431a      	orrs	r2, r3
20005ff6:	68fb      	ldr	r3, [r7, #12]
20005ff8:	681b      	ldr	r3, [r3, #0]
20005ffa:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
20005ffe:	601a      	str	r2, [r3, #0]
                 (pCfg->MatchMode | pCfg->AutomaticStop | XSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
20006000:	68fb      	ldr	r3, [r7, #12]
20006002:	68db      	ldr	r3, [r3, #12]
20006004:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20006008:	d104      	bne.n	20006014 <HAL_XSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
2000600a:	68fb      	ldr	r3, [r7, #12]
2000600c:	681b      	ldr	r3, [r3, #0]
2000600e:	697a      	ldr	r2, [r7, #20]
20006010:	649a      	str	r2, [r3, #72]	@ 0x48
20006012:	e011      	b.n	20006038 <HAL_XSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
20006014:	68fb      	ldr	r3, [r7, #12]
20006016:	681b      	ldr	r3, [r3, #0]
20006018:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
2000601c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
20006020:	2b00      	cmp	r3, #0
20006022:	d004      	beq.n	2000602e <HAL_XSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
20006024:	68fb      	ldr	r3, [r7, #12]
20006026:	681b      	ldr	r3, [r3, #0]
20006028:	697a      	ldr	r2, [r7, #20]
2000602a:	649a      	str	r2, [r3, #72]	@ 0x48
2000602c:	e004      	b.n	20006038 <HAL_XSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
2000602e:	68fb      	ldr	r3, [r7, #12]
20006030:	681b      	ldr	r3, [r3, #0]
20006032:	693a      	ldr	r2, [r7, #16]
20006034:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_SM, SET, tickstart, Timeout);
20006038:	687b      	ldr	r3, [r7, #4]
2000603a:	9300      	str	r3, [sp, #0]
2000603c:	69bb      	ldr	r3, [r7, #24]
2000603e:	2201      	movs	r2, #1
20006040:	2108      	movs	r1, #8
20006042:	68f8      	ldr	r0, [r7, #12]
20006044:	f000 f9f0 	bl	20006428 <XSPI_WaitFlagStateUntilTimeout>
20006048:	4603      	mov	r3, r0
2000604a:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
2000604c:	7ffb      	ldrb	r3, [r7, #31]
2000604e:	2b00      	cmp	r3, #0
20006050:	d110      	bne.n	20006074 <HAL_XSPI_AutoPolling+0x108>
      {
        /* Clear status match flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_SM);
20006052:	68fb      	ldr	r3, [r7, #12]
20006054:	681b      	ldr	r3, [r3, #0]
20006056:	2208      	movs	r2, #8
20006058:	625a      	str	r2, [r3, #36]	@ 0x24

        hxspi->State = HAL_XSPI_STATE_READY;
2000605a:	68fb      	ldr	r3, [r7, #12]
2000605c:	2202      	movs	r2, #2
2000605e:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
20006060:	e008      	b.n	20006074 <HAL_XSPI_AutoPolling+0x108>
      }
    }
    else
    {
      status = HAL_BUSY;
20006062:	2302      	movs	r3, #2
20006064:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
20006066:	e005      	b.n	20006074 <HAL_XSPI_AutoPolling+0x108>
    }
  }
  else
  {
    status = HAL_ERROR;
20006068:	2301      	movs	r3, #1
2000606a:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
2000606c:	68fb      	ldr	r3, [r7, #12]
2000606e:	2210      	movs	r2, #16
20006070:	659a      	str	r2, [r3, #88]	@ 0x58
20006072:	e000      	b.n	20006076 <HAL_XSPI_AutoPolling+0x10a>
    if (status == HAL_OK)
20006074:	bf00      	nop
  }

  return status;
20006076:	7ffb      	ldrb	r3, [r7, #31]
}
20006078:	4618      	mov	r0, r3
2000607a:	3720      	adds	r7, #32
2000607c:	46bd      	mov	sp, r7
2000607e:	bd80      	pop	{r7, pc}

20006080 <HAL_XSPI_MemoryMapped>:
  * @param  pCfg   : Pointer to structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_MemoryMapped(XSPI_HandleTypeDef *hxspi, const XSPI_MemoryMappedTypeDef *pCfg)
{
20006080:	b580      	push	{r7, lr}
20006082:	b086      	sub	sp, #24
20006084:	af02      	add	r7, sp, #8
20006086:	6078      	str	r0, [r7, #4]
20006088:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
2000608a:	f000 fd89 	bl	20006ba0 <HAL_GetTick>
2000608e:	60b8      	str	r0, [r7, #8]

  /* Check the parameters of the memory-mapped configuration structure */
  assert_param(IS_XSPI_TIMEOUT_ACTIVATION(pCfg->TimeOutActivation));

  /* Check the state */
  if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
20006090:	687b      	ldr	r3, [r7, #4]
20006092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20006094:	2b04      	cmp	r3, #4
20006096:	d134      	bne.n	20006102 <HAL_XSPI_MemoryMapped+0x82>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
20006098:	687b      	ldr	r3, [r7, #4]
2000609a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
2000609c:	9300      	str	r3, [sp, #0]
2000609e:	68bb      	ldr	r3, [r7, #8]
200060a0:	2200      	movs	r2, #0
200060a2:	2120      	movs	r1, #32
200060a4:	6878      	ldr	r0, [r7, #4]
200060a6:	f000 f9bf 	bl	20006428 <XSPI_WaitFlagStateUntilTimeout>
200060aa:	4603      	mov	r3, r0
200060ac:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
200060ae:	7bfb      	ldrb	r3, [r7, #15]
200060b0:	2b00      	cmp	r3, #0
200060b2:	d12b      	bne.n	2000610c <HAL_XSPI_MemoryMapped+0x8c>
    {
      hxspi->State = HAL_XSPI_STATE_BUSY_MEM_MAPPED;
200060b4:	687b      	ldr	r3, [r7, #4]
200060b6:	2288      	movs	r2, #136	@ 0x88
200060b8:	655a      	str	r2, [r3, #84]	@ 0x54

      if (pCfg->TimeOutActivation == HAL_XSPI_TIMEOUT_COUNTER_ENABLE)
200060ba:	683b      	ldr	r3, [r7, #0]
200060bc:	681b      	ldr	r3, [r3, #0]
200060be:	2b08      	cmp	r3, #8
200060c0:	d111      	bne.n	200060e6 <HAL_XSPI_MemoryMapped+0x66>
      {
        assert_param(IS_XSPI_TIMEOUT_PERIOD(pCfg->TimeoutPeriodClock));

        /* Configure register */
        WRITE_REG(hxspi->Instance->LPTR, pCfg->TimeoutPeriodClock);
200060c2:	687b      	ldr	r3, [r7, #4]
200060c4:	681b      	ldr	r3, [r3, #0]
200060c6:	683a      	ldr	r2, [r7, #0]
200060c8:	6852      	ldr	r2, [r2, #4]
200060ca:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130

        /* Clear flags related to interrupt */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TO);
200060ce:	687b      	ldr	r3, [r7, #4]
200060d0:	681b      	ldr	r3, [r3, #0]
200060d2:	2210      	movs	r2, #16
200060d4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the timeout interrupt */
        HAL_XSPI_ENABLE_IT(hxspi, HAL_XSPI_IT_TO);
200060d6:	687b      	ldr	r3, [r7, #4]
200060d8:	681b      	ldr	r3, [r3, #0]
200060da:	681a      	ldr	r2, [r3, #0]
200060dc:	687b      	ldr	r3, [r7, #4]
200060de:	681b      	ldr	r3, [r3, #0]
200060e0:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
200060e4:	601a      	str	r2, [r3, #0]
      }

      /* Configure CR register with functional mode as memory-mapped */
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_TCEN | XSPI_CR_FMODE),
200060e6:	687b      	ldr	r3, [r7, #4]
200060e8:	681b      	ldr	r3, [r3, #0]
200060ea:	681a      	ldr	r2, [r3, #0]
200060ec:	4b0a      	ldr	r3, [pc, #40]	@ (20006118 <HAL_XSPI_MemoryMapped+0x98>)
200060ee:	4013      	ands	r3, r2
200060f0:	683a      	ldr	r2, [r7, #0]
200060f2:	6812      	ldr	r2, [r2, #0]
200060f4:	431a      	orrs	r2, r3
200060f6:	687b      	ldr	r3, [r7, #4]
200060f8:	681b      	ldr	r3, [r3, #0]
200060fa:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
200060fe:	601a      	str	r2, [r3, #0]
20006100:	e004      	b.n	2000610c <HAL_XSPI_MemoryMapped+0x8c>
                 (pCfg->TimeOutActivation | XSPI_FUNCTIONAL_MODE_MEMORY_MAPPED));
    }
  }
  else
  {
    status = HAL_ERROR;
20006102:	2301      	movs	r3, #1
20006104:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
20006106:	687b      	ldr	r3, [r7, #4]
20006108:	2210      	movs	r2, #16
2000610a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return status;
2000610c:	7bfb      	ldrb	r3, [r7, #15]
}
2000610e:	4618      	mov	r0, r3
20006110:	3710      	adds	r7, #16
20006112:	46bd      	mov	sp, r7
20006114:	bd80      	pop	{r7, pc}
20006116:	bf00      	nop
20006118:	cffffff7 	.word	0xcffffff7

2000611c <HAL_XSPI_Abort>:
  * @brief  Abort the current operation, return to the indirect mode.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Abort(XSPI_HandleTypeDef *hxspi)
{
2000611c:	b580      	push	{r7, lr}
2000611e:	b086      	sub	sp, #24
20006120:	af02      	add	r7, sp, #8
20006122:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
20006124:	2300      	movs	r3, #0
20006126:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
20006128:	f000 fd3a 	bl	20006ba0 <HAL_GetTick>
2000612c:	60b8      	str	r0, [r7, #8]

  /* Check if the state is not in reset state */
  if (hxspi->State != HAL_XSPI_STATE_RESET)
2000612e:	687b      	ldr	r3, [r7, #4]
20006130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20006132:	2b00      	cmp	r3, #0
20006134:	d06f      	beq.n	20006216 <HAL_XSPI_Abort+0xfa>
  {
    /* Check if the DMA is enabled */
    if ((hxspi->Instance->CR & XSPI_CR_DMAEN) != 0U)
20006136:	687b      	ldr	r3, [r7, #4]
20006138:	681b      	ldr	r3, [r3, #0]
2000613a:	681b      	ldr	r3, [r3, #0]
2000613c:	f003 0304 	and.w	r3, r3, #4
20006140:	2b00      	cmp	r3, #0
20006142:	d021      	beq.n	20006188 <HAL_XSPI_Abort+0x6c>
    {
      /* Disable the DMA transfer on the XSPI side */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_DMAEN);
20006144:	687b      	ldr	r3, [r7, #4]
20006146:	681b      	ldr	r3, [r3, #0]
20006148:	681a      	ldr	r2, [r3, #0]
2000614a:	687b      	ldr	r3, [r7, #4]
2000614c:	681b      	ldr	r3, [r3, #0]
2000614e:	f022 0204 	bic.w	r2, r2, #4
20006152:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transmit on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmatx);
20006154:	687b      	ldr	r3, [r7, #4]
20006156:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20006158:	4618      	mov	r0, r3
2000615a:	f7fa fdeb 	bl	20000d34 <HAL_DMA_Abort>
2000615e:	4603      	mov	r3, r0
20006160:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
20006162:	7bfb      	ldrb	r3, [r7, #15]
20006164:	2b00      	cmp	r3, #0
20006166:	d002      	beq.n	2000616e <HAL_XSPI_Abort+0x52>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
20006168:	687b      	ldr	r3, [r7, #4]
2000616a:	2204      	movs	r2, #4
2000616c:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Disable the DMA receive on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmarx);
2000616e:	687b      	ldr	r3, [r7, #4]
20006170:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20006172:	4618      	mov	r0, r3
20006174:	f7fa fdde 	bl	20000d34 <HAL_DMA_Abort>
20006178:	4603      	mov	r3, r0
2000617a:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
2000617c:	7bfb      	ldrb	r3, [r7, #15]
2000617e:	2b00      	cmp	r3, #0
20006180:	d002      	beq.n	20006188 <HAL_XSPI_Abort+0x6c>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
20006182:	687b      	ldr	r3, [r7, #4]
20006184:	2204      	movs	r2, #4
20006186:	659a      	str	r2, [r3, #88]	@ 0x58
      }
    }

    if (HAL_XSPI_GET_FLAG(hxspi, HAL_XSPI_FLAG_BUSY) != RESET)
20006188:	687b      	ldr	r3, [r7, #4]
2000618a:	681b      	ldr	r3, [r3, #0]
2000618c:	6a1b      	ldr	r3, [r3, #32]
2000618e:	f003 0320 	and.w	r3, r3, #32
20006192:	2b00      	cmp	r3, #0
20006194:	d033      	beq.n	200061fe <HAL_XSPI_Abort+0xe2>
    {
      /* Perform an abort of the XSPI */
      SET_BIT(hxspi->Instance->CR, XSPI_CR_ABORT);
20006196:	687b      	ldr	r3, [r7, #4]
20006198:	681b      	ldr	r3, [r3, #0]
2000619a:	681a      	ldr	r2, [r3, #0]
2000619c:	687b      	ldr	r3, [r7, #4]
2000619e:	681b      	ldr	r3, [r3, #0]
200061a0:	f042 0202 	orr.w	r2, r2, #2
200061a4:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, hxspi->Timeout);
200061a6:	687b      	ldr	r3, [r7, #4]
200061a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
200061aa:	9300      	str	r3, [sp, #0]
200061ac:	68bb      	ldr	r3, [r7, #8]
200061ae:	2201      	movs	r2, #1
200061b0:	2102      	movs	r1, #2
200061b2:	6878      	ldr	r0, [r7, #4]
200061b4:	f000 f938 	bl	20006428 <XSPI_WaitFlagStateUntilTimeout>
200061b8:	4603      	mov	r3, r0
200061ba:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
200061bc:	7bfb      	ldrb	r3, [r7, #15]
200061be:	2b00      	cmp	r3, #0
200061c0:	d12e      	bne.n	20006220 <HAL_XSPI_Abort+0x104>
      {
        /* Clear transfer complete flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
200061c2:	687b      	ldr	r3, [r7, #4]
200061c4:	681b      	ldr	r3, [r3, #0]
200061c6:	2202      	movs	r2, #2
200061c8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
200061ca:	687b      	ldr	r3, [r7, #4]
200061cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
200061ce:	9300      	str	r3, [sp, #0]
200061d0:	68bb      	ldr	r3, [r7, #8]
200061d2:	2200      	movs	r2, #0
200061d4:	2120      	movs	r1, #32
200061d6:	6878      	ldr	r0, [r7, #4]
200061d8:	f000 f926 	bl	20006428 <XSPI_WaitFlagStateUntilTimeout>
200061dc:	4603      	mov	r3, r0
200061de:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
200061e0:	7bfb      	ldrb	r3, [r7, #15]
200061e2:	2b00      	cmp	r3, #0
200061e4:	d11c      	bne.n	20006220 <HAL_XSPI_Abort+0x104>
        {
          /* Return to indirect mode */
          CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
200061e6:	687b      	ldr	r3, [r7, #4]
200061e8:	681b      	ldr	r3, [r3, #0]
200061ea:	681a      	ldr	r2, [r3, #0]
200061ec:	687b      	ldr	r3, [r7, #4]
200061ee:	681b      	ldr	r3, [r3, #0]
200061f0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
200061f4:	601a      	str	r2, [r3, #0]

          hxspi->State = HAL_XSPI_STATE_READY;
200061f6:	687b      	ldr	r3, [r7, #4]
200061f8:	2202      	movs	r2, #2
200061fa:	655a      	str	r2, [r3, #84]	@ 0x54
200061fc:	e010      	b.n	20006220 <HAL_XSPI_Abort+0x104>
      }
    }
    else
    {
      /* Return to indirect mode */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
200061fe:	687b      	ldr	r3, [r7, #4]
20006200:	681b      	ldr	r3, [r3, #0]
20006202:	681a      	ldr	r2, [r3, #0]
20006204:	687b      	ldr	r3, [r7, #4]
20006206:	681b      	ldr	r3, [r3, #0]
20006208:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
2000620c:	601a      	str	r2, [r3, #0]

      hxspi->State = HAL_XSPI_STATE_READY;
2000620e:	687b      	ldr	r3, [r7, #4]
20006210:	2202      	movs	r2, #2
20006212:	655a      	str	r2, [r3, #84]	@ 0x54
20006214:	e004      	b.n	20006220 <HAL_XSPI_Abort+0x104>
    }
  }
  else
  {
    status = HAL_ERROR;
20006216:	2301      	movs	r3, #1
20006218:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
2000621a:	687b      	ldr	r3, [r7, #4]
2000621c:	2210      	movs	r2, #16
2000621e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return status;
20006220:	7bfb      	ldrb	r3, [r7, #15]
}
20006222:	4618      	mov	r0, r3
20006224:	3710      	adds	r7, #16
20006226:	46bd      	mov	sp, r7
20006228:	bd80      	pop	{r7, pc}

2000622a <HAL_XSPI_SetTimeout>:
  * @param  hxspi   : XSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_XSPI_SetTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Timeout)
{
2000622a:	b480      	push	{r7}
2000622c:	b083      	sub	sp, #12
2000622e:	af00      	add	r7, sp, #0
20006230:	6078      	str	r0, [r7, #4]
20006232:	6039      	str	r1, [r7, #0]
  hxspi->Timeout = Timeout;
20006234:	687b      	ldr	r3, [r7, #4]
20006236:	683a      	ldr	r2, [r7, #0]
20006238:	65da      	str	r2, [r3, #92]	@ 0x5c
  return HAL_OK;
2000623a:	2300      	movs	r3, #0
}
2000623c:	4618      	mov	r0, r3
2000623e:	370c      	adds	r7, #12
20006240:	46bd      	mov	sp, r7
20006242:	f85d 7b04 	ldr.w	r7, [sp], #4
20006246:	4770      	bx	lr

20006248 <HAL_XSPIM_Config>:
  * @param  pCfg     : Pointer to Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPIM_Config(XSPI_HandleTypeDef *hxspi, const XSPIM_CfgTypeDef *pCfg, uint32_t Timeout)
{
20006248:	b580      	push	{r7, lr}
2000624a:	b08c      	sub	sp, #48	@ 0x30
2000624c:	af00      	add	r7, sp, #0
2000624e:	60f8      	str	r0, [r7, #12]
20006250:	60b9      	str	r1, [r7, #8]
20006252:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
20006254:	2300      	movs	r3, #0
20006256:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint8_t index;
  uint8_t xspi_enabled = 0U;
2000625a:	2300      	movs	r3, #0
2000625c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

  XSPIM_CfgTypeDef IOM_cfg[XSPI_NB_INSTANCE] = {0};
20006260:	f107 0314 	add.w	r3, r7, #20
20006264:	2200      	movs	r2, #0
20006266:	601a      	str	r2, [r3, #0]
20006268:	605a      	str	r2, [r3, #4]
2000626a:	609a      	str	r2, [r3, #8]
2000626c:	60da      	str	r2, [r3, #12]
2000626e:	611a      	str	r2, [r3, #16]
20006270:	615a      	str	r2, [r3, #20]
  assert_param(IS_XSPIM_NCS_OVR(pCfg->nCSOverride));
  assert_param(IS_XSPIM_IO_PORT(pCfg->IOPort));
  assert_param(IS_XSPIM_REQ2ACKTIME(pCfg->Req2AckTime));

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
20006272:	2300      	movs	r3, #0
20006274:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
20006278:	e014      	b.n	200062a4 <HAL_XSPIM_Config+0x5c>
  {
    XSPIM_GetConfig(index + 1U, &(IOM_cfg[index]));
2000627a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
2000627e:	3301      	adds	r3, #1
20006280:	b2d8      	uxtb	r0, r3
20006282:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
20006286:	f107 0114 	add.w	r1, r7, #20
2000628a:	4613      	mov	r3, r2
2000628c:	005b      	lsls	r3, r3, #1
2000628e:	4413      	add	r3, r2
20006290:	009b      	lsls	r3, r3, #2
20006292:	440b      	add	r3, r1
20006294:	4619      	mov	r1, r3
20006296:	f000 fa87 	bl	200067a8 <XSPIM_GetConfig>
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
2000629a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
2000629e:	3301      	adds	r3, #1
200062a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
200062a4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
200062a8:	2b01      	cmp	r3, #1
200062aa:	d9e6      	bls.n	2000627a <HAL_XSPIM_Config+0x32>
  }

  /********** Disable both XSPI to configure XSPI IO Manager **********/
  if ((XSPI1->CR & XSPI_CR_EN) != 0U)
200062ac:	4b5b      	ldr	r3, [pc, #364]	@ (2000641c <HAL_XSPIM_Config+0x1d4>)
200062ae:	681b      	ldr	r3, [r3, #0]
200062b0:	f003 0301 	and.w	r3, r3, #1
200062b4:	2b00      	cmp	r3, #0
200062b6:	d00b      	beq.n	200062d0 <HAL_XSPIM_Config+0x88>
  {
    CLEAR_BIT(XSPI1->CR, XSPI_CR_EN);
200062b8:	4b58      	ldr	r3, [pc, #352]	@ (2000641c <HAL_XSPIM_Config+0x1d4>)
200062ba:	681b      	ldr	r3, [r3, #0]
200062bc:	4a57      	ldr	r2, [pc, #348]	@ (2000641c <HAL_XSPIM_Config+0x1d4>)
200062be:	f023 0301 	bic.w	r3, r3, #1
200062c2:	6013      	str	r3, [r2, #0]
    xspi_enabled |= 0x1U;
200062c4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
200062c8:	f043 0301 	orr.w	r3, r3, #1
200062cc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  }
  if ((XSPI2->CR & XSPI_CR_EN) != 0U)
200062d0:	4b53      	ldr	r3, [pc, #332]	@ (20006420 <HAL_XSPIM_Config+0x1d8>)
200062d2:	681b      	ldr	r3, [r3, #0]
200062d4:	f003 0301 	and.w	r3, r3, #1
200062d8:	2b00      	cmp	r3, #0
200062da:	d00b      	beq.n	200062f4 <HAL_XSPIM_Config+0xac>
  {
    CLEAR_BIT(XSPI2->CR, XSPI_CR_EN);
200062dc:	4b50      	ldr	r3, [pc, #320]	@ (20006420 <HAL_XSPIM_Config+0x1d8>)
200062de:	681b      	ldr	r3, [r3, #0]
200062e0:	4a4f      	ldr	r2, [pc, #316]	@ (20006420 <HAL_XSPIM_Config+0x1d8>)
200062e2:	f023 0301 	bic.w	r3, r3, #1
200062e6:	6013      	str	r3, [r2, #0]
    xspi_enabled |= 0x2U;
200062e8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
200062ec:	f043 0302 	orr.w	r3, r3, #2
200062f0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  }

  /***************** Deactivation of previous configuration *****************/
  CLEAR_REG(XSPIM->CR);
200062f4:	4b4b      	ldr	r3, [pc, #300]	@ (20006424 <HAL_XSPIM_Config+0x1dc>)
200062f6:	2200      	movs	r2, #0
200062f8:	601a      	str	r2, [r3, #0]

  /******************** Activation of new configuration *********************/
  MODIFY_REG(XSPIM->CR, XSPIM_CR_REQ2ACK_TIME, ((pCfg->Req2AckTime - 1U) << XSPIM_CR_REQ2ACK_TIME_Pos));
200062fa:	4b4a      	ldr	r3, [pc, #296]	@ (20006424 <HAL_XSPIM_Config+0x1dc>)
200062fc:	681b      	ldr	r3, [r3, #0]
200062fe:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
20006302:	68bb      	ldr	r3, [r7, #8]
20006304:	689b      	ldr	r3, [r3, #8]
20006306:	3b01      	subs	r3, #1
20006308:	041b      	lsls	r3, r3, #16
2000630a:	4946      	ldr	r1, [pc, #280]	@ (20006424 <HAL_XSPIM_Config+0x1dc>)
2000630c:	4313      	orrs	r3, r2
2000630e:	600b      	str	r3, [r1, #0]

  if (hxspi->Instance == XSPI1)
20006310:	68fb      	ldr	r3, [r7, #12]
20006312:	681b      	ldr	r3, [r3, #0]
20006314:	4a41      	ldr	r2, [pc, #260]	@ (2000641c <HAL_XSPIM_Config+0x1d4>)
20006316:	4293      	cmp	r3, r2
20006318:	d110      	bne.n	2000633c <HAL_XSPIM_Config+0xf4>
  {
    IOM_cfg[0].IOPort = pCfg->IOPort ;
2000631a:	68bb      	ldr	r3, [r7, #8]
2000631c:	685b      	ldr	r3, [r3, #4]
2000631e:	61bb      	str	r3, [r7, #24]
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
20006320:	68bb      	ldr	r3, [r7, #8]
20006322:	681b      	ldr	r3, [r3, #0]
20006324:	2b00      	cmp	r3, #0
20006326:	d027      	beq.n	20006378 <HAL_XSPIM_Config+0x130>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O1 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
20006328:	4b3e      	ldr	r3, [pc, #248]	@ (20006424 <HAL_XSPIM_Config+0x1dc>)
2000632a:	681b      	ldr	r3, [r3, #0]
2000632c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
20006330:	68bb      	ldr	r3, [r7, #8]
20006332:	681b      	ldr	r3, [r3, #0]
20006334:	493b      	ldr	r1, [pc, #236]	@ (20006424 <HAL_XSPIM_Config+0x1dc>)
20006336:	4313      	orrs	r3, r2
20006338:	600b      	str	r3, [r1, #0]
2000633a:	e01d      	b.n	20006378 <HAL_XSPIM_Config+0x130>
    else
    {
      /* Nothing to do */
    }
  }
  else if (hxspi->Instance == XSPI2)
2000633c:	68fb      	ldr	r3, [r7, #12]
2000633e:	681b      	ldr	r3, [r3, #0]
20006340:	4a37      	ldr	r2, [pc, #220]	@ (20006420 <HAL_XSPIM_Config+0x1d8>)
20006342:	4293      	cmp	r3, r2
20006344:	d110      	bne.n	20006368 <HAL_XSPIM_Config+0x120>
  {
    IOM_cfg[1].IOPort = pCfg->IOPort ;
20006346:	68bb      	ldr	r3, [r7, #8]
20006348:	685b      	ldr	r3, [r3, #4]
2000634a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
2000634c:	68bb      	ldr	r3, [r7, #8]
2000634e:	681b      	ldr	r3, [r3, #0]
20006350:	2b00      	cmp	r3, #0
20006352:	d011      	beq.n	20006378 <HAL_XSPIM_Config+0x130>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O2 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
20006354:	4b33      	ldr	r3, [pc, #204]	@ (20006424 <HAL_XSPIM_Config+0x1dc>)
20006356:	681b      	ldr	r3, [r3, #0]
20006358:	f023 0250 	bic.w	r2, r3, #80	@ 0x50
2000635c:	68bb      	ldr	r3, [r7, #8]
2000635e:	681b      	ldr	r3, [r3, #0]
20006360:	4930      	ldr	r1, [pc, #192]	@ (20006424 <HAL_XSPIM_Config+0x1dc>)
20006362:	4313      	orrs	r3, r2
20006364:	600b      	str	r3, [r1, #0]
20006366:	e007      	b.n	20006378 <HAL_XSPIM_Config+0x130>
      /* Nothing to do */
    }
  }
  else
  {
    hxspi->ErrorCode |= HAL_XSPI_ERROR_INVALID_PARAM;
20006368:	68fb      	ldr	r3, [r7, #12]
2000636a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
2000636c:	f043 0208 	orr.w	r2, r3, #8
20006370:	68fb      	ldr	r3, [r7, #12]
20006372:	659a      	str	r2, [r3, #88]	@ 0x58
    return HAL_ERROR;
20006374:	2301      	movs	r3, #1
20006376:	e04c      	b.n	20006412 <HAL_XSPIM_Config+0x1ca>
  }

  for (index = 0U; index < (XSPI_NB_INSTANCE - 1U); index++)
20006378:	2300      	movs	r3, #0
2000637a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
2000637e:	e02a      	b.n	200063d6 <HAL_XSPIM_Config+0x18e>
  {
    if (IOM_cfg[index].IOPort == IOM_cfg[index + 1U].IOPort)
20006380:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
20006384:	4613      	mov	r3, r2
20006386:	005b      	lsls	r3, r3, #1
20006388:	4413      	add	r3, r2
2000638a:	009b      	lsls	r3, r3, #2
2000638c:	3330      	adds	r3, #48	@ 0x30
2000638e:	443b      	add	r3, r7
20006390:	3b18      	subs	r3, #24
20006392:	6819      	ldr	r1, [r3, #0]
20006394:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
20006398:	1c5a      	adds	r2, r3, #1
2000639a:	4613      	mov	r3, r2
2000639c:	005b      	lsls	r3, r3, #1
2000639e:	4413      	add	r3, r2
200063a0:	009b      	lsls	r3, r3, #2
200063a2:	3330      	adds	r3, #48	@ 0x30
200063a4:	443b      	add	r3, r7
200063a6:	3b18      	subs	r3, #24
200063a8:	681b      	ldr	r3, [r3, #0]
200063aa:	4299      	cmp	r1, r3
200063ac:	d105      	bne.n	200063ba <HAL_XSPIM_Config+0x172>
    {
      /*Mux*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MUXEN);
200063ae:	4b1d      	ldr	r3, [pc, #116]	@ (20006424 <HAL_XSPIM_Config+0x1dc>)
200063b0:	681b      	ldr	r3, [r3, #0]
200063b2:	4a1c      	ldr	r2, [pc, #112]	@ (20006424 <HAL_XSPIM_Config+0x1dc>)
200063b4:	f043 0301 	orr.w	r3, r3, #1
200063b8:	6013      	str	r3, [r2, #0]
    }
    else
    {
      /* Nothing to do */
    }
    if (IOM_cfg[0].IOPort == HAL_XSPIM_IOPORT_2)
200063ba:	69bb      	ldr	r3, [r7, #24]
200063bc:	2b01      	cmp	r3, #1
200063be:	d105      	bne.n	200063cc <HAL_XSPIM_Config+0x184>
    {
      /*Mode*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MODE);
200063c0:	4b18      	ldr	r3, [pc, #96]	@ (20006424 <HAL_XSPIM_Config+0x1dc>)
200063c2:	681b      	ldr	r3, [r3, #0]
200063c4:	4a17      	ldr	r2, [pc, #92]	@ (20006424 <HAL_XSPIM_Config+0x1dc>)
200063c6:	f043 0302 	orr.w	r3, r3, #2
200063ca:	6013      	str	r3, [r2, #0]
  for (index = 0U; index < (XSPI_NB_INSTANCE - 1U); index++)
200063cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
200063d0:	3301      	adds	r3, #1
200063d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
200063d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
200063da:	2b00      	cmp	r3, #0
200063dc:	d0d0      	beq.n	20006380 <HAL_XSPIM_Config+0x138>
      /* Nothing to do */
    }
  }

  /******* Re-enable both XSPI after configure XSPI IO Manager ********/
  if ((xspi_enabled & 0x1U) != 0U)
200063de:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
200063e2:	f003 0301 	and.w	r3, r3, #1
200063e6:	2b00      	cmp	r3, #0
200063e8:	d005      	beq.n	200063f6 <HAL_XSPIM_Config+0x1ae>
  {
    SET_BIT(XSPI1->CR, XSPI_CR_EN);
200063ea:	4b0c      	ldr	r3, [pc, #48]	@ (2000641c <HAL_XSPIM_Config+0x1d4>)
200063ec:	681b      	ldr	r3, [r3, #0]
200063ee:	4a0b      	ldr	r2, [pc, #44]	@ (2000641c <HAL_XSPIM_Config+0x1d4>)
200063f0:	f043 0301 	orr.w	r3, r3, #1
200063f4:	6013      	str	r3, [r2, #0]
  }
  if ((xspi_enabled & 0x2U) != 0U)
200063f6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
200063fa:	f003 0302 	and.w	r3, r3, #2
200063fe:	2b00      	cmp	r3, #0
20006400:	d005      	beq.n	2000640e <HAL_XSPIM_Config+0x1c6>
  {
    SET_BIT(XSPI2->CR, XSPI_CR_EN);
20006402:	4b07      	ldr	r3, [pc, #28]	@ (20006420 <HAL_XSPIM_Config+0x1d8>)
20006404:	681b      	ldr	r3, [r3, #0]
20006406:	4a06      	ldr	r2, [pc, #24]	@ (20006420 <HAL_XSPIM_Config+0x1d8>)
20006408:	f043 0301 	orr.w	r3, r3, #1
2000640c:	6013      	str	r3, [r2, #0]
  }

  return status;
2000640e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
}
20006412:	4618      	mov	r0, r3
20006414:	3730      	adds	r7, #48	@ 0x30
20006416:	46bd      	mov	sp, r7
20006418:	bd80      	pop	{r7, pc}
2000641a:	bf00      	nop
2000641c:	52005000 	.word	0x52005000
20006420:	5200a000 	.word	0x5200a000
20006424:	5200b400 	.word	0x5200b400

20006428 <XSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_WaitFlagStateUntilTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
20006428:	b580      	push	{r7, lr}
2000642a:	b084      	sub	sp, #16
2000642c:	af00      	add	r7, sp, #0
2000642e:	60f8      	str	r0, [r7, #12]
20006430:	60b9      	str	r1, [r7, #8]
20006432:	603b      	str	r3, [r7, #0]
20006434:	4613      	mov	r3, r2
20006436:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
20006438:	e019      	b.n	2000646e <XSPI_WaitFlagStateUntilTimeout+0x46>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
2000643a:	69bb      	ldr	r3, [r7, #24]
2000643c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
20006440:	d015      	beq.n	2000646e <XSPI_WaitFlagStateUntilTimeout+0x46>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
20006442:	f000 fbad 	bl	20006ba0 <HAL_GetTick>
20006446:	4602      	mov	r2, r0
20006448:	683b      	ldr	r3, [r7, #0]
2000644a:	1ad3      	subs	r3, r2, r3
2000644c:	69ba      	ldr	r2, [r7, #24]
2000644e:	429a      	cmp	r2, r3
20006450:	d302      	bcc.n	20006458 <XSPI_WaitFlagStateUntilTimeout+0x30>
20006452:	69bb      	ldr	r3, [r7, #24]
20006454:	2b00      	cmp	r3, #0
20006456:	d10a      	bne.n	2000646e <XSPI_WaitFlagStateUntilTimeout+0x46>
      {
        hxspi->State     = HAL_XSPI_STATE_READY;
20006458:	68fb      	ldr	r3, [r7, #12]
2000645a:	2202      	movs	r2, #2
2000645c:	655a      	str	r2, [r3, #84]	@ 0x54
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
2000645e:	68fb      	ldr	r3, [r7, #12]
20006460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20006462:	f043 0201 	orr.w	r2, r3, #1
20006466:	68fb      	ldr	r3, [r7, #12]
20006468:	659a      	str	r2, [r3, #88]	@ 0x58

        return HAL_TIMEOUT;
2000646a:	2303      	movs	r3, #3
2000646c:	e00e      	b.n	2000648c <XSPI_WaitFlagStateUntilTimeout+0x64>
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
2000646e:	68fb      	ldr	r3, [r7, #12]
20006470:	681b      	ldr	r3, [r3, #0]
20006472:	6a1a      	ldr	r2, [r3, #32]
20006474:	68bb      	ldr	r3, [r7, #8]
20006476:	4013      	ands	r3, r2
20006478:	2b00      	cmp	r3, #0
2000647a:	bf14      	ite	ne
2000647c:	2301      	movne	r3, #1
2000647e:	2300      	moveq	r3, #0
20006480:	b2db      	uxtb	r3, r3
20006482:	461a      	mov	r2, r3
20006484:	79fb      	ldrb	r3, [r7, #7]
20006486:	429a      	cmp	r2, r3
20006488:	d1d7      	bne.n	2000643a <XSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
2000648a:	2300      	movs	r3, #0
}
2000648c:	4618      	mov	r0, r3
2000648e:	3710      	adds	r7, #16
20006490:	46bd      	mov	sp, r7
20006492:	bd80      	pop	{r7, pc}

20006494 <XSPI_ConfigCmd>:
  * @param  hxspi : XSPI handle
  * @param  pCmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_ConfigCmd(XSPI_HandleTypeDef *hxspi, const XSPI_RegularCmdTypeDef *pCmd)
{
20006494:	b480      	push	{r7}
20006496:	b089      	sub	sp, #36	@ 0x24
20006498:	af00      	add	r7, sp, #0
2000649a:	6078      	str	r0, [r7, #4]
2000649c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
2000649e:	2300      	movs	r3, #0
200064a0:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
200064a2:	687b      	ldr	r3, [r7, #4]
200064a4:	681b      	ldr	r3, [r3, #0]
200064a6:	681a      	ldr	r2, [r3, #0]
200064a8:	687b      	ldr	r3, [r7, #4]
200064aa:	681b      	ldr	r3, [r3, #0]
200064ac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
200064b0:	601a      	str	r2, [r3, #0]

  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
200064b2:	687b      	ldr	r3, [r7, #4]
200064b4:	689b      	ldr	r3, [r3, #8]
200064b6:	2b00      	cmp	r3, #0
200064b8:	d10a      	bne.n	200064d0 <XSPI_ConfigCmd+0x3c>
  {
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
    MODIFY_REG(hxspi->Instance->CR, XSPI_CR_MSEL, pCmd->IOSelect);
200064ba:	687b      	ldr	r3, [r7, #4]
200064bc:	681b      	ldr	r3, [r3, #0]
200064be:	681b      	ldr	r3, [r3, #0]
200064c0:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
200064c4:	683b      	ldr	r3, [r7, #0]
200064c6:	685a      	ldr	r2, [r3, #4]
200064c8:	687b      	ldr	r3, [r7, #4]
200064ca:	681b      	ldr	r3, [r3, #0]
200064cc:	430a      	orrs	r2, r1
200064ce:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
200064d0:	683b      	ldr	r3, [r7, #0]
200064d2:	681b      	ldr	r3, [r3, #0]
200064d4:	2b02      	cmp	r3, #2
200064d6:	d114      	bne.n	20006502 <XSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hxspi->Instance->WCCR);
200064d8:	687b      	ldr	r3, [r7, #4]
200064da:	681b      	ldr	r3, [r3, #0]
200064dc:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
200064e0:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WTCR);
200064e2:	687b      	ldr	r3, [r7, #4]
200064e4:	681b      	ldr	r3, [r3, #0]
200064e6:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
200064ea:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WIR);
200064ec:	687b      	ldr	r3, [r7, #4]
200064ee:	681b      	ldr	r3, [r3, #0]
200064f0:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
200064f4:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WABR);
200064f6:	687b      	ldr	r3, [r7, #4]
200064f8:	681b      	ldr	r3, [r3, #0]
200064fa:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
200064fe:	60fb      	str	r3, [r7, #12]
20006500:	e02c      	b.n	2000655c <XSPI_ConfigCmd+0xc8>
  }
  else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG)
20006502:	683b      	ldr	r3, [r7, #0]
20006504:	681b      	ldr	r3, [r3, #0]
20006506:	2b03      	cmp	r3, #3
20006508:	d114      	bne.n	20006534 <XSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hxspi->Instance->WPCCR);
2000650a:	687b      	ldr	r3, [r7, #4]
2000650c:	681b      	ldr	r3, [r3, #0]
2000650e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
20006512:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WPTCR);
20006514:	687b      	ldr	r3, [r7, #4]
20006516:	681b      	ldr	r3, [r3, #0]
20006518:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
2000651c:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WPIR);
2000651e:	687b      	ldr	r3, [r7, #4]
20006520:	681b      	ldr	r3, [r3, #0]
20006522:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
20006526:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WPABR);
20006528:	687b      	ldr	r3, [r7, #4]
2000652a:	681b      	ldr	r3, [r3, #0]
2000652c:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
20006530:	60fb      	str	r3, [r7, #12]
20006532:	e013      	b.n	2000655c <XSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hxspi->Instance->CCR);
20006534:	687b      	ldr	r3, [r7, #4]
20006536:	681b      	ldr	r3, [r3, #0]
20006538:	f503 7380 	add.w	r3, r3, #256	@ 0x100
2000653c:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->TCR);
2000653e:	687b      	ldr	r3, [r7, #4]
20006540:	681b      	ldr	r3, [r3, #0]
20006542:	f503 7384 	add.w	r3, r3, #264	@ 0x108
20006546:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->IR);
20006548:	687b      	ldr	r3, [r7, #4]
2000654a:	681b      	ldr	r3, [r3, #0]
2000654c:	f503 7388 	add.w	r3, r3, #272	@ 0x110
20006550:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->ABR);
20006552:	687b      	ldr	r3, [r7, #4]
20006554:	681b      	ldr	r3, [r3, #0]
20006556:	f503 7390 	add.w	r3, r3, #288	@ 0x120
2000655a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS mode */
  *ccr_reg = pCmd->DQSMode;
2000655c:	683b      	ldr	r3, [r7, #0]
2000655e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
20006560:	69bb      	ldr	r3, [r7, #24]
20006562:	601a      	str	r2, [r3, #0]

  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
20006564:	683b      	ldr	r3, [r7, #0]
20006566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20006568:	2b00      	cmp	r3, #0
2000656a:	d012      	beq.n	20006592 <XSPI_ConfigCmd+0xfe>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = pCmd->AlternateBytes;
2000656c:	683b      	ldr	r3, [r7, #0]
2000656e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
20006570:	68fb      	ldr	r3, [r7, #12]
20006572:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (XSPI_CCR_ABMODE | XSPI_CCR_ABDTR | XSPI_CCR_ABSIZE),
20006574:	69bb      	ldr	r3, [r7, #24]
20006576:	681b      	ldr	r3, [r3, #0]
20006578:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
2000657c:	683b      	ldr	r3, [r7, #0]
2000657e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
20006580:	683b      	ldr	r3, [r7, #0]
20006582:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20006584:	4319      	orrs	r1, r3
20006586:	683b      	ldr	r3, [r7, #0]
20006588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
2000658a:	430b      	orrs	r3, r1
2000658c:	431a      	orrs	r2, r3
2000658e:	69bb      	ldr	r3, [r7, #24]
20006590:	601a      	str	r2, [r3, #0]
               (pCmd->AlternateBytesMode | pCmd->AlternateBytesDTRMode | pCmd->AlternateBytesWidth));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), XSPI_TCR_DCYC, pCmd->DummyCycles);
20006592:	697b      	ldr	r3, [r7, #20]
20006594:	681b      	ldr	r3, [r3, #0]
20006596:	f023 021f 	bic.w	r2, r3, #31
2000659a:	683b      	ldr	r3, [r7, #0]
2000659c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000659e:	431a      	orrs	r2, r3
200065a0:	697b      	ldr	r3, [r7, #20]
200065a2:	601a      	str	r2, [r3, #0]

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
200065a4:	683b      	ldr	r3, [r7, #0]
200065a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
200065a8:	2b00      	cmp	r3, #0
200065aa:	d009      	beq.n	200065c0 <XSPI_ConfigCmd+0x12c>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
200065ac:	683b      	ldr	r3, [r7, #0]
200065ae:	681b      	ldr	r3, [r3, #0]
200065b0:	2b00      	cmp	r3, #0
200065b2:	d105      	bne.n	200065c0 <XSPI_ConfigCmd+0x12c>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
200065b4:	683b      	ldr	r3, [r7, #0]
200065b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
200065b8:	687b      	ldr	r3, [r7, #4]
200065ba:	681b      	ldr	r3, [r3, #0]
200065bc:	3a01      	subs	r2, #1
200065be:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Configure SSHIFT register to handle SDR/DTR data transfer */
  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
200065c0:	683b      	ldr	r3, [r7, #0]
200065c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
200065c4:	2b00      	cmp	r3, #0
200065c6:	d01e      	beq.n	20006606 <XSPI_ConfigCmd+0x172>
  {
    if (pCmd->DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
200065c8:	683b      	ldr	r3, [r7, #0]
200065ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
200065cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
200065d0:	d10a      	bne.n	200065e8 <XSPI_ConfigCmd+0x154>
    {
      /* Deactivate sample shifting when receiving data in DTR mode (DDTR=1) */
      CLEAR_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
200065d2:	687b      	ldr	r3, [r7, #4]
200065d4:	681b      	ldr	r3, [r3, #0]
200065d6:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
200065da:	687b      	ldr	r3, [r7, #4]
200065dc:	681b      	ldr	r3, [r3, #0]
200065de:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
200065e2:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
200065e6:	e00e      	b.n	20006606 <XSPI_ConfigCmd+0x172>
    }
    else if (hxspi->Init.SampleShifting == HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE)
200065e8:	687b      	ldr	r3, [r7, #4]
200065ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200065ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
200065f0:	d109      	bne.n	20006606 <XSPI_ConfigCmd+0x172>
    {
      /* Configure sample shifting */
      SET_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
200065f2:	687b      	ldr	r3, [r7, #4]
200065f4:	681b      	ldr	r3, [r3, #0]
200065f6:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
200065fa:	687b      	ldr	r3, [r7, #4]
200065fc:	681b      	ldr	r3, [r3, #0]
200065fe:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
20006602:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    {
      /* Do nothing */
    }
  }

  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
20006606:	683b      	ldr	r3, [r7, #0]
20006608:	68db      	ldr	r3, [r3, #12]
2000660a:	2b00      	cmp	r3, #0
2000660c:	d076      	beq.n	200066fc <XSPI_ConfigCmd+0x268>
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
2000660e:	683b      	ldr	r3, [r7, #0]
20006610:	69db      	ldr	r3, [r3, #28]
20006612:	2b00      	cmp	r3, #0
20006614:	d044      	beq.n	200066a0 <XSPI_ConfigCmd+0x20c>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
20006616:	683b      	ldr	r3, [r7, #0]
20006618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000661a:	2b00      	cmp	r3, #0
2000661c:	d01e      	beq.n	2000665c <XSPI_ConfigCmd+0x1c8>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
2000661e:	69bb      	ldr	r3, [r7, #24]
20006620:	681a      	ldr	r2, [r3, #0]
20006622:	4b5d      	ldr	r3, [pc, #372]	@ (20006798 <XSPI_ConfigCmd+0x304>)
20006624:	4013      	ands	r3, r2
20006626:	683a      	ldr	r2, [r7, #0]
20006628:	68d1      	ldr	r1, [r2, #12]
2000662a:	683a      	ldr	r2, [r7, #0]
2000662c:	6952      	ldr	r2, [r2, #20]
2000662e:	4311      	orrs	r1, r2
20006630:	683a      	ldr	r2, [r7, #0]
20006632:	6912      	ldr	r2, [r2, #16]
20006634:	4311      	orrs	r1, r2
20006636:	683a      	ldr	r2, [r7, #0]
20006638:	69d2      	ldr	r2, [r2, #28]
2000663a:	4311      	orrs	r1, r2
2000663c:	683a      	ldr	r2, [r7, #0]
2000663e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
20006640:	4311      	orrs	r1, r2
20006642:	683a      	ldr	r2, [r7, #0]
20006644:	6a12      	ldr	r2, [r2, #32]
20006646:	4311      	orrs	r1, r2
20006648:	683a      	ldr	r2, [r7, #0]
2000664a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
2000664c:	4311      	orrs	r1, r2
2000664e:	683a      	ldr	r2, [r7, #0]
20006650:	6c12      	ldr	r2, [r2, #64]	@ 0x40
20006652:	430a      	orrs	r2, r1
20006654:	431a      	orrs	r2, r3
20006656:	69bb      	ldr	r3, [r7, #24]
20006658:	601a      	str	r2, [r3, #0]
2000665a:	e017      	b.n	2000668c <XSPI_ConfigCmd+0x1f8>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
2000665c:	69bb      	ldr	r3, [r7, #24]
2000665e:	681a      	ldr	r2, [r3, #0]
20006660:	4b4e      	ldr	r3, [pc, #312]	@ (2000679c <XSPI_ConfigCmd+0x308>)
20006662:	4013      	ands	r3, r2
20006664:	683a      	ldr	r2, [r7, #0]
20006666:	68d1      	ldr	r1, [r2, #12]
20006668:	683a      	ldr	r2, [r7, #0]
2000666a:	6952      	ldr	r2, [r2, #20]
2000666c:	4311      	orrs	r1, r2
2000666e:	683a      	ldr	r2, [r7, #0]
20006670:	6912      	ldr	r2, [r2, #16]
20006672:	4311      	orrs	r1, r2
20006674:	683a      	ldr	r2, [r7, #0]
20006676:	69d2      	ldr	r2, [r2, #28]
20006678:	4311      	orrs	r1, r2
2000667a:	683a      	ldr	r2, [r7, #0]
2000667c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
2000667e:	4311      	orrs	r1, r2
20006680:	683a      	ldr	r2, [r7, #0]
20006682:	6a12      	ldr	r2, [r2, #32]
20006684:	430a      	orrs	r2, r1
20006686:	431a      	orrs	r2, r3
20006688:	69bb      	ldr	r3, [r7, #24]
2000668a:	601a      	str	r2, [r3, #0]
                                XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth |
                    pCmd->AddressMode     | pCmd->AddressDTRMode     | pCmd->AddressWidth));
      }
      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
2000668c:	683b      	ldr	r3, [r7, #0]
2000668e:	689a      	ldr	r2, [r3, #8]
20006690:	693b      	ldr	r3, [r7, #16]
20006692:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hxspi->Instance->AR = pCmd->Address;
20006694:	687b      	ldr	r3, [r7, #4]
20006696:	681b      	ldr	r3, [r3, #0]
20006698:	683a      	ldr	r2, [r7, #0]
2000669a:	6992      	ldr	r2, [r2, #24]
2000669c:	649a      	str	r2, [r3, #72]	@ 0x48
2000669e:	e065      	b.n	2000676c <XSPI_ConfigCmd+0x2d8>
        assert_param(IS_XSPI_PROG_ADDR(hxspi->Instance->AR, pCmd->Address));
      }
    }
    else
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
200066a0:	683b      	ldr	r3, [r7, #0]
200066a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
200066a4:	2b00      	cmp	r3, #0
200066a6:	d015      	beq.n	200066d4 <XSPI_ConfigCmd+0x240>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE |
200066a8:	69bb      	ldr	r3, [r7, #24]
200066aa:	681a      	ldr	r2, [r3, #0]
200066ac:	4b3c      	ldr	r3, [pc, #240]	@ (200067a0 <XSPI_ConfigCmd+0x30c>)
200066ae:	4013      	ands	r3, r2
200066b0:	683a      	ldr	r2, [r7, #0]
200066b2:	68d1      	ldr	r1, [r2, #12]
200066b4:	683a      	ldr	r2, [r7, #0]
200066b6:	6952      	ldr	r2, [r2, #20]
200066b8:	4311      	orrs	r1, r2
200066ba:	683a      	ldr	r2, [r7, #0]
200066bc:	6912      	ldr	r2, [r2, #16]
200066be:	4311      	orrs	r1, r2
200066c0:	683a      	ldr	r2, [r7, #0]
200066c2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
200066c4:	4311      	orrs	r1, r2
200066c6:	683a      	ldr	r2, [r7, #0]
200066c8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
200066ca:	430a      	orrs	r2, r1
200066cc:	431a      	orrs	r2, r3
200066ce:	69bb      	ldr	r3, [r7, #24]
200066d0:	601a      	str	r2, [r3, #0]
200066d2:	e00e      	b.n	200066f2 <XSPI_ConfigCmd+0x25e>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE),
200066d4:	69bb      	ldr	r3, [r7, #24]
200066d6:	681b      	ldr	r3, [r3, #0]
200066d8:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
200066dc:	683b      	ldr	r3, [r7, #0]
200066de:	68d9      	ldr	r1, [r3, #12]
200066e0:	683b      	ldr	r3, [r7, #0]
200066e2:	695b      	ldr	r3, [r3, #20]
200066e4:	4319      	orrs	r1, r3
200066e6:	683b      	ldr	r3, [r7, #0]
200066e8:	691b      	ldr	r3, [r3, #16]
200066ea:	430b      	orrs	r3, r1
200066ec:	431a      	orrs	r2, r3
200066ee:	69bb      	ldr	r3, [r7, #24]
200066f0:	601a      	str	r2, [r3, #0]
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth));
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
200066f2:	683b      	ldr	r3, [r7, #0]
200066f4:	689a      	ldr	r2, [r3, #8]
200066f6:	693b      	ldr	r3, [r7, #16]
200066f8:	601a      	str	r2, [r3, #0]
200066fa:	e037      	b.n	2000676c <XSPI_ConfigCmd+0x2d8>

    }
  }
  else
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
200066fc:	683b      	ldr	r3, [r7, #0]
200066fe:	69db      	ldr	r3, [r3, #28]
20006700:	2b00      	cmp	r3, #0
20006702:	d02e      	beq.n	20006762 <XSPI_ConfigCmd+0x2ce>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
20006704:	683b      	ldr	r3, [r7, #0]
20006706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20006708:	2b00      	cmp	r3, #0
2000670a:	d015      	beq.n	20006738 <XSPI_ConfigCmd+0x2a4>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE |
2000670c:	69bb      	ldr	r3, [r7, #24]
2000670e:	681a      	ldr	r2, [r3, #0]
20006710:	4b24      	ldr	r3, [pc, #144]	@ (200067a4 <XSPI_ConfigCmd+0x310>)
20006712:	4013      	ands	r3, r2
20006714:	683a      	ldr	r2, [r7, #0]
20006716:	69d1      	ldr	r1, [r2, #28]
20006718:	683a      	ldr	r2, [r7, #0]
2000671a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
2000671c:	4311      	orrs	r1, r2
2000671e:	683a      	ldr	r2, [r7, #0]
20006720:	6a12      	ldr	r2, [r2, #32]
20006722:	4311      	orrs	r1, r2
20006724:	683a      	ldr	r2, [r7, #0]
20006726:	6b92      	ldr	r2, [r2, #56]	@ 0x38
20006728:	4311      	orrs	r1, r2
2000672a:	683a      	ldr	r2, [r7, #0]
2000672c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
2000672e:	430a      	orrs	r2, r1
20006730:	431a      	orrs	r2, r3
20006732:	69bb      	ldr	r3, [r7, #24]
20006734:	601a      	str	r2, [r3, #0]
20006736:	e00e      	b.n	20006756 <XSPI_ConfigCmd+0x2c2>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
20006738:	69bb      	ldr	r3, [r7, #24]
2000673a:	681b      	ldr	r3, [r3, #0]
2000673c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
20006740:	683b      	ldr	r3, [r7, #0]
20006742:	69d9      	ldr	r1, [r3, #28]
20006744:	683b      	ldr	r3, [r7, #0]
20006746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20006748:	4319      	orrs	r1, r3
2000674a:	683b      	ldr	r3, [r7, #0]
2000674c:	6a1b      	ldr	r3, [r3, #32]
2000674e:	430b      	orrs	r3, r1
20006750:	431a      	orrs	r2, r3
20006752:	69bb      	ldr	r3, [r7, #24]
20006754:	601a      	str	r2, [r3, #0]
                   (pCmd->AddressMode | pCmd->AddressDTRMode | pCmd->AddressWidth));
      }

      /* Configure the AR register with the instruction value */
      hxspi->Instance->AR = pCmd->Address;
20006756:	687b      	ldr	r3, [r7, #4]
20006758:	681b      	ldr	r3, [r3, #0]
2000675a:	683a      	ldr	r2, [r7, #0]
2000675c:	6992      	ldr	r2, [r2, #24]
2000675e:	649a      	str	r2, [r3, #72]	@ 0x48
20006760:	e004      	b.n	2000676c <XSPI_ConfigCmd+0x2d8>
      }
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
20006762:	2301      	movs	r3, #1
20006764:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
20006766:	687b      	ldr	r3, [r7, #4]
20006768:	2208      	movs	r2, #8
2000676a:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
2000676c:	683b      	ldr	r3, [r7, #0]
2000676e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20006770:	2b00      	cmp	r3, #0
20006772:	d009      	beq.n	20006788 <XSPI_ConfigCmd+0x2f4>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
20006774:	683b      	ldr	r3, [r7, #0]
20006776:	681b      	ldr	r3, [r3, #0]
20006778:	2b00      	cmp	r3, #0
2000677a:	d105      	bne.n	20006788 <XSPI_ConfigCmd+0x2f4>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
2000677c:	683b      	ldr	r3, [r7, #0]
2000677e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
20006780:	687b      	ldr	r3, [r7, #4]
20006782:	681b      	ldr	r3, [r3, #0]
20006784:	3a01      	subs	r2, #1
20006786:	641a      	str	r2, [r3, #64]	@ 0x40
      /* Verify if programmed data fit with requirement of Reference Manual 28.5 chapter */
      assert_param(IS_XSPI_PROG_DATA(hxspi->Instance->DLR, (pCmd->DataLength - 1U)));
    }
  }

  return status;
20006788:	7ffb      	ldrb	r3, [r7, #31]
}
2000678a:	4618      	mov	r0, r3
2000678c:	3724      	adds	r7, #36	@ 0x24
2000678e:	46bd      	mov	sp, r7
20006790:	f85d 7b04 	ldr.w	r7, [sp], #4
20006794:	4770      	bx	lr
20006796:	bf00      	nop
20006798:	f0ffc0c0 	.word	0xf0ffc0c0
2000679c:	ffffc0c0 	.word	0xffffc0c0
200067a0:	f0ffffc0 	.word	0xf0ffffc0
200067a4:	f0ffc0ff 	.word	0xf0ffc0ff

200067a8 <XSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  pCfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static void XSPIM_GetConfig(uint8_t instance_nb, XSPIM_CfgTypeDef *pCfg)
{
200067a8:	b480      	push	{r7}
200067aa:	b085      	sub	sp, #20
200067ac:	af00      	add	r7, sp, #0
200067ae:	4603      	mov	r3, r0
200067b0:	6039      	str	r1, [r7, #0]
200067b2:	71fb      	strb	r3, [r7, #7]
  uint32_t mux;
  uint32_t mode;

  if (instance_nb == 1U)
200067b4:	79fb      	ldrb	r3, [r7, #7]
200067b6:	2b01      	cmp	r3, #1
200067b8:	d124      	bne.n	20006804 <XSPIM_GetConfig+0x5c>
  {
    if ((XSPIM->CR & XSPIM_CR_MODE) == 0U)
200067ba:	4b2c      	ldr	r3, [pc, #176]	@ (2000686c <XSPIM_GetConfig+0xc4>)
200067bc:	681b      	ldr	r3, [r3, #0]
200067be:	f003 0302 	and.w	r3, r3, #2
200067c2:	2b00      	cmp	r3, #0
200067c4:	d103      	bne.n	200067ce <XSPIM_GetConfig+0x26>
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
200067c6:	683b      	ldr	r3, [r7, #0]
200067c8:	2200      	movs	r2, #0
200067ca:	605a      	str	r2, [r3, #4]
200067cc:	e002      	b.n	200067d4 <XSPIM_GetConfig+0x2c>
    }
    else
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
200067ce:	683b      	ldr	r3, [r7, #0]
200067d0:	2201      	movs	r2, #1
200067d2:	605a      	str	r2, [r3, #4]
    }

    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
200067d4:	4b25      	ldr	r3, [pc, #148]	@ (2000686c <XSPIM_GetConfig+0xc4>)
200067d6:	681b      	ldr	r3, [r3, #0]
200067d8:	f003 0310 	and.w	r3, r3, #16
200067dc:	2b10      	cmp	r3, #16
200067de:	d003      	beq.n	200067e8 <XSPIM_GetConfig+0x40>
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
200067e0:	683b      	ldr	r3, [r7, #0]
200067e2:	2200      	movs	r2, #0
200067e4:	601a      	str	r2, [r3, #0]
    else
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
    }
  }
}
200067e6:	e03a      	b.n	2000685e <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O1) == XSPIM_CR_CSSEL_OVR_O1)
200067e8:	4b20      	ldr	r3, [pc, #128]	@ (2000686c <XSPIM_GetConfig+0xc4>)
200067ea:	681b      	ldr	r3, [r3, #0]
200067ec:	f003 0320 	and.w	r3, r3, #32
200067f0:	2b20      	cmp	r3, #32
200067f2:	d103      	bne.n	200067fc <XSPIM_GetConfig+0x54>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
200067f4:	683b      	ldr	r3, [r7, #0]
200067f6:	2270      	movs	r2, #112	@ 0x70
200067f8:	601a      	str	r2, [r3, #0]
}
200067fa:	e030      	b.n	2000685e <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
200067fc:	683b      	ldr	r3, [r7, #0]
200067fe:	2210      	movs	r2, #16
20006800:	601a      	str	r2, [r3, #0]
}
20006802:	e02c      	b.n	2000685e <XSPIM_GetConfig+0xb6>
    mux = (XSPIM->CR & XSPIM_CR_MUXEN);
20006804:	4b19      	ldr	r3, [pc, #100]	@ (2000686c <XSPIM_GetConfig+0xc4>)
20006806:	681b      	ldr	r3, [r3, #0]
20006808:	f003 0301 	and.w	r3, r3, #1
2000680c:	60fb      	str	r3, [r7, #12]
    mode = ((XSPIM->CR & XSPIM_CR_MODE) >> XSPIM_CR_MODE_Pos);
2000680e:	4b17      	ldr	r3, [pc, #92]	@ (2000686c <XSPIM_GetConfig+0xc4>)
20006810:	681b      	ldr	r3, [r3, #0]
20006812:	085b      	lsrs	r3, r3, #1
20006814:	f003 0301 	and.w	r3, r3, #1
20006818:	60bb      	str	r3, [r7, #8]
    if (mux != mode)
2000681a:	68fa      	ldr	r2, [r7, #12]
2000681c:	68bb      	ldr	r3, [r7, #8]
2000681e:	429a      	cmp	r2, r3
20006820:	d003      	beq.n	2000682a <XSPIM_GetConfig+0x82>
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
20006822:	683b      	ldr	r3, [r7, #0]
20006824:	2200      	movs	r2, #0
20006826:	605a      	str	r2, [r3, #4]
20006828:	e002      	b.n	20006830 <XSPIM_GetConfig+0x88>
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
2000682a:	683b      	ldr	r3, [r7, #0]
2000682c:	2201      	movs	r2, #1
2000682e:	605a      	str	r2, [r3, #4]
    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
20006830:	4b0e      	ldr	r3, [pc, #56]	@ (2000686c <XSPIM_GetConfig+0xc4>)
20006832:	681b      	ldr	r3, [r3, #0]
20006834:	f003 0310 	and.w	r3, r3, #16
20006838:	2b10      	cmp	r3, #16
2000683a:	d003      	beq.n	20006844 <XSPIM_GetConfig+0x9c>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
2000683c:	683b      	ldr	r3, [r7, #0]
2000683e:	2200      	movs	r2, #0
20006840:	601a      	str	r2, [r3, #0]
}
20006842:	e00c      	b.n	2000685e <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O2) == XSPIM_CR_CSSEL_OVR_O2)
20006844:	4b09      	ldr	r3, [pc, #36]	@ (2000686c <XSPIM_GetConfig+0xc4>)
20006846:	681b      	ldr	r3, [r3, #0]
20006848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2000684c:	2b40      	cmp	r3, #64	@ 0x40
2000684e:	d103      	bne.n	20006858 <XSPIM_GetConfig+0xb0>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
20006850:	683b      	ldr	r3, [r7, #0]
20006852:	2270      	movs	r2, #112	@ 0x70
20006854:	601a      	str	r2, [r3, #0]
}
20006856:	e002      	b.n	2000685e <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
20006858:	683b      	ldr	r3, [r7, #0]
2000685a:	2210      	movs	r2, #16
2000685c:	601a      	str	r2, [r3, #0]
}
2000685e:	bf00      	nop
20006860:	3714      	adds	r7, #20
20006862:	46bd      	mov	sp, r7
20006864:	f85d 7b04 	ldr.w	r7, [sp], #4
20006868:	4770      	bx	lr
2000686a:	bf00      	nop
2000686c:	5200b400 	.word	0x5200b400

20006870 <memory_write>:
  * @param   Size   : size of data
  * @param   buffer : pointer to data buffer
  * @retval  Operation status @ref MEM_MAPSTAT
  */
__weak MEM_STATUS memory_write(uint32_t Address, uint32_t Size, uint8_t* buffer)
{
20006870:	b580      	push	{r7, lr}
20006872:	b086      	sub	sp, #24
20006874:	af00      	add	r7, sp, #0
20006876:	60f8      	str	r0, [r7, #12]
20006878:	60b9      	str	r1, [r7, #8]
2000687a:	607a      	str	r2, [r7, #4]
  MEM_STATUS retr = MEM_OK; /* No error returned */
2000687c:	2300      	movs	r3, #0
2000687e:	75fb      	strb	r3, [r7, #23]
  uint32_t addr = Address & 0x0FFFFFFFUL;
20006880:	68fb      	ldr	r3, [r7, #12]
20006882:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
20006886:	613b      	str	r3, [r7, #16]

  if (EXTMEM_Write(STM32EXTLOADER_DEVICE_MEMORY_ID, addr, buffer, Size) != EXTMEM_OK)
20006888:	68bb      	ldr	r3, [r7, #8]
2000688a:	687a      	ldr	r2, [r7, #4]
2000688c:	6939      	ldr	r1, [r7, #16]
2000688e:	2000      	movs	r0, #0
20006890:	f000 f9e2 	bl	20006c58 <EXTMEM_Write>
20006894:	4603      	mov	r3, r0
20006896:	2b00      	cmp	r3, #0
20006898:	d001      	beq.n	2000689e <memory_write+0x2e>
  {
    retr = MEM_FAIL;
2000689a:	2301      	movs	r3, #1
2000689c:	75fb      	strb	r3, [r7, #23]
  }

  return retr;
2000689e:	7dfb      	ldrb	r3, [r7, #23]
}
200068a0:	4618      	mov	r0, r3
200068a2:	3718      	adds	r7, #24
200068a4:	46bd      	mov	sp, r7
200068a6:	bd80      	pop	{r7, pc}

200068a8 <memory_masserase>:
/**
  * @brief    Full erase of the device
  * @retval  Operation status @ref MEM_MAPSTAT
  */
__weak MEM_STATUS memory_masserase(void)
{
200068a8:	b580      	push	{r7, lr}
200068aa:	b082      	sub	sp, #8
200068ac:	af00      	add	r7, sp, #0
  MEM_STATUS retr = MEM_OK;
200068ae:	2300      	movs	r3, #0
200068b0:	71fb      	strb	r3, [r7, #7]
  if (EXTMEM_EraseAll(STM32EXTLOADER_DEVICE_MEMORY_ID) != EXTMEM_OK)
200068b2:	2000      	movs	r0, #0
200068b4:	f000 fae8 	bl	20006e88 <EXTMEM_EraseAll>
200068b8:	4603      	mov	r3, r0
200068ba:	2b00      	cmp	r3, #0
200068bc:	d001      	beq.n	200068c2 <memory_masserase+0x1a>
  {
    retr = MEM_FAIL;
200068be:	2301      	movs	r3, #1
200068c0:	71fb      	strb	r3, [r7, #7]
  }

  return retr;
200068c2:	79fb      	ldrb	r3, [r7, #7]
}
200068c4:	4618      	mov	r0, r3
200068c6:	3708      	adds	r7, #8
200068c8:	46bd      	mov	sp, r7
200068ca:	bd80      	pop	{r7, pc}

200068cc <memory_sectorerase>:
  * @param   EraseEndAddress   :  erase end address
  * @param   SectorSize        :  sector size
  * @retval  Operation status @ref MEM_MAPSTAT
  */
__weak MEM_STATUS memory_sectorerase(uint32_t EraseStartAddress, uint32_t EraseEndAddress, uint32_t SectorSize)
{
200068cc:	b580      	push	{r7, lr}
200068ce:	b088      	sub	sp, #32
200068d0:	af00      	add	r7, sp, #0
200068d2:	60f8      	str	r0, [r7, #12]
200068d4:	60b9      	str	r1, [r7, #8]
200068d6:	607a      	str	r2, [r7, #4]
  uint32_t start_addr = EraseStartAddress & 0x0FFFFFFFUL;
200068d8:	68fb      	ldr	r3, [r7, #12]
200068da:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
200068de:	61fb      	str	r3, [r7, #28]
  uint32_t end_addr = (EraseEndAddress & 0x0FFFFFFFUL)+SectorSize;
200068e0:	68bb      	ldr	r3, [r7, #8]
200068e2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
200068e6:	687a      	ldr	r2, [r7, #4]
200068e8:	4413      	add	r3, r2
200068ea:	617b      	str	r3, [r7, #20]
  MEM_STATUS retr = MEM_OK;
200068ec:	2300      	movs	r3, #0
200068ee:	76fb      	strb	r3, [r7, #27]

  do
  {
    if (EXTMEM_EraseSector(STM32EXTLOADER_DEVICE_MEMORY_ID, start_addr, SectorSize) != EXTMEM_OK)
200068f0:	687a      	ldr	r2, [r7, #4]
200068f2:	69f9      	ldr	r1, [r7, #28]
200068f4:	2000      	movs	r0, #0
200068f6:	f000 f9e5 	bl	20006cc4 <EXTMEM_EraseSector>
200068fa:	4603      	mov	r3, r0
200068fc:	2b00      	cmp	r3, #0
200068fe:	d001      	beq.n	20006904 <memory_sectorerase+0x38>
    {
      retr = MEM_FAIL;
20006900:	2301      	movs	r3, #1
20006902:	76fb      	strb	r3, [r7, #27]
    }
    start_addr = start_addr + SectorSize;
20006904:	69fa      	ldr	r2, [r7, #28]
20006906:	687b      	ldr	r3, [r7, #4]
20006908:	4413      	add	r3, r2
2000690a:	61fb      	str	r3, [r7, #28]
  }while ((end_addr > start_addr) && (retr == MEM_OK));
2000690c:	697a      	ldr	r2, [r7, #20]
2000690e:	69fb      	ldr	r3, [r7, #28]
20006910:	429a      	cmp	r2, r3
20006912:	d902      	bls.n	2000691a <memory_sectorerase+0x4e>
20006914:	7efb      	ldrb	r3, [r7, #27]
20006916:	2b00      	cmp	r3, #0
20006918:	d0ea      	beq.n	200068f0 <memory_sectorerase+0x24>

  return retr;
2000691a:	7efb      	ldrb	r3, [r7, #27]
}
2000691c:	4618      	mov	r0, r3
2000691e:	3720      	adds	r7, #32
20006920:	46bd      	mov	sp, r7
20006922:	bd80      	pop	{r7, pc}

20006924 <memory_mapmode>:
  * @brief   enable/disable memory mapped mode.
  * @param   State @ref MEM_MAPSTAT
  * @retval  Operation status @ref MEM_MAPSTAT
  */
__weak MEM_STATUS memory_mapmode(MEM_MAPSTAT State)
{
20006924:	b580      	push	{r7, lr}
20006926:	b084      	sub	sp, #16
20006928:	af00      	add	r7, sp, #0
2000692a:	4603      	mov	r3, r0
2000692c:	71fb      	strb	r3, [r7, #7]
  MEM_STATUS retr = MEM_OK;
2000692e:	2300      	movs	r3, #0
20006930:	73fb      	strb	r3, [r7, #15]
  if (EXTMEM_MemoryMappedMode(STM32EXTLOADER_DEVICE_MEMORY_ID, State == MEM_MAPENABLE ? EXTMEM_ENABLE: EXTMEM_DISABLE) != EXTMEM_OK)
20006932:	79fb      	ldrb	r3, [r7, #7]
20006934:	2b01      	cmp	r3, #1
20006936:	bf14      	ite	ne
20006938:	2301      	movne	r3, #1
2000693a:	2300      	moveq	r3, #0
2000693c:	b2db      	uxtb	r3, r3
2000693e:	4619      	mov	r1, r3
20006940:	2000      	movs	r0, #0
20006942:	f000 fad3 	bl	20006eec <EXTMEM_MemoryMappedMode>
20006946:	4603      	mov	r3, r0
20006948:	2b00      	cmp	r3, #0
2000694a:	d001      	beq.n	20006950 <memory_mapmode+0x2c>
  {
    retr = MEM_FAIL;
2000694c:	2301      	movs	r3, #1
2000694e:	73fb      	strb	r3, [r7, #15]
  }
  return retr;
20006950:	7bfb      	ldrb	r3, [r7, #15]
}
20006952:	4618      	mov	r0, r3
20006954:	3710      	adds	r7, #16
20006956:	46bd      	mov	sp, r7
20006958:	bd80      	pop	{r7, pc}
	...

2000695c <Reset_Handler>:
uint32_t g_pfnVectors[] __attribute__((section(".isr_vector"))) = {
};
void __attribute__((used,optimize("Os"))) Reset_Handler(void)
{

  asm(
2000695c:	4803      	ldr	r0, [pc, #12]	@ (2000696c <Reset_Handler+0x10>)
2000695e:	bf00      	nop
20006960:	4685      	mov	sp, r0
      "ldr r0, =_estack\n"
      "nop\n"
      "mov     sp, r0\n");

  asm(
20006962:	4803      	ldr	r0, [pc, #12]	@ (20006970 <Reset_Handler+0x14>)
20006964:	bf00      	nop
20006966:	4687      	mov	pc, r0
      "ldr r0, =main\n"
      "nop\n"
      "mov     pc, r0\n");
}
20006968:	4770      	bx	lr
2000696a:	0000      	.short	0x0000
2000696c:	20010000 	.word	0x20010000
20006970:	20006975 	.word	0x20006975

20006974 <main>:
/**
 * @brief  main function used for debug purpose
  * @retval the function always returns 0
 */
int main(void)
{
20006974:	b580      	push	{r7, lr}
20006976:	af00      	add	r7, sp, #0
  exec = DEBUG_STATE_INIT;
20006978:	4b21      	ldr	r3, [pc, #132]	@ (20006a00 <main+0x8c>)
2000697a:	2201      	movs	r2, #1
2000697c:	701a      	strb	r2, [r3, #0]
  do
  {
    switch (exec)
2000697e:	4b20      	ldr	r3, [pc, #128]	@ (20006a00 <main+0x8c>)
20006980:	781b      	ldrb	r3, [r3, #0]
20006982:	b2db      	uxtb	r3, r3
20006984:	2b04      	cmp	r3, #4
20006986:	d833      	bhi.n	200069f0 <main+0x7c>
20006988:	a201      	add	r2, pc, #4	@ (adr r2, 20006990 <main+0x1c>)
2000698a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000698e:	bf00      	nop
20006990:	200069f1 	.word	0x200069f1
20006994:	200069a5 	.word	0x200069a5
20006998:	200069b1 	.word	0x200069b1
2000699c:	200069d9 	.word	0x200069d9
200069a0:	200069cb 	.word	0x200069cb
    case DEBUG_STATE_WAIT:{
      /* nothing to do just loop to wait an exec update */
      break;
    }
    case DEBUG_STATE_INIT :{
      Init();
200069a4:	f000 f836 	bl	20006a14 <Init>
      exec = DEBUG_STATE_WAIT;
200069a8:	4b15      	ldr	r3, [pc, #84]	@ (20006a00 <main+0x8c>)
200069aa:	2200      	movs	r2, #0
200069ac:	701a      	strb	r2, [r3, #0]
      break;
200069ae:	e01f      	b.n	200069f0 <main+0x7c>
    }
    case DEBUG_STATE_WRITE : {
      Write (Address, Size, (uint8_t *)Buff_address);
200069b0:	4b14      	ldr	r3, [pc, #80]	@ (20006a04 <main+0x90>)
200069b2:	681b      	ldr	r3, [r3, #0]
200069b4:	4a14      	ldr	r2, [pc, #80]	@ (20006a08 <main+0x94>)
200069b6:	6811      	ldr	r1, [r2, #0]
200069b8:	4a14      	ldr	r2, [pc, #80]	@ (20006a0c <main+0x98>)
200069ba:	6812      	ldr	r2, [r2, #0]
200069bc:	4618      	mov	r0, r3
200069be:	f000 f851 	bl	20006a64 <Write>
      exec = DEBUG_STATE_INIT;
200069c2:	4b0f      	ldr	r3, [pc, #60]	@ (20006a00 <main+0x8c>)
200069c4:	2201      	movs	r2, #1
200069c6:	701a      	strb	r2, [r3, #0]
      break;
200069c8:	e012      	b.n	200069f0 <main+0x7c>
    }
    case DEBUG_STATE_MASSERASE :{
      MassErase(0);
200069ca:	2000      	movs	r0, #0
200069cc:	f000 f870 	bl	20006ab0 <MassErase>
      exec = DEBUG_STATE_INIT;
200069d0:	4b0b      	ldr	r3, [pc, #44]	@ (20006a00 <main+0x8c>)
200069d2:	2201      	movs	r2, #1
200069d4:	701a      	strb	r2, [r3, #0]
      break;
200069d6:	e00b      	b.n	200069f0 <main+0x7c>
    }

    case DEBUG_STATE_SECTORERASE :{
      SectorErase(Address,Size);
200069d8:	4b0a      	ldr	r3, [pc, #40]	@ (20006a04 <main+0x90>)
200069da:	681b      	ldr	r3, [r3, #0]
200069dc:	4a0a      	ldr	r2, [pc, #40]	@ (20006a08 <main+0x94>)
200069de:	6812      	ldr	r2, [r2, #0]
200069e0:	4611      	mov	r1, r2
200069e2:	4618      	mov	r0, r3
200069e4:	f000 f886 	bl	20006af4 <SectorErase>
      exec = DEBUG_STATE_INIT;
200069e8:	4b05      	ldr	r3, [pc, #20]	@ (20006a00 <main+0x8c>)
200069ea:	2201      	movs	r2, #1
200069ec:	701a      	strb	r2, [r3, #0]
      break;
200069ee:	bf00      	nop
    }
    }

  } while (condition);
200069f0:	4b07      	ldr	r3, [pc, #28]	@ (20006a10 <main+0x9c>)
200069f2:	681b      	ldr	r3, [r3, #0]
200069f4:	2b00      	cmp	r3, #0
200069f6:	d1c2      	bne.n	2000697e <main+0xa>

  return 0;
200069f8:	2300      	movs	r3, #0
}
200069fa:	4618      	mov	r0, r3
200069fc:	bd80      	pop	{r7, pc}
200069fe:	bf00      	nop
20006a00:	24020114 	.word	0x24020114
20006a04:	2402011c 	.word	0x2402011c
20006a08:	24020120 	.word	0x24020120
20006a0c:	24020118 	.word	0x24020118
20006a10:	20009b60 	.word	0x20009b60

20006a14 <Init>:
/**
 * @brief  System initialization.
  * @retval  1: Operation succeeded or 0: Operation failed
 */
uint32_t Init(void)
{
20006a14:	b580      	push	{r7, lr}
20006a16:	b084      	sub	sp, #16
20006a18:	af00      	add	r7, sp, #0
  uint32_t retr = 1;
20006a1a:	2301      	movs	r3, #1
20006a1c:	60fb      	str	r3, [r7, #12]
  extern uint32_t Image$$PrgData$$ZI$$Limit;

  startadd = (uint8_t *)&Image$$PrgData$$ZI$$Base;
  size     = (uint32_t)&Image$$PrgData$$ZI$$Limit - (uint32_t)startadd;
#elif defined ( __GNUC__ )
  startadd = (uint8_t*)& __bss_start__;
20006a1e:	4b0e      	ldr	r3, [pc, #56]	@ (20006a58 <Init+0x44>)
20006a20:	60bb      	str	r3, [r7, #8]
  size     = (uint8_t*)& __bss_end__ - (uint8_t*)& __bss_start__;
20006a22:	4a0e      	ldr	r2, [pc, #56]	@ (20006a5c <Init+0x48>)
20006a24:	4b0c      	ldr	r3, [pc, #48]	@ (20006a58 <Init+0x44>)
20006a26:	1ad3      	subs	r3, r2, r3
20006a28:	607b      	str	r3, [r7, #4]
#else
#error "the compiler is not yet supported"
#endif /* __ICCARM__ */

  /*  Init variables to zero */
  memset(startadd, 0, size * sizeof(uint8_t));
20006a2a:	687a      	ldr	r2, [r7, #4]
20006a2c:	2100      	movs	r1, #0
20006a2e:	68b8      	ldr	r0, [r7, #8]
20006a30:	f002 ffe2 	bl	200099f8 <memset>

  extmemloader_Init();
20006a34:	f7f9 fdca 	bl	200005cc <extmemloader_Init>

  /* Enable default memory mapped mode */
  if (memory_mapmode(MEM_MAPENABLE)  != MEM_OK)
20006a38:	2001      	movs	r0, #1
20006a3a:	f7ff ff73 	bl	20006924 <memory_mapmode>
20006a3e:	4603      	mov	r3, r0
20006a40:	2b00      	cmp	r3, #0
20006a42:	d001      	beq.n	20006a48 <Init+0x34>
  {
    retr = 0;
20006a44:	2300      	movs	r3, #0
20006a46:	60fb      	str	r3, [r7, #12]
  }

  MemoryMappedMode = MEM_MAPENABLE;
20006a48:	4b05      	ldr	r3, [pc, #20]	@ (20006a60 <Init+0x4c>)
20006a4a:	2201      	movs	r2, #1
20006a4c:	701a      	strb	r2, [r3, #0]

  return retr;
20006a4e:	68fb      	ldr	r3, [r7, #12]
}
20006a50:	4618      	mov	r0, r3
20006a52:	3710      	adds	r7, #16
20006a54:	46bd      	mov	sp, r7
20006a56:	bd80      	pop	{r7, pc}
20006a58:	24020000 	.word	0x24020000
20006a5c:	2402035c 	.word	0x2402035c
20006a60:	24020124 	.word	0x24020124

20006a64 <Write>:
 * @param   buffer : pointer to data buffer
 * @retval  1      : Operation succeeded
 * @retval  0      : Operation failed
 */
KeepInCompilation uint32_t Write(uint32_t Address, uint32_t Size, uint8_t *buffer)
{
20006a64:	b580      	push	{r7, lr}
20006a66:	b084      	sub	sp, #16
20006a68:	af00      	add	r7, sp, #0
20006a6a:	60f8      	str	r0, [r7, #12]
20006a6c:	60b9      	str	r1, [r7, #8]
20006a6e:	607a      	str	r2, [r7, #4]
  STM32_EXTMEMLOADER_TRACE("\n\nCall Function Write\n");

  /* Disable memory mapped mode if enabled */
  if (MemoryMappedMode == MEM_MAPENABLE)
20006a70:	4b0e      	ldr	r3, [pc, #56]	@ (20006aac <Write+0x48>)
20006a72:	781b      	ldrb	r3, [r3, #0]
20006a74:	2b01      	cmp	r3, #1
20006a76:	d10a      	bne.n	20006a8e <Write+0x2a>
  {
    if (memory_mapmode(MEM_MAPDISABLE)  != MEM_OK)
20006a78:	2000      	movs	r0, #0
20006a7a:	f7ff ff53 	bl	20006924 <memory_mapmode>
20006a7e:	4603      	mov	r3, r0
20006a80:	2b00      	cmp	r3, #0
20006a82:	d001      	beq.n	20006a88 <Write+0x24>
    {
      return 0;
20006a84:	2300      	movs	r3, #0
20006a86:	e00d      	b.n	20006aa4 <Write+0x40>
    }
    MemoryMappedMode = MEM_MAPDISABLE;
20006a88:	4b08      	ldr	r3, [pc, #32]	@ (20006aac <Write+0x48>)
20006a8a:	2200      	movs	r2, #0
20006a8c:	701a      	strb	r2, [r3, #0]
  }

  if (memory_write(Address, Size, buffer) != MEM_OK)
20006a8e:	687a      	ldr	r2, [r7, #4]
20006a90:	68b9      	ldr	r1, [r7, #8]
20006a92:	68f8      	ldr	r0, [r7, #12]
20006a94:	f7ff feec 	bl	20006870 <memory_write>
20006a98:	4603      	mov	r3, r0
20006a9a:	2b00      	cmp	r3, #0
20006a9c:	d001      	beq.n	20006aa2 <Write+0x3e>
  {
    return 0;
20006a9e:	2300      	movs	r3, #0
20006aa0:	e000      	b.n	20006aa4 <Write+0x40>
  }

  return 1;
20006aa2:	2301      	movs	r3, #1
}
20006aa4:	4618      	mov	r0, r3
20006aa6:	3710      	adds	r7, #16
20006aa8:	46bd      	mov	sp, r7
20006aaa:	bd80      	pop	{r7, pc}
20006aac:	24020124 	.word	0x24020124

20006ab0 <MassErase>:
 * @param 	 Parallelism : 0
 * @retval  1           : Operation succeeded
 * @retval  0           : Operation failed
 */
KeepInCompilation uint32_t MassErase(uint32_t Parallelism)
{
20006ab0:	b580      	push	{r7, lr}
20006ab2:	b082      	sub	sp, #8
20006ab4:	af00      	add	r7, sp, #0
20006ab6:	6078      	str	r0, [r7, #4]
  STM32_EXTMEMLOADER_TRACE("\n\nCall Function MassErase\n");
  /* Disable memory mapped mode if enabled */
  if (MemoryMappedMode == MEM_MAPENABLE)
20006ab8:	4b0d      	ldr	r3, [pc, #52]	@ (20006af0 <MassErase+0x40>)
20006aba:	781b      	ldrb	r3, [r3, #0]
20006abc:	2b01      	cmp	r3, #1
20006abe:	d10a      	bne.n	20006ad6 <MassErase+0x26>
  {
    if (memory_mapmode(MEM_MAPDISABLE)  != MEM_OK)
20006ac0:	2000      	movs	r0, #0
20006ac2:	f7ff ff2f 	bl	20006924 <memory_mapmode>
20006ac6:	4603      	mov	r3, r0
20006ac8:	2b00      	cmp	r3, #0
20006aca:	d001      	beq.n	20006ad0 <MassErase+0x20>
    {
      return 0;
20006acc:	2300      	movs	r3, #0
20006ace:	e00a      	b.n	20006ae6 <MassErase+0x36>
    }
    MemoryMappedMode = MEM_MAPDISABLE;
20006ad0:	4b07      	ldr	r3, [pc, #28]	@ (20006af0 <MassErase+0x40>)
20006ad2:	2200      	movs	r2, #0
20006ad4:	701a      	strb	r2, [r3, #0]
  }

  if (memory_masserase() != MEM_OK)
20006ad6:	f7ff fee7 	bl	200068a8 <memory_masserase>
20006ada:	4603      	mov	r3, r0
20006adc:	2b00      	cmp	r3, #0
20006ade:	d001      	beq.n	20006ae4 <MassErase+0x34>
  {
    return 0;
20006ae0:	2300      	movs	r3, #0
20006ae2:	e000      	b.n	20006ae6 <MassErase+0x36>
  }

  return 1;
20006ae4:	2301      	movs	r3, #1
}
20006ae6:	4618      	mov	r0, r3
20006ae8:	3708      	adds	r7, #8
20006aea:	46bd      	mov	sp, r7
20006aec:	bd80      	pop	{r7, pc}
20006aee:	bf00      	nop
20006af0:	24020124 	.word	0x24020124

20006af4 <SectorErase>:
 * @param   EraseStartAddress :  erase start address
 * @param   EraseEndAddress   :  erase end address
 * @retval  None
 */
KeepInCompilation uint32_t SectorErase(uint32_t EraseStartAddress, uint32_t EraseEndAddress)
{
20006af4:	b580      	push	{r7, lr}
20006af6:	b082      	sub	sp, #8
20006af8:	af00      	add	r7, sp, #0
20006afa:	6078      	str	r0, [r7, #4]
20006afc:	6039      	str	r1, [r7, #0]
  STM32_EXTMEMLOADER_TRACE("\n\nCall Function SectorErase\n");
  /* Disable memory mapped mode if enabled */
  if (MemoryMappedMode == MEM_MAPENABLE)
20006afe:	4b0f      	ldr	r3, [pc, #60]	@ (20006b3c <SectorErase+0x48>)
20006b00:	781b      	ldrb	r3, [r3, #0]
20006b02:	2b01      	cmp	r3, #1
20006b04:	d10a      	bne.n	20006b1c <SectorErase+0x28>
  {
    if (memory_mapmode(MEM_MAPDISABLE)  != MEM_OK)
20006b06:	2000      	movs	r0, #0
20006b08:	f7ff ff0c 	bl	20006924 <memory_mapmode>
20006b0c:	4603      	mov	r3, r0
20006b0e:	2b00      	cmp	r3, #0
20006b10:	d001      	beq.n	20006b16 <SectorErase+0x22>
    {
      return 0;
20006b12:	2300      	movs	r3, #0
20006b14:	e00e      	b.n	20006b34 <SectorErase+0x40>
    }
    MemoryMappedMode = MEM_MAPDISABLE;
20006b16:	4b09      	ldr	r3, [pc, #36]	@ (20006b3c <SectorErase+0x48>)
20006b18:	2200      	movs	r2, #0
20006b1a:	701a      	strb	r2, [r3, #0]
  }

  if (memory_sectorerase(EraseStartAddress, EraseEndAddress, STM32EXTLOADER_DEVICE_SECTOR_SIZE) != MEM_OK)
20006b1c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
20006b20:	6839      	ldr	r1, [r7, #0]
20006b22:	6878      	ldr	r0, [r7, #4]
20006b24:	f7ff fed2 	bl	200068cc <memory_sectorerase>
20006b28:	4603      	mov	r3, r0
20006b2a:	2b00      	cmp	r3, #0
20006b2c:	d001      	beq.n	20006b32 <SectorErase+0x3e>
  {
    return 0;
20006b2e:	2300      	movs	r3, #0
20006b30:	e000      	b.n	20006b34 <SectorErase+0x40>
  }

  return 1;
20006b32:	2301      	movs	r3, #1
}
20006b34:	4618      	mov	r0, r3
20006b36:	3708      	adds	r7, #8
20006b38:	46bd      	mov	sp, r7
20006b3a:	bd80      	pop	{r7, pc}
20006b3c:	24020124 	.word	0x24020124

20006b40 <HAL_InitTick>:
  *       management functional without interrupt
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
20006b40:	b480      	push	{r7}
20006b42:	b085      	sub	sp, #20
20006b44:	af00      	add	r7, sp, #0
20006b46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef retr = HAL_ERROR;
20006b48:	2301      	movs	r3, #1
20006b4a:	73fb      	strb	r3, [r7, #15]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
20006b4c:	4b11      	ldr	r3, [pc, #68]	@ (20006b94 <HAL_InitTick+0x54>)
20006b4e:	781b      	ldrb	r3, [r3, #0]
20006b50:	2b00      	cmp	r3, #0
20006b52:	d017      	beq.n	20006b84 <HAL_InitTick+0x44>
  {
    uint32_t ticks = SystemCoreClock / (1000U / (uint32_t)uwTickFreq);
20006b54:	4b10      	ldr	r3, [pc, #64]	@ (20006b98 <HAL_InitTick+0x58>)
20006b56:	681a      	ldr	r2, [r3, #0]
20006b58:	4b0e      	ldr	r3, [pc, #56]	@ (20006b94 <HAL_InitTick+0x54>)
20006b5a:	781b      	ldrb	r3, [r3, #0]
20006b5c:	4619      	mov	r1, r3
20006b5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
20006b62:	fbb3 f3f1 	udiv	r3, r3, r1
20006b66:	fbb2 f3f3 	udiv	r3, r2, r3
20006b6a:	60bb      	str	r3, [r7, #8]
    SysTick->LOAD  = (uint32_t)(ticks - 1UL);      /* Set reload register */
20006b6c:	4a0b      	ldr	r2, [pc, #44]	@ (20006b9c <HAL_InitTick+0x5c>)
20006b6e:	68bb      	ldr	r3, [r7, #8]
20006b70:	3b01      	subs	r3, #1
20006b72:	6053      	str	r3, [r2, #4]
    SysTick->VAL   = 0UL;                          /* Load the SysTick Counter Value */
20006b74:	4b09      	ldr	r3, [pc, #36]	@ (20006b9c <HAL_InitTick+0x5c>)
20006b76:	2200      	movs	r2, #0
20006b78:	609a      	str	r2, [r3, #8]
    SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |  /* Set processor clock */
20006b7a:	4b08      	ldr	r3, [pc, #32]	@ (20006b9c <HAL_InitTick+0x5c>)
20006b7c:	2205      	movs	r2, #5
20006b7e:	601a      	str	r2, [r3, #0]
                     SysTick_CTRL_ENABLE_Msk;      /* Enable SysTick Timer */
    retr = HAL_OK;
20006b80:	2300      	movs	r3, #0
20006b82:	73fb      	strb	r3, [r7, #15]
  }
  return retr;
20006b84:	7bfb      	ldrb	r3, [r7, #15]
}
20006b86:	4618      	mov	r0, r3
20006b88:	3714      	adds	r7, #20
20006b8a:	46bd      	mov	sp, r7
20006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
20006b90:	4770      	bx	lr
20006b92:	bf00      	nop
20006b94:	20000218 	.word	0x20000218
20006b98:	20000210 	.word	0x20000210
20006b9c:	e000e010 	.word	0xe000e010

20006ba0 <HAL_GetTick>:
  * @note The function is an override of the HAL function to increment the
  *       tick on a count flag event.
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
20006ba0:	b480      	push	{r7}
20006ba2:	af00      	add	r7, sp, #0
  if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == SysTick_CTRL_COUNTFLAG_Msk)
20006ba4:	4b09      	ldr	r3, [pc, #36]	@ (20006bcc <HAL_GetTick+0x2c>)
20006ba6:	681b      	ldr	r3, [r3, #0]
20006ba8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20006bac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20006bb0:	d104      	bne.n	20006bbc <HAL_GetTick+0x1c>
  {
    uwTick++;
20006bb2:	4b07      	ldr	r3, [pc, #28]	@ (20006bd0 <HAL_GetTick+0x30>)
20006bb4:	681b      	ldr	r3, [r3, #0]
20006bb6:	3301      	adds	r3, #1
20006bb8:	4a05      	ldr	r2, [pc, #20]	@ (20006bd0 <HAL_GetTick+0x30>)
20006bba:	6013      	str	r3, [r2, #0]
  }
  return uwTick;
20006bbc:	4b04      	ldr	r3, [pc, #16]	@ (20006bd0 <HAL_GetTick+0x30>)
20006bbe:	681b      	ldr	r3, [r3, #0]
}
20006bc0:	4618      	mov	r0, r3
20006bc2:	46bd      	mov	sp, r7
20006bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
20006bc8:	4770      	bx	lr
20006bca:	bf00      	nop
20006bcc:	e000e010 	.word	0xe000e010
20006bd0:	24020110 	.word	0x24020110

20006bd4 <EXTMEM_Init>:
  * @param MemId Memory identifier.
  * @param ClockInput Clock input value for the memory.
  * @retval EXTMEM_StatusTypeDef Status of the operation.
  */
EXTMEM_StatusTypeDef EXTMEM_Init(uint32_t MemId, uint32_t ClockInput)
{
20006bd4:	b580      	push	{r7, lr}
20006bd6:	b084      	sub	sp, #16
20006bd8:	af00      	add	r7, sp, #0
20006bda:	6078      	str	r0, [r7, #4]
20006bdc:	6039      	str	r1, [r7, #0]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
20006bde:	23fb      	movs	r3, #251	@ 0xfb
20006be0:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL();

  /* Check the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
20006be2:	687b      	ldr	r3, [r7, #4]
20006be4:	2b00      	cmp	r3, #0
20006be6:	d12f      	bne.n	20006c48 <EXTMEM_Init+0x74>
  {
    retr = EXTMEM_OK;
20006be8:	2300      	movs	r3, #0
20006bea:	73fb      	strb	r3, [r7, #15]

    /* Check type of EXTMEM driver used to access memory */
    switch (extmem_list_config[MemId].MemType)
20006bec:	4a19      	ldr	r2, [pc, #100]	@ (20006c54 <EXTMEM_Init+0x80>)
20006bee:	687b      	ldr	r3, [r7, #4]
20006bf0:	21ac      	movs	r1, #172	@ 0xac
20006bf2:	fb01 f303 	mul.w	r3, r1, r3
20006bf6:	4413      	add	r3, r2
20006bf8:	781b      	ldrb	r3, [r3, #0]
20006bfa:	2b00      	cmp	r3, #0
20006bfc:	d120      	bne.n	20006c40 <EXTMEM_Init+0x6c>
    {
#if EXTMEM_DRIVER_NOR_SFDP == 1
      case EXTMEM_NOR_SFDP:
      {
        /* Initialize the memory using NOR SFDP driver */
        if (EXTMEM_DRIVER_NOR_SFDP_OK != EXTMEM_DRIVER_NOR_SFDP_Init(extmem_list_config[MemId].Handle,
20006bfe:	4a15      	ldr	r2, [pc, #84]	@ (20006c54 <EXTMEM_Init+0x80>)
20006c00:	687b      	ldr	r3, [r7, #4]
20006c02:	21ac      	movs	r1, #172	@ 0xac
20006c04:	fb01 f303 	mul.w	r3, r1, r3
20006c08:	4413      	add	r3, r2
20006c0a:	3304      	adds	r3, #4
20006c0c:	6818      	ldr	r0, [r3, #0]
20006c0e:	4a11      	ldr	r2, [pc, #68]	@ (20006c54 <EXTMEM_Init+0x80>)
20006c10:	687b      	ldr	r3, [r7, #4]
20006c12:	21ac      	movs	r1, #172	@ 0xac
20006c14:	fb01 f303 	mul.w	r3, r1, r3
20006c18:	4413      	add	r3, r2
20006c1a:	3308      	adds	r3, #8
20006c1c:	7819      	ldrb	r1, [r3, #0]
20006c1e:	687b      	ldr	r3, [r7, #4]
20006c20:	22ac      	movs	r2, #172	@ 0xac
20006c22:	fb02 f303 	mul.w	r3, r2, r3
20006c26:	3308      	adds	r3, #8
20006c28:	4a0a      	ldr	r2, [pc, #40]	@ (20006c54 <EXTMEM_Init+0x80>)
20006c2a:	4413      	add	r3, r2
20006c2c:	3304      	adds	r3, #4
20006c2e:	683a      	ldr	r2, [r7, #0]
20006c30:	f002 fc56 	bl	200094e0 <EXTMEM_DRIVER_NOR_SFDP_Init>
20006c34:	4603      	mov	r3, r0
20006c36:	2b00      	cmp	r3, #0
20006c38:	d005      	beq.n	20006c46 <EXTMEM_Init+0x72>
                                                                     extmem_list_config[MemId].ConfigType,
                                                                     ClockInput,
                                                                     &extmem_list_config[MemId].NorSfdpObject))
        {
          retr = EXTMEM_ERROR_DRIVER;
20006c3a:	23fd      	movs	r3, #253	@ 0xfd
20006c3c:	73fb      	strb	r3, [r7, #15]
        }
        break;
20006c3e:	e002      	b.n	20006c46 <EXTMEM_Init+0x72>
#endif /* EXTMEM_DRIVER_USER == 1 */
      /* Unknown type of EXTMEM driver */
      default:
      {
        EXTMEM_DEBUG("\terror : unknown memory type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
20006c40:	23fe      	movs	r3, #254	@ 0xfe
20006c42:	73fb      	strb	r3, [r7, #15]
        break;
20006c44:	e000      	b.n	20006c48 <EXTMEM_Init+0x74>
        break;
20006c46:	bf00      	nop
      }
    }
  }
  return retr;
20006c48:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
20006c4c:	4618      	mov	r0, r3
20006c4e:	3710      	adds	r7, #16
20006c50:	46bd      	mov	sp, r7
20006c52:	bd80      	pop	{r7, pc}
20006c54:	24020128 	.word	0x24020128

20006c58 <EXTMEM_Write>:
  * @param Data Pointer to buffer containing data to be written.
  * @param Size Number of bytes to write.
  * @retval EXTMEM_StatusTypeDef Status of the operation.
  */
EXTMEM_StatusTypeDef EXTMEM_Write(uint32_t MemId, uint32_t Address, const uint8_t *Data, uint32_t Size)
{
20006c58:	b580      	push	{r7, lr}
20006c5a:	b086      	sub	sp, #24
20006c5c:	af00      	add	r7, sp, #0
20006c5e:	60f8      	str	r0, [r7, #12]
20006c60:	60b9      	str	r1, [r7, #8]
20006c62:	607a      	str	r2, [r7, #4]
20006c64:	603b      	str	r3, [r7, #0]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
20006c66:	23fb      	movs	r3, #251	@ 0xfb
20006c68:	75fb      	strb	r3, [r7, #23]
  EXTMEM_FUNC_CALL()

  /* Check the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
20006c6a:	68fb      	ldr	r3, [r7, #12]
20006c6c:	2b00      	cmp	r3, #0
20006c6e:	d121      	bne.n	20006cb4 <EXTMEM_Write+0x5c>
  {
    retr = EXTMEM_OK;
20006c70:	2300      	movs	r3, #0
20006c72:	75fb      	strb	r3, [r7, #23]

    /* Check type of EXTMEM driver used to access memory */
    switch (extmem_list_config[MemId].MemType)
20006c74:	4a12      	ldr	r2, [pc, #72]	@ (20006cc0 <EXTMEM_Write+0x68>)
20006c76:	68fb      	ldr	r3, [r7, #12]
20006c78:	21ac      	movs	r1, #172	@ 0xac
20006c7a:	fb01 f303 	mul.w	r3, r1, r3
20006c7e:	4413      	add	r3, r2
20006c80:	781b      	ldrb	r3, [r3, #0]
20006c82:	2b00      	cmp	r3, #0
20006c84:	d112      	bne.n	20006cac <EXTMEM_Write+0x54>
    {
#if EXTMEM_DRIVER_NOR_SFDP == 1
      case EXTMEM_NOR_SFDP:
      {
        /* Perform the Write operation using the NOR SFDP driver */
        if (EXTMEM_DRIVER_NOR_SFDP_OK != EXTMEM_DRIVER_NOR_SFDP_Write(&extmem_list_config[MemId].NorSfdpObject,
20006c86:	68fb      	ldr	r3, [r7, #12]
20006c88:	22ac      	movs	r2, #172	@ 0xac
20006c8a:	fb02 f303 	mul.w	r3, r2, r3
20006c8e:	3308      	adds	r3, #8
20006c90:	4a0b      	ldr	r2, [pc, #44]	@ (20006cc0 <EXTMEM_Write+0x68>)
20006c92:	4413      	add	r3, r2
20006c94:	1d18      	adds	r0, r3, #4
20006c96:	683b      	ldr	r3, [r7, #0]
20006c98:	687a      	ldr	r2, [r7, #4]
20006c9a:	68b9      	ldr	r1, [r7, #8]
20006c9c:	f002 fcd4 	bl	20009648 <EXTMEM_DRIVER_NOR_SFDP_Write>
20006ca0:	4603      	mov	r3, r0
20006ca2:	2b00      	cmp	r3, #0
20006ca4:	d005      	beq.n	20006cb2 <EXTMEM_Write+0x5a>
                                                                      Address, Data, Size))
        {
          retr = EXTMEM_ERROR_DRIVER;
20006ca6:	23fd      	movs	r3, #253	@ 0xfd
20006ca8:	75fb      	strb	r3, [r7, #23]
        }
        break;
20006caa:	e002      	b.n	20006cb2 <EXTMEM_Write+0x5a>
#endif /* EXTMEM_DRIVER_USER == 1 */
      /* Unknown type of EXTMEM driver */
      default:
      {
        EXTMEM_DEBUG("\terror : unknown memory type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
20006cac:	23fe      	movs	r3, #254	@ 0xfe
20006cae:	75fb      	strb	r3, [r7, #23]
        break;
20006cb0:	e000      	b.n	20006cb4 <EXTMEM_Write+0x5c>
        break;
20006cb2:	bf00      	nop
      }
    }
  }
  return retr;
20006cb4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
20006cb8:	4618      	mov	r0, r3
20006cba:	3718      	adds	r7, #24
20006cbc:	46bd      	mov	sp, r7
20006cbe:	bd80      	pop	{r7, pc}
20006cc0:	24020128 	.word	0x24020128

20006cc4 <EXTMEM_EraseSector>:
  * @param Address Address in memory to start erase operation.
  * @param Size Number of bytes to erase.
  * @retval EXTMEM_StatusTypeDef Status of the operation.
  */
EXTMEM_StatusTypeDef EXTMEM_EraseSector(uint32_t MemId, uint32_t Address, uint32_t Size)
{
20006cc4:	b580      	push	{r7, lr}
20006cc6:	b08a      	sub	sp, #40	@ 0x28
20006cc8:	af00      	add	r7, sp, #0
20006cca:	60f8      	str	r0, [r7, #12]
20006ccc:	60b9      	str	r1, [r7, #8]
20006cce:	607a      	str	r2, [r7, #4]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
20006cd0:	23fb      	movs	r3, #251	@ 0xfb
20006cd2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  EXTMEM_FUNC_CALL()

  /* Check the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
20006cd6:	68fb      	ldr	r3, [r7, #12]
20006cd8:	2b00      	cmp	r3, #0
20006cda:	f040 80cc 	bne.w	20006e76 <EXTMEM_EraseSector+0x1b2>
  {
    retr = EXTMEM_OK;
20006cde:	2300      	movs	r3, #0
20006ce0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check type of EXTMEM driver used to access memory */
    switch (extmem_list_config[MemId].MemType)
20006ce4:	4a67      	ldr	r2, [pc, #412]	@ (20006e84 <EXTMEM_EraseSector+0x1c0>)
20006ce6:	68fb      	ldr	r3, [r7, #12]
20006ce8:	21ac      	movs	r1, #172	@ 0xac
20006cea:	fb01 f303 	mul.w	r3, r1, r3
20006cee:	4413      	add	r3, r2
20006cf0:	781b      	ldrb	r3, [r3, #0]
20006cf2:	2b00      	cmp	r3, #0
20006cf4:	f040 80bb 	bne.w	20006e6e <EXTMEM_EraseSector+0x1aa>
    {
#if EXTMEM_DRIVER_NOR_SFDP == 1
      case EXTMEM_NOR_SFDP:
      {
        /* Perform the Sector Erase operation using the NOR SFDP driver */
        const EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *const object = &extmem_list_config[MemId].NorSfdpObject;
20006cf8:	68fb      	ldr	r3, [r7, #12]
20006cfa:	22ac      	movs	r2, #172	@ 0xac
20006cfc:	fb02 f303 	mul.w	r3, r2, r3
20006d00:	3308      	adds	r3, #8
20006d02:	4a60      	ldr	r2, [pc, #384]	@ (20006e84 <EXTMEM_EraseSector+0x1c0>)
20006d04:	4413      	add	r3, r2
20006d06:	3304      	adds	r3, #4
20006d08:	617b      	str	r3, [r7, #20]
        EXTMEM_DRIVER_NOR_SFDP_SectorTypeTypeDef sector_type = EXTMEM_DRIVER_NOR_SFDP_SECTOR_TYPE1;
20006d0a:	2300      	movs	r3, #0
20006d0c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        uint32_t local_address = Address;
20006d10:	68bb      	ldr	r3, [r7, #8]
20006d12:	623b      	str	r3, [r7, #32]
        uint32_t local_size = Size;
20006d14:	687b      	ldr	r3, [r7, #4]
20006d16:	61fb      	str	r3, [r7, #28]
        uint32_t sector_size = (uint32_t)1u << object->sfdp_private.DriverInfo.EraseType4Size;
20006d18:	697b      	ldr	r3, [r7, #20]
20006d1a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
20006d1e:	461a      	mov	r2, r3
20006d20:	2301      	movs	r3, #1
20006d22:	4093      	lsls	r3, r2
20006d24:	61bb      	str	r3, [r7, #24]

        while (local_size != 0u)
20006d26:	e09d      	b.n	20006e64 <EXTMEM_EraseSector+0x1a0>
        {
          /* if address is a modulo a sector size if sector  */
          if ((object->sfdp_private.DriverInfo.EraseType4Size != 0u)
20006d28:	697b      	ldr	r3, [r7, #20]
20006d2a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
20006d2e:	2b00      	cmp	r3, #0
20006d30:	d011      	beq.n	20006d56 <EXTMEM_EraseSector+0x92>
              && (local_size >= sector_size)
20006d32:	69fa      	ldr	r2, [r7, #28]
20006d34:	69bb      	ldr	r3, [r7, #24]
20006d36:	429a      	cmp	r2, r3
20006d38:	d30d      	bcc.n	20006d56 <EXTMEM_EraseSector+0x92>
              && ((local_address % sector_size) == 0u))
20006d3a:	6a3b      	ldr	r3, [r7, #32]
20006d3c:	69ba      	ldr	r2, [r7, #24]
20006d3e:	fbb3 f2f2 	udiv	r2, r3, r2
20006d42:	69b9      	ldr	r1, [r7, #24]
20006d44:	fb01 f202 	mul.w	r2, r1, r2
20006d48:	1a9b      	subs	r3, r3, r2
20006d4a:	2b00      	cmp	r3, #0
20006d4c:	d103      	bne.n	20006d56 <EXTMEM_EraseSector+0x92>
          {
            sector_type = EXTMEM_DRIVER_NOR_SFDP_SECTOR_TYPE4;
20006d4e:	2303      	movs	r3, #3
20006d50:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
20006d54:	e058      	b.n	20006e08 <EXTMEM_EraseSector+0x144>
          }
          else
          {
            sector_size = (uint32_t)1u << object->sfdp_private.DriverInfo.EraseType3Size;
20006d56:	697b      	ldr	r3, [r7, #20]
20006d58:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
20006d5c:	461a      	mov	r2, r3
20006d5e:	2301      	movs	r3, #1
20006d60:	4093      	lsls	r3, r2
20006d62:	61bb      	str	r3, [r7, #24]
            if ((object->sfdp_private.DriverInfo.EraseType3Size != 0u)
20006d64:	697b      	ldr	r3, [r7, #20]
20006d66:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
20006d6a:	2b00      	cmp	r3, #0
20006d6c:	d011      	beq.n	20006d92 <EXTMEM_EraseSector+0xce>
                && (local_size >= sector_size)
20006d6e:	69fa      	ldr	r2, [r7, #28]
20006d70:	69bb      	ldr	r3, [r7, #24]
20006d72:	429a      	cmp	r2, r3
20006d74:	d30d      	bcc.n	20006d92 <EXTMEM_EraseSector+0xce>
                && ((local_address % sector_size) == 0u))
20006d76:	6a3b      	ldr	r3, [r7, #32]
20006d78:	69ba      	ldr	r2, [r7, #24]
20006d7a:	fbb3 f2f2 	udiv	r2, r3, r2
20006d7e:	69b9      	ldr	r1, [r7, #24]
20006d80:	fb01 f202 	mul.w	r2, r1, r2
20006d84:	1a9b      	subs	r3, r3, r2
20006d86:	2b00      	cmp	r3, #0
20006d88:	d103      	bne.n	20006d92 <EXTMEM_EraseSector+0xce>
            {
              sector_type = EXTMEM_DRIVER_NOR_SFDP_SECTOR_TYPE3;
20006d8a:	2302      	movs	r3, #2
20006d8c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
20006d90:	e03a      	b.n	20006e08 <EXTMEM_EraseSector+0x144>
            }
            else
            {
              sector_size = (uint32_t)1u << object->sfdp_private.DriverInfo.EraseType2Size;
20006d92:	697b      	ldr	r3, [r7, #20]
20006d94:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
20006d98:	461a      	mov	r2, r3
20006d9a:	2301      	movs	r3, #1
20006d9c:	4093      	lsls	r3, r2
20006d9e:	61bb      	str	r3, [r7, #24]
              if ((object->sfdp_private.DriverInfo.EraseType2Size != 0u)
20006da0:	697b      	ldr	r3, [r7, #20]
20006da2:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
20006da6:	2b00      	cmp	r3, #0
20006da8:	d011      	beq.n	20006dce <EXTMEM_EraseSector+0x10a>
                  && (local_size >= sector_size)
20006daa:	69fa      	ldr	r2, [r7, #28]
20006dac:	69bb      	ldr	r3, [r7, #24]
20006dae:	429a      	cmp	r2, r3
20006db0:	d30d      	bcc.n	20006dce <EXTMEM_EraseSector+0x10a>
                  && ((local_address % sector_size) == 0u))
20006db2:	6a3b      	ldr	r3, [r7, #32]
20006db4:	69ba      	ldr	r2, [r7, #24]
20006db6:	fbb3 f2f2 	udiv	r2, r3, r2
20006dba:	69b9      	ldr	r1, [r7, #24]
20006dbc:	fb01 f202 	mul.w	r2, r1, r2
20006dc0:	1a9b      	subs	r3, r3, r2
20006dc2:	2b00      	cmp	r3, #0
20006dc4:	d103      	bne.n	20006dce <EXTMEM_EraseSector+0x10a>
              {
                sector_type = EXTMEM_DRIVER_NOR_SFDP_SECTOR_TYPE2;
20006dc6:	2301      	movs	r3, #1
20006dc8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
20006dcc:	e01c      	b.n	20006e08 <EXTMEM_EraseSector+0x144>
              }
              else
              {
                sector_size = (uint32_t)1u << object->sfdp_private.DriverInfo.EraseType1Size;
20006dce:	697b      	ldr	r3, [r7, #20]
20006dd0:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
20006dd4:	461a      	mov	r2, r3
20006dd6:	2301      	movs	r3, #1
20006dd8:	4093      	lsls	r3, r2
20006dda:	61bb      	str	r3, [r7, #24]
                if ((object->sfdp_private.DriverInfo.EraseType1Size != 0u)
20006ddc:	697b      	ldr	r3, [r7, #20]
20006dde:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
20006de2:	2b00      	cmp	r3, #0
20006de4:	d00d      	beq.n	20006e02 <EXTMEM_EraseSector+0x13e>
                    && ((local_address % sector_size) == 0u))
20006de6:	6a3b      	ldr	r3, [r7, #32]
20006de8:	69ba      	ldr	r2, [r7, #24]
20006dea:	fbb3 f2f2 	udiv	r2, r3, r2
20006dee:	69b9      	ldr	r1, [r7, #24]
20006df0:	fb01 f202 	mul.w	r2, r1, r2
20006df4:	1a9b      	subs	r3, r3, r2
20006df6:	2b00      	cmp	r3, #0
20006df8:	d103      	bne.n	20006e02 <EXTMEM_EraseSector+0x13e>
                {
                  sector_type = EXTMEM_DRIVER_NOR_SFDP_SECTOR_TYPE1;
20006dfa:	2300      	movs	r3, #0
20006dfc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
20006e00:	e002      	b.n	20006e08 <EXTMEM_EraseSector+0x144>
                }
                else
                {
                  retr = EXTMEM_ERROR_SECTOR_SIZE;
20006e02:	23fc      	movs	r3, #252	@ 0xfc
20006e04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                }
              }
            }
          }

          if (retr == EXTMEM_OK)
20006e08:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
20006e0c:	2b00      	cmp	r3, #0
20006e0e:	d113      	bne.n	20006e38 <EXTMEM_EraseSector+0x174>
          {
            if (EXTMEM_DRIVER_NOR_SFDP_OK !=
                EXTMEM_DRIVER_NOR_SFDP_SectorErase(&extmem_list_config[MemId].NorSfdpObject,
20006e10:	68fb      	ldr	r3, [r7, #12]
20006e12:	22ac      	movs	r2, #172	@ 0xac
20006e14:	fb02 f303 	mul.w	r3, r2, r3
20006e18:	3308      	adds	r3, #8
20006e1a:	4a1a      	ldr	r2, [pc, #104]	@ (20006e84 <EXTMEM_EraseSector+0x1c0>)
20006e1c:	4413      	add	r3, r2
20006e1e:	3304      	adds	r3, #4
20006e20:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
20006e24:	6a39      	ldr	r1, [r7, #32]
20006e26:	4618      	mov	r0, r3
20006e28:	f002 fcd4 	bl	200097d4 <EXTMEM_DRIVER_NOR_SFDP_SectorErase>
20006e2c:	4603      	mov	r3, r0
            if (EXTMEM_DRIVER_NOR_SFDP_OK !=
20006e2e:	2b00      	cmp	r3, #0
20006e30:	d002      	beq.n	20006e38 <EXTMEM_EraseSector+0x174>
                                                   local_address, sector_type))
            {
              retr = EXTMEM_ERROR_DRIVER;
20006e32:	23fd      	movs	r3, #253	@ 0xfd
20006e34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
          }

          if (retr != EXTMEM_OK)
20006e38:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
20006e3c:	2b00      	cmp	r3, #0
20006e3e:	d002      	beq.n	20006e46 <EXTMEM_EraseSector+0x182>
          {
            local_size = 0u;
20006e40:	2300      	movs	r3, #0
20006e42:	61fb      	str	r3, [r7, #28]
20006e44:	e00e      	b.n	20006e64 <EXTMEM_EraseSector+0x1a0>
          }
          else
          {
            local_address = local_address + sector_size;
20006e46:	6a3a      	ldr	r2, [r7, #32]
20006e48:	69bb      	ldr	r3, [r7, #24]
20006e4a:	4413      	add	r3, r2
20006e4c:	623b      	str	r3, [r7, #32]
            if (sector_size > local_size)
20006e4e:	69ba      	ldr	r2, [r7, #24]
20006e50:	69fb      	ldr	r3, [r7, #28]
20006e52:	429a      	cmp	r2, r3
20006e54:	d902      	bls.n	20006e5c <EXTMEM_EraseSector+0x198>
            {
              local_size = 0u;
20006e56:	2300      	movs	r3, #0
20006e58:	61fb      	str	r3, [r7, #28]
20006e5a:	e003      	b.n	20006e64 <EXTMEM_EraseSector+0x1a0>
            }
            else
            {
              local_size = local_size - sector_size;
20006e5c:	69fa      	ldr	r2, [r7, #28]
20006e5e:	69bb      	ldr	r3, [r7, #24]
20006e60:	1ad3      	subs	r3, r2, r3
20006e62:	61fb      	str	r3, [r7, #28]
        while (local_size != 0u)
20006e64:	69fb      	ldr	r3, [r7, #28]
20006e66:	2b00      	cmp	r3, #0
20006e68:	f47f af5e 	bne.w	20006d28 <EXTMEM_EraseSector+0x64>
            }
          }
        }
        break;
20006e6c:	e003      	b.n	20006e76 <EXTMEM_EraseSector+0x1b2>
#endif /* EXTMEM_DRIVER_USER == 1 */
      /* Unknown type of EXTMEM driver */
      default:
      {
        EXTMEM_DEBUG("\terror : unknown memory type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
20006e6e:	23fe      	movs	r3, #254	@ 0xfe
20006e70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        break;
20006e74:	bf00      	nop
      }
    }
  }
  return retr;
20006e76:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
20006e7a:	4618      	mov	r0, r3
20006e7c:	3728      	adds	r7, #40	@ 0x28
20006e7e:	46bd      	mov	sp, r7
20006e80:	bd80      	pop	{r7, pc}
20006e82:	bf00      	nop
20006e84:	24020128 	.word	0x24020128

20006e88 <EXTMEM_EraseAll>:
  * @brief Erases all sectors in the external memory.
  * @param MemId Memory identifier.
  * @retval EXTMEM_StatusTypeDef Status of the operation.
  */
EXTMEM_StatusTypeDef EXTMEM_EraseAll(uint32_t MemId)
{
20006e88:	b580      	push	{r7, lr}
20006e8a:	b084      	sub	sp, #16
20006e8c:	af00      	add	r7, sp, #0
20006e8e:	6078      	str	r0, [r7, #4]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
20006e90:	23fb      	movs	r3, #251	@ 0xfb
20006e92:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL()

  /* Check the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
20006e94:	687b      	ldr	r3, [r7, #4]
20006e96:	2b00      	cmp	r3, #0
20006e98:	d11f      	bne.n	20006eda <EXTMEM_EraseAll+0x52>
  {
    retr = EXTMEM_OK;
20006e9a:	2300      	movs	r3, #0
20006e9c:	73fb      	strb	r3, [r7, #15]

    /* Check type of EXTMEM driver used to access memory */
    switch (extmem_list_config[MemId].MemType)
20006e9e:	4a12      	ldr	r2, [pc, #72]	@ (20006ee8 <EXTMEM_EraseAll+0x60>)
20006ea0:	687b      	ldr	r3, [r7, #4]
20006ea2:	21ac      	movs	r1, #172	@ 0xac
20006ea4:	fb01 f303 	mul.w	r3, r1, r3
20006ea8:	4413      	add	r3, r2
20006eaa:	781b      	ldrb	r3, [r3, #0]
20006eac:	2b00      	cmp	r3, #0
20006eae:	d110      	bne.n	20006ed2 <EXTMEM_EraseAll+0x4a>
    {
#if EXTMEM_DRIVER_NOR_SFDP == 1
      case EXTMEM_NOR_SFDP:
      {
        /* Perform the Mass Erase operation using the NOR SFDP driver */
        if (EXTMEM_DRIVER_NOR_SFDP_OK != EXTMEM_DRIVER_NOR_SFDP_MassErase(&extmem_list_config[MemId].NorSfdpObject))
20006eb0:	687b      	ldr	r3, [r7, #4]
20006eb2:	22ac      	movs	r2, #172	@ 0xac
20006eb4:	fb02 f303 	mul.w	r3, r2, r3
20006eb8:	3308      	adds	r3, #8
20006eba:	4a0b      	ldr	r2, [pc, #44]	@ (20006ee8 <EXTMEM_EraseAll+0x60>)
20006ebc:	4413      	add	r3, r2
20006ebe:	3304      	adds	r3, #4
20006ec0:	4618      	mov	r0, r3
20006ec2:	f002 fc49 	bl	20009758 <EXTMEM_DRIVER_NOR_SFDP_MassErase>
20006ec6:	4603      	mov	r3, r0
20006ec8:	2b00      	cmp	r3, #0
20006eca:	d005      	beq.n	20006ed8 <EXTMEM_EraseAll+0x50>
        {
          retr = EXTMEM_ERROR_DRIVER;
20006ecc:	23fd      	movs	r3, #253	@ 0xfd
20006ece:	73fb      	strb	r3, [r7, #15]
        }
        break;
20006ed0:	e002      	b.n	20006ed8 <EXTMEM_EraseAll+0x50>
#endif /* EXTMEM_DRIVER_USER == 1 */
      /* Unknown type of EXTMEM driver */
      default:
      {
        EXTMEM_DEBUG("\terror : unknown memory type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
20006ed2:	23fe      	movs	r3, #254	@ 0xfe
20006ed4:	73fb      	strb	r3, [r7, #15]
        break;
20006ed6:	e000      	b.n	20006eda <EXTMEM_EraseAll+0x52>
        break;
20006ed8:	bf00      	nop
      }
    }
  }
  return retr;
20006eda:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
20006ede:	4618      	mov	r0, r3
20006ee0:	3710      	adds	r7, #16
20006ee2:	46bd      	mov	sp, r7
20006ee4:	bd80      	pop	{r7, pc}
20006ee6:	bf00      	nop
20006ee8:	24020128 	.word	0x24020128

20006eec <EXTMEM_MemoryMappedMode>:
  * @param MemId Memory identifier.
  * @param State Enable or disable state (@ref EXTMEM_StateTypeDef).
  * @retval EXTMEM_StatusTypeDef Status of the operation.
  */
EXTMEM_StatusTypeDef EXTMEM_MemoryMappedMode(uint32_t MemId, EXTMEM_StateTypeDef State)
{
20006eec:	b580      	push	{r7, lr}
20006eee:	b084      	sub	sp, #16
20006ef0:	af00      	add	r7, sp, #0
20006ef2:	6078      	str	r0, [r7, #4]
20006ef4:	460b      	mov	r3, r1
20006ef6:	70fb      	strb	r3, [r7, #3]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
20006ef8:	23fb      	movs	r3, #251	@ 0xfb
20006efa:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL();

  /* Check the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
20006efc:	687b      	ldr	r3, [r7, #4]
20006efe:	2b00      	cmp	r3, #0
20006f00:	d133      	bne.n	20006f6a <EXTMEM_MemoryMappedMode+0x7e>
  {
    retr = EXTMEM_OK;
20006f02:	2300      	movs	r3, #0
20006f04:	73fb      	strb	r3, [r7, #15]

    /* Check type of EXTMEM driver used to access memory */
    switch (extmem_list_config[MemId].MemType)
20006f06:	4a1c      	ldr	r2, [pc, #112]	@ (20006f78 <EXTMEM_MemoryMappedMode+0x8c>)
20006f08:	687b      	ldr	r3, [r7, #4]
20006f0a:	21ac      	movs	r1, #172	@ 0xac
20006f0c:	fb01 f303 	mul.w	r3, r1, r3
20006f10:	4413      	add	r3, r2
20006f12:	781b      	ldrb	r3, [r3, #0]
20006f14:	2b00      	cmp	r3, #0
20006f16:	d124      	bne.n	20006f62 <EXTMEM_MemoryMappedMode+0x76>
    {
#if EXTMEM_DRIVER_NOR_SFDP == 1
      case EXTMEM_NOR_SFDP:
      {
        /* Perform the memory Map operation using the NOR SFDP driver */
        if (EXTMEM_ENABLE == State)
20006f18:	78fb      	ldrb	r3, [r7, #3]
20006f1a:	2b00      	cmp	r3, #0
20006f1c:	d110      	bne.n	20006f40 <EXTMEM_MemoryMappedMode+0x54>
        {
          /* Start the memory mapped mode */
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
              EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode(&extmem_list_config[MemId].NorSfdpObject))
20006f1e:	687b      	ldr	r3, [r7, #4]
20006f20:	22ac      	movs	r2, #172	@ 0xac
20006f22:	fb02 f303 	mul.w	r3, r2, r3
20006f26:	3308      	adds	r3, #8
20006f28:	4a13      	ldr	r2, [pc, #76]	@ (20006f78 <EXTMEM_MemoryMappedMode+0x8c>)
20006f2a:	4413      	add	r3, r2
20006f2c:	3304      	adds	r3, #4
20006f2e:	4618      	mov	r0, r3
20006f30:	f002 fce0 	bl	200098f4 <EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode>
20006f34:	4603      	mov	r3, r0
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
20006f36:	2b00      	cmp	r3, #0
20006f38:	d016      	beq.n	20006f68 <EXTMEM_MemoryMappedMode+0x7c>
          {
            return EXTMEM_ERROR_DRIVER;
20006f3a:	f06f 0302 	mvn.w	r3, #2
20006f3e:	e016      	b.n	20006f6e <EXTMEM_MemoryMappedMode+0x82>
        }
        else
        {
          /* Stop the memory mapped mode */
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
              EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode(&extmem_list_config[MemId].NorSfdpObject))
20006f40:	687b      	ldr	r3, [r7, #4]
20006f42:	22ac      	movs	r2, #172	@ 0xac
20006f44:	fb02 f303 	mul.w	r3, r2, r3
20006f48:	3308      	adds	r3, #8
20006f4a:	4a0b      	ldr	r2, [pc, #44]	@ (20006f78 <EXTMEM_MemoryMappedMode+0x8c>)
20006f4c:	4413      	add	r3, r2
20006f4e:	3304      	adds	r3, #4
20006f50:	4618      	mov	r0, r3
20006f52:	f002 fcf0 	bl	20009936 <EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode>
20006f56:	4603      	mov	r3, r0
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
20006f58:	2b00      	cmp	r3, #0
20006f5a:	d005      	beq.n	20006f68 <EXTMEM_MemoryMappedMode+0x7c>
          {
            return EXTMEM_ERROR_DRIVER;
20006f5c:	f06f 0302 	mvn.w	r3, #2
20006f60:	e005      	b.n	20006f6e <EXTMEM_MemoryMappedMode+0x82>
#endif /* EXTMEM_DRIVER_SDCARD == 1 */
      /* Unknown type of EXTMEM driver */
      default:
      {
        EXTMEM_DEBUG("\terror : unknown memory type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
20006f62:	23fe      	movs	r3, #254	@ 0xfe
20006f64:	73fb      	strb	r3, [r7, #15]
        break;
20006f66:	e000      	b.n	20006f6a <EXTMEM_MemoryMappedMode+0x7e>
        break;
20006f68:	bf00      	nop
      }
    }
  }
  return retr;
20006f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
20006f6e:	4618      	mov	r0, r3
20006f70:	3710      	adds	r7, #16
20006f72:	46bd      	mov	sp, r7
20006f74:	bd80      	pop	{r7, pc}
20006f76:	bf00      	nop
20006f78:	24020128 	.word	0x24020128

20006f7c <SAL_XSPI_SetClock>:
  * @param ClockReal Pointer on the value of the real clock used
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_SetClock(SAL_XSPI_ObjectTypeDef *SalXspi, uint32_t ClockIn, uint32_t ClockRequested,
                                    uint32_t *ClockReal)
{
20006f7c:	b480      	push	{r7}
20006f7e:	b087      	sub	sp, #28
20006f80:	af00      	add	r7, sp, #0
20006f82:	60f8      	str	r0, [r7, #12]
20006f84:	60b9      	str	r1, [r7, #8]
20006f86:	607a      	str	r2, [r7, #4]
20006f88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef retr = HAL_OK;
20006f8a:	2300      	movs	r3, #0
20006f8c:	75fb      	strb	r3, [r7, #23]
  uint32_t divider;

  if (ClockRequested == 0u)
20006f8e:	687b      	ldr	r3, [r7, #4]
20006f90:	2b00      	cmp	r3, #0
20006f92:	d102      	bne.n	20006f9a <SAL_XSPI_SetClock+0x1e>
  {
    retr = HAL_ERROR;
20006f94:	2301      	movs	r3, #1
20006f96:	75fb      	strb	r3, [r7, #23]
20006f98:	e028      	b.n	20006fec <SAL_XSPI_SetClock+0x70>
  }
  else
  {
    divider = (ClockIn / ClockRequested);
20006f9a:	68ba      	ldr	r2, [r7, #8]
20006f9c:	687b      	ldr	r3, [r7, #4]
20006f9e:	fbb2 f3f3 	udiv	r3, r2, r3
20006fa2:	613b      	str	r3, [r7, #16]
    if (divider >= 1u)
20006fa4:	693b      	ldr	r3, [r7, #16]
20006fa6:	2b00      	cmp	r3, #0
20006fa8:	d00d      	beq.n	20006fc6 <SAL_XSPI_SetClock+0x4a>
    {
      *ClockReal = ClockIn / divider;
20006faa:	68ba      	ldr	r2, [r7, #8]
20006fac:	693b      	ldr	r3, [r7, #16]
20006fae:	fbb2 f2f3 	udiv	r2, r2, r3
20006fb2:	683b      	ldr	r3, [r7, #0]
20006fb4:	601a      	str	r2, [r3, #0]
      if (*ClockReal <= ClockRequested)
20006fb6:	683b      	ldr	r3, [r7, #0]
20006fb8:	681b      	ldr	r3, [r3, #0]
20006fba:	687a      	ldr	r2, [r7, #4]
20006fbc:	429a      	cmp	r2, r3
20006fbe:	d302      	bcc.n	20006fc6 <SAL_XSPI_SetClock+0x4a>
      {
        divider--;
20006fc0:	693b      	ldr	r3, [r7, #16]
20006fc2:	3b01      	subs	r3, #1
20006fc4:	613b      	str	r3, [r7, #16]
      }
    }

    /* Real clock calculation */
    *ClockReal = ClockIn / (divider + 1u);
20006fc6:	693b      	ldr	r3, [r7, #16]
20006fc8:	3301      	adds	r3, #1
20006fca:	68ba      	ldr	r2, [r7, #8]
20006fcc:	fbb2 f2f3 	udiv	r2, r2, r3
20006fd0:	683b      	ldr	r3, [r7, #0]
20006fd2:	601a      	str	r2, [r3, #0]
    DEBUG_PARAM_END();
    DEBUG_PARAM_BEGIN();
    DEBUG_PARAM_DATA("::CLKFREQ::");
    DEBUG_PARAM_INTD(*ClockReal);
    DEBUG_PARAM_END();
    MODIFY_REG(SalXspi->hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER, (uint32_t)divider << XSPI_DCR2_PRESCALER_Pos);
20006fd4:	68fb      	ldr	r3, [r7, #12]
20006fd6:	681b      	ldr	r3, [r3, #0]
20006fd8:	681b      	ldr	r3, [r3, #0]
20006fda:	68db      	ldr	r3, [r3, #12]
20006fdc:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
20006fe0:	68fb      	ldr	r3, [r7, #12]
20006fe2:	681b      	ldr	r3, [r3, #0]
20006fe4:	681b      	ldr	r3, [r3, #0]
20006fe6:	693a      	ldr	r2, [r7, #16]
20006fe8:	430a      	orrs	r2, r1
20006fea:	60da      	str	r2, [r3, #12]
  }

  return retr;
20006fec:	7dfb      	ldrb	r3, [r7, #23]
}
20006fee:	4618      	mov	r0, r3
20006ff0:	371c      	adds	r7, #28
20006ff2:	46bd      	mov	sp, r7
20006ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
20006ff8:	4770      	bx	lr

20006ffa <SAL_XSPI_Init>:
  * @param SalXspi SAL XSPI handle
  * @param HALHandle HAl XSPI handle used for memory access
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_Init(SAL_XSPI_ObjectTypeDef *SalXspi, void *HALHandle)
{
20006ffa:	b580      	push	{r7, lr}
20006ffc:	b096      	sub	sp, #88	@ 0x58
20006ffe:	af00      	add	r7, sp, #0
20007000:	6078      	str	r0, [r7, #4]
20007002:	6039      	str	r1, [r7, #0]
  XSPI_RegularCmdTypeDef s_commandbase =
20007004:	f107 030c 	add.w	r3, r7, #12
20007008:	224c      	movs	r2, #76	@ 0x4c
2000700a:	2100      	movs	r1, #0
2000700c:	4618      	mov	r0, r3
2000700e:	f002 fcf3 	bl	200099f8 <memset>
20007012:	235a      	movs	r3, #90	@ 0x5a
20007014:	617b      	str	r3, [r7, #20]
20007016:	2301      	movs	r3, #1
20007018:	61bb      	str	r3, [r7, #24]
2000701a:	f44f 7380 	mov.w	r3, #256	@ 0x100
2000701e:	62bb      	str	r3, [r7, #40]	@ 0x28
20007020:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
20007024:	62fb      	str	r3, [r7, #44]	@ 0x2c
20007026:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
2000702a:	647b      	str	r3, [r7, #68]	@ 0x44
2000702c:	2308      	movs	r3, #8
2000702e:	653b      	str	r3, [r7, #80]	@ 0x50
#if defined(XSPI_CCR_SIOO)
    .SIOOMode = HAL_XSPI_SIOO_INST_EVERY_CMD,
#endif /* XSPI_CCR_SIOO */
  };

  SalXspi->hxspi = (XSPI_HandleTypeDef *)HALHandle;
20007030:	687b      	ldr	r3, [r7, #4]
20007032:	683a      	ldr	r2, [r7, #0]
20007034:	601a      	str	r2, [r3, #0]
  SalXspi->Commandbase = s_commandbase;
20007036:	687b      	ldr	r3, [r7, #4]
20007038:	3304      	adds	r3, #4
2000703a:	f107 010c 	add.w	r1, r7, #12
2000703e:	224c      	movs	r2, #76	@ 0x4c
20007040:	4618      	mov	r0, r3
20007042:	f002 fce1 	bl	20009a08 <memcpy>
  SalXspi->CommandExtension = 0;
20007046:	687b      	ldr	r3, [r7, #4]
20007048:	2200      	movs	r2, #0
2000704a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  SalXspi->PhyLink = PHY_LINK_1S1S1S;
2000704e:	687b      	ldr	r3, [r7, #4]
20007050:	2200      	movs	r2, #0
20007052:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
  HAL_XSPI_RegisterCallback(SalXspi->hxspi, HAL_XSPI_TX_CPLT_CB_ID, SAL_XSPI_CompleteCallback);
  /* Set the error callback */
  HAL_XSPI_RegisterCallback(SalXspi->hxspi, HAL_XSPI_ERROR_CB_ID, SAL_XSPI_ErrorCallback);
#endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */

  return HAL_OK;
20007056:	2300      	movs	r3, #0
}
20007058:	4618      	mov	r0, r3
2000705a:	3758      	adds	r7, #88	@ 0x58
2000705c:	46bd      	mov	sp, r7
2000705e:	bd80      	pop	{r7, pc}

20007060 <SAL_XSPI_MemoryConfig>:
  * @param ParamVal Pointer on the parameter value
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_MemoryConfig(SAL_XSPI_ObjectTypeDef *SalXspi, SAL_XSPI_MemParamTypeTypeDef ParametersType,
                                        void *ParamVal)
{
20007060:	b580      	push	{r7, lr}
20007062:	b098      	sub	sp, #96	@ 0x60
20007064:	af00      	add	r7, sp, #0
20007066:	60f8      	str	r0, [r7, #12]
20007068:	460b      	mov	r3, r1
2000706a:	607a      	str	r2, [r7, #4]
2000706c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef retr = HAL_OK;
2000706e:	2300      	movs	r3, #0
20007070:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  XSPI_RegularCmdTypeDef s_commandbase = SalXspi->Commandbase;
20007074:	68fb      	ldr	r3, [r7, #12]
20007076:	f107 0010 	add.w	r0, r7, #16
2000707a:	3304      	adds	r3, #4
2000707c:	224c      	movs	r2, #76	@ 0x4c
2000707e:	4619      	mov	r1, r3
20007080:	f002 fcc2 	bl	20009a08 <memcpy>

  switch (ParametersType)
20007084:	7afb      	ldrb	r3, [r7, #11]
20007086:	2b04      	cmp	r3, #4
20007088:	f200 812a 	bhi.w	200072e0 <SAL_XSPI_MemoryConfig+0x280>
2000708c:	a201      	add	r2, pc, #4	@ (adr r2, 20007094 <SAL_XSPI_MemoryConfig+0x34>)
2000708e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20007092:	bf00      	nop
20007094:	200070a9 	.word	0x200070a9
20007098:	200072d1 	.word	0x200072d1
2000709c:	200072a3 	.word	0x200072a3
200070a0:	200072e1 	.word	0x200072e1
200070a4:	200072ab 	.word	0x200072ab
  {
    case PARAM_PHY_LINK:
    {
      SalXspi->PhyLink = *((SAL_XSPI_PhysicalLinkTypeDef *)ParamVal);
200070a8:	687b      	ldr	r3, [r7, #4]
200070aa:	781a      	ldrb	r2, [r3, #0]
200070ac:	68fb      	ldr	r3, [r7, #12]
200070ae:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      DEBUG_PARAM_BEGIN();
      DEBUG_PARAM_DATA("::PARAM_PHY_LINK::");
      DEBUG_PARAM_DATA(STR_PHY_LINK(SalXspi->PhyLink));
      switch (SalXspi->PhyLink)
200070b2:	68fb      	ldr	r3, [r7, #12]
200070b4:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
200070b8:	2b0b      	cmp	r3, #11
200070ba:	f200 80ed 	bhi.w	20007298 <SAL_XSPI_MemoryConfig+0x238>
200070be:	a201      	add	r2, pc, #4	@ (adr r2, 200070c4 <SAL_XSPI_MemoryConfig+0x64>)
200070c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200070c4:	200070f5 	.word	0x200070f5
200070c8:	200070f5 	.word	0x200070f5
200070cc:	200070f5 	.word	0x200070f5
200070d0:	200070f5 	.word	0x200070f5
200070d4:	20007125 	.word	0x20007125
200070d8:	20007125 	.word	0x20007125
200070dc:	20007155 	.word	0x20007155
200070e0:	20007189 	.word	0x20007189
200070e4:	200071b9 	.word	0x200071b9
200070e8:	200071ef 	.word	0x200071ef
200070ec:	20007225 	.word	0x20007225
200070f0:	2000725f 	.word	0x2000725f
        case PHY_LINK_1S1D1D:
        case PHY_LINK_1S2S2S:
        case PHY_LINK_1S1S2S:
        case PHY_LINK_1S1S1S:
        {
          s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_1_LINE;
200070f4:	2301      	movs	r3, #1
200070f6:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
200070f8:	2300      	movs	r3, #0
200070fa:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
200070fc:	2300      	movs	r3, #0
200070fe:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode = HAL_XSPI_ADDRESS_1_LINE;
20007100:	f44f 7380 	mov.w	r3, #256	@ 0x100
20007104:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
20007106:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
2000710a:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
2000710c:	2300      	movs	r3, #0
2000710e:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.DataMode = HAL_XSPI_DATA_1_LINE;
20007110:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
20007114:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
20007116:	2300      	movs	r3, #0
20007118:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles = 8;
2000711a:	2308      	movs	r3, #8
2000711c:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
2000711e:	2300      	movs	r3, #0
20007120:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
20007122:	e0bd      	b.n	200072a0 <SAL_XSPI_MemoryConfig+0x240>
        }

        case PHY_LINK_4S4D4D:
        case PHY_LINK_4S4S4S:
        {
          s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_4_LINES;
20007124:	2303      	movs	r3, #3
20007126:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
20007128:	2300      	movs	r3, #0
2000712a:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
2000712c:	2300      	movs	r3, #0
2000712e:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode = HAL_XSPI_ADDRESS_4_LINES;
20007130:	f44f 7340 	mov.w	r3, #768	@ 0x300
20007134:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
20007136:	2300      	movs	r3, #0
20007138:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
2000713a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
2000713e:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.DataMode = HAL_XSPI_DATA_4_LINES;
20007140:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
20007144:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
20007146:	2300      	movs	r3, #0
20007148:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles = 6;
2000714a:	2306      	movs	r3, #6
2000714c:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
2000714e:	2300      	movs	r3, #0
20007150:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
20007152:	e0a5      	b.n	200072a0 <SAL_XSPI_MemoryConfig+0x240>
        }
        case PHY_LINK_4D4D4D:
        {
          s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_4_LINES;
20007154:	2303      	movs	r3, #3
20007156:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
20007158:	2300      	movs	r3, #0
2000715a:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
2000715c:	2308      	movs	r3, #8
2000715e:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode = HAL_XSPI_ADDRESS_4_LINES;
20007160:	f44f 7340 	mov.w	r3, #768	@ 0x300
20007164:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
20007166:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
2000716a:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
2000716c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
20007170:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.DataMode = HAL_XSPI_DATA_4_LINES;
20007172:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
20007176:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
20007178:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
2000717c:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles = 6;
2000717e:	2306      	movs	r3, #6
20007180:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
20007182:	2300      	movs	r3, #0
20007184:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
20007186:	e08b      	b.n	200072a0 <SAL_XSPI_MemoryConfig+0x240>
        }
        case PHY_LINK_1S8S8S:
        {
          s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_1_LINE;
20007188:	2301      	movs	r3, #1
2000718a:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
2000718c:	2300      	movs	r3, #0
2000718e:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
20007190:	2300      	movs	r3, #0
20007192:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
20007194:	f44f 6380 	mov.w	r3, #1024	@ 0x400
20007198:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
2000719a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
2000719e:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
200071a0:	2300      	movs	r3, #0
200071a2:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.DataMode = HAL_XSPI_DATA_8_LINES;
200071a4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
200071a8:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
200071aa:	2300      	movs	r3, #0
200071ac:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles = 8;
200071ae:	2308      	movs	r3, #8
200071b0:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
200071b2:	2300      	movs	r3, #0
200071b4:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
200071b6:	e073      	b.n	200072a0 <SAL_XSPI_MemoryConfig+0x240>
        }
        case PHY_LINK_8S8D8D:
        {
          s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_8_LINES;
200071b8:	2304      	movs	r3, #4
200071ba:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
200071bc:	2300      	movs	r3, #0
200071be:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
200071c0:	2300      	movs	r3, #0
200071c2:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
200071c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
200071c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
200071ca:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
200071ce:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
200071d0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
200071d4:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.DataMode = HAL_XSPI_DATA_8_LINES;
200071d6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
200071da:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
200071dc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
200071e0:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles = 8;
200071e2:	2308      	movs	r3, #8
200071e4:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode = HAL_XSPI_DQS_ENABLE;
200071e6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
200071ea:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
200071ec:	e058      	b.n	200072a0 <SAL_XSPI_MemoryConfig+0x240>
        }

        case PHY_LINK_8D8D8D:
        {
          s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_8_LINES;
200071ee:	2304      	movs	r3, #4
200071f0:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_16_BITS;
200071f2:	2310      	movs	r3, #16
200071f4:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
200071f6:	2308      	movs	r3, #8
200071f8:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
200071fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
200071fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
20007200:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
20007204:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
20007206:	f44f 6300 	mov.w	r3, #2048	@ 0x800
2000720a:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.DataMode = HAL_XSPI_DATA_8_LINES;
2000720c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
20007210:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
20007212:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
20007216:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles = 20;
20007218:	2314      	movs	r3, #20
2000721a:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode = HAL_XSPI_DQS_ENABLE;
2000721c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
20007220:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
20007222:	e03d      	b.n	200072a0 <SAL_XSPI_MemoryConfig+0x240>
        }
        case PHY_LINK_RAM8:
        {
          s_commandbase.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
20007224:	2304      	movs	r3, #4
20007226:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
20007228:	2300      	movs	r3, #0
2000722a:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
2000722c:	2300      	movs	r3, #0
2000722e:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
20007230:	f44f 6380 	mov.w	r3, #1024	@ 0x400
20007234:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
20007236:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
2000723a:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_ENABLE;
2000723c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
20007240:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
20007242:	2300      	movs	r3, #0
20007244:	63fb      	str	r3, [r7, #60]	@ 0x3c
          s_commandbase.DataMode           = HAL_XSPI_DATA_8_LINES;
20007246:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
2000724a:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode        = HAL_XSPI_DATA_DTR_ENABLE;
2000724c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
20007250:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles        = 10;
20007252:	230a      	movs	r3, #10
20007254:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode            = HAL_XSPI_DQS_ENABLE;
20007256:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
2000725a:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
2000725c:	e020      	b.n	200072a0 <SAL_XSPI_MemoryConfig+0x240>
        }
#if defined(HAL_XSPI_DATA_16_LINES)
        case PHY_LINK_RAM16 :
        {
          s_commandbase.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
2000725e:	2304      	movs	r3, #4
20007260:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
20007262:	2300      	movs	r3, #0
20007264:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
20007266:	2300      	movs	r3, #0
20007268:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
2000726a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
2000726e:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
20007270:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
20007274:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_ENABLE;
20007276:	f44f 6300 	mov.w	r3, #2048	@ 0x800
2000727a:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
2000727c:	2300      	movs	r3, #0
2000727e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          s_commandbase.DataMode           = HAL_XSPI_DATA_16_LINES;
20007280:	f04f 63a0 	mov.w	r3, #83886080	@ 0x5000000
20007284:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode        = HAL_XSPI_DATA_DTR_ENABLE;
20007286:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
2000728a:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles        = 10;
2000728c:	230a      	movs	r3, #10
2000728e:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode            = HAL_XSPI_DQS_ENABLE;
20007290:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
20007294:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
20007296:	e003      	b.n	200072a0 <SAL_XSPI_MemoryConfig+0x240>
        }
#endif /* HAL_XSPI_DATA_16_LINES */
        default:
          retr = HAL_ERROR;
20007298:	2301      	movs	r3, #1
2000729a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
          break;
2000729e:	bf00      	nop
      }
      DEBUG_PARAM_END();
      break;
200072a0:	e022      	b.n	200072e8 <SAL_XSPI_MemoryConfig+0x288>
    case PARAM_ADDRESS_4BYTES:
    {
      DEBUG_PARAM_BEGIN();
      DEBUG_PARAM_DATA("::PARAM_ADDRESS_4BYTES");
      DEBUG_PARAM_END();
      s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
200072a2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
200072a6:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
200072a8:	e01e      	b.n	200072e8 <SAL_XSPI_MemoryConfig+0x288>
    }
    case PARAM_FLASHSIZE:
    {
      uint8_t valParam = *((uint8_t *)ParamVal);
200072aa:	687b      	ldr	r3, [r7, #4]
200072ac:	781b      	ldrb	r3, [r3, #0]
200072ae:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
      DEBUG_PARAM_BEGIN();
      DEBUG_PARAM_DATA("::PARAM_FLASHSIZE::");
      DEBUG_PARAM_INT(valParam);
      DEBUG_PARAM_END();
      MODIFY_REG(SalXspi->hxspi->Instance->DCR1, XSPI_DCR1_DEVSIZE, ((uint32_t)valParam) << XSPI_DCR1_DEVSIZE_Pos);
200072b2:	68fb      	ldr	r3, [r7, #12]
200072b4:	681b      	ldr	r3, [r3, #0]
200072b6:	681b      	ldr	r3, [r3, #0]
200072b8:	689b      	ldr	r3, [r3, #8]
200072ba:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
200072be:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
200072c2:	041a      	lsls	r2, r3, #16
200072c4:	68fb      	ldr	r3, [r7, #12]
200072c6:	681b      	ldr	r3, [r3, #0]
200072c8:	681b      	ldr	r3, [r3, #0]
200072ca:	430a      	orrs	r2, r1
200072cc:	609a      	str	r2, [r3, #8]
      break;
200072ce:	e00b      	b.n	200072e8 <SAL_XSPI_MemoryConfig+0x288>
    }
    case PARAM_DUMMY_CYCLES:
    {
      uint8_t valParam = *((uint8_t *)ParamVal);
200072d0:	687b      	ldr	r3, [r7, #4]
200072d2:	781b      	ldrb	r3, [r3, #0]
200072d4:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
      DEBUG_PARAM_BEGIN();
      DEBUG_PARAM_DATA("::PARAM_DUMMY_CYCLES::");
      DEBUG_PARAM_INT(valParam);
      DEBUG_PARAM_END();
      s_commandbase.DummyCycles = valParam;
200072d8:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
200072dc:	657b      	str	r3, [r7, #84]	@ 0x54
      break;
200072de:	e003      	b.n	200072e8 <SAL_XSPI_MemoryConfig+0x288>
    }
    default:
      DEBUG_PARAM_BEGIN();
      DEBUG_PARAM_DATA("::SAL_XSPI_MemoryConfig::ERROR");
      DEBUG_PARAM_END();
      retr = HAL_ERROR;
200072e0:	2301      	movs	r3, #1
200072e2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      break;
200072e6:	bf00      	nop
  }
  SalXspi->Commandbase = s_commandbase;
200072e8:	68fb      	ldr	r3, [r7, #12]
200072ea:	3304      	adds	r3, #4
200072ec:	f107 0110 	add.w	r1, r7, #16
200072f0:	224c      	movs	r2, #76	@ 0x4c
200072f2:	4618      	mov	r0, r3
200072f4:	f002 fb88 	bl	20009a08 <memcpy>
  return retr;
200072f8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
200072fc:	4618      	mov	r0, r3
200072fe:	3760      	adds	r7, #96	@ 0x60
20007300:	46bd      	mov	sp, r7
20007302:	bd80      	pop	{r7, pc}

20007304 <SAL_XSPI_GetSFDP>:
  * @param Data Data pointer
  * @param DataSize Size of the data to read
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_GetSFDP(SAL_XSPI_ObjectTypeDef *SalXspi, uint32_t Address, uint8_t *Data, uint32_t DataSize)
{
20007304:	b580      	push	{r7, lr}
20007306:	b098      	sub	sp, #96	@ 0x60
20007308:	af00      	add	r7, sp, #0
2000730a:	60f8      	str	r0, [r7, #12]
2000730c:	60b9      	str	r1, [r7, #8]
2000730e:	607a      	str	r2, [r7, #4]
20007310:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
20007312:	68fb      	ldr	r3, [r7, #12]
20007314:	f107 0010 	add.w	r0, r7, #16
20007318:	3304      	adds	r3, #4
2000731a:	224c      	movs	r2, #76	@ 0x4c
2000731c:	4619      	mov	r1, r3
2000731e:	f002 fb73 	bl	20009a08 <memcpy>

  /* Initialize the read ID command */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
20007322:	68fb      	ldr	r3, [r7, #12]
20007324:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
20007328:	6a39      	ldr	r1, [r7, #32]
2000732a:	225a      	movs	r2, #90	@ 0x5a
2000732c:	4618      	mov	r0, r3
2000732e:	f000 fba7 	bl	20007a80 <XSPI_FormatCommand>
20007332:	4603      	mov	r3, r0
20007334:	61bb      	str	r3, [r7, #24]
                                             EXTMEM_READ_SFDP_COMMAND);

  s_command.Address     = Address;
20007336:	68bb      	ldr	r3, [r7, #8]
20007338:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DataLength  = DataSize;
2000733a:	683b      	ldr	r3, [r7, #0]
2000733c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DummyCycles = SalXspi->SFDPDummyCycle;
2000733e:	68fb      	ldr	r3, [r7, #12]
20007340:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
20007344:	657b      	str	r3, [r7, #84]	@ 0x54

  if ((s_command.AddressMode == HAL_XSPI_ADDRESS_1_LINE) || (s_command.AddressMode == HAL_XSPI_ADDRESS_4_LINES))
20007346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007348:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
2000734c:	d003      	beq.n	20007356 <SAL_XSPI_GetSFDP+0x52>
2000734e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007350:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20007354:	d102      	bne.n	2000735c <SAL_XSPI_GetSFDP+0x58>
  {
    s_command.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
20007356:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
2000735a:	633b      	str	r3, [r7, #48]	@ 0x30
  }

  if (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
2000735c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
2000735e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20007362:	d103      	bne.n	2000736c <SAL_XSPI_GetSFDP+0x68>
  {
    s_command.DQSMode = HAL_XSPI_DQS_ENABLE;
20007364:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
20007368:	65bb      	str	r3, [r7, #88]	@ 0x58
2000736a:	e001      	b.n	20007370 <SAL_XSPI_GetSFDP+0x6c>
  }
  else
  {
    s_command.DQSMode = HAL_XSPI_DQS_DISABLE;
2000736c:	2300      	movs	r3, #0
2000736e:	65bb      	str	r3, [r7, #88]	@ 0x58
  }

  /* Configure the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
20007370:	68fb      	ldr	r3, [r7, #12]
20007372:	681b      	ldr	r3, [r3, #0]
20007374:	f107 0110 	add.w	r1, r7, #16
20007378:	2264      	movs	r2, #100	@ 0x64
2000737a:	4618      	mov	r0, r3
2000737c:	f7fe fc50 	bl	20005c20 <HAL_XSPI_Command>
20007380:	4603      	mov	r3, r0
20007382:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (retr  != HAL_OK)
20007386:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
2000738a:	2b00      	cmp	r3, #0
2000738c:	d10a      	bne.n	200073a4 <SAL_XSPI_GetSFDP+0xa0>
  {
    goto error;
  }

  /* Reception of the data */
  retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
2000738e:	68fb      	ldr	r3, [r7, #12]
20007390:	681b      	ldr	r3, [r3, #0]
20007392:	2264      	movs	r2, #100	@ 0x64
20007394:	6879      	ldr	r1, [r7, #4]
20007396:	4618      	mov	r0, r3
20007398:	f7fe fd45 	bl	20005e26 <HAL_XSPI_Receive>
2000739c:	4603      	mov	r3, r0
2000739e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
200073a2:	e000      	b.n	200073a6 <SAL_XSPI_GetSFDP+0xa2>
    goto error;
200073a4:	bf00      	nop

error:
  if (retr != HAL_OK)
200073a6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
200073aa:	2b00      	cmp	r3, #0
200073ac:	d004      	beq.n	200073b8 <SAL_XSPI_GetSFDP+0xb4>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
200073ae:	68fb      	ldr	r3, [r7, #12]
200073b0:	681b      	ldr	r3, [r3, #0]
200073b2:	4618      	mov	r0, r3
200073b4:	f7fe feb2 	bl	2000611c <HAL_XSPI_Abort>
  }
  return retr;
200073b8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
200073bc:	4618      	mov	r0, r3
200073be:	3760      	adds	r7, #96	@ 0x60
200073c0:	46bd      	mov	sp, r7
200073c2:	bd80      	pop	{r7, pc}

200073c4 <SAL_XSPI_GetId>:
  * @param Data Data pointer where read ID should be stored
  * @param DataSize Number of data to read
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_GetId(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t *Data, uint32_t DataSize)
{
200073c4:	b580      	push	{r7, lr}
200073c6:	b098      	sub	sp, #96	@ 0x60
200073c8:	af00      	add	r7, sp, #0
200073ca:	60f8      	str	r0, [r7, #12]
200073cc:	60b9      	str	r1, [r7, #8]
200073ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
200073d0:	68fb      	ldr	r3, [r7, #12]
200073d2:	f107 0010 	add.w	r0, r7, #16
200073d6:	3304      	adds	r3, #4
200073d8:	224c      	movs	r2, #76	@ 0x4c
200073da:	4619      	mov	r1, r3
200073dc:	f002 fb14 	bl	20009a08 <memcpy>

  /* Initialize the Read ID command */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
200073e0:	68fb      	ldr	r3, [r7, #12]
200073e2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
200073e6:	6a39      	ldr	r1, [r7, #32]
200073e8:	229f      	movs	r2, #159	@ 0x9f
200073ea:	4618      	mov	r0, r3
200073ec:	f000 fb48 	bl	20007a80 <XSPI_FormatCommand>
200073f0:	4603      	mov	r3, r0
200073f2:	61bb      	str	r3, [r7, #24]
                                             EXTMEM_READ_JEDEC_ID_SPI_COMMAND);

  s_command.DataLength  = DataSize;
200073f4:	687b      	ldr	r3, [r7, #4]
200073f6:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_1_LINE)
200073f8:	69fb      	ldr	r3, [r7, #28]
200073fa:	2b01      	cmp	r3, #1
200073fc:	d107      	bne.n	2000740e <SAL_XSPI_GetId+0x4a>
  {
    s_command.AddressMode       = HAL_XSPI_ADDRESS_NONE;
200073fe:	2300      	movs	r3, #0
20007400:	62fb      	str	r3, [r7, #44]	@ 0x2c
    s_command.DummyCycles       = 0;
20007402:	2300      	movs	r3, #0
20007404:	657b      	str	r3, [r7, #84]	@ 0x54
    /* This behavior is linked with micron memory to read ID in 1S8S8S */
    s_command.DataMode = HAL_XSPI_DATA_1_LINE;
20007406:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
2000740a:	64bb      	str	r3, [r7, #72]	@ 0x48
2000740c:	e030      	b.n	20007470 <SAL_XSPI_GetId+0xac>
  }
  else if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_4_LINES)
2000740e:	69fb      	ldr	r3, [r7, #28]
20007410:	2b03      	cmp	r3, #3
20007412:	d107      	bne.n	20007424 <SAL_XSPI_GetId+0x60>
  {
    s_command.AddressMode       = HAL_XSPI_ADDRESS_NONE;
20007414:	2300      	movs	r3, #0
20007416:	62fb      	str	r3, [r7, #44]	@ 0x2c
    s_command.DummyCycles       = 0;
20007418:	2300      	movs	r3, #0
2000741a:	657b      	str	r3, [r7, #84]	@ 0x54
    /* This behavior is linked with ISSI memory to read ID in 4S4S4S */
    s_command.DataMode          = HAL_XSPI_DATA_4_LINES;
2000741c:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
20007420:	64bb      	str	r3, [r7, #72]	@ 0x48
20007422:	e025      	b.n	20007470 <SAL_XSPI_GetId+0xac>
  }
  else if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_8_LINES)
20007424:	69fb      	ldr	r3, [r7, #28]
20007426:	2b04      	cmp	r3, #4
20007428:	d11e      	bne.n	20007468 <SAL_XSPI_GetId+0xa4>
  {
    s_command.Address = 0;
2000742a:	2300      	movs	r3, #0
2000742c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Specific case for Macronix memories : RDID is not Data DTR  */
    if ((Data[0] == 0xC2) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
2000742e:	68bb      	ldr	r3, [r7, #8]
20007430:	781b      	ldrb	r3, [r3, #0]
20007432:	2bc2      	cmp	r3, #194	@ 0xc2
20007434:	d108      	bne.n	20007448 <SAL_XSPI_GetId+0x84>
20007436:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
20007438:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2000743c:	d104      	bne.n	20007448 <SAL_XSPI_GetId+0x84>
    {
      s_command.DummyCycles       = 4;
2000743e:	2304      	movs	r3, #4
20007440:	657b      	str	r3, [r7, #84]	@ 0x54
      s_command.DataDTRMode       = HAL_XSPI_DATA_DTR_DISABLE;
20007442:	2300      	movs	r3, #0
20007444:	653b      	str	r3, [r7, #80]	@ 0x50
20007446:	e013      	b.n	20007470 <SAL_XSPI_GetId+0xac>
    }
    /* Specific case for GigaDevice memories : RDID has no address even in Octal mode  */
    else if ((Data[0] == 0xC8) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
20007448:	68bb      	ldr	r3, [r7, #8]
2000744a:	781b      	ldrb	r3, [r3, #0]
2000744c:	2bc8      	cmp	r3, #200	@ 0xc8
2000744e:	d108      	bne.n	20007462 <SAL_XSPI_GetId+0x9e>
20007450:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
20007452:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20007456:	d104      	bne.n	20007462 <SAL_XSPI_GetId+0x9e>
    {
      s_command.DummyCycles       = 8;
20007458:	2308      	movs	r3, #8
2000745a:	657b      	str	r3, [r7, #84]	@ 0x54
      s_command.AddressMode       = HAL_XSPI_ADDRESS_NONE;
2000745c:	2300      	movs	r3, #0
2000745e:	62fb      	str	r3, [r7, #44]	@ 0x2c
20007460:	e006      	b.n	20007470 <SAL_XSPI_GetId+0xac>
    }
    else
    {
      s_command.DummyCycles = 8;
20007462:	2308      	movs	r3, #8
20007464:	657b      	str	r3, [r7, #84]	@ 0x54
20007466:	e003      	b.n	20007470 <SAL_XSPI_GetId+0xac>
    }
    /* Required behavior to be confirmed on the other memories */
  }
  else
  {
    s_command.Address = 0;
20007468:	2300      	movs	r3, #0
2000746a:	62bb      	str	r3, [r7, #40]	@ 0x28
    s_command.DummyCycles = 8;
2000746c:	2308      	movs	r3, #8
2000746e:	657b      	str	r3, [r7, #84]	@ 0x54
  }

  /* Configure the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
20007470:	68fb      	ldr	r3, [r7, #12]
20007472:	681b      	ldr	r3, [r3, #0]
20007474:	f107 0110 	add.w	r1, r7, #16
20007478:	2264      	movs	r2, #100	@ 0x64
2000747a:	4618      	mov	r0, r3
2000747c:	f7fe fbd0 	bl	20005c20 <HAL_XSPI_Command>
20007480:	4603      	mov	r3, r0
20007482:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (retr  != HAL_OK)
20007486:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
2000748a:	2b00      	cmp	r3, #0
2000748c:	d10a      	bne.n	200074a4 <SAL_XSPI_GetId+0xe0>
  {
    goto error;
  }

  /* Reception of the data */
  retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
2000748e:	68fb      	ldr	r3, [r7, #12]
20007490:	681b      	ldr	r3, [r3, #0]
20007492:	2264      	movs	r2, #100	@ 0x64
20007494:	68b9      	ldr	r1, [r7, #8]
20007496:	4618      	mov	r0, r3
20007498:	f7fe fcc5 	bl	20005e26 <HAL_XSPI_Receive>
2000749c:	4603      	mov	r3, r0
2000749e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
200074a2:	e000      	b.n	200074a6 <SAL_XSPI_GetId+0xe2>
    goto error;
200074a4:	bf00      	nop

error:
  if (retr != HAL_OK)
200074a6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
200074aa:	2b00      	cmp	r3, #0
200074ac:	d004      	beq.n	200074b8 <SAL_XSPI_GetId+0xf4>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
200074ae:	68fb      	ldr	r3, [r7, #12]
200074b0:	681b      	ldr	r3, [r3, #0]
200074b2:	4618      	mov	r0, r3
200074b4:	f7fe fe32 	bl	2000611c <HAL_XSPI_Abort>
  }
  return retr;
200074b8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
200074bc:	4618      	mov	r0, r3
200074be:	3760      	adds	r7, #96	@ 0x60
200074c0:	46bd      	mov	sp, r7
200074c2:	bd80      	pop	{r7, pc}

200074c4 <SAL_XSPI_Write>:
  * @param DataSize Size of the data to write
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_Write(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command, uint32_t Address,
                                 const uint8_t *Data, uint32_t DataSize)
{
200074c4:	b580      	push	{r7, lr}
200074c6:	b098      	sub	sp, #96	@ 0x60
200074c8:	af00      	add	r7, sp, #0
200074ca:	60f8      	str	r0, [r7, #12]
200074cc:	607a      	str	r2, [r7, #4]
200074ce:	603b      	str	r3, [r7, #0]
200074d0:	460b      	mov	r3, r1
200074d2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
200074d4:	68fb      	ldr	r3, [r7, #12]
200074d6:	f107 0010 	add.w	r0, r7, #16
200074da:	3304      	adds	r3, #4
200074dc:	224c      	movs	r2, #76	@ 0x4c
200074de:	4619      	mov	r1, r3
200074e0:	f002 fa92 	bl	20009a08 <memcpy>

  /* Initialize the read ID command */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
200074e4:	68fb      	ldr	r3, [r7, #12]
200074e6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
200074ea:	6a39      	ldr	r1, [r7, #32]
200074ec:	7afa      	ldrb	r2, [r7, #11]
200074ee:	4618      	mov	r0, r3
200074f0:	f000 fac6 	bl	20007a80 <XSPI_FormatCommand>
200074f4:	4603      	mov	r3, r0
200074f6:	61bb      	str	r3, [r7, #24]

  s_command.Address           = Address;
200074f8:	687b      	ldr	r3, [r7, #4]
200074fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DataLength        = DataSize;
200074fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
200074fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DummyCycles       = 0u;
20007500:	2300      	movs	r3, #0
20007502:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DQSMode           = HAL_XSPI_DQS_DISABLE;
20007504:	2300      	movs	r3, #0
20007506:	65bb      	str	r3, [r7, #88]	@ 0x58

  /* Configure the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
20007508:	68fb      	ldr	r3, [r7, #12]
2000750a:	681b      	ldr	r3, [r3, #0]
2000750c:	f107 0110 	add.w	r1, r7, #16
20007510:	2264      	movs	r2, #100	@ 0x64
20007512:	4618      	mov	r0, r3
20007514:	f7fe fb84 	bl	20005c20 <HAL_XSPI_Command>
20007518:	4603      	mov	r3, r0
2000751a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (HAL_OK != retr)
2000751e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
20007522:	2b00      	cmp	r3, #0
20007524:	d107      	bne.n	20007536 <SAL_XSPI_Write+0x72>
  {
    goto error;
  }

  /* Transmit data */
  retr = XSPI_Transmit(SalXspi, Data);
20007526:	6839      	ldr	r1, [r7, #0]
20007528:	68f8      	ldr	r0, [r7, #12]
2000752a:	f000 fad2 	bl	20007ad2 <XSPI_Transmit>
2000752e:	4603      	mov	r3, r0
20007530:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
20007534:	e000      	b.n	20007538 <SAL_XSPI_Write+0x74>
    goto error;
20007536:	bf00      	nop

error:
  if (retr != HAL_OK)
20007538:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
2000753c:	2b00      	cmp	r3, #0
2000753e:	d004      	beq.n	2000754a <SAL_XSPI_Write+0x86>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
20007540:	68fb      	ldr	r3, [r7, #12]
20007542:	681b      	ldr	r3, [r3, #0]
20007544:	4618      	mov	r0, r3
20007546:	f7fe fde9 	bl	2000611c <HAL_XSPI_Abort>
  }
  return retr;
2000754a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
2000754e:	4618      	mov	r0, r3
20007550:	3760      	adds	r7, #96	@ 0x60
20007552:	46bd      	mov	sp, r7
20007554:	bd80      	pop	{r7, pc}

20007556 <SAL_XSPI_CommandSendAddress>:
  * @param Address Address to write the data
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_CommandSendAddress(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
                                              uint32_t Address)
{
20007556:	b580      	push	{r7, lr}
20007558:	b098      	sub	sp, #96	@ 0x60
2000755a:	af00      	add	r7, sp, #0
2000755c:	60f8      	str	r0, [r7, #12]
2000755e:	460b      	mov	r3, r1
20007560:	607a      	str	r2, [r7, #4]
20007562:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
20007564:	68fb      	ldr	r3, [r7, #12]
20007566:	f107 0010 	add.w	r0, r7, #16
2000756a:	3304      	adds	r3, #4
2000756c:	224c      	movs	r2, #76	@ 0x4c
2000756e:	4619      	mov	r1, r3
20007570:	f002 fa4a 	bl	20009a08 <memcpy>

  /* Initialize the writing of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
20007574:	68fb      	ldr	r3, [r7, #12]
20007576:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
2000757a:	6a39      	ldr	r1, [r7, #32]
2000757c:	7afa      	ldrb	r2, [r7, #11]
2000757e:	4618      	mov	r0, r3
20007580:	f000 fa7e 	bl	20007a80 <XSPI_FormatCommand>
20007584:	4603      	mov	r3, r0
20007586:	61bb      	str	r3, [r7, #24]

  if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_1_LINE)
20007588:	69fb      	ldr	r3, [r7, #28]
2000758a:	2b01      	cmp	r3, #1
2000758c:	d102      	bne.n	20007594 <SAL_XSPI_CommandSendAddress+0x3e>
  {
    s_command.AddressMode = HAL_XSPI_ADDRESS_1_LINE;
2000758e:	f44f 7380 	mov.w	r3, #256	@ 0x100
20007592:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  s_command.Address           = Address;
20007594:	687b      	ldr	r3, [r7, #4]
20007596:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DummyCycles       = 0U;
20007598:	2300      	movs	r3, #0
2000759a:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataMode          = HAL_XSPI_DATA_NONE;
2000759c:	2300      	movs	r3, #0
2000759e:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DQSMode           = HAL_XSPI_DQS_DISABLE;
200075a0:	2300      	movs	r3, #0
200075a2:	65bb      	str	r3, [r7, #88]	@ 0x58

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
200075a4:	68fb      	ldr	r3, [r7, #12]
200075a6:	681b      	ldr	r3, [r3, #0]
200075a8:	f107 0110 	add.w	r1, r7, #16
200075ac:	2264      	movs	r2, #100	@ 0x64
200075ae:	4618      	mov	r0, r3
200075b0:	f7fe fb36 	bl	20005c20 <HAL_XSPI_Command>
200075b4:	4603      	mov	r3, r0
200075b6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (retr != HAL_OK)
200075ba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
200075be:	2b00      	cmp	r3, #0
200075c0:	d004      	beq.n	200075cc <SAL_XSPI_CommandSendAddress+0x76>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
200075c2:	68fb      	ldr	r3, [r7, #12]
200075c4:	681b      	ldr	r3, [r3, #0]
200075c6:	4618      	mov	r0, r3
200075c8:	f7fe fda8 	bl	2000611c <HAL_XSPI_Abort>
  }
  return retr;
200075cc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
200075d0:	4618      	mov	r0, r3
200075d2:	3760      	adds	r7, #96	@ 0x60
200075d4:	46bd      	mov	sp, r7
200075d6:	bd80      	pop	{r7, pc}

200075d8 <SAL_XSPI_CommandSendData>:
  * @param DataSize Size of the data to write
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_CommandSendData(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
                                           uint8_t *Data, uint16_t DataSize)
{
200075d8:	b580      	push	{r7, lr}
200075da:	b098      	sub	sp, #96	@ 0x60
200075dc:	af00      	add	r7, sp, #0
200075de:	60f8      	str	r0, [r7, #12]
200075e0:	607a      	str	r2, [r7, #4]
200075e2:	461a      	mov	r2, r3
200075e4:	460b      	mov	r3, r1
200075e6:	72fb      	strb	r3, [r7, #11]
200075e8:	4613      	mov	r3, r2
200075ea:	813b      	strh	r3, [r7, #8]
  XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
200075ec:	68fb      	ldr	r3, [r7, #12]
200075ee:	f107 0010 	add.w	r0, r7, #16
200075f2:	3304      	adds	r3, #4
200075f4:	224c      	movs	r2, #76	@ 0x4c
200075f6:	4619      	mov	r1, r3
200075f8:	f002 fa06 	bl	20009a08 <memcpy>
  HAL_StatusTypeDef retr;

  /* Initialize the writing of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
200075fc:	68fb      	ldr	r3, [r7, #12]
200075fe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
20007602:	6a39      	ldr	r1, [r7, #32]
20007604:	7afa      	ldrb	r2, [r7, #11]
20007606:	4618      	mov	r0, r3
20007608:	f000 fa3a 	bl	20007a80 <XSPI_FormatCommand>
2000760c:	4603      	mov	r3, r0
2000760e:	61bb      	str	r3, [r7, #24]

  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
20007610:	2300      	movs	r3, #0
20007612:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.DummyCycles        = 0U;
20007614:	2300      	movs	r3, #0
20007616:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength         = DataSize;
20007618:	893b      	ldrh	r3, [r7, #8]
2000761a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
2000761c:	2300      	movs	r3, #0
2000761e:	65bb      	str	r3, [r7, #88]	@ 0x58

  if (DataSize == 0u)
20007620:	893b      	ldrh	r3, [r7, #8]
20007622:	2b00      	cmp	r3, #0
20007624:	d101      	bne.n	2000762a <SAL_XSPI_CommandSendData+0x52>
  {
    s_command.DataMode         = HAL_XSPI_DATA_NONE;
20007626:	2300      	movs	r3, #0
20007628:	64bb      	str	r3, [r7, #72]	@ 0x48
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
2000762a:	68fb      	ldr	r3, [r7, #12]
2000762c:	681b      	ldr	r3, [r3, #0]
2000762e:	f107 0110 	add.w	r1, r7, #16
20007632:	2264      	movs	r2, #100	@ 0x64
20007634:	4618      	mov	r0, r3
20007636:	f7fe faf3 	bl	20005c20 <HAL_XSPI_Command>
2000763a:	4603      	mov	r3, r0
2000763c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  if ((retr == HAL_OK) && (DataSize != 0u))
20007640:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
20007644:	2b00      	cmp	r3, #0
20007646:	d10c      	bne.n	20007662 <SAL_XSPI_CommandSendData+0x8a>
20007648:	893b      	ldrh	r3, [r7, #8]
2000764a:	2b00      	cmp	r3, #0
2000764c:	d009      	beq.n	20007662 <SAL_XSPI_CommandSendData+0x8a>
  {
    retr = HAL_XSPI_Transmit(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
2000764e:	68fb      	ldr	r3, [r7, #12]
20007650:	681b      	ldr	r3, [r3, #0]
20007652:	2264      	movs	r2, #100	@ 0x64
20007654:	6879      	ldr	r1, [r7, #4]
20007656:	4618      	mov	r0, r3
20007658:	f7fe fb72 	bl	20005d40 <HAL_XSPI_Transmit>
2000765c:	4603      	mov	r3, r0
2000765e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if (retr != HAL_OK)
20007662:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
20007666:	2b00      	cmp	r3, #0
20007668:	d004      	beq.n	20007674 <SAL_XSPI_CommandSendData+0x9c>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
2000766a:	68fb      	ldr	r3, [r7, #12]
2000766c:	681b      	ldr	r3, [r3, #0]
2000766e:	4618      	mov	r0, r3
20007670:	f7fe fd54 	bl	2000611c <HAL_XSPI_Abort>
  }
  return retr;
20007674:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
20007678:	4618      	mov	r0, r3
2000767a:	3760      	adds	r7, #96	@ 0x60
2000767c:	46bd      	mov	sp, r7
2000767e:	bd80      	pop	{r7, pc}

20007680 <SAL_XSPI_SendReadCommand>:
  * @param DataSize Size of the data to receive
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_SendReadCommand(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
                                           uint8_t *Data, uint16_t DataSize)
{
20007680:	b580      	push	{r7, lr}
20007682:	b098      	sub	sp, #96	@ 0x60
20007684:	af00      	add	r7, sp, #0
20007686:	60f8      	str	r0, [r7, #12]
20007688:	607a      	str	r2, [r7, #4]
2000768a:	461a      	mov	r2, r3
2000768c:	460b      	mov	r3, r1
2000768e:	72fb      	strb	r3, [r7, #11]
20007690:	4613      	mov	r3, r2
20007692:	813b      	strh	r3, [r7, #8]
  XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
20007694:	68fb      	ldr	r3, [r7, #12]
20007696:	f107 0010 	add.w	r0, r7, #16
2000769a:	3304      	adds	r3, #4
2000769c:	224c      	movs	r2, #76	@ 0x4c
2000769e:	4619      	mov	r1, r3
200076a0:	f002 f9b2 	bl	20009a08 <memcpy>
  HAL_StatusTypeDef retr;

  /* Initialize the reading of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
200076a4:	68fb      	ldr	r3, [r7, #12]
200076a6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
200076aa:	6a39      	ldr	r1, [r7, #32]
200076ac:	7afa      	ldrb	r2, [r7, #11]
200076ae:	4618      	mov	r0, r3
200076b0:	f000 f9e6 	bl	20007a80 <XSPI_FormatCommand>
200076b4:	4603      	mov	r3, r0
200076b6:	61bb      	str	r3, [r7, #24]

  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
200076b8:	2300      	movs	r3, #0
200076ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.DummyCycles        = 0u;
200076bc:	2300      	movs	r3, #0
200076be:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength         = DataSize;
200076c0:	893b      	ldrh	r3, [r7, #8]
200076c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
200076c4:	2300      	movs	r3, #0
200076c6:	65bb      	str	r3, [r7, #88]	@ 0x58

  if (DataSize == 0u)
200076c8:	893b      	ldrh	r3, [r7, #8]
200076ca:	2b00      	cmp	r3, #0
200076cc:	d101      	bne.n	200076d2 <SAL_XSPI_SendReadCommand+0x52>
  {
    s_command.DataMode         = HAL_XSPI_DATA_NONE;
200076ce:	2300      	movs	r3, #0
200076d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
200076d2:	68fb      	ldr	r3, [r7, #12]
200076d4:	681b      	ldr	r3, [r3, #0]
200076d6:	f107 0110 	add.w	r1, r7, #16
200076da:	2264      	movs	r2, #100	@ 0x64
200076dc:	4618      	mov	r0, r3
200076de:	f7fe fa9f 	bl	20005c20 <HAL_XSPI_Command>
200076e2:	4603      	mov	r3, r0
200076e4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  if ((retr == HAL_OK) && (DataSize != 0u))
200076e8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
200076ec:	2b00      	cmp	r3, #0
200076ee:	d10c      	bne.n	2000770a <SAL_XSPI_SendReadCommand+0x8a>
200076f0:	893b      	ldrh	r3, [r7, #8]
200076f2:	2b00      	cmp	r3, #0
200076f4:	d009      	beq.n	2000770a <SAL_XSPI_SendReadCommand+0x8a>
  {
    /* Receive data */
    retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
200076f6:	68fb      	ldr	r3, [r7, #12]
200076f8:	681b      	ldr	r3, [r3, #0]
200076fa:	2264      	movs	r2, #100	@ 0x64
200076fc:	6879      	ldr	r1, [r7, #4]
200076fe:	4618      	mov	r0, r3
20007700:	f7fe fb91 	bl	20005e26 <HAL_XSPI_Receive>
20007704:	4603      	mov	r3, r0
20007706:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if (retr != HAL_OK)
2000770a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
2000770e:	2b00      	cmp	r3, #0
20007710:	d004      	beq.n	2000771c <SAL_XSPI_SendReadCommand+0x9c>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
20007712:	68fb      	ldr	r3, [r7, #12]
20007714:	681b      	ldr	r3, [r3, #0]
20007716:	4618      	mov	r0, r3
20007718:	f7fe fd00 	bl	2000611c <HAL_XSPI_Abort>
  }
  return retr;
2000771c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
20007720:	4618      	mov	r0, r3
20007722:	3760      	adds	r7, #96	@ 0x60
20007724:	46bd      	mov	sp, r7
20007726:	bd80      	pop	{r7, pc}

20007728 <SAL_XSPI_CommandSendReadAddress>:
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_CommandSendReadAddress(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
                                                  uint32_t Address, uint8_t *Data, uint16_t DataSize,
                                                  uint8_t ManuId)
{
20007728:	b580      	push	{r7, lr}
2000772a:	b098      	sub	sp, #96	@ 0x60
2000772c:	af00      	add	r7, sp, #0
2000772e:	60f8      	str	r0, [r7, #12]
20007730:	607a      	str	r2, [r7, #4]
20007732:	603b      	str	r3, [r7, #0]
20007734:	460b      	mov	r3, r1
20007736:	72fb      	strb	r3, [r7, #11]
  XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
20007738:	68fb      	ldr	r3, [r7, #12]
2000773a:	f107 0010 	add.w	r0, r7, #16
2000773e:	3304      	adds	r3, #4
20007740:	224c      	movs	r2, #76	@ 0x4c
20007742:	4619      	mov	r1, r3
20007744:	f002 f960 	bl	20009a08 <memcpy>
  HAL_StatusTypeDef retr;

  /* Initialize the reading of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
20007748:	68fb      	ldr	r3, [r7, #12]
2000774a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
2000774e:	6a39      	ldr	r1, [r7, #32]
20007750:	7afa      	ldrb	r2, [r7, #11]
20007752:	4618      	mov	r0, r3
20007754:	f000 f994 	bl	20007a80 <XSPI_FormatCommand>
20007758:	4603      	mov	r3, r0
2000775a:	61bb      	str	r3, [r7, #24]

  s_command.Address            = Address;
2000775c:	687b      	ldr	r3, [r7, #4]
2000775e:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DummyCycles        = SalXspi->SFDPDummyCycle;
20007760:	68fb      	ldr	r3, [r7, #12]
20007762:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
20007766:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength         = DataSize;
20007768:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
2000776c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  /* Specific case for Macronix memories : RDID and RDCR are not Data DTR  */
  if ((ManuId == EXTMEM_MANUFACTURER_MACRONIX) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
2000776e:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
20007772:	2bc2      	cmp	r3, #194	@ 0xc2
20007774:	d106      	bne.n	20007784 <SAL_XSPI_CommandSendReadAddress+0x5c>
20007776:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
20007778:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2000777c:	d102      	bne.n	20007784 <SAL_XSPI_CommandSendReadAddress+0x5c>
  {
    s_command.DataDTRMode      = HAL_XSPI_DATA_DTR_DISABLE;
2000777e:	2300      	movs	r3, #0
20007780:	653b      	str	r3, [r7, #80]	@ 0x50
20007782:	e00e      	b.n	200077a2 <SAL_XSPI_CommandSendReadAddress+0x7a>
  }
  /* Specific case for GigaDevice memories : Read Configuration Register are not Data DTR  */
  else if ((ManuId == 0xC8) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
20007784:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
20007788:	2bc8      	cmp	r3, #200	@ 0xc8
2000778a:	d108      	bne.n	2000779e <SAL_XSPI_CommandSendReadAddress+0x76>
2000778c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
2000778e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20007792:	d104      	bne.n	2000779e <SAL_XSPI_CommandSendReadAddress+0x76>
  {
    s_command.DataDTRMode      = HAL_XSPI_DATA_DTR_DISABLE;
20007794:	2300      	movs	r3, #0
20007796:	653b      	str	r3, [r7, #80]	@ 0x50
    s_command.DQSMode          = HAL_XSPI_DQS_DISABLE;
20007798:	2300      	movs	r3, #0
2000779a:	65bb      	str	r3, [r7, #88]	@ 0x58
2000779c:	e001      	b.n	200077a2 <SAL_XSPI_CommandSendReadAddress+0x7a>
  }
  else
  {
    s_command.DQSMode          = HAL_XSPI_DQS_DISABLE;
2000779e:	2300      	movs	r3, #0
200077a0:	65bb      	str	r3, [r7, #88]	@ 0x58
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
200077a2:	68fb      	ldr	r3, [r7, #12]
200077a4:	681b      	ldr	r3, [r3, #0]
200077a6:	f107 0110 	add.w	r1, r7, #16
200077aa:	2264      	movs	r2, #100	@ 0x64
200077ac:	4618      	mov	r0, r3
200077ae:	f7fe fa37 	bl	20005c20 <HAL_XSPI_Command>
200077b2:	4603      	mov	r3, r0
200077b4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  if (retr == HAL_OK)
200077b8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
200077bc:	2b00      	cmp	r3, #0
200077be:	d109      	bne.n	200077d4 <SAL_XSPI_CommandSendReadAddress+0xac>
  {
    /* Retrieve data */
    retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
200077c0:	68fb      	ldr	r3, [r7, #12]
200077c2:	681b      	ldr	r3, [r3, #0]
200077c4:	2264      	movs	r2, #100	@ 0x64
200077c6:	6839      	ldr	r1, [r7, #0]
200077c8:	4618      	mov	r0, r3
200077ca:	f7fe fb2c 	bl	20005e26 <HAL_XSPI_Receive>
200077ce:	4603      	mov	r3, r0
200077d0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if (retr != HAL_OK)
200077d4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
200077d8:	2b00      	cmp	r3, #0
200077da:	d004      	beq.n	200077e6 <SAL_XSPI_CommandSendReadAddress+0xbe>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
200077dc:	68fb      	ldr	r3, [r7, #12]
200077de:	681b      	ldr	r3, [r3, #0]
200077e0:	4618      	mov	r0, r3
200077e2:	f7fe fc9b 	bl	2000611c <HAL_XSPI_Abort>
  }
  return retr;
200077e6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
200077ea:	4618      	mov	r0, r3
200077ec:	3760      	adds	r7, #96	@ 0x60
200077ee:	46bd      	mov	sp, r7
200077f0:	bd80      	pop	{r7, pc}

200077f2 <SAL_XSPI_CheckStatusRegister>:
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_CheckStatusRegister(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command, uint32_t Address,
                                               uint8_t MatchValue, uint8_t MatchMask, uint8_t ManuId,
                                               uint32_t Timeout)
{
200077f2:	b580      	push	{r7, lr}
200077f4:	b09e      	sub	sp, #120	@ 0x78
200077f6:	af00      	add	r7, sp, #0
200077f8:	60f8      	str	r0, [r7, #12]
200077fa:	607a      	str	r2, [r7, #4]
200077fc:	461a      	mov	r2, r3
200077fe:	460b      	mov	r3, r1
20007800:	72fb      	strb	r3, [r7, #11]
20007802:	4613      	mov	r3, r2
20007804:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
20007806:	68fb      	ldr	r3, [r7, #12]
20007808:	f107 0028 	add.w	r0, r7, #40	@ 0x28
2000780c:	3304      	adds	r3, #4
2000780e:	224c      	movs	r2, #76	@ 0x4c
20007810:	4619      	mov	r1, r3
20007812:	f002 f8f9 	bl	20009a08 <memcpy>
  XSPI_AutoPollingTypeDef  s_config =
20007816:	7abb      	ldrb	r3, [r7, #10]
20007818:	617b      	str	r3, [r7, #20]
2000781a:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
2000781e:	61bb      	str	r3, [r7, #24]
20007820:	2300      	movs	r3, #0
20007822:	61fb      	str	r3, [r7, #28]
20007824:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
20007828:	623b      	str	r3, [r7, #32]
2000782a:	2310      	movs	r3, #16
2000782c:	627b      	str	r3, [r7, #36]	@ 0x24
    .IntervalTime  = 0x10
  };
  HAL_StatusTypeDef retr;

  /* Initialize the reading of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
2000782e:	68fb      	ldr	r3, [r7, #12]
20007830:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
20007834:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
20007836:	7afa      	ldrb	r2, [r7, #11]
20007838:	4618      	mov	r0, r3
2000783a:	f000 f921 	bl	20007a80 <XSPI_FormatCommand>
2000783e:	4603      	mov	r3, r0
20007840:	633b      	str	r3, [r7, #48]	@ 0x30

  s_command.DataLength     = 1u;
20007842:	2301      	movs	r3, #1
20007844:	667b      	str	r3, [r7, #100]	@ 0x64
  s_command.DQSMode        = HAL_XSPI_DQS_DISABLE;
20007846:	2300      	movs	r3, #0
20007848:	673b      	str	r3, [r7, #112]	@ 0x70

  if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_1_LINE)
2000784a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
2000784c:	2b01      	cmp	r3, #1
2000784e:	d106      	bne.n	2000785e <SAL_XSPI_CheckStatusRegister+0x6c>
  {
    /* Specific behavior for Cypress to force 1 line on status read */
    s_command.DataMode    = HAL_XSPI_DATA_1_LINE;
20007850:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
20007854:	663b      	str	r3, [r7, #96]	@ 0x60
    s_command.AddressMode = HAL_XSPI_DATA_NONE;
20007856:	2300      	movs	r3, #0
20007858:	647b      	str	r3, [r7, #68]	@ 0x44
    s_command.DummyCycles = 0u;
2000785a:	2300      	movs	r3, #0
2000785c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Address is used only in 8 LINES format */
  if (s_command.DataMode == HAL_XSPI_DATA_8_LINES)
2000785e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
20007860:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20007864:	d114      	bne.n	20007890 <SAL_XSPI_CheckStatusRegister+0x9e>
  {
    /* Specific case for Macronix memories : RDID and RDCR are not Data DTR  */
    if ((ManuId == EXTMEM_MANUFACTURER_MACRONIX) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
20007866:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
2000786a:	2bc2      	cmp	r3, #194	@ 0xc2
2000786c:	d108      	bne.n	20007880 <SAL_XSPI_CheckStatusRegister+0x8e>
2000786e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
20007870:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20007874:	d104      	bne.n	20007880 <SAL_XSPI_CheckStatusRegister+0x8e>
    {
      s_command.DQSMode        = HAL_XSPI_DQS_ENABLE;
20007876:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
2000787a:	673b      	str	r3, [r7, #112]	@ 0x70
      s_command.DataDTRMode    = HAL_XSPI_DATA_DTR_DISABLE;
2000787c:	2300      	movs	r3, #0
2000787e:	66bb      	str	r3, [r7, #104]	@ 0x68
    }
    s_command.AddressMode    = HAL_XSPI_ADDRESS_8_LINES;
20007880:	f44f 6380 	mov.w	r3, #1024	@ 0x400
20007884:	647b      	str	r3, [r7, #68]	@ 0x44
    s_command.AddressWidth   = HAL_XSPI_ADDRESS_32_BITS;
20007886:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
2000788a:	64bb      	str	r3, [r7, #72]	@ 0x48
    s_command.Address        = Address;
2000788c:	687b      	ldr	r3, [r7, #4]
2000788e:	643b      	str	r3, [r7, #64]	@ 0x40
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
20007890:	68fb      	ldr	r3, [r7, #12]
20007892:	681b      	ldr	r3, [r3, #0]
20007894:	f107 0128 	add.w	r1, r7, #40	@ 0x28
20007898:	2264      	movs	r2, #100	@ 0x64
2000789a:	4618      	mov	r0, r3
2000789c:	f7fe f9c0 	bl	20005c20 <HAL_XSPI_Command>
200078a0:	4603      	mov	r3, r0
200078a2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
  if (retr == HAL_OK)
200078a6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
200078aa:	2b00      	cmp	r3, #0
200078ac:	d10b      	bne.n	200078c6 <SAL_XSPI_CheckStatusRegister+0xd4>
  {
    retr = HAL_XSPI_AutoPolling(SalXspi->hxspi, &s_config, Timeout);
200078ae:	68fb      	ldr	r3, [r7, #12]
200078b0:	681b      	ldr	r3, [r3, #0]
200078b2:	f107 0114 	add.w	r1, r7, #20
200078b6:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
200078ba:	4618      	mov	r0, r3
200078bc:	f7fe fb56 	bl	20005f6c <HAL_XSPI_AutoPolling>
200078c0:	4603      	mov	r3, r0
200078c2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    DEBUG_AUTOPOLLING(SalXspi->hxspi->Instance->DR, s_config.MatchValue, s_config.MatchMask)
  }

  if (retr != HAL_OK)
200078c6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
200078ca:	2b00      	cmp	r3, #0
200078cc:	d004      	beq.n	200078d8 <SAL_XSPI_CheckStatusRegister+0xe6>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
200078ce:	68fb      	ldr	r3, [r7, #12]
200078d0:	681b      	ldr	r3, [r3, #0]
200078d2:	4618      	mov	r0, r3
200078d4:	f7fe fc22 	bl	2000611c <HAL_XSPI_Abort>
  }
  return retr;
200078d8:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
200078dc:	4618      	mov	r0, r3
200078de:	3778      	adds	r7, #120	@ 0x78
200078e0:	46bd      	mov	sp, r7
200078e2:	bd80      	pop	{r7, pc}

200078e4 <SAL_XSPI_EnableMapMode>:
  * @param DummyWrite number of dummy cycle for the read operation
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_EnableMapMode(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t CommandRead, uint8_t DummyRead,
                                         uint8_t CommandWrite, uint8_t DummyWrite)
{
200078e4:	b580      	push	{r7, lr}
200078e6:	b098      	sub	sp, #96	@ 0x60
200078e8:	af00      	add	r7, sp, #0
200078ea:	6078      	str	r0, [r7, #4]
200078ec:	4608      	mov	r0, r1
200078ee:	4611      	mov	r1, r2
200078f0:	461a      	mov	r2, r3
200078f2:	4603      	mov	r3, r0
200078f4:	70fb      	strb	r3, [r7, #3]
200078f6:	460b      	mov	r3, r1
200078f8:	70bb      	strb	r3, [r7, #2]
200078fa:	4613      	mov	r3, r2
200078fc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
200078fe:	687b      	ldr	r3, [r7, #4]
20007900:	f107 0010 	add.w	r0, r7, #16
20007904:	3304      	adds	r3, #4
20007906:	224c      	movs	r2, #76	@ 0x4c
20007908:	4619      	mov	r1, r3
2000790a:	f002 f87d 	bl	20009a08 <memcpy>
  XSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
2000790e:	f107 0308 	add.w	r3, r7, #8
20007912:	2200      	movs	r2, #0
20007914:	601a      	str	r2, [r3, #0]
20007916:	605a      	str	r2, [r3, #4]

  /* Initialize the read ID command */
  s_command.OperationType = HAL_XSPI_OPTYPE_READ_CFG;
20007918:	2301      	movs	r3, #1
2000791a:	613b      	str	r3, [r7, #16]
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, CommandRead);
2000791c:	687b      	ldr	r3, [r7, #4]
2000791e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
20007922:	6a39      	ldr	r1, [r7, #32]
20007924:	78fa      	ldrb	r2, [r7, #3]
20007926:	4618      	mov	r0, r3
20007928:	f000 f8aa 	bl	20007a80 <XSPI_FormatCommand>
2000792c:	4603      	mov	r3, r0
2000792e:	61bb      	str	r3, [r7, #24]
  s_command.DummyCycles = DummyRead;
20007930:	78bb      	ldrb	r3, [r7, #2]
20007932:	657b      	str	r3, [r7, #84]	@ 0x54
  /* Configure the read command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
20007934:	687b      	ldr	r3, [r7, #4]
20007936:	681b      	ldr	r3, [r3, #0]
20007938:	f107 0110 	add.w	r1, r7, #16
2000793c:	2264      	movs	r2, #100	@ 0x64
2000793e:	4618      	mov	r0, r3
20007940:	f7fe f96e 	bl	20005c20 <HAL_XSPI_Command>
20007944:	4603      	mov	r3, r0
20007946:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (retr  != HAL_OK)
2000794a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
2000794e:	2b00      	cmp	r3, #0
20007950:	d12d      	bne.n	200079ae <SAL_XSPI_EnableMapMode+0xca>
  {
    goto error;
  }

  /* Initialize the read ID command */
  s_command.OperationType     = HAL_XSPI_OPTYPE_WRITE_CFG;
20007952:	2302      	movs	r3, #2
20007954:	613b      	str	r3, [r7, #16]
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, CommandWrite);
20007956:	687b      	ldr	r3, [r7, #4]
20007958:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
2000795c:	6a39      	ldr	r1, [r7, #32]
2000795e:	787a      	ldrb	r2, [r7, #1]
20007960:	4618      	mov	r0, r3
20007962:	f000 f88d 	bl	20007a80 <XSPI_FormatCommand>
20007966:	4603      	mov	r3, r0
20007968:	61bb      	str	r3, [r7, #24]
  s_command.DummyCycles = DummyWrite;
2000796a:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
2000796e:	657b      	str	r3, [r7, #84]	@ 0x54
  /* Configure the read command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
20007970:	687b      	ldr	r3, [r7, #4]
20007972:	681b      	ldr	r3, [r3, #0]
20007974:	f107 0110 	add.w	r1, r7, #16
20007978:	2264      	movs	r2, #100	@ 0x64
2000797a:	4618      	mov	r0, r3
2000797c:	f7fe f950 	bl	20005c20 <HAL_XSPI_Command>
20007980:	4603      	mov	r3, r0
20007982:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (retr  != HAL_OK)
20007986:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
2000798a:	2b00      	cmp	r3, #0
2000798c:	d111      	bne.n	200079b2 <SAL_XSPI_EnableMapMode+0xce>
  {
    goto error;
  }

  /* Activation of memory-mapped mode */
  sMemMappedCfg.TimeOutActivation  = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;
2000798e:	2300      	movs	r3, #0
20007990:	60bb      	str	r3, [r7, #8]
  sMemMappedCfg.TimeoutPeriodClock = 0x50;
20007992:	2350      	movs	r3, #80	@ 0x50
20007994:	60fb      	str	r3, [r7, #12]
  retr = HAL_XSPI_MemoryMapped(SalXspi->hxspi, &sMemMappedCfg);
20007996:	687b      	ldr	r3, [r7, #4]
20007998:	681b      	ldr	r3, [r3, #0]
2000799a:	f107 0208 	add.w	r2, r7, #8
2000799e:	4611      	mov	r1, r2
200079a0:	4618      	mov	r0, r3
200079a2:	f7fe fb6d 	bl	20006080 <HAL_XSPI_MemoryMapped>
200079a6:	4603      	mov	r3, r0
200079a8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
200079ac:	e002      	b.n	200079b4 <SAL_XSPI_EnableMapMode+0xd0>
    goto error;
200079ae:	bf00      	nop
200079b0:	e000      	b.n	200079b4 <SAL_XSPI_EnableMapMode+0xd0>
    goto error;
200079b2:	bf00      	nop

error:
  if (retr != HAL_OK)
200079b4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
200079b8:	2b00      	cmp	r3, #0
200079ba:	d004      	beq.n	200079c6 <SAL_XSPI_EnableMapMode+0xe2>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
200079bc:	687b      	ldr	r3, [r7, #4]
200079be:	681b      	ldr	r3, [r3, #0]
200079c0:	4618      	mov	r0, r3
200079c2:	f7fe fbab 	bl	2000611c <HAL_XSPI_Abort>
  }
  return retr;
200079c6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
200079ca:	4618      	mov	r0, r3
200079cc:	3760      	adds	r7, #96	@ 0x60
200079ce:	46bd      	mov	sp, r7
200079d0:	bd80      	pop	{r7, pc}

200079d2 <SAL_XSPI_DisableMapMode>:
  * @brief This function disables the memory mapped mode
  * @param SalXspi SAL XSPI handle
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_DisableMapMode(SAL_XSPI_ObjectTypeDef *SalXspi)
{
200079d2:	b580      	push	{r7, lr}
200079d4:	b082      	sub	sp, #8
200079d6:	af00      	add	r7, sp, #0
200079d8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dsb 0xF":::"memory");
200079da:	f3bf 8f4f 	dsb	sy
}
200079de:	bf00      	nop
  __DSB();
  return HAL_XSPI_Abort(SalXspi->hxspi);
200079e0:	687b      	ldr	r3, [r7, #4]
200079e2:	681b      	ldr	r3, [r3, #0]
200079e4:	4618      	mov	r0, r3
200079e6:	f7fe fb99 	bl	2000611c <HAL_XSPI_Abort>
200079ea:	4603      	mov	r3, r0
}
200079ec:	4618      	mov	r0, r3
200079ee:	3708      	adds	r7, #8
200079f0:	46bd      	mov	sp, r7
200079f2:	bd80      	pop	{r7, pc}

200079f4 <SAL_XSPI_UpdateMemoryType>:
  * @param SalXspi SAL XSPI handle
  * @param DataOrder Selected data order
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_UpdateMemoryType(SAL_XSPI_ObjectTypeDef *SalXspi, SAL_XSPI_DataOrderTypeDef DataOrder)
{
200079f4:	b480      	push	{r7}
200079f6:	b085      	sub	sp, #20
200079f8:	af00      	add	r7, sp, #0
200079fa:	6078      	str	r0, [r7, #4]
200079fc:	460b      	mov	r3, r1
200079fe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef retr = HAL_OK;
20007a00:	2300      	movs	r3, #0
20007a02:	73fb      	strb	r3, [r7, #15]

  /* Read the memory type value */
  uint32_t memorytype = READ_REG(SalXspi->hxspi->Instance->DCR1) & XSPI_DCR1_MTYP;
20007a04:	687b      	ldr	r3, [r7, #4]
20007a06:	681b      	ldr	r3, [r3, #0]
20007a08:	681b      	ldr	r3, [r3, #0]
20007a0a:	689b      	ldr	r3, [r3, #8]
20007a0c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
20007a10:	60bb      	str	r3, [r7, #8]

  switch (DataOrder)
20007a12:	78fb      	ldrb	r3, [r7, #3]
20007a14:	2b00      	cmp	r3, #0
20007a16:	d11e      	bne.n	20007a56 <SAL_XSPI_UpdateMemoryType+0x62>
  {
    case SAL_XSPI_ORDERINVERTED :
      if (memorytype == HAL_XSPI_MEMTYPE_MICRON)
20007a18:	68bb      	ldr	r3, [r7, #8]
20007a1a:	2b00      	cmp	r3, #0
20007a1c:	d103      	bne.n	20007a26 <SAL_XSPI_UpdateMemoryType+0x32>
      {
        memorytype = HAL_XSPI_MEMTYPE_MACRONIX;
20007a1e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
20007a22:	60bb      	str	r3, [r7, #8]
20007a24:	e008      	b.n	20007a38 <SAL_XSPI_UpdateMemoryType+0x44>
      }
      else if (memorytype == HAL_XSPI_MEMTYPE_MACRONIX)
20007a26:	68bb      	ldr	r3, [r7, #8]
20007a28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
20007a2c:	d102      	bne.n	20007a34 <SAL_XSPI_UpdateMemoryType+0x40>
      {
        memorytype = HAL_XSPI_MEMTYPE_MICRON;
20007a2e:	2300      	movs	r3, #0
20007a30:	60bb      	str	r3, [r7, #8]
20007a32:	e001      	b.n	20007a38 <SAL_XSPI_UpdateMemoryType+0x44>
      }
      else
      {
        retr = HAL_ERROR;
20007a34:	2301      	movs	r3, #1
20007a36:	73fb      	strb	r3, [r7, #15]
      }
      MODIFY_REG(SalXspi->hxspi->Instance->DCR1, XSPI_DCR1_MTYP, memorytype);
20007a38:	687b      	ldr	r3, [r7, #4]
20007a3a:	681b      	ldr	r3, [r3, #0]
20007a3c:	681b      	ldr	r3, [r3, #0]
20007a3e:	689b      	ldr	r3, [r3, #8]
20007a40:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
20007a44:	687b      	ldr	r3, [r7, #4]
20007a46:	681b      	ldr	r3, [r3, #0]
20007a48:	681b      	ldr	r3, [r3, #0]
20007a4a:	68ba      	ldr	r2, [r7, #8]
20007a4c:	430a      	orrs	r2, r1
20007a4e:	609a      	str	r2, [r3, #8]
      break;
20007a50:	bf00      	nop

  DEBUG_PARAM_BEGIN();
  DEBUG_PARAM_DATA("::SAL_XSPI_UpdateMemoryType::");
  DEBUG_PARAM_INT(memorytype);
  DEBUG_PARAM_END();
  return retr;
20007a52:	7bfb      	ldrb	r3, [r7, #15]
20007a54:	e000      	b.n	20007a58 <SAL_XSPI_UpdateMemoryType+0x64>
      return HAL_ERROR;
20007a56:	2301      	movs	r3, #1
}
20007a58:	4618      	mov	r0, r3
20007a5a:	3714      	adds	r7, #20
20007a5c:	46bd      	mov	sp, r7
20007a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
20007a62:	4770      	bx	lr

20007a64 <SAL_XSPI_Abort>:

HAL_StatusTypeDef SAL_XSPI_Abort(SAL_XSPI_ObjectTypeDef *SalXspi)
{
20007a64:	b580      	push	{r7, lr}
20007a66:	b082      	sub	sp, #8
20007a68:	af00      	add	r7, sp, #0
20007a6a:	6078      	str	r0, [r7, #4]
  return HAL_XSPI_Abort(SalXspi->hxspi);
20007a6c:	687b      	ldr	r3, [r7, #4]
20007a6e:	681b      	ldr	r3, [r3, #0]
20007a70:	4618      	mov	r0, r3
20007a72:	f7fe fb53 	bl	2000611c <HAL_XSPI_Abort>
20007a76:	4603      	mov	r3, r0
}
20007a78:	4618      	mov	r0, r3
20007a7a:	3708      	adds	r7, #8
20007a7c:	46bd      	mov	sp, r7
20007a7e:	bd80      	pop	{r7, pc}

20007a80 <XSPI_FormatCommand>:
  * @param InstructionWidth Instruction width
  * @param Command Command
  * @return Formatted command
  */
uint16_t XSPI_FormatCommand(uint8_t CommandExtension, uint32_t InstructionWidth, uint8_t Command)
{
20007a80:	b480      	push	{r7}
20007a82:	b085      	sub	sp, #20
20007a84:	af00      	add	r7, sp, #0
20007a86:	4603      	mov	r3, r0
20007a88:	6039      	str	r1, [r7, #0]
20007a8a:	71fb      	strb	r3, [r7, #7]
20007a8c:	4613      	mov	r3, r2
20007a8e:	71bb      	strb	r3, [r7, #6]
  uint16_t retr;
  if (InstructionWidth == HAL_XSPI_INSTRUCTION_16_BITS)
20007a90:	683b      	ldr	r3, [r7, #0]
20007a92:	2b10      	cmp	r3, #16
20007a94:	d114      	bne.n	20007ac0 <XSPI_FormatCommand+0x40>
    /* 0b00 Command Extension is the same as the Command.
            (Command / Command Extension has the same value for the whole clock period. */
    /* 0b01 Command Extension is the inverse of the Command.
            Command Extension acts as a confirmation of the Command */
    /* 0b11 Command and Command Extension forms a 16 bit command word :: Not yet handled */
    retr = ((uint16_t)Command << 8u);
20007a96:	79bb      	ldrb	r3, [r7, #6]
20007a98:	b29b      	uxth	r3, r3
20007a9a:	021b      	lsls	r3, r3, #8
20007a9c:	81fb      	strh	r3, [r7, #14]
    if (CommandExtension == 1u)
20007a9e:	79fb      	ldrb	r3, [r7, #7]
20007aa0:	2b01      	cmp	r3, #1
20007aa2:	d107      	bne.n	20007ab4 <XSPI_FormatCommand+0x34>
    {
      retr |= (uint8_t)(~Command & 0xFFu);
20007aa4:	79bb      	ldrb	r3, [r7, #6]
20007aa6:	43db      	mvns	r3, r3
20007aa8:	b2db      	uxtb	r3, r3
20007aaa:	461a      	mov	r2, r3
20007aac:	89fb      	ldrh	r3, [r7, #14]
20007aae:	4313      	orrs	r3, r2
20007ab0:	81fb      	strh	r3, [r7, #14]
20007ab2:	e007      	b.n	20007ac4 <XSPI_FormatCommand+0x44>
    }
    else
    {
      retr |= (uint8_t)(Command & 0xFFu);
20007ab4:	79bb      	ldrb	r3, [r7, #6]
20007ab6:	b29a      	uxth	r2, r3
20007ab8:	89fb      	ldrh	r3, [r7, #14]
20007aba:	4313      	orrs	r3, r2
20007abc:	81fb      	strh	r3, [r7, #14]
20007abe:	e001      	b.n	20007ac4 <XSPI_FormatCommand+0x44>
    }
  }
  else
  {
    retr = Command;
20007ac0:	79bb      	ldrb	r3, [r7, #6]
20007ac2:	81fb      	strh	r3, [r7, #14]
  }

  return retr;
20007ac4:	89fb      	ldrh	r3, [r7, #14]
}
20007ac6:	4618      	mov	r0, r3
20007ac8:	3714      	adds	r7, #20
20007aca:	46bd      	mov	sp, r7
20007acc:	f85d 7b04 	ldr.w	r7, [sp], #4
20007ad0:	4770      	bx	lr

20007ad2 <XSPI_Transmit>:
  * @param SalXspi SAL XSPI Handle
  * @param Data Data pointer
  * @return Status of the command execution
  */
HAL_StatusTypeDef XSPI_Transmit(SAL_XSPI_ObjectTypeDef *SalXspi, const uint8_t *Data)
{
20007ad2:	b580      	push	{r7, lr}
20007ad4:	b084      	sub	sp, #16
20007ad6:	af00      	add	r7, sp, #0
20007ad8:	6078      	str	r0, [r7, #4]
20007ada:	6039      	str	r1, [r7, #0]
#if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
  if (SalXspi->hxspi->hdmatx == NULL)
#endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */
  {
    /* Transmit data */
    retr = HAL_XSPI_Transmit(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
20007adc:	687b      	ldr	r3, [r7, #4]
20007ade:	681b      	ldr	r3, [r3, #0]
20007ae0:	2264      	movs	r2, #100	@ 0x64
20007ae2:	6839      	ldr	r1, [r7, #0]
20007ae4:	4618      	mov	r0, r3
20007ae6:	f7fe f92b 	bl	20005d40 <HAL_XSPI_Transmit>
20007aea:	4603      	mov	r3, r0
20007aec:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */

  return retr;
20007aee:	7bfb      	ldrb	r3, [r7, #15]
}
20007af0:	4618      	mov	r0, r3
20007af2:	3710      	adds	r7, #16
20007af4:	46bd      	mov	sp, r7
20007af6:	bd80      	pop	{r7, pc}

20007af8 <SFDP_ReadHeader>:
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @param sfdp_header Pointer to the SFDP header structure to be filled.
  * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef SFDP_ReadHeader(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, SFDP_HeaderTypeDef *sfdp_header)
{
20007af8:	b580      	push	{r7, lr}
20007afa:	b084      	sub	sp, #16
20007afc:	af00      	add	r7, sp, #0
20007afe:	6078      	str	r0, [r7, #4]
20007b00:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr;
  uint8_t retry_counter = 0;
20007b02:	2300      	movs	r3, #0
20007b04:	73bb      	strb	r3, [r7, #14]
  SFDP_DEBUG_STR(__func__);

  do
  {
    /* Reset the signature value */
    sfdp_header->Signature = 0;
20007b06:	683b      	ldr	r3, [r7, #0]
20007b08:	2200      	movs	r2, #0
20007b0a:	601a      	str	r2, [r3, #0]

    /* send the SFDP command to read the header */
    if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject, 0, (uint8_t *)sfdp_header, SFDP_HEADER_SIZE))
20007b0c:	687b      	ldr	r3, [r7, #4]
20007b0e:	f103 0008 	add.w	r0, r3, #8
20007b12:	2308      	movs	r3, #8
20007b14:	683a      	ldr	r2, [r7, #0]
20007b16:	2100      	movs	r1, #0
20007b18:	f7ff fbf4 	bl	20007304 <SAL_XSPI_GetSFDP>
20007b1c:	4603      	mov	r3, r0
20007b1e:	2b00      	cmp	r3, #0
20007b20:	d002      	beq.n	20007b28 <SFDP_ReadHeader+0x30>
    {
      retr = EXTMEM_SFDP_ERROR_SFDPREAD;
20007b22:	2303      	movs	r3, #3
20007b24:	73fb      	strb	r3, [r7, #15]
      goto error;
20007b26:	e01f      	b.n	20007b68 <SFDP_ReadHeader+0x70>
    }

    /* view the header signature value  */
    SFDP_DEBUG_INT("SFDP signature::", sfdp_header->Signature);

    switch (CheckSFDP_Signature(Object, sfdp_header->Signature))
20007b28:	683b      	ldr	r3, [r7, #0]
20007b2a:	681b      	ldr	r3, [r3, #0]
20007b2c:	4619      	mov	r1, r3
20007b2e:	6878      	ldr	r0, [r7, #4]
20007b30:	f001 fcac 	bl	2000948c <CheckSFDP_Signature>
20007b34:	4603      	mov	r3, r0
20007b36:	2b00      	cmp	r3, #0
20007b38:	d002      	beq.n	20007b40 <SFDP_ReadHeader+0x48>
20007b3a:	2b05      	cmp	r3, #5
20007b3c:	d005      	beq.n	20007b4a <SFDP_ReadHeader+0x52>
20007b3e:	e00a      	b.n	20007b56 <SFDP_ReadHeader+0x5e>
    {
      case EXTMEM_SFDP_OK:
        SFDP_DEBUG_INT("param_number=", sfdp_header->param_number);
        SFDP_DEBUG_INT("AccessProtocol=", sfdp_header->AccessProtocol);
        retr = EXTMEM_SFDP_OK;
20007b40:	2300      	movs	r3, #0
20007b42:	73fb      	strb	r3, [r7, #15]
        retry_counter = 2u;
20007b44:	2302      	movs	r3, #2
20007b46:	73bb      	strb	r3, [r7, #14]
        break;
20007b48:	e00a      	b.n	20007b60 <SFDP_ReadHeader+0x68>
      case EXTMEM_SFDP_ERROR_SIGNATUREMTYPE:
        retr = EXTMEM_SFDP_ERROR_SIGNATURE;
20007b4a:	2304      	movs	r3, #4
20007b4c:	73fb      	strb	r3, [r7, #15]
        retry_counter++;
20007b4e:	7bbb      	ldrb	r3, [r7, #14]
20007b50:	3301      	adds	r3, #1
20007b52:	73bb      	strb	r3, [r7, #14]
        break;
20007b54:	e004      	b.n	20007b60 <SFDP_ReadHeader+0x68>
      /* case EXTMEM_SFDP_ERROR_SIGNATURE :*/
      default :
        retr = EXTMEM_SFDP_ERROR_SIGNATURE;
20007b56:	2304      	movs	r3, #4
20007b58:	73fb      	strb	r3, [r7, #15]
        retry_counter = 2u;
20007b5a:	2302      	movs	r3, #2
20007b5c:	73bb      	strb	r3, [r7, #14]
        break;
20007b5e:	bf00      	nop
    }
  } while (retry_counter < 2u);
20007b60:	7bbb      	ldrb	r3, [r7, #14]
20007b62:	2b01      	cmp	r3, #1
20007b64:	d9cf      	bls.n	20007b06 <SFDP_ReadHeader+0xe>

error:
20007b66:	bf00      	nop
  return retr;
20007b68:	7bfb      	ldrb	r3, [r7, #15]
}
20007b6a:	4618      	mov	r0, r3
20007b6c:	3710      	adds	r7, #16
20007b6e:	46bd      	mov	sp, r7
20007b70:	bd80      	pop	{r7, pc}
	...

20007b74 <SFDP_GetHeader>:
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @param sfdp_header Pointer to the SFDP header structure to be filled.
  * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef SFDP_GetHeader(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, SFDP_HeaderTypeDef *sfdp_header)
{
20007b74:	b590      	push	{r4, r7, lr}
20007b76:	b089      	sub	sp, #36	@ 0x24
20007b78:	af00      	add	r7, sp, #0
20007b7a:	6078      	str	r0, [r7, #4]
20007b7c:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_SIGNATURE;
20007b7e:	2304      	movs	r3, #4
20007b80:	77fb      	strb	r3, [r7, #31]
  SFDP_DEBUG_STR(__func__);
  const TableConfig_t table_config[] =
20007b82:	4b2a      	ldr	r3, [pc, #168]	@ (20007c2c <SFDP_GetHeader+0xb8>)
20007b84:	f107 040c 	add.w	r4, r7, #12
20007b88:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
20007b8a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    {PHY_LINK_8D8D8D, 10u},
    {PHY_LINK_8D8D8D, 16u}
  };

  /* Loop to find the link configuration of the memory */
  for (uint8_t index = 0u;
20007b8e:	2300      	movs	r3, #0
20007b90:	77bb      	strb	r3, [r7, #30]
20007b92:	e040      	b.n	20007c16 <SFDP_GetHeader+0xa2>
  {
    /* Set the command mode */
    SFDP_DEBUG_STR("try a command configuration");

    /* Configure the link */
    Object->sfdp_private.DriverInfo.SpiPhyLink  = table_config[index].PhyLink;
20007b94:	7fbb      	ldrb	r3, [r7, #30]
20007b96:	005b      	lsls	r3, r3, #1
20007b98:	3320      	adds	r3, #32
20007b9a:	443b      	add	r3, r7
20007b9c:	f813 2c14 	ldrb.w	r2, [r3, #-20]
20007ba0:	687b      	ldr	r3, [r7, #4]
20007ba2:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
20007ba6:	687b      	ldr	r3, [r7, #4]
20007ba8:	f103 0008 	add.w	r0, r3, #8
                                &Object->sfdp_private.DriverInfo.SpiPhyLink);
20007bac:	687b      	ldr	r3, [r7, #4]
20007bae:	3364      	adds	r3, #100	@ 0x64
    (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
20007bb0:	461a      	mov	r2, r3
20007bb2:	2100      	movs	r1, #0
20007bb4:	f7ff fa54 	bl	20007060 <SAL_XSPI_MemoryConfig>
    SAL_XSPI_SET_SFDPDUMMYCYLE(Object->sfdp_private.SALObject, table_config[index].DummyCycle);
20007bb8:	7fbb      	ldrb	r3, [r7, #30]
20007bba:	005b      	lsls	r3, r3, #1
20007bbc:	3320      	adds	r3, #32
20007bbe:	443b      	add	r3, r7
20007bc0:	f813 2c13 	ldrb.w	r2, [r3, #-19]
20007bc4:	687b      	ldr	r3, [r7, #4]
20007bc6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

    /* Loop on the instruction extension */
    for (uint8_t IExt = 0u;
20007bca:	2300      	movs	r3, #0
20007bcc:	777b      	strb	r3, [r7, #29]
20007bce:	e017      	b.n	20007c00 <SFDP_GetHeader+0x8c>
         (IExt < 2u) && (retr == EXTMEM_SFDP_ERROR_SIGNATURE); IExt++)
    {
      SAL_XSPI_SET_COMMANDEXTENSION(Object->sfdp_private.SALObject, IExt);
20007bd0:	687b      	ldr	r3, [r7, #4]
20007bd2:	7f7a      	ldrb	r2, [r7, #29]
20007bd4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Read the sfdp header */
      if (EXTMEM_SFDP_OK == SFDP_ReadHeader(Object, sfdp_header))
20007bd8:	6839      	ldr	r1, [r7, #0]
20007bda:	6878      	ldr	r0, [r7, #4]
20007bdc:	f7ff ff8c 	bl	20007af8 <SFDP_ReadHeader>
20007be0:	4603      	mov	r3, r0
20007be2:	2b00      	cmp	r3, #0
20007be4:	d101      	bne.n	20007bea <SFDP_GetHeader+0x76>
      {
        retr = EXTMEM_SFDP_OK;
20007be6:	2300      	movs	r3, #0
20007be8:	77fb      	strb	r3, [r7, #31]
      }

      if (table_config[index].PhyLink < PHY_LINK_4S4S4S)
20007bea:	7fbb      	ldrb	r3, [r7, #30]
20007bec:	005b      	lsls	r3, r3, #1
20007bee:	3320      	adds	r3, #32
20007bf0:	443b      	add	r3, r7
20007bf2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
20007bf6:	2b03      	cmp	r3, #3
20007bf8:	d909      	bls.n	20007c0e <SFDP_GetHeader+0x9a>
         (IExt < 2u) && (retr == EXTMEM_SFDP_ERROR_SIGNATURE); IExt++)
20007bfa:	7f7b      	ldrb	r3, [r7, #29]
20007bfc:	3301      	adds	r3, #1
20007bfe:	777b      	strb	r3, [r7, #29]
20007c00:	7f7b      	ldrb	r3, [r7, #29]
20007c02:	2b01      	cmp	r3, #1
20007c04:	d804      	bhi.n	20007c10 <SFDP_GetHeader+0x9c>
20007c06:	7ffb      	ldrb	r3, [r7, #31]
20007c08:	2b04      	cmp	r3, #4
20007c0a:	d0e1      	beq.n	20007bd0 <SFDP_GetHeader+0x5c>
20007c0c:	e000      	b.n	20007c10 <SFDP_GetHeader+0x9c>
      {
        /* Config 1 is invalid so exit the loop */
        break;
20007c0e:	bf00      	nop
       ; index++)
20007c10:	7fbb      	ldrb	r3, [r7, #30]
20007c12:	3301      	adds	r3, #1
20007c14:	77bb      	strb	r3, [r7, #30]
       (index < (sizeof(table_config) / sizeof(TableConfig_t))) &&
20007c16:	7fbb      	ldrb	r3, [r7, #30]
20007c18:	2b07      	cmp	r3, #7
20007c1a:	d802      	bhi.n	20007c22 <SFDP_GetHeader+0xae>
20007c1c:	7ffb      	ldrb	r3, [r7, #31]
20007c1e:	2b04      	cmp	r3, #4
20007c20:	d0b8      	beq.n	20007b94 <SFDP_GetHeader+0x20>
      }
    }
  }
  return retr;
20007c22:	7ffb      	ldrb	r3, [r7, #31]
}
20007c24:	4618      	mov	r0, r3
20007c26:	3724      	adds	r7, #36	@ 0x24
20007c28:	46bd      	mov	sp, r7
20007c2a:	bd90      	pop	{r4, r7, pc}
20007c2c:	20009b0c 	.word	0x20009b0c

20007c30 <SFDP_CollectData>:
  * @brief Collects all SFDP parameter table information and builds driver data.
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef SFDP_CollectData(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
20007c30:	b580      	push	{r7, lr}
20007c32:	b088      	sub	sp, #32
20007c34:	af00      	add	r7, sp, #0
20007c36:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
20007c38:	2300      	movs	r3, #0
20007c3a:	77fb      	strb	r3, [r7, #31]
  uint32_t sfdp_address = SFDP_HEADER_SIZE;
20007c3c:	2308      	movs	r3, #8
20007c3e:	61bb      	str	r3, [r7, #24]
  SFDP_DEBUG_STR(__func__);

  /* Reset the table mask */
  Object->sfdp_private.Sfdp_table_mask = 0;
20007c40:	687b      	ldr	r3, [r7, #4]
20007c42:	2200      	movs	r2, #0
20007c44:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Reset the param info */
  (void)memset(sfdp_param_info, 0x0, sizeof(sfdp_param_info));
20007c48:	2278      	movs	r2, #120	@ 0x78
20007c4a:	2100      	movs	r1, #0
20007c4c:	485f      	ldr	r0, [pc, #380]	@ (20007dcc <SFDP_CollectData+0x19c>)
20007c4e:	f001 fed3 	bl	200099f8 <memset>

  /* Get the table param info */
  for (uint8_t index = 0u; index < (Object->sfdp_private.Sfdp_param_number + 1u); index++)
20007c52:	2300      	movs	r3, #0
20007c54:	75fb      	strb	r3, [r7, #23]
20007c56:	e027      	b.n	20007ca8 <SFDP_CollectData+0x78>
  {
    CHECK_FUNCTION_CALL(sfdp_get_paraminfo(Object, sfdp_address, &sfdp_param_info[index]))
20007c58:	7dfa      	ldrb	r2, [r7, #23]
20007c5a:	4613      	mov	r3, r2
20007c5c:	005b      	lsls	r3, r3, #1
20007c5e:	4413      	add	r3, r2
20007c60:	009b      	lsls	r3, r3, #2
20007c62:	4a5a      	ldr	r2, [pc, #360]	@ (20007dcc <SFDP_CollectData+0x19c>)
20007c64:	4413      	add	r3, r2
20007c66:	461a      	mov	r2, r3
20007c68:	69b9      	ldr	r1, [r7, #24]
20007c6a:	6878      	ldr	r0, [r7, #4]
20007c6c:	f001 f84e 	bl	20008d0c <sfdp_get_paraminfo>
20007c70:	4603      	mov	r3, r0
20007c72:	77fb      	strb	r3, [r7, #31]
20007c74:	7ffb      	ldrb	r3, [r7, #31]
20007c76:	2b00      	cmp	r3, #0
20007c78:	f040 80a2 	bne.w	20007dc0 <SFDP_CollectData+0x190>
    Object->sfdp_private.Sfdp_table_mask |= (uint32_t)sfdp_param_info[index].type;
20007c7c:	687b      	ldr	r3, [r7, #4]
20007c7e:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
20007c82:	7dfa      	ldrb	r2, [r7, #23]
20007c84:	4851      	ldr	r0, [pc, #324]	@ (20007dcc <SFDP_CollectData+0x19c>)
20007c86:	4613      	mov	r3, r2
20007c88:	005b      	lsls	r3, r3, #1
20007c8a:	4413      	add	r3, r2
20007c8c:	009b      	lsls	r3, r3, #2
20007c8e:	4403      	add	r3, r0
20007c90:	681b      	ldr	r3, [r3, #0]
20007c92:	ea41 0203 	orr.w	r2, r1, r3
20007c96:	687b      	ldr	r3, [r7, #4]
20007c98:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    sfdp_address += SFDP_PARAM_HEADER_SIZE;
20007c9c:	69bb      	ldr	r3, [r7, #24]
20007c9e:	3308      	adds	r3, #8
20007ca0:	61bb      	str	r3, [r7, #24]
  for (uint8_t index = 0u; index < (Object->sfdp_private.Sfdp_param_number + 1u); index++)
20007ca2:	7dfb      	ldrb	r3, [r7, #23]
20007ca4:	3301      	adds	r3, #1
20007ca6:	75fb      	strb	r3, [r7, #23]
20007ca8:	7dfa      	ldrb	r2, [r7, #23]
20007caa:	687b      	ldr	r3, [r7, #4]
20007cac:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
20007cb0:	3301      	adds	r3, #1
20007cb2:	429a      	cmp	r2, r3
20007cb4:	d3d0      	bcc.n	20007c58 <SFDP_CollectData+0x28>
  }

  /* Read each table param to extract the information to build the driver */
  for (uint8_t index = 0u; sfdp_param_info[index].type != SFDP_PARAMID_UNKNOWN; index++)
20007cb6:	2300      	movs	r3, #0
20007cb8:	75bb      	strb	r3, [r7, #22]
20007cba:	e075      	b.n	20007da8 <SFDP_CollectData+0x178>
  {
    uint8_t *ptr = NULL;
20007cbc:	2300      	movs	r3, #0
20007cbe:	613b      	str	r3, [r7, #16]
    uint32_t size = sfdp_param_info[index].size;
20007cc0:	7dba      	ldrb	r2, [r7, #22]
20007cc2:	4942      	ldr	r1, [pc, #264]	@ (20007dcc <SFDP_CollectData+0x19c>)
20007cc4:	4613      	mov	r3, r2
20007cc6:	005b      	lsls	r3, r3, #1
20007cc8:	4413      	add	r3, r2
20007cca:	009b      	lsls	r3, r3, #2
20007ccc:	440b      	add	r3, r1
20007cce:	3308      	adds	r3, #8
20007cd0:	781b      	ldrb	r3, [r3, #0]
20007cd2:	60fb      	str	r3, [r7, #12]
    switch (sfdp_param_info[index].type)
20007cd4:	7dba      	ldrb	r2, [r7, #22]
20007cd6:	493d      	ldr	r1, [pc, #244]	@ (20007dcc <SFDP_CollectData+0x19c>)
20007cd8:	4613      	mov	r3, r2
20007cda:	005b      	lsls	r3, r3, #1
20007cdc:	4413      	add	r3, r2
20007cde:	009b      	lsls	r3, r3, #2
20007ce0:	440b      	add	r3, r1
20007ce2:	681b      	ldr	r3, [r3, #0]
20007ce4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20007ce8:	d029      	beq.n	20007d3e <SFDP_CollectData+0x10e>
20007cea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20007cee:	d829      	bhi.n	20007d44 <SFDP_CollectData+0x114>
20007cf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20007cf4:	d01d      	beq.n	20007d32 <SFDP_CollectData+0x102>
20007cf6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20007cfa:	d823      	bhi.n	20007d44 <SFDP_CollectData+0x114>
20007cfc:	2b80      	cmp	r3, #128	@ 0x80
20007cfe:	d01b      	beq.n	20007d38 <SFDP_CollectData+0x108>
20007d00:	2b80      	cmp	r3, #128	@ 0x80
20007d02:	d81f      	bhi.n	20007d44 <SFDP_CollectData+0x114>
20007d04:	2b08      	cmp	r3, #8
20007d06:	d002      	beq.n	20007d0e <SFDP_CollectData+0xde>
20007d08:	2b40      	cmp	r3, #64	@ 0x40
20007d0a:	d00f      	beq.n	20007d2c <SFDP_CollectData+0xfc>
      case SFDP_PARAMID_OCTAL_DDR:
        ptr = JEDEC_OctalDdr.data_BYTE;
        break;
      default :
        SFDP_DEBUG_STR("the table is not yet handled by the SW");
        break;
20007d0c:	e01a      	b.n	20007d44 <SFDP_CollectData+0x114>
        JEDEC_Basic.size = sfdp_param_info[index].size;
20007d0e:	7dba      	ldrb	r2, [r7, #22]
20007d10:	492e      	ldr	r1, [pc, #184]	@ (20007dcc <SFDP_CollectData+0x19c>)
20007d12:	4613      	mov	r3, r2
20007d14:	005b      	lsls	r3, r3, #1
20007d16:	4413      	add	r3, r2
20007d18:	009b      	lsls	r3, r3, #2
20007d1a:	440b      	add	r3, r1
20007d1c:	3308      	adds	r3, #8
20007d1e:	781b      	ldrb	r3, [r3, #0]
20007d20:	461a      	mov	r2, r3
20007d22:	4b2b      	ldr	r3, [pc, #172]	@ (20007dd0 <SFDP_CollectData+0x1a0>)
20007d24:	601a      	str	r2, [r3, #0]
        ptr = JEDEC_Basic.Params.data_BYTE;
20007d26:	4b2b      	ldr	r3, [pc, #172]	@ (20007dd4 <SFDP_CollectData+0x1a4>)
20007d28:	613b      	str	r3, [r7, #16]
        break;
20007d2a:	e00c      	b.n	20007d46 <SFDP_CollectData+0x116>
        ptr = JEDEC_Address4Bytes.data_BYTE;
20007d2c:	4b2a      	ldr	r3, [pc, #168]	@ (20007dd8 <SFDP_CollectData+0x1a8>)
20007d2e:	613b      	str	r3, [r7, #16]
        break;
20007d30:	e009      	b.n	20007d46 <SFDP_CollectData+0x116>
        ptr = JEDEC_SCCR_Map.data_b;
20007d32:	4b2a      	ldr	r3, [pc, #168]	@ (20007ddc <SFDP_CollectData+0x1ac>)
20007d34:	613b      	str	r3, [r7, #16]
        break;
20007d36:	e006      	b.n	20007d46 <SFDP_CollectData+0x116>
        ptr = JEDEC_XSPI10.data_BYTE;
20007d38:	4b29      	ldr	r3, [pc, #164]	@ (20007de0 <SFDP_CollectData+0x1b0>)
20007d3a:	613b      	str	r3, [r7, #16]
        break;
20007d3c:	e003      	b.n	20007d46 <SFDP_CollectData+0x116>
        ptr = JEDEC_OctalDdr.data_BYTE;
20007d3e:	4b29      	ldr	r3, [pc, #164]	@ (20007de4 <SFDP_CollectData+0x1b4>)
20007d40:	613b      	str	r3, [r7, #16]
        break;
20007d42:	e000      	b.n	20007d46 <SFDP_CollectData+0x116>
        break;
20007d44:	bf00      	nop
    }
    if (ptr != NULL)
20007d46:	693b      	ldr	r3, [r7, #16]
20007d48:	2b00      	cmp	r3, #0
20007d4a:	d016      	beq.n	20007d7a <SFDP_CollectData+0x14a>
    {
      if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject,
20007d4c:	687b      	ldr	r3, [r7, #4]
20007d4e:	f103 0008 	add.w	r0, r3, #8
20007d52:	7dba      	ldrb	r2, [r7, #22]
20007d54:	491d      	ldr	r1, [pc, #116]	@ (20007dcc <SFDP_CollectData+0x19c>)
20007d56:	4613      	mov	r3, r2
20007d58:	005b      	lsls	r3, r3, #1
20007d5a:	4413      	add	r3, r2
20007d5c:	009b      	lsls	r3, r3, #2
20007d5e:	440b      	add	r3, r1
20007d60:	3304      	adds	r3, #4
20007d62:	6819      	ldr	r1, [r3, #0]
20007d64:	68fb      	ldr	r3, [r7, #12]
20007d66:	009b      	lsls	r3, r3, #2
20007d68:	693a      	ldr	r2, [r7, #16]
20007d6a:	f7ff facb 	bl	20007304 <SAL_XSPI_GetSFDP>
20007d6e:	4603      	mov	r3, r0
20007d70:	2b00      	cmp	r3, #0
20007d72:	d002      	beq.n	20007d7a <SFDP_CollectData+0x14a>
                                     sfdp_param_info[index].address,
                                     ptr, size * 4u))
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
20007d74:	230c      	movs	r3, #12
20007d76:	77fb      	strb	r3, [r7, #31]
        goto error;
20007d78:	e022      	b.n	20007dc0 <SFDP_CollectData+0x190>
      }
    }

    if (SFDP_PARAMID_BASIC_SPIPROTOCOL == sfdp_param_info[index].type)
20007d7a:	7dba      	ldrb	r2, [r7, #22]
20007d7c:	4913      	ldr	r1, [pc, #76]	@ (20007dcc <SFDP_CollectData+0x19c>)
20007d7e:	4613      	mov	r3, r2
20007d80:	005b      	lsls	r3, r3, #1
20007d82:	4413      	add	r3, r2
20007d84:	009b      	lsls	r3, r3, #2
20007d86:	440b      	add	r3, r1
20007d88:	681b      	ldr	r3, [r3, #0]
20007d8a:	2b08      	cmp	r3, #8
20007d8c:	d109      	bne.n	20007da2 <SFDP_CollectData+0x172>
    {
      /* Save data about the reset procedure */
      Object->sfdp_private.Reset_info = JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support;
20007d8e:	4b10      	ldr	r3, [pc, #64]	@ (20007dd0 <SFDP_CollectData+0x1a0>)
20007d90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
20007d94:	f3c3 0305 	ubfx	r3, r3, #0, #6
20007d98:	b2db      	uxtb	r3, r3
20007d9a:	461a      	mov	r2, r3
20007d9c:	687b      	ldr	r3, [r7, #4]
20007d9e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  for (uint8_t index = 0u; sfdp_param_info[index].type != SFDP_PARAMID_UNKNOWN; index++)
20007da2:	7dbb      	ldrb	r3, [r7, #22]
20007da4:	3301      	adds	r3, #1
20007da6:	75bb      	strb	r3, [r7, #22]
20007da8:	7dba      	ldrb	r2, [r7, #22]
20007daa:	4908      	ldr	r1, [pc, #32]	@ (20007dcc <SFDP_CollectData+0x19c>)
20007dac:	4613      	mov	r3, r2
20007dae:	005b      	lsls	r3, r3, #1
20007db0:	4413      	add	r3, r2
20007db2:	009b      	lsls	r3, r3, #2
20007db4:	440b      	add	r3, r1
20007db6:	681b      	ldr	r3, [r3, #0]
20007db8:	2b00      	cmp	r3, #0
20007dba:	f47f af7f 	bne.w	20007cbc <SFDP_CollectData+0x8c>
    }
  }

error:
20007dbe:	bf00      	nop
  return retr;
20007dc0:	7ffb      	ldrb	r3, [r7, #31]
}
20007dc2:	4618      	mov	r0, r3
20007dc4:	3720      	adds	r7, #32
20007dc6:	46bd      	mov	sp, r7
20007dc8:	bd80      	pop	{r7, pc}
20007dca:	bf00      	nop
20007dcc:	240201d4 	.word	0x240201d4
20007dd0:	2402024c 	.word	0x2402024c
20007dd4:	24020250 	.word	0x24020250
20007dd8:	240202ac 	.word	0x240202ac
20007ddc:	240202cc 	.word	0x240202cc
20007de0:	240202b4 	.word	0x240202b4
20007de4:	2402033c 	.word	0x2402033c

20007de8 <SFDP_MemoryReset>:
  * @brief Resets the NOR memory device using the SFDP-defined reset procedure.
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef SFDP_MemoryReset(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
20007de8:	b580      	push	{r7, lr}
20007dea:	b086      	sub	sp, #24
20007dec:	af00      	add	r7, sp, #0
20007dee:	6078      	str	r0, [r7, #4]
  RESET_METHOD reset_method;
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NO_PARAMTABLE_BASIC;
20007df0:	2307      	movs	r3, #7
20007df2:	75bb      	strb	r3, [r7, #22]
  uint32_t sfdp_address = SFDP_HEADER_SIZE;
20007df4:	2308      	movs	r3, #8
20007df6:	613b      	str	r3, [r7, #16]
  uint8_t find = 0u;
20007df8:	2300      	movs	r3, #0
20007dfa:	73fb      	strb	r3, [r7, #15]
  SFDP_DEBUG_STR(__func__);

  /* Get the table param info */
  for (uint8_t index = 0u; index < (Object->sfdp_private.Sfdp_param_number + 1u); index++)
20007dfc:	2300      	movs	r3, #0
20007dfe:	73bb      	strb	r3, [r7, #14]
20007e00:	e02e      	b.n	20007e60 <SFDP_MemoryReset+0x78>
  {
    retr = sfdp_get_paraminfo(Object, sfdp_address, &sfdp_param_info[0]);
20007e02:	4a64      	ldr	r2, [pc, #400]	@ (20007f94 <SFDP_MemoryReset+0x1ac>)
20007e04:	6939      	ldr	r1, [r7, #16]
20007e06:	6878      	ldr	r0, [r7, #4]
20007e08:	f000 ff80 	bl	20008d0c <sfdp_get_paraminfo>
20007e0c:	4603      	mov	r3, r0
20007e0e:	75bb      	strb	r3, [r7, #22]
    if (EXTMEM_SFDP_OK == retr)
20007e10:	7dbb      	ldrb	r3, [r7, #22]
20007e12:	2b00      	cmp	r3, #0
20007e14:	d118      	bne.n	20007e48 <SFDP_MemoryReset+0x60>
    {
      /* Check if the table is basic table */
      if (SFDP_PARAMID_BASIC_SPIPROTOCOL == sfdp_param_info[0].type)
20007e16:	4b5f      	ldr	r3, [pc, #380]	@ (20007f94 <SFDP_MemoryReset+0x1ac>)
20007e18:	681b      	ldr	r3, [r3, #0]
20007e1a:	2b08      	cmp	r3, #8
20007e1c:	d114      	bne.n	20007e48 <SFDP_MemoryReset+0x60>
      {
        /* Read the JEDEC basic param */
        if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject,
20007e1e:	687b      	ldr	r3, [r7, #4]
20007e20:	f103 0008 	add.w	r0, r3, #8
20007e24:	4b5b      	ldr	r3, [pc, #364]	@ (20007f94 <SFDP_MemoryReset+0x1ac>)
20007e26:	6859      	ldr	r1, [r3, #4]
                                       sfdp_param_info[0].address,
                                       JEDEC_Basic.Params.data_BYTE,
                                       ((uint32_t)sfdp_param_info[0].size) * 4u))
20007e28:	4b5a      	ldr	r3, [pc, #360]	@ (20007f94 <SFDP_MemoryReset+0x1ac>)
20007e2a:	7a1b      	ldrb	r3, [r3, #8]
        if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject,
20007e2c:	009b      	lsls	r3, r3, #2
20007e2e:	4a5a      	ldr	r2, [pc, #360]	@ (20007f98 <SFDP_MemoryReset+0x1b0>)
20007e30:	f7ff fa68 	bl	20007304 <SAL_XSPI_GetSFDP>
20007e34:	4603      	mov	r3, r0
20007e36:	2b00      	cmp	r3, #0
20007e38:	d002      	beq.n	20007e40 <SFDP_MemoryReset+0x58>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
20007e3a:	230c      	movs	r3, #12
20007e3c:	75bb      	strb	r3, [r7, #22]
20007e3e:	e003      	b.n	20007e48 <SFDP_MemoryReset+0x60>
        }
        else
        {
          retr = EXTMEM_SFDP_OK;
20007e40:	2300      	movs	r3, #0
20007e42:	75bb      	strb	r3, [r7, #22]
          find = 1u;
20007e44:	2301      	movs	r3, #1
20007e46:	73fb      	strb	r3, [r7, #15]
        }
      }
    }

    if ((EXTMEM_SFDP_OK != retr) || (1u == find))
20007e48:	7dbb      	ldrb	r3, [r7, #22]
20007e4a:	2b00      	cmp	r3, #0
20007e4c:	d10f      	bne.n	20007e6e <SFDP_MemoryReset+0x86>
20007e4e:	7bfb      	ldrb	r3, [r7, #15]
20007e50:	2b01      	cmp	r3, #1
20007e52:	d00c      	beq.n	20007e6e <SFDP_MemoryReset+0x86>
    {
      /* Stop reading, if there is an error or if the table has been found */
      break;
    }
    /* Look for the next table */
    sfdp_address += SFDP_PARAM_HEADER_SIZE;
20007e54:	693b      	ldr	r3, [r7, #16]
20007e56:	3308      	adds	r3, #8
20007e58:	613b      	str	r3, [r7, #16]
  for (uint8_t index = 0u; index < (Object->sfdp_private.Sfdp_param_number + 1u); index++)
20007e5a:	7bbb      	ldrb	r3, [r7, #14]
20007e5c:	3301      	adds	r3, #1
20007e5e:	73bb      	strb	r3, [r7, #14]
20007e60:	7bba      	ldrb	r2, [r7, #14]
20007e62:	687b      	ldr	r3, [r7, #4]
20007e64:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
20007e68:	3301      	adds	r3, #1
20007e6a:	429a      	cmp	r2, r3
20007e6c:	d3c9      	bcc.n	20007e02 <SFDP_MemoryReset+0x1a>
  }

  /* If an error has been returned or if the table has not been found */
  if ((EXTMEM_SFDP_OK != retr) || (0u == find))
20007e6e:	7dbb      	ldrb	r3, [r7, #22]
20007e70:	2b00      	cmp	r3, #0
20007e72:	d102      	bne.n	20007e7a <SFDP_MemoryReset+0x92>
20007e74:	7bfb      	ldrb	r3, [r7, #15]
20007e76:	2b00      	cmp	r3, #0
20007e78:	d102      	bne.n	20007e80 <SFDP_MemoryReset+0x98>
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
20007e7a:	230c      	movs	r3, #12
20007e7c:	75bb      	strb	r3, [r7, #22]
    goto error;
20007e7e:	e083      	b.n	20007f88 <SFDP_MemoryReset+0x1a0>
  }

  /* Determine how to proceed memory reset */
  if (0x0u == JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support)
20007e80:	4b46      	ldr	r3, [pc, #280]	@ (20007f9c <SFDP_MemoryReset+0x1b4>)
20007e82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
20007e86:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
20007e8a:	b2db      	uxtb	r3, r3
20007e8c:	2b00      	cmp	r3, #0
20007e8e:	d102      	bne.n	20007e96 <SFDP_MemoryReset+0xae>
  {
    /* 00_0000b: no software reset instruction is supported */
    reset_method = RESET_NONE;
20007e90:	2300      	movs	r3, #0
20007e92:	75fb      	strb	r3, [r7, #23]
20007e94:	e053      	b.n	20007f3e <SFDP_MemoryReset+0x156>
  }
  else if (0x1u == (0x1u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
20007e96:	4b41      	ldr	r3, [pc, #260]	@ (20007f9c <SFDP_MemoryReset+0x1b4>)
20007e98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
20007e9c:	f3c3 0305 	ubfx	r3, r3, #0, #6
20007ea0:	b2db      	uxtb	r3, r3
20007ea2:	f003 0301 	and.w	r3, r3, #1
20007ea6:	b2db      	uxtb	r3, r3
20007ea8:	2b00      	cmp	r3, #0
20007eaa:	d002      	beq.n	20007eb2 <SFDP_MemoryReset+0xca>
  {
    /* xx_xxx1b: drive Fh on all 4 data wires for 8 clocks */
    reset_method = RESET_FH_4DATA_8CLOCK;
20007eac:	2301      	movs	r3, #1
20007eae:	75fb      	strb	r3, [r7, #23]
20007eb0:	e045      	b.n	20007f3e <SFDP_MemoryReset+0x156>
  }
  else if (0x2u == (0x2u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
20007eb2:	4b3a      	ldr	r3, [pc, #232]	@ (20007f9c <SFDP_MemoryReset+0x1b4>)
20007eb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
20007eb8:	f3c3 0305 	ubfx	r3, r3, #0, #6
20007ebc:	b2db      	uxtb	r3, r3
20007ebe:	f003 0302 	and.w	r3, r3, #2
20007ec2:	b2db      	uxtb	r3, r3
20007ec4:	2b00      	cmp	r3, #0
20007ec6:	d002      	beq.n	20007ece <SFDP_MemoryReset+0xe6>
  {
    /* xx_xx1xb: drive Fh on all 4 data wires for 10 clocks if device is operating in 4-byte address mode */
    reset_method = RESET_FH_4DATA_10CLOCK;
20007ec8:	2302      	movs	r3, #2
20007eca:	75fb      	strb	r3, [r7, #23]
20007ecc:	e037      	b.n	20007f3e <SFDP_MemoryReset+0x156>
  }
  else if (0x4u == (0x4u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
20007ece:	4b33      	ldr	r3, [pc, #204]	@ (20007f9c <SFDP_MemoryReset+0x1b4>)
20007ed0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
20007ed4:	f3c3 0305 	ubfx	r3, r3, #0, #6
20007ed8:	b2db      	uxtb	r3, r3
20007eda:	f003 0304 	and.w	r3, r3, #4
20007ede:	b2db      	uxtb	r3, r3
20007ee0:	2b00      	cmp	r3, #0
20007ee2:	d002      	beq.n	20007eea <SFDP_MemoryReset+0x102>
  {
    /* xx_x1xxb: drive Fh on all 4 data wires for 16 clocks */
    reset_method = RESET_FH_4DATA_16CLOCK;
20007ee4:	2303      	movs	r3, #3
20007ee6:	75fb      	strb	r3, [r7, #23]
20007ee8:	e029      	b.n	20007f3e <SFDP_MemoryReset+0x156>
  }
  else if (0x8u == (0x8u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
20007eea:	4b2c      	ldr	r3, [pc, #176]	@ (20007f9c <SFDP_MemoryReset+0x1b4>)
20007eec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
20007ef0:	f3c3 0305 	ubfx	r3, r3, #0, #6
20007ef4:	b2db      	uxtb	r3, r3
20007ef6:	f003 0308 	and.w	r3, r3, #8
20007efa:	b2db      	uxtb	r3, r3
20007efc:	2b00      	cmp	r3, #0
20007efe:	d002      	beq.n	20007f06 <SFDP_MemoryReset+0x11e>
  {
    /* xx_1xxxb: issue instruction F0h */
    reset_method = RESET_INSTRUCTION_F0;
20007f00:	2304      	movs	r3, #4
20007f02:	75fb      	strb	r3, [r7, #23]
20007f04:	e01b      	b.n	20007f3e <SFDP_MemoryReset+0x156>
  }
  else if (0x10u == (0x10u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
20007f06:	4b25      	ldr	r3, [pc, #148]	@ (20007f9c <SFDP_MemoryReset+0x1b4>)
20007f08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
20007f0c:	f3c3 0305 	ubfx	r3, r3, #0, #6
20007f10:	b2db      	uxtb	r3, r3
20007f12:	f003 0310 	and.w	r3, r3, #16
20007f16:	b2db      	uxtb	r3, r3
20007f18:	2b00      	cmp	r3, #0
20007f1a:	d002      	beq.n	20007f22 <SFDP_MemoryReset+0x13a>
  {
    /* x1_xxxxb: issue reset enable instruction 66h, then issue reset instruction 99h. The reset enable,
    reset sequence may be issued on 1, 2, or 4 wires depending on the device operating mode.
    */
    reset_method = RESET_INSTRUCTION_66_99;
20007f1c:	2305      	movs	r3, #5
20007f1e:	75fb      	strb	r3, [r7, #23]
20007f20:	e00d      	b.n	20007f3e <SFDP_MemoryReset+0x156>
  }
  else if (0x20u == (0x20u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
20007f22:	4b1e      	ldr	r3, [pc, #120]	@ (20007f9c <SFDP_MemoryReset+0x1b4>)
20007f24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
20007f28:	f3c3 0305 	ubfx	r3, r3, #0, #6
20007f2c:	b2db      	uxtb	r3, r3
20007f2e:	2b1f      	cmp	r3, #31
20007f30:	d902      	bls.n	20007f38 <SFDP_MemoryReset+0x150>
    xx_xx1x_xxxxb: Hardware reset
    xx_x1xx_xxxxb: Software reset (see bits 13:8 in this DWORD)
    xx_1xxx_xxxxb: Power cycle
    x1_xxxx_xxxxb: Reserved
    */
    retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
20007f32:	230f      	movs	r3, #15
20007f34:	75bb      	strb	r3, [r7, #22]
    goto error;
20007f36:	e027      	b.n	20007f88 <SFDP_MemoryReset+0x1a0>
  }
  else
  {
    /* No coherence, should be managed as error */
    retr = EXTMEM_SFDP_ERROR_DRIVER;
20007f38:	230c      	movs	r3, #12
20007f3a:	75bb      	strb	r3, [r7, #22]
    goto error;
20007f3c:	e024      	b.n	20007f88 <SFDP_MemoryReset+0x1a0>
  }

  switch (reset_method)
20007f3e:	7dfb      	ldrb	r3, [r7, #23]
20007f40:	2b05      	cmp	r3, #5
20007f42:	d009      	beq.n	20007f58 <SFDP_MemoryReset+0x170>
20007f44:	2b05      	cmp	r3, #5
20007f46:	dc1b      	bgt.n	20007f80 <SFDP_MemoryReset+0x198>
20007f48:	2b00      	cmp	r3, #0
20007f4a:	d01c      	beq.n	20007f86 <SFDP_MemoryReset+0x19e>
20007f4c:	2b00      	cmp	r3, #0
20007f4e:	db17      	blt.n	20007f80 <SFDP_MemoryReset+0x198>
20007f50:	3b01      	subs	r3, #1
20007f52:	2b03      	cmp	r3, #3
20007f54:	d814      	bhi.n	20007f80 <SFDP_MemoryReset+0x198>
20007f56:	e010      	b.n	20007f7a <SFDP_MemoryReset+0x192>
    case RESET_NONE:
      break;
    case RESET_INSTRUCTION_66_99:
      /* Perform the reset in 1, 2 and 4 lines */
      SFDP_DEBUG_STR("::reset 0x66 0x99");
      (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x66, NULL, 0);
20007f58:	687b      	ldr	r3, [r7, #4]
20007f5a:	f103 0008 	add.w	r0, r3, #8
20007f5e:	2300      	movs	r3, #0
20007f60:	2200      	movs	r2, #0
20007f62:	2166      	movs	r1, #102	@ 0x66
20007f64:	f7ff fb38 	bl	200075d8 <SAL_XSPI_CommandSendData>
      (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x99, NULL, 0);
20007f68:	687b      	ldr	r3, [r7, #4]
20007f6a:	f103 0008 	add.w	r0, r3, #8
20007f6e:	2300      	movs	r3, #0
20007f70:	2200      	movs	r2, #0
20007f72:	2199      	movs	r1, #153	@ 0x99
20007f74:	f7ff fb30 	bl	200075d8 <SAL_XSPI_CommandSendData>
      break;
20007f78:	e006      	b.n	20007f88 <SFDP_MemoryReset+0x1a0>
    case RESET_INSTRUCTION_F0:
    case RESET_FH_4DATA_8CLOCK:
    case RESET_FH_4DATA_10CLOCK:
    case RESET_FH_4DATA_16CLOCK:
      retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
20007f7a:	230f      	movs	r3, #15
20007f7c:	75bb      	strb	r3, [r7, #22]
      break;
20007f7e:	e003      	b.n	20007f88 <SFDP_MemoryReset+0x1a0>
    /* case RESET_ERROR:*/
    default :
      retr = EXTMEM_SFDP_ERROR_PARAM;
20007f80:	2301      	movs	r3, #1
20007f82:	75bb      	strb	r3, [r7, #22]
      break;
20007f84:	e000      	b.n	20007f88 <SFDP_MemoryReset+0x1a0>
      break;
20007f86:	bf00      	nop
  }
error :
  return retr;
20007f88:	7dbb      	ldrb	r3, [r7, #22]
}
20007f8a:	4618      	mov	r0, r3
20007f8c:	3718      	adds	r7, #24
20007f8e:	46bd      	mov	sp, r7
20007f90:	bd80      	pop	{r7, pc}
20007f92:	bf00      	nop
20007f94:	240201d4 	.word	0x240201d4
20007f98:	24020250 	.word	0x24020250
20007f9c:	2402024c 	.word	0x2402024c

20007fa0 <SFDP_BuildGenericDriver>:
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @param FreqUpdated Pointer to a variable set to 1 if the frequency is updated, 0 otherwise.
  * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef SFDP_BuildGenericDriver(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint8_t *FreqUpdated)
{
20007fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
20007fa2:	b08f      	sub	sp, #60	@ 0x3c
20007fa4:	af04      	add	r7, sp, #16
20007fa6:	6078      	str	r0, [r7, #4]
20007fa8:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
20007faa:	2300      	movs	r3, #0
20007fac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  static const uint16_t block_erase_unit[] = { 16u, 256u, 4000u, 64000u};
  static const uint32_t chip_erase_unit[]  = { 16u, 256u, 4000u, 64000u};
  SFDP_DEBUG_STR(__func__);
  uint8_t flag4byteAddress = 0u;
20007fb0:	2300      	movs	r3, #0
20007fb2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  uint32_t dummyCycles;
  uint32_t dummyCyclesValue;
  uint8_t FlashSize;

  if ((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL) !=
20007fb6:	687b      	ldr	r3, [r7, #4]
20007fb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20007fbc:	f003 0308 	and.w	r3, r3, #8
20007fc0:	2b00      	cmp	r3, #0
20007fc2:	d104      	bne.n	20007fce <SFDP_BuildGenericDriver+0x2e>
      (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
  {
    /* This table is mandatory to build the driver data */
    retr = EXTMEM_SFDP_ERROR_NO_PARAMTABLE_BASIC;
20007fc4:	2307      	movs	r3, #7
20007fc6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
20007fca:	f000 be26 	b.w	20008c1a <SFDP_BuildGenericDriver+0xc7a>
  /* ---------------------------------------------------
   *  Flash sizing
   * ---------------------------------------------------
   */
  /* Calculation of the flash density in puissance of 2 */
  if ((JEDEC_Basic.Params.Param_DWORD.D2.FlashSize & 0x80000000u) == 0x0u)
20007fce:	4bba      	ldr	r3, [pc, #744]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
20007fd0:	689b      	ldr	r3, [r3, #8]
20007fd2:	2b00      	cmp	r3, #0
20007fd4:	db13      	blt.n	20007ffe <SFDP_BuildGenericDriver+0x5e>
  {
#if ( __CORTEX_M == 0)
#error "the assembly instruction is not available"
#else
    Object->sfdp_private.FlashSize = 31u - (uint8_t)__CLZ((JEDEC_Basic.Params.Param_DWORD.D2.FlashSize + 1u));
20007fd6:	4bb8      	ldr	r3, [pc, #736]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
20007fd8:	689b      	ldr	r3, [r3, #8]
20007fda:	3301      	adds	r3, #1
20007fdc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
20007fde:	69bb      	ldr	r3, [r7, #24]
20007fe0:	2b00      	cmp	r3, #0
20007fe2:	d101      	bne.n	20007fe8 <SFDP_BuildGenericDriver+0x48>
    return 32U;
20007fe4:	2320      	movs	r3, #32
20007fe6:	e003      	b.n	20007ff0 <SFDP_BuildGenericDriver+0x50>
  return __builtin_clz(value);
20007fe8:	69bb      	ldr	r3, [r7, #24]
20007fea:	fab3 f383 	clz	r3, r3
20007fee:	b2db      	uxtb	r3, r3
20007ff0:	f1c3 031f 	rsb	r3, r3, #31
20007ff4:	b2da      	uxtb	r2, r3
20007ff6:	687b      	ldr	r3, [r7, #4]
20007ff8:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
20007ffc:	e005      	b.n	2000800a <SFDP_BuildGenericDriver+0x6a>
#endif /* __CORTEX_M */
  }
  else
  {
    Object->sfdp_private.FlashSize = (uint8_t)(JEDEC_Basic.Params.Param_DWORD.D2.FlashSize & 0x7FFFFFFFu);
20007ffe:	4bae      	ldr	r3, [pc, #696]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
20008000:	689b      	ldr	r3, [r3, #8]
20008002:	b2da      	uxtb	r2, r3
20008004:	687b      	ldr	r3, [r7, #4]
20008006:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
  }

  /* Conversion bit to byte */
  Object->sfdp_private.FlashSize = Object->sfdp_private.FlashSize - 3u; /* divide by eight the value */
2000800a:	687b      	ldr	r3, [r7, #4]
2000800c:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
20008010:	3b03      	subs	r3, #3
20008012:	b2da      	uxtb	r2, r3
20008014:	687b      	ldr	r3, [r7, #4]
20008016:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e

  SFDP_DEBUG_INT("-> flash size: 2^", Object->sfdp_private.FlashSize);
  FlashSize = Object->sfdp_private.FlashSize - 1u;
2000801a:	687b      	ldr	r3, [r7, #4]
2000801c:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
20008020:	3b01      	subs	r3, #1
20008022:	b2db      	uxtb	r3, r3
20008024:	74fb      	strb	r3, [r7, #19]
  (void) SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_FLASHSIZE, &FlashSize);
20008026:	687b      	ldr	r3, [r7, #4]
20008028:	3308      	adds	r3, #8
2000802a:	f107 0213 	add.w	r2, r7, #19
2000802e:	2104      	movs	r1, #4
20008030:	4618      	mov	r0, r3
20008032:	f7ff f815 	bl	20007060 <SAL_XSPI_MemoryConfig>

  /* get the page size info */
  Object->sfdp_private.PageSize = ((uint32_t)1u <<  JEDEC_Basic.Params.Param_DWORD.D11.PageSize);
20008036:	4ba0      	ldr	r3, [pc, #640]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
20008038:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
2000803c:	f3c3 1303 	ubfx	r3, r3, #4, #4
20008040:	b2db      	uxtb	r3, r3
20008042:	461a      	mov	r2, r3
20008044:	2301      	movs	r3, #1
20008046:	fa03 f202 	lsl.w	r2, r3, r2
2000804a:	687b      	ldr	r3, [r7, #4]
2000804c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* ---------------------------------------------------
   *  Set default command
   * ---------------------------------------------------
   */
  Object->sfdp_private.DriverInfo.PageProgramInstruction = SFDP_DRIVER_PAGE_PROGRAM_COMMAND;
2000804e:	687b      	ldr	r3, [r7, #4]
20008050:	2202      	movs	r2, #2
20008052:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
  /* ---------------------------------------------------
   *  Erase management
   * ---------------------------------------------------
   */
  /* Manage erase data */
  Object->sfdp_private.DriverInfo.EraseType1Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType1_Size;
20008056:	4b98      	ldr	r3, [pc, #608]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
20008058:	f893 2020 	ldrb.w	r2, [r3, #32]
2000805c:	687b      	ldr	r3, [r7, #4]
2000805e:	f883 2077 	strb.w	r2, [r3, #119]	@ 0x77
  Object->sfdp_private.DriverInfo.EraseType1Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType1_Instruction;
20008062:	4b95      	ldr	r3, [pc, #596]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
20008064:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
20008068:	687b      	ldr	r3, [r7, #4]
2000806a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
  Object->sfdp_private.DriverInfo.EraseType2Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType2_Size;
2000806e:	4b92      	ldr	r3, [pc, #584]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
20008070:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
20008074:	687b      	ldr	r3, [r7, #4]
20008076:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
  Object->sfdp_private.DriverInfo.EraseType2Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType2_Instruction;
2000807a:	4b8f      	ldr	r3, [pc, #572]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
2000807c:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
20008080:	687b      	ldr	r3, [r7, #4]
20008082:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
  Object->sfdp_private.DriverInfo.EraseType3Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType3_Size;
20008086:	4b8c      	ldr	r3, [pc, #560]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
20008088:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
2000808c:	687b      	ldr	r3, [r7, #4]
2000808e:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
  Object->sfdp_private.DriverInfo.EraseType3Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType3_Instruction;
20008092:	4b89      	ldr	r3, [pc, #548]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
20008094:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
20008098:	687b      	ldr	r3, [r7, #4]
2000809a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
  Object->sfdp_private.DriverInfo.EraseType4Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType4_Size;
2000809e:	4b86      	ldr	r3, [pc, #536]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
200080a0:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
200080a4:	687b      	ldr	r3, [r7, #4]
200080a6:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  Object->sfdp_private.DriverInfo.EraseType4Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType4_Instruction;
200080aa:	4b83      	ldr	r3, [pc, #524]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
200080ac:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
200080b0:	687b      	ldr	r3, [r7, #4]
200080b2:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e

  if (Object->sfdp_private.DriverInfo.EraseType1Size != 0x0u)
200080b6:	687b      	ldr	r3, [r7, #4]
200080b8:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
200080bc:	2b00      	cmp	r3, #0
200080be:	d01d      	beq.n	200080fc <SFDP_BuildGenericDriver+0x15c>
  {
    Object->sfdp_private.DriverInfo.EraseType1Timing =
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
200080c0:	4b7d      	ldr	r3, [pc, #500]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
200080c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
200080c6:	f3c3 0303 	ubfx	r3, r3, #0, #4
200080ca:	b2db      	uxtb	r3, r3
200080cc:	461a      	mov	r2, r3
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_count + 1u) *
200080ce:	4b7a      	ldr	r3, [pc, #488]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
200080d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
200080d2:	f3c3 1304 	ubfx	r3, r3, #4, #5
200080d6:	b2db      	uxtb	r3, r3
200080d8:	3301      	adds	r3, #1
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
200080da:	fb02 f303 	mul.w	r3, r2, r3
      block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_units];
200080de:	4a76      	ldr	r2, [pc, #472]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
200080e0:	f892 2029 	ldrb.w	r2, [r2, #41]	@ 0x29
200080e4:	f3c2 0241 	ubfx	r2, r2, #1, #2
200080e8:	b2d2      	uxtb	r2, r2
200080ea:	4611      	mov	r1, r2
200080ec:	4a73      	ldr	r2, [pc, #460]	@ (200082bc <SFDP_BuildGenericDriver+0x31c>)
200080ee:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_count + 1u) *
200080f2:	fb03 f202 	mul.w	r2, r3, r2
    Object->sfdp_private.DriverInfo.EraseType1Timing =
200080f6:	687b      	ldr	r3, [r7, #4]
200080f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }

  if (Object->sfdp_private.DriverInfo.EraseType2Size != 0x0u)
200080fc:	687b      	ldr	r3, [r7, #4]
200080fe:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
20008102:	2b00      	cmp	r3, #0
20008104:	d01e      	beq.n	20008144 <SFDP_BuildGenericDriver+0x1a4>
  {
    Object->sfdp_private.DriverInfo.EraseType2Timing =
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
20008106:	4b6c      	ldr	r3, [pc, #432]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
20008108:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
2000810c:	f3c3 0303 	ubfx	r3, r3, #0, #4
20008110:	b2db      	uxtb	r3, r3
20008112:	461a      	mov	r2, r3
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_count + 1u) *
20008114:	4b68      	ldr	r3, [pc, #416]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
20008116:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
2000811a:	f3c3 03c4 	ubfx	r3, r3, #3, #5
2000811e:	b2db      	uxtb	r3, r3
20008120:	3301      	adds	r3, #1
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
20008122:	fb02 f303 	mul.w	r3, r2, r3
      block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_units];
20008126:	4a64      	ldr	r2, [pc, #400]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
20008128:	f892 202a 	ldrb.w	r2, [r2, #42]	@ 0x2a
2000812c:	f3c2 0201 	ubfx	r2, r2, #0, #2
20008130:	b2d2      	uxtb	r2, r2
20008132:	4611      	mov	r1, r2
20008134:	4a61      	ldr	r2, [pc, #388]	@ (200082bc <SFDP_BuildGenericDriver+0x31c>)
20008136:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_count + 1u) *
2000813a:	fb03 f202 	mul.w	r2, r3, r2
    Object->sfdp_private.DriverInfo.EraseType2Timing =
2000813e:	687b      	ldr	r3, [r7, #4]
20008140:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  if (Object->sfdp_private.DriverInfo.EraseType3Size != 0x0u)
20008144:	687b      	ldr	r3, [r7, #4]
20008146:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
2000814a:	2b00      	cmp	r3, #0
2000814c:	d01d      	beq.n	2000818a <SFDP_BuildGenericDriver+0x1ea>
  {
    Object->sfdp_private.DriverInfo.EraseType3Timing =
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
2000814e:	4b5a      	ldr	r3, [pc, #360]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
20008150:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
20008154:	f3c3 0303 	ubfx	r3, r3, #0, #4
20008158:	b2db      	uxtb	r3, r3
2000815a:	461a      	mov	r2, r3
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_count + 1u) *
2000815c:	4b56      	ldr	r3, [pc, #344]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
2000815e:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
20008162:	f3c3 0384 	ubfx	r3, r3, #2, #5
20008166:	b2db      	uxtb	r3, r3
20008168:	3301      	adds	r3, #1
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
2000816a:	fb02 f303 	mul.w	r3, r2, r3
      block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_units];
2000816e:	4a52      	ldr	r2, [pc, #328]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
20008170:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
20008172:	f3c2 12c1 	ubfx	r2, r2, #7, #2
20008176:	b2d2      	uxtb	r2, r2
20008178:	4611      	mov	r1, r2
2000817a:	4a50      	ldr	r2, [pc, #320]	@ (200082bc <SFDP_BuildGenericDriver+0x31c>)
2000817c:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_count + 1u) *
20008180:	fb03 f202 	mul.w	r2, r3, r2
    Object->sfdp_private.DriverInfo.EraseType3Timing =
20008184:	687b      	ldr	r3, [r7, #4]
20008186:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  if (Object->sfdp_private.DriverInfo.EraseType4Size != 0x0u)
2000818a:	687b      	ldr	r3, [r7, #4]
2000818c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
20008190:	2b00      	cmp	r3, #0
20008192:	d01e      	beq.n	200081d2 <SFDP_BuildGenericDriver+0x232>
  {
    Object->sfdp_private.DriverInfo.EraseType4Timing =
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
20008194:	4b48      	ldr	r3, [pc, #288]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
20008196:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
2000819a:	f3c3 0303 	ubfx	r3, r3, #0, #4
2000819e:	b2db      	uxtb	r3, r3
200081a0:	461a      	mov	r2, r3
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_count + 1u) *
200081a2:	4b45      	ldr	r3, [pc, #276]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
200081a4:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
200081a8:	f3c3 0344 	ubfx	r3, r3, #1, #5
200081ac:	b2db      	uxtb	r3, r3
200081ae:	3301      	adds	r3, #1
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
200081b0:	fb02 f303 	mul.w	r3, r2, r3
      block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_units];
200081b4:	4a40      	ldr	r2, [pc, #256]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
200081b6:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
200081ba:	f3c2 1281 	ubfx	r2, r2, #6, #2
200081be:	b2d2      	uxtb	r2, r2
200081c0:	4611      	mov	r1, r2
200081c2:	4a3e      	ldr	r2, [pc, #248]	@ (200082bc <SFDP_BuildGenericDriver+0x31c>)
200081c4:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_count + 1u) *
200081c8:	fb03 f202 	mul.w	r2, r3, r2
    Object->sfdp_private.DriverInfo.EraseType4Timing =
200081cc:	687b      	ldr	r3, [r7, #4]
200081ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  Object->sfdp_private.DriverInfo.EraseChipTiming =
    JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
200081d2:	4b39      	ldr	r3, [pc, #228]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
200081d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
200081d8:	f3c3 0303 	ubfx	r3, r3, #0, #4
200081dc:	b2db      	uxtb	r3, r3
200081de:	461a      	mov	r2, r3
    (JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_count + 1u) *
200081e0:	4b35      	ldr	r3, [pc, #212]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
200081e2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
200081e6:	f3c3 0304 	ubfx	r3, r3, #0, #5
200081ea:	b2db      	uxtb	r3, r3
200081ec:	3301      	adds	r3, #1
    JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
200081ee:	fb02 f303 	mul.w	r3, r2, r3
    chip_erase_unit[JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_units];
200081f2:	4a31      	ldr	r2, [pc, #196]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
200081f4:	f892 202f 	ldrb.w	r2, [r2, #47]	@ 0x2f
200081f8:	f3c2 1241 	ubfx	r2, r2, #5, #2
200081fc:	b2d2      	uxtb	r2, r2
200081fe:	4611      	mov	r1, r2
20008200:	4a2f      	ldr	r2, [pc, #188]	@ (200082c0 <SFDP_BuildGenericDriver+0x320>)
20008202:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
    (JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_count + 1u) *
20008206:	fb03 f202 	mul.w	r2, r3, r2
  Object->sfdp_private.DriverInfo.EraseChipTiming =
2000820a:	687b      	ldr	r3, [r7, #4]
2000820c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
   *   WIP/WEL : write in progress/ write enable management
   * ------------------------------------------------------
   */
  /* This bit definition is maintained for legacy compatibility only. New system implementations
  should refer to 6.4.19 for a full definition of volatile and non-volatile behavior. */
  Object->sfdp_private.DriverInfo.ReadWELCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND;
20008210:	687b      	ldr	r3, [r7, #4]
20008212:	2205      	movs	r2, #5
20008214:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
  Object->sfdp_private.DriverInfo.ReadWIPCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND;
20008218:	687b      	ldr	r3, [r7, #4]
2000821a:	2205      	movs	r2, #5
2000821c:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
  if (JEDEC_Basic.Params.Param_DWORD.D1.WriteEnableInstructionVolatileRegister == 0u)
20008220:	4b25      	ldr	r3, [pc, #148]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
20008222:	791b      	ldrb	r3, [r3, #4]
20008224:	f003 0310 	and.w	r3, r3, #16
20008228:	b2db      	uxtb	r3, r3
2000822a:	2b00      	cmp	r3, #0
2000822c:	d104      	bne.n	20008238 <SFDP_BuildGenericDriver+0x298>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_50H_COMMAND;
2000822e:	687b      	ldr	r3, [r7, #4]
20008230:	2250      	movs	r2, #80	@ 0x50
20008232:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
20008236:	e003      	b.n	20008240 <SFDP_BuildGenericDriver+0x2a0>
  }
  else
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
20008238:	687b      	ldr	r3, [r7, #4]
2000823a:	2206      	movs	r2, #6
2000823c:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
     in either a volatile or non-volatile manner.
     Bits 1:0 in status register 1 are de-facto standard write enable and busy status and
     are excluded from the definitions below.
  */
  /* xxx_xxx1b: Non-Volatile Status Register 1, powers-up to last written value, use instruction 06h to enable write */
  if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x1u) != 0u)
20008240:	4b1d      	ldr	r3, [pc, #116]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
20008242:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
20008246:	f3c3 0306 	ubfx	r3, r3, #0, #7
2000824a:	b2db      	uxtb	r3, r3
2000824c:	f003 0301 	and.w	r3, r3, #1
20008250:	2b00      	cmp	r3, #0
20008252:	d004      	beq.n	2000825e <SFDP_BuildGenericDriver+0x2be>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
20008254:	687b      	ldr	r3, [r7, #4]
20008256:	2206      	movs	r2, #6
20008258:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
2000825c:	e046      	b.n	200082ec <SFDP_BuildGenericDriver+0x34c>
  }
  /* xxx_xx1xb: Volatile Status Register 1,
                status register powers-up with bits set to "1"s, use instruction 06h to enable write */
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x02u) != 0u)
2000825e:	4b16      	ldr	r3, [pc, #88]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
20008260:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
20008264:	f3c3 0306 	ubfx	r3, r3, #0, #7
20008268:	b2db      	uxtb	r3, r3
2000826a:	f003 0302 	and.w	r3, r3, #2
2000826e:	2b00      	cmp	r3, #0
20008270:	d004      	beq.n	2000827c <SFDP_BuildGenericDriver+0x2dc>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
20008272:	687b      	ldr	r3, [r7, #4]
20008274:	2206      	movs	r2, #6
20008276:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
2000827a:	e037      	b.n	200082ec <SFDP_BuildGenericDriver+0x34c>
  }
  /* xxx_x1xxb: Volatile Status Register 1, status register powers-up with bits set to "1"s,
                use instruction 50h to enable write */
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x04u) != 0u)
2000827c:	4b0e      	ldr	r3, [pc, #56]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
2000827e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
20008282:	f3c3 0306 	ubfx	r3, r3, #0, #7
20008286:	b2db      	uxtb	r3, r3
20008288:	f003 0304 	and.w	r3, r3, #4
2000828c:	2b00      	cmp	r3, #0
2000828e:	d004      	beq.n	2000829a <SFDP_BuildGenericDriver+0x2fa>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_50H_COMMAND;
20008290:	687b      	ldr	r3, [r7, #4]
20008292:	2250      	movs	r2, #80	@ 0x50
20008294:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
20008298:	e028      	b.n	200082ec <SFDP_BuildGenericDriver+0x34c>
  }
  /* xxx_1xxxb: Non-Volatile/Volatile status register 1 powers-up to last written value in the non-volatile
                status register, use instruction 06h to enable write to non-volatile status register.
                Volatile status register may be activated after power-up to override the non-volatile status register,
                use instruction 50h to enable write and activate the volatile status register.*/
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x08u) != 0u)
2000829a:	4b07      	ldr	r3, [pc, #28]	@ (200082b8 <SFDP_BuildGenericDriver+0x318>)
2000829c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
200082a0:	f3c3 0306 	ubfx	r3, r3, #0, #7
200082a4:	b2db      	uxtb	r3, r3
200082a6:	f003 0308 	and.w	r3, r3, #8
200082aa:	2b00      	cmp	r3, #0
200082ac:	d00a      	beq.n	200082c4 <SFDP_BuildGenericDriver+0x324>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
200082ae:	687b      	ldr	r3, [r7, #4]
200082b0:	2206      	movs	r2, #6
200082b2:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
200082b6:	e019      	b.n	200082ec <SFDP_BuildGenericDriver+0x34c>
200082b8:	2402024c 	.word	0x2402024c
200082bc:	20009b64 	.word	0x20009b64
200082c0:	20009b6c 	.word	0x20009b6c
  }
  /* xx1_xxxxb: Status Register 1 contains a mix of volatile and non-volatile bits. The 06h instruction is used to
     enable writing of the register.*/
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x10u) != 0u)
200082c4:	4b66      	ldr	r3, [pc, #408]	@ (20008460 <SFDP_BuildGenericDriver+0x4c0>)
200082c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
200082ca:	f3c3 0306 	ubfx	r3, r3, #0, #7
200082ce:	b2db      	uxtb	r3, r3
200082d0:	f003 0310 	and.w	r3, r3, #16
200082d4:	2b00      	cmp	r3, #0
200082d6:	d004      	beq.n	200082e2 <SFDP_BuildGenericDriver+0x342>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
200082d8:	687b      	ldr	r3, [r7, #4]
200082da:	2206      	movs	r2, #6
200082dc:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
200082e0:	e004      	b.n	200082ec <SFDP_BuildGenericDriver+0x34c>
     1xx_xxxxb: Reserved
     NOTE If the status register is read-only then this field will contain all zeros in bits 4:0.
  */
  else
  {
    retr = EXTMEM_SFDP_ERROR_JEDECBASIC_D16;
200082e2:	230a      	movs	r3, #10
200082e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
200082e8:	f000 bc97 	b.w	20008c1a <SFDP_BuildGenericDriver+0xc7a>
  }

  if (0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP))
200082ec:	687b      	ldr	r3, [r7, #4]
200082ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
200082f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
200082f6:	2b00      	cmp	r3, #0
200082f8:	d078      	beq.n	200083ec <SFDP_BuildGenericDriver+0x44c>
  {
    /* WIP */
    if (0u != JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitAvailable)
200082fa:	4b5a      	ldr	r3, [pc, #360]	@ (20008464 <SFDP_BuildGenericDriver+0x4c4>)
200082fc:	7cdb      	ldrb	r3, [r3, #19]
200082fe:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
20008302:	b2db      	uxtb	r3, r3
20008304:	2b00      	cmp	r3, #0
20008306:	d034      	beq.n	20008372 <SFDP_BuildGenericDriver+0x3d2>
    {
      Object->sfdp_private.DriverInfo.ReadWIPCommand  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.CommandReadAccess;
20008308:	4b56      	ldr	r3, [pc, #344]	@ (20008464 <SFDP_BuildGenericDriver+0x4c4>)
2000830a:	7c5a      	ldrb	r2, [r3, #17]
2000830c:	687b      	ldr	r3, [r7, #4]
2000830e:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
      Object->sfdp_private.DriverInfo.WIPPosition     = JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitLocationRegister;
20008312:	4b54      	ldr	r3, [pc, #336]	@ (20008464 <SFDP_BuildGenericDriver+0x4c4>)
20008314:	7cdb      	ldrb	r3, [r3, #19]
20008316:	f3c3 0302 	ubfx	r3, r3, #0, #3
2000831a:	b2db      	uxtb	r3, r3
2000831c:	461a      	mov	r2, r3
2000831e:	687b      	ldr	r3, [r7, #4]
20008320:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
      Object->sfdp_private.DriverInfo.WIPBusyPolarity = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.WIPpolarity;
20008324:	4b4f      	ldr	r3, [pc, #316]	@ (20008464 <SFDP_BuildGenericDriver+0x4c4>)
20008326:	7cdb      	ldrb	r3, [r3, #19]
20008328:	f3c3 1380 	ubfx	r3, r3, #6, #1
2000832c:	b2db      	uxtb	r3, r3
2000832e:	461a      	mov	r2, r3
20008330:	687b      	ldr	r3, [r7, #4]
20008332:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
      Object->sfdp_private.DriverInfo.WIPPosition     = JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitLocationRegister;
20008336:	4b4b      	ldr	r3, [pc, #300]	@ (20008464 <SFDP_BuildGenericDriver+0x4c4>)
20008338:	7cdb      	ldrb	r3, [r3, #19]
2000833a:	f3c3 0302 	ubfx	r3, r3, #0, #3
2000833e:	b2db      	uxtb	r3, r3
20008340:	461a      	mov	r2, r3
20008342:	687b      	ldr	r3, [r7, #4]
20008344:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d

      if (0u != JEDEC_SCCR_Map.Param_DWORD.D5.BitAccessedByCommandsUsingAddress)
20008348:	4b46      	ldr	r3, [pc, #280]	@ (20008464 <SFDP_BuildGenericDriver+0x4c4>)
2000834a:	7cdb      	ldrb	r3, [r3, #19]
2000834c:	f003 0310 	and.w	r3, r3, #16
20008350:	b2db      	uxtb	r3, r3
20008352:	2b00      	cmp	r3, #0
20008354:	d009      	beq.n	2000836a <SFDP_BuildGenericDriver+0x3ca>
      {
        /* Address management */
        Object->sfdp_private.DriverInfo.WIPAddress  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.LocalAddressForWIP;
20008356:	4b43      	ldr	r3, [pc, #268]	@ (20008464 <SFDP_BuildGenericDriver+0x4c4>)
20008358:	7cdb      	ldrb	r3, [r3, #19]
2000835a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
2000835e:	b2db      	uxtb	r3, r3
20008360:	461a      	mov	r2, r3
20008362:	687b      	ldr	r3, [r7, #4]
20008364:	f883 206f 	strb.w	r2, [r3, #111]	@ 0x6f
20008368:	e003      	b.n	20008372 <SFDP_BuildGenericDriver+0x3d2>
      }
      else
      {
        /* in that case there is no address to manage, the value EXTMEM_ADDRESS_NONE is used to detect the difference */
        Object->sfdp_private.DriverInfo.WIPAddress = EXTMEM_ADDRESS_NONE;
2000836a:	687b      	ldr	r3, [r7, #4]
2000836c:	22ff      	movs	r2, #255	@ 0xff
2000836e:	f883 206f 	strb.w	r2, [r3, #111]	@ 0x6f
      }
    }

    /* WEL */
    if (0u != JEDEC_SCCR_Map.Param_DWORD.D6.WELBitAvailable)
20008372:	4b3c      	ldr	r3, [pc, #240]	@ (20008464 <SFDP_BuildGenericDriver+0x4c4>)
20008374:	7ddb      	ldrb	r3, [r3, #23]
20008376:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
2000837a:	b2db      	uxtb	r3, r3
2000837c:	2b00      	cmp	r3, #0
2000837e:	d073      	beq.n	20008468 <SFDP_BuildGenericDriver+0x4c8>
    {
      Object->sfdp_private.DriverInfo.ReadWELCommand  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.CommandReadAccess;
20008380:	4b38      	ldr	r3, [pc, #224]	@ (20008464 <SFDP_BuildGenericDriver+0x4c4>)
20008382:	7d5a      	ldrb	r2, [r3, #21]
20008384:	687b      	ldr	r3, [r7, #4]
20008386:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
      Object->sfdp_private.DriverInfo.WELPosition     = JEDEC_SCCR_Map.Param_DWORD.D6.WELBitLocationRegister;
2000838a:	4b36      	ldr	r3, [pc, #216]	@ (20008464 <SFDP_BuildGenericDriver+0x4c4>)
2000838c:	7ddb      	ldrb	r3, [r3, #23]
2000838e:	f3c3 0302 	ubfx	r3, r3, #0, #3
20008392:	b2db      	uxtb	r3, r3
20008394:	461a      	mov	r2, r3
20008396:	687b      	ldr	r3, [r7, #4]
20008398:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
      Object->sfdp_private.DriverInfo.WELBusyPolarity = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.WELpolarity;
2000839c:	4b31      	ldr	r3, [pc, #196]	@ (20008464 <SFDP_BuildGenericDriver+0x4c4>)
2000839e:	7ddb      	ldrb	r3, [r3, #23]
200083a0:	f3c3 1380 	ubfx	r3, r3, #6, #1
200083a4:	b2db      	uxtb	r3, r3
200083a6:	461a      	mov	r2, r3
200083a8:	687b      	ldr	r3, [r7, #4]
200083aa:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
      Object->sfdp_private.DriverInfo.WELPosition     = JEDEC_SCCR_Map.Param_DWORD.D6.WELBitLocationRegister;
200083ae:	4b2d      	ldr	r3, [pc, #180]	@ (20008464 <SFDP_BuildGenericDriver+0x4c4>)
200083b0:	7ddb      	ldrb	r3, [r3, #23]
200083b2:	f3c3 0302 	ubfx	r3, r3, #0, #3
200083b6:	b2db      	uxtb	r3, r3
200083b8:	461a      	mov	r2, r3
200083ba:	687b      	ldr	r3, [r7, #4]
200083bc:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72

      if (0u != JEDEC_SCCR_Map.Param_DWORD.D5.BitAccessedByCommandsUsingAddress)
200083c0:	4b28      	ldr	r3, [pc, #160]	@ (20008464 <SFDP_BuildGenericDriver+0x4c4>)
200083c2:	7cdb      	ldrb	r3, [r3, #19]
200083c4:	f003 0310 	and.w	r3, r3, #16
200083c8:	b2db      	uxtb	r3, r3
200083ca:	2b00      	cmp	r3, #0
200083cc:	d009      	beq.n	200083e2 <SFDP_BuildGenericDriver+0x442>
      {
        /* Address management */
        Object->sfdp_private.DriverInfo.WELAddress  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.WELLocalAddress;
200083ce:	4b25      	ldr	r3, [pc, #148]	@ (20008464 <SFDP_BuildGenericDriver+0x4c4>)
200083d0:	7ddb      	ldrb	r3, [r3, #23]
200083d2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
200083d6:	b2db      	uxtb	r3, r3
200083d8:	461a      	mov	r2, r3
200083da:	687b      	ldr	r3, [r7, #4]
200083dc:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
200083e0:	e042      	b.n	20008468 <SFDP_BuildGenericDriver+0x4c8>
      }
      else
      {
        /* in that case there is no address to manage, the value EXTMEM_ADDRESS_NONE is used to detect the difference */
        Object->sfdp_private.DriverInfo.WELAddress = EXTMEM_ADDRESS_NONE;
200083e2:	687b      	ldr	r3, [r7, #4]
200083e4:	22ff      	movs	r2, #255	@ 0xff
200083e6:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
200083ea:	e03d      	b.n	20008468 <SFDP_BuildGenericDriver+0x4c8>
      }
    }
  }
  else
  {
    Object->sfdp_private.DriverInfo.WELPosition     = 1;
200083ec:	687b      	ldr	r3, [r7, #4]
200083ee:	2201      	movs	r2, #1
200083f0:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
    Object->sfdp_private.DriverInfo.WELBusyPolarity = 0;
200083f4:	687b      	ldr	r3, [r7, #4]
200083f6:	2200      	movs	r2, #0
200083f8:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73

    /*
     *   WIP : Status register read management
     *         Basic D14 Status register Polling device Busy
     */
    if (0x01u == (JEDEC_Basic.Params.Param_DWORD.D14.StatusRegister &  0x01u))
200083fc:	4b18      	ldr	r3, [pc, #96]	@ (20008460 <SFDP_BuildGenericDriver+0x4c0>)
200083fe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
20008402:	f3c3 0385 	ubfx	r3, r3, #2, #6
20008406:	b2db      	uxtb	r3, r3
20008408:	f003 0301 	and.w	r3, r3, #1
2000840c:	2b00      	cmp	r3, #0
2000840e:	d00c      	beq.n	2000842a <SFDP_BuildGenericDriver+0x48a>
    {
      /* xx_xxx1b: Use of legacy polling is supported by reading the Status Register with 05h instruction
         and checking WIP bit[0] (0=ready; 1=busy). */
      Object->sfdp_private.DriverInfo.ReadWIPCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND;
20008410:	687b      	ldr	r3, [r7, #4]
20008412:	2205      	movs	r2, #5
20008414:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
      Object->sfdp_private.DriverInfo.WIPPosition = 0u;
20008418:	687b      	ldr	r3, [r7, #4]
2000841a:	2200      	movs	r2, #0
2000841c:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
      Object->sfdp_private.DriverInfo.WIPBusyPolarity = 0u;
20008420:	687b      	ldr	r3, [r7, #4]
20008422:	2200      	movs	r2, #0
20008424:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
20008428:	e01e      	b.n	20008468 <SFDP_BuildGenericDriver+0x4c8>
    }
    else if (0x02u == (JEDEC_Basic.Params.Param_DWORD.D14.StatusRegister &  0x02u))
2000842a:	4b0d      	ldr	r3, [pc, #52]	@ (20008460 <SFDP_BuildGenericDriver+0x4c0>)
2000842c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
20008430:	f3c3 0385 	ubfx	r3, r3, #2, #6
20008434:	b2db      	uxtb	r3, r3
20008436:	f003 0302 	and.w	r3, r3, #2
2000843a:	2b00      	cmp	r3, #0
2000843c:	d00c      	beq.n	20008458 <SFDP_BuildGenericDriver+0x4b8>
    {
      /* xx_xx1xb: Bit 7 of the Flag Status Register may be polled any time a Program, Erase, Suspend/Resume
         command is issued, or after a Reset command while the device is busy. The read instruction is 70h.
         Flag Status Register bit definitions: bit[7]: Program or erase controller status (0=busy; 1=ready)*/
      Object->sfdp_private.DriverInfo.ReadWIPCommand = 0x70;
2000843e:	687b      	ldr	r3, [r7, #4]
20008440:	2270      	movs	r2, #112	@ 0x70
20008442:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
      Object->sfdp_private.DriverInfo.WIPPosition = 7u;
20008446:	687b      	ldr	r3, [r7, #4]
20008448:	2207      	movs	r2, #7
2000844a:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
      Object->sfdp_private.DriverInfo.WIPBusyPolarity = 0u;
2000844e:	687b      	ldr	r3, [r7, #4]
20008450:	2200      	movs	r2, #0
20008452:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
20008456:	e007      	b.n	20008468 <SFDP_BuildGenericDriver+0x4c8>
    }
    else
    {
      retr = EXTMEM_SFDP_ERROR_JEDECBASIC_D14;
20008458:	2309      	movs	r3, #9
2000845a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
2000845e:	e3dc      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
20008460:	2402024c 	.word	0x2402024c
20008464:	240202cc 	.word	0x240202cc
    }
  }

  /* Set default value for Read instruction */
  Object->sfdp_private.DriverInfo.ReadInstruction     = SFDP_DRIVER_READ_COMMAND;
20008468:	687b      	ldr	r3, [r7, #4]
2000846a:	2203      	movs	r2, #3
2000846c:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
  dummyCycles = 0;
20008470:	2300      	movs	r3, #0
20008472:	617b      	str	r3, [r7, #20]
  (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
20008474:	687b      	ldr	r3, [r7, #4]
20008476:	3308      	adds	r3, #8
20008478:	f107 0214 	add.w	r2, r7, #20
2000847c:	2101      	movs	r1, #1
2000847e:	4618      	mov	r0, r3
20008480:	f7fe fdee 	bl	20007060 <SAL_XSPI_MemoryConfig>

  /* ---------------------------------------------------
   *  command based on SFDP_PARAMID_BASIC_SPIPROTOCOL
   * ---------------------------------------------------
   */
  if (((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
20008484:	687b      	ldr	r3, [r7, #4]
20008486:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000848a:	f003 0308 	and.w	r3, r3, #8
2000848e:	2b00      	cmp	r3, #0
20008490:	f000 80b0 	beq.w	200085f4 <SFDP_BuildGenericDriver+0x654>
       == (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
      && (Object->sfdp_private.Config < EXTMEM_LINK_CONFIG_8LINES))
20008494:	687b      	ldr	r3, [r7, #4]
20008496:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
2000849a:	2b02      	cmp	r3, #2
2000849c:	f200 80aa 	bhi.w	200085f4 <SFDP_BuildGenericDriver+0x654>
  {
    Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S1S1S;
200084a0:	687b      	ldr	r3, [r7, #4]
200084a2:	2200      	movs	r2, #0
200084a4:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64

    if (Object->sfdp_private.Config > EXTMEM_LINK_CONFIG_1LINE)
200084a8:	687b      	ldr	r3, [r7, #4]
200084aa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
200084ae:	2b00      	cmp	r3, #0
200084b0:	d04c      	beq.n	2000854c <SFDP_BuildGenericDriver+0x5ac>
    {
      /* control if read 1s1s2s is available */
      if (JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_FastReadInstruction != 0u)
200084b2:	4bb6      	ldr	r3, [pc, #728]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
200084b4:	7c5b      	ldrb	r3, [r3, #17]
200084b6:	2b00      	cmp	r3, #0
200084b8:	d015      	beq.n	200084e6 <SFDP_BuildGenericDriver+0x546>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_DummyClock
200084ba:	4bb4      	ldr	r3, [pc, #720]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
200084bc:	7c1b      	ldrb	r3, [r3, #16]
200084be:	f3c3 0304 	ubfx	r3, r3, #0, #5
200084c2:	b2db      	uxtb	r3, r3
200084c4:	461a      	mov	r2, r3
                      + JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_ModeClock;
200084c6:	4bb1      	ldr	r3, [pc, #708]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
200084c8:	7c1b      	ldrb	r3, [r3, #16]
200084ca:	f3c3 1342 	ubfx	r3, r3, #5, #3
200084ce:	b2db      	uxtb	r3, r3
200084d0:	4413      	add	r3, r2
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_DummyClock
200084d2:	617b      	str	r3, [r7, #20]
        Object->sfdp_private.DriverInfo.ReadInstruction =
          (uint8_t)JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_FastReadInstruction;
200084d4:	4bad      	ldr	r3, [pc, #692]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
200084d6:	7c5a      	ldrb	r2, [r3, #17]
        Object->sfdp_private.DriverInfo.ReadInstruction =
200084d8:	687b      	ldr	r3, [r7, #4]
200084da:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S1S2S;
200084de:	687b      	ldr	r3, [r7, #4]
200084e0:	2201      	movs	r2, #1
200084e2:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
      }

      /* control if read 1S2S2S is available */
      if (JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_FastReadInstruction != 0u)
200084e6:	4ba9      	ldr	r3, [pc, #676]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
200084e8:	7cdb      	ldrb	r3, [r3, #19]
200084ea:	2b00      	cmp	r3, #0
200084ec:	d015      	beq.n	2000851a <SFDP_BuildGenericDriver+0x57a>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_DummyClock
200084ee:	4ba7      	ldr	r3, [pc, #668]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
200084f0:	7c9b      	ldrb	r3, [r3, #18]
200084f2:	f3c3 0304 	ubfx	r3, r3, #0, #5
200084f6:	b2db      	uxtb	r3, r3
200084f8:	461a      	mov	r2, r3
                      + JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_ModeClock;
200084fa:	4ba4      	ldr	r3, [pc, #656]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
200084fc:	7c9b      	ldrb	r3, [r3, #18]
200084fe:	f3c3 1342 	ubfx	r3, r3, #5, #3
20008502:	b2db      	uxtb	r3, r3
20008504:	4413      	add	r3, r2
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_DummyClock
20008506:	617b      	str	r3, [r7, #20]
        Object->sfdp_private.DriverInfo.ReadInstruction =
          (uint8_t)JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_FastReadInstruction;
20008508:	4ba0      	ldr	r3, [pc, #640]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
2000850a:	7cda      	ldrb	r2, [r3, #19]
        Object->sfdp_private.DriverInfo.ReadInstruction =
2000850c:	687b      	ldr	r3, [r7, #4]
2000850e:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S2S2S;
20008512:	687b      	ldr	r3, [r7, #4]
20008514:	2202      	movs	r2, #2
20008516:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
      }

      /* The memory work only in 2S2S2S */
      if (JEDEC_Basic.Params.Param_DWORD.D5._2S2S2S_FastReadSupport != 0u)
2000851a:	4b9c      	ldr	r3, [pc, #624]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
2000851c:	7d1b      	ldrb	r3, [r3, #20]
2000851e:	f003 0301 	and.w	r3, r3, #1
20008522:	b2db      	uxtb	r3, r3
20008524:	2b00      	cmp	r3, #0
20008526:	d011      	beq.n	2000854c <SFDP_BuildGenericDriver+0x5ac>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_DummyClock
20008528:	4b98      	ldr	r3, [pc, #608]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
2000852a:	7e9b      	ldrb	r3, [r3, #26]
2000852c:	f3c3 0304 	ubfx	r3, r3, #0, #5
20008530:	b2db      	uxtb	r3, r3
20008532:	461a      	mov	r2, r3
                      + JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_ModeClock;
20008534:	4b95      	ldr	r3, [pc, #596]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
20008536:	7e9b      	ldrb	r3, [r3, #26]
20008538:	f3c3 1342 	ubfx	r3, r3, #5, #3
2000853c:	b2db      	uxtb	r3, r3
2000853e:	4413      	add	r3, r2
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_DummyClock
20008540:	617b      	str	r3, [r7, #20]
        Object->sfdp_private.DriverInfo.ReadInstruction =
          (uint8_t)JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_FastReadInstruction;
20008542:	4b92      	ldr	r3, [pc, #584]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
20008544:	7eda      	ldrb	r2, [r3, #27]
        Object->sfdp_private.DriverInfo.ReadInstruction =
20008546:	687b      	ldr	r3, [r7, #4]
20008548:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
      }
    }

    /* the command set is only based on this table */
    /* determine the best line configuration */
    if (Object->sfdp_private.Config > EXTMEM_LINK_CONFIG_2LINES)
2000854c:	687b      	ldr	r3, [r7, #4]
2000854e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
20008552:	2b01      	cmp	r3, #1
20008554:	d92f      	bls.n	200085b6 <SFDP_BuildGenericDriver+0x616>
    {
      if (JEDEC_Basic.Params.Param_DWORD.D5._4S4S4S_FastReadSupport != 0u)
20008556:	4b8d      	ldr	r3, [pc, #564]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
20008558:	7d1b      	ldrb	r3, [r3, #20]
2000855a:	f003 0310 	and.w	r3, r3, #16
2000855e:	b2db      	uxtb	r3, r3
20008560:	2b00      	cmp	r3, #0
20008562:	d020      	beq.n	200085a6 <SFDP_BuildGenericDriver+0x606>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_DummyClock
20008564:	4b89      	ldr	r3, [pc, #548]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
20008566:	7f9b      	ldrb	r3, [r3, #30]
20008568:	f3c3 0304 	ubfx	r3, r3, #0, #5
2000856c:	b2db      	uxtb	r3, r3
2000856e:	461a      	mov	r2, r3
                      + JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_ModeClock;
20008570:	4b86      	ldr	r3, [pc, #536]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
20008572:	7f9b      	ldrb	r3, [r3, #30]
20008574:	f3c3 1342 	ubfx	r3, r3, #5, #3
20008578:	b2db      	uxtb	r3, r3
2000857a:	4413      	add	r3, r2
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_DummyClock
2000857c:	617b      	str	r3, [r7, #20]
        Object->sfdp_private.DriverInfo.ReadInstruction =
          (uint8_t)JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_FastReadInstruction;
2000857e:	4b83      	ldr	r3, [pc, #524]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
20008580:	7fda      	ldrb	r2, [r3, #31]
        Object->sfdp_private.DriverInfo.ReadInstruction =
20008582:	687b      	ldr	r3, [r7, #4]
20008584:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_4S4S4S;
20008588:	687b      	ldr	r3, [r7, #4]
2000858a:	2204      	movs	r2, #4
2000858c:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64

        retr = JEDEC_Basic_Manage4S4S4SEnableSequence(Object);
20008590:	6878      	ldr	r0, [r7, #4]
20008592:	f000 ff3b 	bl	2000940c <JEDEC_Basic_Manage4S4S4SEnableSequence>
20008596:	4603      	mov	r3, r0
20008598:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (retr != EXTMEM_SFDP_OK)
2000859c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
200085a0:	2b00      	cmp	r3, #0
200085a2:	f040 8337 	bne.w	20008c14 <SFDP_BuildGenericDriver+0xc74>
      }
      else /* other configuration with more 4 lines */
      {
        /* not yet handled */
      }
      (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
200085a6:	687b      	ldr	r3, [r7, #4]
200085a8:	3308      	adds	r3, #8
200085aa:	f107 0214 	add.w	r2, r7, #20
200085ae:	2101      	movs	r1, #1
200085b0:	4618      	mov	r0, r3
200085b2:	f7fe fd55 	bl	20007060 <SAL_XSPI_MemoryConfig>
#endif /* IS25WP032D_ENABLE_DTR */

    }

    /* Configure the link */
    if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
200085b6:	687b      	ldr	r3, [r7, #4]
200085b8:	f103 0008 	add.w	r0, r3, #8
                                        &Object->sfdp_private.DriverInfo.SpiPhyLink))
200085bc:	687b      	ldr	r3, [r7, #4]
200085be:	3364      	adds	r3, #100	@ 0x64
    if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
200085c0:	461a      	mov	r2, r3
200085c2:	2100      	movs	r1, #0
200085c4:	f7fe fd4c 	bl	20007060 <SAL_XSPI_MemoryConfig>
200085c8:	4603      	mov	r3, r0
200085ca:	2b00      	cmp	r3, #0
200085cc:	d003      	beq.n	200085d6 <SFDP_BuildGenericDriver+0x636>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
200085ce:	230c      	movs	r3, #12
200085d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
200085d4:	e321      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
    }

    if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, &dummyCycles))
200085d6:	687b      	ldr	r3, [r7, #4]
200085d8:	3308      	adds	r3, #8
200085da:	f107 0214 	add.w	r2, r7, #20
200085de:	2101      	movs	r1, #1
200085e0:	4618      	mov	r0, r3
200085e2:	f7fe fd3d 	bl	20007060 <SAL_XSPI_MemoryConfig>
200085e6:	4603      	mov	r3, r0
200085e8:	2b00      	cmp	r3, #0
200085ea:	d003      	beq.n	200085f4 <SFDP_BuildGenericDriver+0x654>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
200085ec:	230c      	movs	r3, #12
200085ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
200085f2:	e312      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
  /* -----------------------------------------------------------------------------------------------------------------
     If an octal DDR table is present and the target is 8D8D8D,
     when switch in octal DDR mode
     -----------------------------------------------------------------------------------------------------------------
  */
  if (((uint32_t)SFDP_PARAMID_OCTAL_DDR == (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_OCTAL_DDR))
200085f4:	687b      	ldr	r3, [r7, #4]
200085f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
200085fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
200085fe:	2b00      	cmp	r3, #0
20008600:	f000 8087 	beq.w	20008712 <SFDP_BuildGenericDriver+0x772>
      && (EXTMEM_LINK_CONFIG_8LINES == Object->sfdp_private.Config))
20008604:	687b      	ldr	r3, [r7, #4]
20008606:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
2000860a:	2b03      	cmp	r3, #3
2000860c:	f040 8081 	bne.w	20008712 <SFDP_BuildGenericDriver+0x772>
  {
    /* check if we are not already in octal mode */
    if (PHY_LINK_8D8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink)
20008610:	687b      	ldr	r3, [r7, #4]
20008612:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
20008616:	2b09      	cmp	r3, #9
20008618:	d103      	bne.n	20008622 <SFDP_BuildGenericDriver+0x682>
    {
      flag4byteAddress = 1u;
2000861a:	2301      	movs	r3, #1
2000861c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
20008620:	e044      	b.n	200086ac <SFDP_BuildGenericDriver+0x70c>
    }
    else
    {
      /* Execute the flash command sequence to switch in octal DDR */
      if (EXTMEM_SFDP_OK == sfdp_enter_octal_mode(Object))
20008622:	6878      	ldr	r0, [r7, #4]
20008624:	f000 fc6e 	bl	20008f04 <sfdp_enter_octal_mode>
20008628:	4603      	mov	r3, r0
2000862a:	2b00      	cmp	r3, #0
2000862c:	d13e      	bne.n	200086ac <SFDP_BuildGenericDriver+0x70c>
      {
        /* switch the memory interface configuration according to the Access protocol field */
        flag4byteAddress = 1u;
2000862e:	2301      	movs	r3, #1
20008630:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        /* Specific case of GigaDevice memory GD25LX512ME whose Instruction mode remains on 8S (8bit commands) */
        if (Object->sfdp_private.ManuID == EXTMEM_MANUFACTURER_GIGADEVICE)
20008634:	687b      	ldr	r3, [r7, #4]
20008636:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
2000863a:	2bc8      	cmp	r3, #200	@ 0xc8
2000863c:	d104      	bne.n	20008648 <SFDP_BuildGenericDriver+0x6a8>
        {
          Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_8S8D8D;
2000863e:	687b      	ldr	r3, [r7, #4]
20008640:	2208      	movs	r2, #8
20008642:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
20008646:	e003      	b.n	20008650 <SFDP_BuildGenericDriver+0x6b0>
        }
        else
        {
          Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_8D8D8D;
20008648:	687b      	ldr	r3, [r7, #4]
2000864a:	2209      	movs	r2, #9
2000864c:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
        }

        /* update the physical link */
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
20008650:	687b      	ldr	r3, [r7, #4]
20008652:	f103 0008 	add.w	r0, r3, #8
                                            &Object->sfdp_private.DriverInfo.SpiPhyLink))
20008656:	687b      	ldr	r3, [r7, #4]
20008658:	3364      	adds	r3, #100	@ 0x64
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
2000865a:	461a      	mov	r2, r3
2000865c:	2100      	movs	r1, #0
2000865e:	f7fe fcff 	bl	20007060 <SAL_XSPI_MemoryConfig>
20008662:	4603      	mov	r3, r0
20008664:	2b00      	cmp	r3, #0
20008666:	d003      	beq.n	20008670 <SFDP_BuildGenericDriver+0x6d0>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
20008668:	230c      	movs	r3, #12
2000866a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
2000866e:	e2d4      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
        }

        if (Object->sfdp_private.Sfdp_AccessProtocol == 0xFDu)
20008670:	687b      	ldr	r3, [r7, #4]
20008672:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
20008676:	2bfd      	cmp	r3, #253	@ 0xfd
20008678:	d109      	bne.n	2000868e <SFDP_BuildGenericDriver+0x6ee>
        {
          /* set 20 wait state */
          dummyCycles = 20;
2000867a:	2314      	movs	r3, #20
2000867c:	617b      	str	r3, [r7, #20]
          (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
2000867e:	687b      	ldr	r3, [r7, #4]
20008680:	3308      	adds	r3, #8
20008682:	f107 0214 	add.w	r2, r7, #20
20008686:	2101      	movs	r1, #1
20008688:	4618      	mov	r0, r3
2000868a:	f7fe fce9 	bl	20007060 <SAL_XSPI_MemoryConfig>
        }
        if (Object->sfdp_private.Sfdp_AccessProtocol == 0xFEu)
2000868e:	687b      	ldr	r3, [r7, #4]
20008690:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
20008694:	2bfe      	cmp	r3, #254	@ 0xfe
20008696:	d109      	bne.n	200086ac <SFDP_BuildGenericDriver+0x70c>
        {
          /* set 8 wait state */
          dummyCycles = 8;
20008698:	2308      	movs	r3, #8
2000869a:	617b      	str	r3, [r7, #20]
          (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
2000869c:	687b      	ldr	r3, [r7, #4]
2000869e:	3308      	adds	r3, #8
200086a0:	f107 0214 	add.w	r2, r7, #20
200086a4:	2101      	movs	r1, #1
200086a6:	4618      	mov	r0, r3
200086a8:	f7fe fcda 	bl	20007060 <SAL_XSPI_MemoryConfig>
        /* an error occurs when trying to switch the mode                        */
        /* when continue the process and check if another mode could be targeted */
      }
    }

    if ((0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)) &&
200086ac:	687b      	ldr	r3, [r7, #4]
200086ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
200086b2:	f003 0308 	and.w	r3, r3, #8
200086b6:	2b00      	cmp	r3, #0
200086b8:	d019      	beq.n	200086ee <SFDP_BuildGenericDriver+0x74e>
        (JEDEC_Basic.size > 16u))
200086ba:	4b34      	ldr	r3, [pc, #208]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
200086bc:	681b      	ldr	r3, [r3, #0]
    if ((0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)) &&
200086be:	2b10      	cmp	r3, #16
200086c0:	d915      	bls.n	200086ee <SFDP_BuildGenericDriver+0x74e>
      /* 0b00 Command Extension is the same as the Command.
              (Command / Command Extension has the same value for the whole clock period.)*/
      /* 0b01 Command Extension is the inverse of the Command.
              Command Extension acts as a confirmation of the Command */
      /* 0b11 Command and Command Extension forms a 16-bit command word */
      if (JEDEC_Basic.Params.Param_DWORD.D18.OctalDTRCommandExtension > 1u)
200086c2:	4b32      	ldr	r3, [pc, #200]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
200086c4:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
200086c8:	f3c3 1341 	ubfx	r3, r3, #5, #2
200086cc:	b2db      	uxtb	r3, r3
200086ce:	2b01      	cmp	r3, #1
200086d0:	d903      	bls.n	200086da <SFDP_BuildGenericDriver+0x73a>
      {
        retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
200086d2:	230f      	movs	r3, #15
200086d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
200086d8:	e29f      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
      }
      SAL_XSPI_SET_COMMANDEXTENSION(Object->sfdp_private.SALObject,
200086da:	4b2c      	ldr	r3, [pc, #176]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
200086dc:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
200086e0:	f3c3 1341 	ubfx	r3, r3, #5, #2
200086e4:	b2db      	uxtb	r3, r3
200086e6:	461a      	mov	r2, r3
200086e8:	687b      	ldr	r3, [r7, #4]
200086ea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
                                    (uint8_t)JEDEC_Basic.Params.Param_DWORD.D18.OctalDTRCommandExtension);
    }

    /* In octal mode, check if JEDEC xSPI (Profile 1.0) Parameter Table is provided, and if yes,
       check value of SFDP command dummy cycles in 1st DWORD */
    if ((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_XSPI_V1_0)
200086ee:	687b      	ldr	r3, [r7, #4]
200086f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
200086f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
200086f8:	2b00      	cmp	r3, #0
200086fa:	d00a      	beq.n	20008712 <SFDP_BuildGenericDriver+0x772>
        == (uint32_t)SFDP_PARAMID_XSPI_V1_0)
    {
      if (JEDEC_XSPI10.Param_DWORD.D1.SFDPCommand_8D8D8DMode_DummyCycles == 1U)
200086fc:	4b24      	ldr	r3, [pc, #144]	@ (20008790 <SFDP_BuildGenericDriver+0x7f0>)
200086fe:	78db      	ldrb	r3, [r3, #3]
20008700:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20008704:	b2db      	uxtb	r3, r3
20008706:	2b00      	cmp	r3, #0
20008708:	d003      	beq.n	20008712 <SFDP_BuildGenericDriver+0x772>
      {
        SAL_XSPI_SET_SFDPDUMMYCYLE(Object->sfdp_private.SALObject, EXTMEM_READ_SFDP_NB_DUMMY_CYCLES_OPI);
2000870a:	687b      	ldr	r3, [r7, #4]
2000870c:	2214      	movs	r2, #20
2000870e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
      }
    }
  }

  /* Check WIP flag with new access mode */
  if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
20008712:	2164      	movs	r1, #100	@ 0x64
20008714:	6878      	ldr	r0, [r7, #4]
20008716:	f000 fa95 	bl	20008c44 <driver_check_FlagBUSY>
2000871a:	4603      	mov	r3, r0
2000871c:	2b00      	cmp	r3, #0
2000871e:	d003      	beq.n	20008728 <SFDP_BuildGenericDriver+0x788>
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
20008720:	230c      	movs	r3, #12
20008722:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
20008726:	e278      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
  }

  if ((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION) ==
20008728:	687b      	ldr	r3, [r7, #4]
2000872a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
2000872e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20008732:	2b00      	cmp	r3, #0
20008734:	f000 8182 	beq.w	20008a3c <SFDP_BuildGenericDriver+0xa9c>
      (uint32_t)SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION)
  {
    if (0u == flag4byteAddress)
20008738:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
2000873c:	2b00      	cmp	r3, #0
2000873e:	f040 8101 	bne.w	20008944 <SFDP_BuildGenericDriver+0x9a4>
    {
      /* xxxx_xxx1b: issue instruction B7h (preceding write enable not required) */
      if (0x01u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x01u))
20008742:	4b12      	ldr	r3, [pc, #72]	@ (2000878c <SFDP_BuildGenericDriver+0x7ec>)
20008744:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
20008748:	f003 0301 	and.w	r3, r3, #1
2000874c:	2b00      	cmp	r3, #0
2000874e:	d021      	beq.n	20008794 <SFDP_BuildGenericDriver+0x7f4>
      {
        /* send command to enter 4-bytes Address mode */
        if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0xB7, NULL, 0))
20008750:	687b      	ldr	r3, [r7, #4]
20008752:	f103 0008 	add.w	r0, r3, #8
20008756:	2300      	movs	r3, #0
20008758:	2200      	movs	r2, #0
2000875a:	21b7      	movs	r1, #183	@ 0xb7
2000875c:	f7fe ff3c 	bl	200075d8 <SAL_XSPI_CommandSendData>
20008760:	4603      	mov	r3, r0
20008762:	2b00      	cmp	r3, #0
20008764:	d003      	beq.n	2000876e <SFDP_BuildGenericDriver+0x7ce>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
20008766:	230c      	movs	r3, #12
20008768:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
2000876c:	e255      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
        }

        /* Set 4-Byte addressing on PHY side */
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_ADDRESS_4BYTES, NULL))
2000876e:	687b      	ldr	r3, [r7, #4]
20008770:	3308      	adds	r3, #8
20008772:	2200      	movs	r2, #0
20008774:	2102      	movs	r1, #2
20008776:	4618      	mov	r0, r3
20008778:	f7fe fc72 	bl	20007060 <SAL_XSPI_MemoryConfig>
2000877c:	4603      	mov	r3, r0
2000877e:	2b00      	cmp	r3, #0
20008780:	d072      	beq.n	20008868 <SFDP_BuildGenericDriver+0x8c8>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
20008782:	230c      	movs	r3, #12
20008784:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
20008788:	e247      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
2000878a:	bf00      	nop
2000878c:	2402024c 	.word	0x2402024c
20008790:	240202b4 	.word	0x240202b4
        }

        /* flag4byteAddress = 1u; this setting is not needed because variable is no more used */
      }
      /* xxxx_xx1xb: issue write enable instruction 06h, then issue instruction B7h */
      else if (0x2u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x2u))
20008794:	4b81      	ldr	r3, [pc, #516]	@ (2000899c <SFDP_BuildGenericDriver+0x9fc>)
20008796:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
2000879a:	f003 0302 	and.w	r3, r3, #2
2000879e:	2b00      	cmp	r3, #0
200087a0:	d050      	beq.n	20008844 <SFDP_BuildGenericDriver+0x8a4>
      {
        /* send command to write enable */
        if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject,
200087a2:	687b      	ldr	r3, [r7, #4]
200087a4:	f103 0008 	add.w	r0, r3, #8
200087a8:	687b      	ldr	r3, [r7, #4]
200087aa:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
200087ae:	2300      	movs	r3, #0
200087b0:	2200      	movs	r2, #0
200087b2:	f7fe ff11 	bl	200075d8 <SAL_XSPI_CommandSendData>
200087b6:	4603      	mov	r3, r0
200087b8:	2b00      	cmp	r3, #0
200087ba:	d003      	beq.n	200087c4 <SFDP_BuildGenericDriver+0x824>
                                               Object->sfdp_private.DriverInfo.WriteWELCommand, NULL, 0u))
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
200087bc:	230c      	movs	r3, #12
200087be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
200087c2:	e22a      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
        }

        /* control the write enable */
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
200087c4:	687b      	ldr	r3, [r7, #4]
200087c6:	f103 0008 	add.w	r0, r3, #8
200087ca:	687b      	ldr	r3, [r7, #4]
200087cc:	f893 1071 	ldrb.w	r1, [r3, #113]	@ 0x71
                                                   Object->sfdp_private.DriverInfo.ReadWELCommand,
                                                   Object->sfdp_private.DriverInfo.WELAddress,
200087d0:	687b      	ldr	r3, [r7, #4]
200087d2:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
200087d6:	461e      	mov	r6, r3
                                                   (((Object->sfdp_private.DriverInfo.WELBusyPolarity == 0u) ? 1u : 0u)
200087d8:	687b      	ldr	r3, [r7, #4]
200087da:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
200087de:	2b00      	cmp	r3, #0
200087e0:	d101      	bne.n	200087e6 <SFDP_BuildGenericDriver+0x846>
200087e2:	2301      	movs	r3, #1
200087e4:	e000      	b.n	200087e8 <SFDP_BuildGenericDriver+0x848>
200087e6:	2300      	movs	r3, #0
                                                    << Object->sfdp_private.DriverInfo.WELPosition),
200087e8:	687a      	ldr	r2, [r7, #4]
200087ea:	f892 2072 	ldrb.w	r2, [r2, #114]	@ 0x72
200087ee:	4093      	lsls	r3, r2
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
200087f0:	b2dc      	uxtb	r4, r3
                                                   1u << Object->sfdp_private.DriverInfo.WELPosition,
200087f2:	687b      	ldr	r3, [r7, #4]
200087f4:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
200087f8:	461a      	mov	r2, r3
200087fa:	2301      	movs	r3, #1
200087fc:	4093      	lsls	r3, r2
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
200087fe:	b2db      	uxtb	r3, r3
20008800:	687a      	ldr	r2, [r7, #4]
20008802:	f892 205d 	ldrb.w	r2, [r2, #93]	@ 0x5d
20008806:	f44f 757a 	mov.w	r5, #1000	@ 0x3e8
2000880a:	9502      	str	r5, [sp, #8]
2000880c:	9201      	str	r2, [sp, #4]
2000880e:	9300      	str	r3, [sp, #0]
20008810:	4623      	mov	r3, r4
20008812:	4632      	mov	r2, r6
20008814:	f7fe ffed 	bl	200077f2 <SAL_XSPI_CheckStatusRegister>
20008818:	4603      	mov	r3, r0
2000881a:	2b00      	cmp	r3, #0
2000881c:	d003      	beq.n	20008826 <SFDP_BuildGenericDriver+0x886>
                                                   Object->sfdp_private.ManuID, 1000))
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
2000881e:	230c      	movs	r3, #12
20008820:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
20008824:	e1f9      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
        }

        /* send command to enter 4-bytes Address mode */
        if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0xB7, NULL, 0u))
20008826:	687b      	ldr	r3, [r7, #4]
20008828:	f103 0008 	add.w	r0, r3, #8
2000882c:	2300      	movs	r3, #0
2000882e:	2200      	movs	r2, #0
20008830:	21b7      	movs	r1, #183	@ 0xb7
20008832:	f7fe fed1 	bl	200075d8 <SAL_XSPI_CommandSendData>
20008836:	4603      	mov	r3, r0
20008838:	2b00      	cmp	r3, #0
2000883a:	d015      	beq.n	20008868 <SFDP_BuildGenericDriver+0x8c8>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
2000883c:	230c      	movs	r3, #12
2000883e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
20008842:	e1ea      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
        }
      }
      /* x1xx_xxxxb: Always operates in 4-Byte address mode */
      else if (0x40u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x40u))
20008844:	4b55      	ldr	r3, [pc, #340]	@ (2000899c <SFDP_BuildGenericDriver+0x9fc>)
20008846:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
2000884a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
2000884e:	2b00      	cmp	r3, #0
20008850:	d10a      	bne.n	20008868 <SFDP_BuildGenericDriver+0x8c8>
        /* nothing to do */
        /* flag4byteAddress = 1u; this setting is not needed because variable is no more used */
      }
      /* xx1x_xxxxb: Supports dedicated 4-Byte address instruction set.
                    Consult vendor data sheet for the instruction set definition.*/
      else if (0x20u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x20u))
20008852:	4b52      	ldr	r3, [pc, #328]	@ (2000899c <SFDP_BuildGenericDriver+0x9fc>)
20008854:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
20008858:	f003 0320 	and.w	r3, r3, #32
2000885c:	2b00      	cmp	r3, #0
2000885e:	d103      	bne.n	20008868 <SFDP_BuildGenericDriver+0x8c8>
                     Read instruction is B5h. Bit[0] controls address mode [0=3-Byte;1=4-Byte].
                     Write configuration register instruction is B1h, data length is 2 bytes.
      */
      else
      {
        retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
20008860:	230f      	movs	r3, #15
20008862:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
20008866:	e1d8      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>

      }

      /* Set 4 bytes addressing on PHY side */
      if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_ADDRESS_4BYTES, NULL))
20008868:	687b      	ldr	r3, [r7, #4]
2000886a:	3308      	adds	r3, #8
2000886c:	2200      	movs	r2, #0
2000886e:	2102      	movs	r1, #2
20008870:	4618      	mov	r0, r3
20008872:	f7fe fbf5 	bl	20007060 <SAL_XSPI_MemoryConfig>
20008876:	4603      	mov	r3, r0
20008878:	2b00      	cmp	r3, #0
2000887a:	d003      	beq.n	20008884 <SFDP_BuildGenericDriver+0x8e4>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
2000887c:	230c      	movs	r3, #12
2000887e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
20008882:	e1ca      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
      }

      /* Set the read and program instruction for 4 bytes Address */
      if (PHY_LINK_1S1S1S == Object->sfdp_private.DriverInfo.SpiPhyLink)
20008884:	687b      	ldr	r3, [r7, #4]
20008886:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
2000888a:	2b00      	cmp	r3, #0
2000888c:	d12a      	bne.n	200088e4 <SFDP_BuildGenericDriver+0x944>
      {
        if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S1S_ReadCommand)
2000888e:	4b44      	ldr	r3, [pc, #272]	@ (200089a0 <SFDP_BuildGenericDriver+0xa00>)
20008890:	781b      	ldrb	r3, [r3, #0]
20008892:	f003 0301 	and.w	r3, r3, #1
20008896:	b2db      	uxtb	r3, r3
20008898:	2b00      	cmp	r3, #0
2000889a:	d003      	beq.n	200088a4 <SFDP_BuildGenericDriver+0x904>
        {
          Object->sfdp_private.DriverInfo.ReadInstruction = 0x13U;
2000889c:	687b      	ldr	r3, [r7, #4]
2000889e:	2213      	movs	r2, #19
200088a0:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        }
        if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S1S_PageProgramCommand)
200088a4:	4b3e      	ldr	r3, [pc, #248]	@ (200089a0 <SFDP_BuildGenericDriver+0xa00>)
200088a6:	781b      	ldrb	r3, [r3, #0]
200088a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
200088ac:	b2db      	uxtb	r3, r3
200088ae:	2b00      	cmp	r3, #0
200088b0:	d003      	beq.n	200088ba <SFDP_BuildGenericDriver+0x91a>
        {
          Object->sfdp_private.DriverInfo.PageProgramInstruction = 0x12u;
200088b2:	687b      	ldr	r3, [r7, #4]
200088b4:	2212      	movs	r2, #18
200088b6:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
        }
        if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S1S_FastReadCommand)
200088ba:	4b39      	ldr	r3, [pc, #228]	@ (200089a0 <SFDP_BuildGenericDriver+0xa00>)
200088bc:	781b      	ldrb	r3, [r3, #0]
200088be:	f003 0302 	and.w	r3, r3, #2
200088c2:	b2db      	uxtb	r3, r3
200088c4:	2b00      	cmp	r3, #0
200088c6:	d00d      	beq.n	200088e4 <SFDP_BuildGenericDriver+0x944>
        {
          Object->sfdp_private.DriverInfo.ReadInstruction = 0x0Cu;
200088c8:	687b      	ldr	r3, [r7, #4]
200088ca:	220c      	movs	r2, #12
200088cc:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
          dummyCycles = EXTMEM_FAST_READ_NB_DUMMY_CYCLES_DEFAULT;
200088d0:	2308      	movs	r3, #8
200088d2:	617b      	str	r3, [r7, #20]
          (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
200088d4:	687b      	ldr	r3, [r7, #4]
200088d6:	3308      	adds	r3, #8
200088d8:	f107 0214 	add.w	r2, r7, #20
200088dc:	2101      	movs	r1, #1
200088de:	4618      	mov	r0, r3
200088e0:	f7fe fbbe 	bl	20007060 <SAL_XSPI_MemoryConfig>
        }
      }

      if (PHY_LINK_1S1S2S == Object->sfdp_private.DriverInfo.SpiPhyLink)
200088e4:	687b      	ldr	r3, [r7, #4]
200088e6:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
200088ea:	2b01      	cmp	r3, #1
200088ec:	d10a      	bne.n	20008904 <SFDP_BuildGenericDriver+0x964>
      {
        if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S2S_FastReadCommand)
200088ee:	4b2c      	ldr	r3, [pc, #176]	@ (200089a0 <SFDP_BuildGenericDriver+0xa00>)
200088f0:	781b      	ldrb	r3, [r3, #0]
200088f2:	f003 0304 	and.w	r3, r3, #4
200088f6:	b2db      	uxtb	r3, r3
200088f8:	2b00      	cmp	r3, #0
200088fa:	d003      	beq.n	20008904 <SFDP_BuildGenericDriver+0x964>
        {
          Object->sfdp_private.DriverInfo.ReadInstruction = 0x3CU;
200088fc:	687b      	ldr	r3, [r7, #4]
200088fe:	223c      	movs	r2, #60	@ 0x3c
20008900:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        }
      }

      if (PHY_LINK_1S2S2S == Object->sfdp_private.DriverInfo.SpiPhyLink)
20008904:	687b      	ldr	r3, [r7, #4]
20008906:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
2000890a:	2b02      	cmp	r3, #2
2000890c:	d10a      	bne.n	20008924 <SFDP_BuildGenericDriver+0x984>
      {
        if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S2S2S_FastReadCommand)
2000890e:	4b24      	ldr	r3, [pc, #144]	@ (200089a0 <SFDP_BuildGenericDriver+0xa00>)
20008910:	781b      	ldrb	r3, [r3, #0]
20008912:	f003 0308 	and.w	r3, r3, #8
20008916:	b2db      	uxtb	r3, r3
20008918:	2b00      	cmp	r3, #0
2000891a:	d003      	beq.n	20008924 <SFDP_BuildGenericDriver+0x984>
        {
          Object->sfdp_private.DriverInfo.ReadInstruction = 0xBCU;
2000891c:	687b      	ldr	r3, [r7, #4]
2000891e:	22bc      	movs	r2, #188	@ 0xbc
20008920:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        }
      }

      if (PHY_LINK_1S1D1D == Object->sfdp_private.DriverInfo.SpiPhyLink)
20008924:	687b      	ldr	r3, [r7, #4]
20008926:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
2000892a:	2b03      	cmp	r3, #3
2000892c:	d10a      	bne.n	20008944 <SFDP_BuildGenericDriver+0x9a4>
      {
        if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1D1D_DTRReadCommand)
2000892e:	4b1c      	ldr	r3, [pc, #112]	@ (200089a0 <SFDP_BuildGenericDriver+0xa00>)
20008930:	785b      	ldrb	r3, [r3, #1]
20008932:	f003 0320 	and.w	r3, r3, #32
20008936:	b2db      	uxtb	r3, r3
20008938:	2b00      	cmp	r3, #0
2000893a:	d003      	beq.n	20008944 <SFDP_BuildGenericDriver+0x9a4>
        {
          Object->sfdp_private.DriverInfo.ReadInstruction = 0x0EU;
2000893c:	687b      	ldr	r3, [r7, #4]
2000893e:	220e      	movs	r2, #14
20008940:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        }
      }
    }

    if ((EXTMEM_LINK_CONFIG_8LINES == Object->sfdp_private.Config)
20008944:	687b      	ldr	r3, [r7, #4]
20008946:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
2000894a:	2b03      	cmp	r3, #3
2000894c:	d132      	bne.n	200089b4 <SFDP_BuildGenericDriver+0xa14>
        && (PHY_LINK_1S1S1S == Object->sfdp_private.DriverInfo.SpiPhyLink))
2000894e:	687b      	ldr	r3, [r7, #4]
20008950:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
20008954:	2b00      	cmp	r3, #0
20008956:	d12d      	bne.n	200089b4 <SFDP_BuildGenericDriver+0xa14>
    {
      /* check if we can switch to 1S8S8S */
      if ((0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_FastReadCommand)
20008958:	4b11      	ldr	r3, [pc, #68]	@ (200089a0 <SFDP_BuildGenericDriver+0xa00>)
2000895a:	789b      	ldrb	r3, [r3, #2]
2000895c:	f003 0320 	and.w	r3, r3, #32
20008960:	b2db      	uxtb	r3, r3
20008962:	2b00      	cmp	r3, #0
20008964:	d026      	beq.n	200089b4 <SFDP_BuildGenericDriver+0xa14>
          && (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_PageProgramCommand))
20008966:	4b0e      	ldr	r3, [pc, #56]	@ (200089a0 <SFDP_BuildGenericDriver+0xa00>)
20008968:	78db      	ldrb	r3, [r3, #3]
2000896a:	f003 0301 	and.w	r3, r3, #1
2000896e:	b2db      	uxtb	r3, r3
20008970:	2b00      	cmp	r3, #0
20008972:	d01f      	beq.n	200089b4 <SFDP_BuildGenericDriver+0xa14>
      {
        /* Patch Micron write command 0x81 @0x0 0xE7 */
        Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S8S8S;
20008974:	687b      	ldr	r3, [r7, #4]
20008976:	2207      	movs	r2, #7
20008978:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
2000897c:	687b      	ldr	r3, [r7, #4]
2000897e:	f103 0008 	add.w	r0, r3, #8
                                            &Object->sfdp_private.DriverInfo.SpiPhyLink))
20008982:	687b      	ldr	r3, [r7, #4]
20008984:	3364      	adds	r3, #100	@ 0x64
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
20008986:	461a      	mov	r2, r3
20008988:	2100      	movs	r1, #0
2000898a:	f7fe fb69 	bl	20007060 <SAL_XSPI_MemoryConfig>
2000898e:	4603      	mov	r3, r0
20008990:	2b00      	cmp	r3, #0
20008992:	d007      	beq.n	200089a4 <SFDP_BuildGenericDriver+0xa04>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
20008994:	230c      	movs	r3, #12
20008996:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
2000899a:	e13e      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
2000899c:	2402024c 	.word	0x2402024c
200089a0:	240202ac 	.word	0x240202ac
        }
        Object->sfdp_private.DriverInfo.ReadInstruction = 0xCC;
200089a4:	687b      	ldr	r3, [r7, #4]
200089a6:	22cc      	movs	r2, #204	@ 0xcc
200089a8:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfdp_private.DriverInfo.PageProgramInstruction = 0x8E;
200089ac:	687b      	ldr	r3, [r7, #4]
200089ae:	228e      	movs	r2, #142	@ 0x8e
200089b0:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75

    /*
      need to be study more; it seems that Macronix used it to define the command maybe because only one mode is
      supported in their case
    */
    if (Object->sfdp_private.DriverInfo.SpiPhyLink == PHY_LINK_8S8D8D)
200089b4:	687b      	ldr	r3, [r7, #4]
200089b6:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
200089ba:	2b08      	cmp	r3, #8
200089bc:	d12a      	bne.n	20008a14 <SFDP_BuildGenericDriver+0xa74>
    {
      if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_PageProgramCommand)
200089be:	4b9a      	ldr	r3, [pc, #616]	@ (20008c28 <SFDP_BuildGenericDriver+0xc88>)
200089c0:	78db      	ldrb	r3, [r3, #3]
200089c2:	f003 0301 	and.w	r3, r3, #1
200089c6:	b2db      	uxtb	r3, r3
200089c8:	2b00      	cmp	r3, #0
200089ca:	d003      	beq.n	200089d4 <SFDP_BuildGenericDriver+0xa34>
      {
        Object->sfdp_private.DriverInfo.PageProgramInstruction  = 0x02u;
200089cc:	687b      	ldr	r3, [r7, #4]
200089ce:	2202      	movs	r2, #2
200089d0:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
      }
      if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_FastReadCommand)
200089d4:	4b94      	ldr	r3, [pc, #592]	@ (20008c28 <SFDP_BuildGenericDriver+0xc88>)
200089d6:	789b      	ldrb	r3, [r3, #2]
200089d8:	f003 0320 	and.w	r3, r3, #32
200089dc:	b2db      	uxtb	r3, r3
200089de:	2b00      	cmp	r3, #0
200089e0:	d00d      	beq.n	200089fe <SFDP_BuildGenericDriver+0xa5e>
      {
        Object->sfdp_private.DriverInfo.ReadInstruction         = 0xCCu;
200089e2:	687b      	ldr	r3, [r7, #4]
200089e4:	22cc      	movs	r2, #204	@ 0xcc
200089e6:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        dummyCycles = EXTMEM_FAST_READ_NB_DUMMY_CYCLES_DEFAULT;
200089ea:	2308      	movs	r3, #8
200089ec:	617b      	str	r3, [r7, #20]
        (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
200089ee:	687b      	ldr	r3, [r7, #4]
200089f0:	3308      	adds	r3, #8
200089f2:	f107 0214 	add.w	r2, r7, #20
200089f6:	2101      	movs	r1, #1
200089f8:	4618      	mov	r0, r3
200089fa:	f7fe fb31 	bl	20007060 <SAL_XSPI_MemoryConfig>
      }
      if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8D8D_DTRReadCommand)
200089fe:	4b8a      	ldr	r3, [pc, #552]	@ (20008c28 <SFDP_BuildGenericDriver+0xc88>)
20008a00:	789b      	ldrb	r3, [r3, #2]
20008a02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20008a06:	b2db      	uxtb	r3, r3
20008a08:	2b00      	cmp	r3, #0
20008a0a:	d003      	beq.n	20008a14 <SFDP_BuildGenericDriver+0xa74>
      {
        Object->sfdp_private.DriverInfo.ReadInstruction         = 0xFDu;
20008a0c:	687b      	ldr	r3, [r7, #4]
20008a0e:	22fd      	movs	r2, #253	@ 0xfd
20008a10:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
      }
    }

    Object->sfdp_private.DriverInfo.EraseType1Command =
      (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType1;
20008a14:	4b84      	ldr	r3, [pc, #528]	@ (20008c28 <SFDP_BuildGenericDriver+0xc88>)
20008a16:	791a      	ldrb	r2, [r3, #4]
    Object->sfdp_private.DriverInfo.EraseType1Command =
20008a18:	687b      	ldr	r3, [r7, #4]
20008a1a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
    Object->sfdp_private.DriverInfo.EraseType2Command =
      (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType2;
20008a1e:	4b82      	ldr	r3, [pc, #520]	@ (20008c28 <SFDP_BuildGenericDriver+0xc88>)
20008a20:	795a      	ldrb	r2, [r3, #5]
    Object->sfdp_private.DriverInfo.EraseType2Command =
20008a22:	687b      	ldr	r3, [r7, #4]
20008a24:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
    Object->sfdp_private.DriverInfo.EraseType3Command =
      (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType3;
20008a28:	4b7f      	ldr	r3, [pc, #508]	@ (20008c28 <SFDP_BuildGenericDriver+0xc88>)
20008a2a:	799a      	ldrb	r2, [r3, #6]
    Object->sfdp_private.DriverInfo.EraseType3Command =
20008a2c:	687b      	ldr	r3, [r7, #4]
20008a2e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    Object->sfdp_private.DriverInfo.EraseType4Command =
      (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType4;
20008a32:	4b7d      	ldr	r3, [pc, #500]	@ (20008c28 <SFDP_BuildGenericDriver+0xc88>)
20008a34:	79da      	ldrb	r2, [r3, #7]
    Object->sfdp_private.DriverInfo.EraseType4Command =
20008a36:	687b      	ldr	r3, [r7, #4]
20008a38:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
  }

  if (((uint32_t)SFDP_PARAMID_XSPI_V1_0 == (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_XSPI_V1_0))
20008a3c:	687b      	ldr	r3, [r7, #4]
20008a3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20008a42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20008a46:	2b00      	cmp	r3, #0
20008a48:	f000 80e6 	beq.w	20008c18 <SFDP_BuildGenericDriver+0xc78>
      &&
      ((PHY_LINK_8D8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink)
20008a4c:	687b      	ldr	r3, [r7, #4]
20008a4e:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
      &&
20008a52:	2b09      	cmp	r3, #9
20008a54:	d005      	beq.n	20008a62 <SFDP_BuildGenericDriver+0xac2>
       || (PHY_LINK_8S8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink)))
20008a56:	687b      	ldr	r3, [r7, #4]
20008a58:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
20008a5c:	2b08      	cmp	r3, #8
20008a5e:	f040 80db 	bne.w	20008c18 <SFDP_BuildGenericDriver+0xc78>
  {
    uint32_t ClockOut = 0u;
20008a62:	2300      	movs	r3, #0
20008a64:	60fb      	str	r3, [r7, #12]
    uint32_t MaxFreqMhz;
    /* Read command */
    if (0u != JEDEC_XSPI10.Param_DWORD.D1.ReadFastCommand)
20008a66:	4b71      	ldr	r3, [pc, #452]	@ (20008c2c <SFDP_BuildGenericDriver+0xc8c>)
20008a68:	785b      	ldrb	r3, [r3, #1]
20008a6a:	2b00      	cmp	r3, #0
20008a6c:	d004      	beq.n	20008a78 <SFDP_BuildGenericDriver+0xad8>
    {
      Object->sfdp_private.DriverInfo.ReadInstruction = (uint8_t)JEDEC_XSPI10.Param_DWORD.D1.ReadFastCommand;
20008a6e:	4b6f      	ldr	r3, [pc, #444]	@ (20008c2c <SFDP_BuildGenericDriver+0xc8c>)
20008a70:	785a      	ldrb	r2, [r3, #1]
20008a72:	687b      	ldr	r3, [r7, #4]
20008a74:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
    }

    if (JEDEC_XSPI10.Param_DWORD.D6._8D8D8DDefaultPOR_DummyCycle != 0u)
20008a78:	4b6c      	ldr	r3, [pc, #432]	@ (20008c2c <SFDP_BuildGenericDriver+0xc8c>)
20008a7a:	7d1b      	ldrb	r3, [r3, #20]
20008a7c:	f003 031f 	and.w	r3, r3, #31
20008a80:	b2db      	uxtb	r3, r3
20008a82:	2b00      	cmp	r3, #0
20008a84:	d00d      	beq.n	20008aa2 <SFDP_BuildGenericDriver+0xb02>
    {
      /* Set the default dummy cycle of this mode */
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D6._8D8D8DDefaultPOR_DummyCycle;
20008a86:	4b69      	ldr	r3, [pc, #420]	@ (20008c2c <SFDP_BuildGenericDriver+0xc8c>)
20008a88:	7d1b      	ldrb	r3, [r3, #20]
20008a8a:	f3c3 0304 	ubfx	r3, r3, #0, #5
20008a8e:	b2db      	uxtb	r3, r3
20008a90:	617b      	str	r3, [r7, #20]
      (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
20008a92:	687b      	ldr	r3, [r7, #4]
20008a94:	3308      	adds	r3, #8
20008a96:	f107 0214 	add.w	r2, r7, #20
20008a9a:	2101      	movs	r1, #1
20008a9c:	4618      	mov	r0, r3
20008a9e:	f7fe fadf 	bl	20007060 <SAL_XSPI_MemoryConfig>
    }

    /* Adapt the memory interface frequency according to its capabilities */
    MaxFreqMhz = sfdp_getfrequencevalue(JEDEC_Basic.Params.Param_DWORD.D20._8D8D8D_MaximumSpeedWithStrobe);
20008aa2:	4b63      	ldr	r3, [pc, #396]	@ (20008c30 <SFDP_BuildGenericDriver+0xc90>)
20008aa4:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
20008aa8:	f3c3 1303 	ubfx	r3, r3, #4, #4
20008aac:	b2db      	uxtb	r3, r3
20008aae:	4618      	mov	r0, r3
20008ab0:	f000 f906 	bl	20008cc0 <sfdp_getfrequencevalue>
20008ab4:	61f8      	str	r0, [r7, #28]
    if (MaxFreqMhz > Object->sfdp_private.DriverInfo.ClockIn)
20008ab6:	687b      	ldr	r3, [r7, #4]
20008ab8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20008aba:	69fa      	ldr	r2, [r7, #28]
20008abc:	429a      	cmp	r2, r3
20008abe:	d902      	bls.n	20008ac6 <SFDP_BuildGenericDriver+0xb26>
    {
      /* Adjust the frequency with the ClockIn */
      MaxFreqMhz = Object->sfdp_private.DriverInfo.ClockIn;
20008ac0:	687b      	ldr	r3, [r7, #4]
20008ac2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
20008ac4:	61fb      	str	r3, [r7, #28]
    }

    /* Adapt the memory interface frequency according to max requested frequency as defined in configuration table. */
    if (Object->sfdp_public.MaxFreq != 0)
20008ac6:	687b      	ldr	r3, [r7, #4]
20008ac8:	681b      	ldr	r3, [r3, #0]
20008aca:	2b00      	cmp	r3, #0
20008acc:	d007      	beq.n	20008ade <SFDP_BuildGenericDriver+0xb3e>
    {
      if (MaxFreqMhz > Object->sfdp_public.MaxFreq)
20008ace:	687b      	ldr	r3, [r7, #4]
20008ad0:	681b      	ldr	r3, [r3, #0]
20008ad2:	69fa      	ldr	r2, [r7, #28]
20008ad4:	429a      	cmp	r2, r3
20008ad6:	d902      	bls.n	20008ade <SFDP_BuildGenericDriver+0xb3e>
      {
        /* Adjust the frequency with the max clock frequency defined in configuration table */
        MaxFreqMhz = Object->sfdp_public.MaxFreq;
20008ad8:	687b      	ldr	r3, [r7, #4]
20008ada:	681b      	ldr	r3, [r3, #0]
20008adc:	61fb      	str	r3, [r7, #28]
      }
    }

    /* Update the clock to be aligned with selected configuration */
    if (HAL_OK != SAL_XSPI_SetClock(&Object->sfdp_private.SALObject, Object->sfdp_private.DriverInfo.ClockIn,
20008ade:	687b      	ldr	r3, [r7, #4]
20008ae0:	f103 0008 	add.w	r0, r3, #8
20008ae4:	687b      	ldr	r3, [r7, #4]
20008ae6:	6e99      	ldr	r1, [r3, #104]	@ 0x68
20008ae8:	f107 030c 	add.w	r3, r7, #12
20008aec:	69fa      	ldr	r2, [r7, #28]
20008aee:	f7fe fa45 	bl	20006f7c <SAL_XSPI_SetClock>
20008af2:	4603      	mov	r3, r0
20008af4:	2b00      	cmp	r3, #0
20008af6:	d003      	beq.n	20008b00 <SFDP_BuildGenericDriver+0xb60>
                                    MaxFreqMhz, &ClockOut))
    {
      retr = EXTMEM_SFDP_ERROR_SETCLOCK;
20008af8:	230d      	movs	r3, #13
20008afa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
20008afe:	e08c      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
    }
    *FreqUpdated = 1u; /* Used to indicate that the clock configuration has been updated */
20008b00:	683b      	ldr	r3, [r7, #0]
20008b02:	2201      	movs	r2, #1
20008b04:	701a      	strb	r2, [r3, #0]

    /* get the dummy cycle value according to the real output clock */
    if ((ClockOut >= CLOCK_200MHZ) && (JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_DummyCycle != 0u))
20008b06:	68fb      	ldr	r3, [r7, #12]
20008b08:	4a4a      	ldr	r2, [pc, #296]	@ (20008c34 <SFDP_BuildGenericDriver+0xc94>)
20008b0a:	4293      	cmp	r3, r2
20008b0c:	d913      	bls.n	20008b36 <SFDP_BuildGenericDriver+0xb96>
20008b0e:	4b47      	ldr	r3, [pc, #284]	@ (20008c2c <SFDP_BuildGenericDriver+0xc8c>)
20008b10:	899b      	ldrh	r3, [r3, #12]
20008b12:	f403 6378 	and.w	r3, r3, #3968	@ 0xf80
20008b16:	b29b      	uxth	r3, r3
20008b18:	2b00      	cmp	r3, #0
20008b1a:	d00c      	beq.n	20008b36 <SFDP_BuildGenericDriver+0xb96>
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_DummyCycle;
20008b1c:	4b43      	ldr	r3, [pc, #268]	@ (20008c2c <SFDP_BuildGenericDriver+0xc8c>)
20008b1e:	899b      	ldrh	r3, [r3, #12]
20008b20:	f3c3 13c4 	ubfx	r3, r3, #7, #5
20008b24:	b2db      	uxtb	r3, r3
20008b26:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_ConfigPattern;
20008b28:	4b40      	ldr	r3, [pc, #256]	@ (20008c2c <SFDP_BuildGenericDriver+0xc8c>)
20008b2a:	7b1b      	ldrb	r3, [r3, #12]
20008b2c:	f3c3 0384 	ubfx	r3, r3, #2, #5
20008b30:	b2db      	uxtb	r3, r3
20008b32:	623b      	str	r3, [r7, #32]
20008b34:	e03b      	b.n	20008bae <SFDP_BuildGenericDriver+0xc0e>
    }
    else if ((ClockOut >= CLOCK_166MHZ) && (JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_DummyCycle != 0u))
20008b36:	68fb      	ldr	r3, [r7, #12]
20008b38:	4a3f      	ldr	r2, [pc, #252]	@ (20008c38 <SFDP_BuildGenericDriver+0xc98>)
20008b3a:	4293      	cmp	r3, r2
20008b3c:	d913      	bls.n	20008b66 <SFDP_BuildGenericDriver+0xbc6>
20008b3e:	4b3b      	ldr	r3, [pc, #236]	@ (20008c2c <SFDP_BuildGenericDriver+0xc8c>)
20008b40:	7cdb      	ldrb	r3, [r3, #19]
20008b42:	f023 0307 	bic.w	r3, r3, #7
20008b46:	b2db      	uxtb	r3, r3
20008b48:	2b00      	cmp	r3, #0
20008b4a:	d00c      	beq.n	20008b66 <SFDP_BuildGenericDriver+0xbc6>
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_DummyCycle;
20008b4c:	4b37      	ldr	r3, [pc, #220]	@ (20008c2c <SFDP_BuildGenericDriver+0xc8c>)
20008b4e:	7cdb      	ldrb	r3, [r3, #19]
20008b50:	f3c3 03c4 	ubfx	r3, r3, #3, #5
20008b54:	b2db      	uxtb	r3, r3
20008b56:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_ConfigPattern;
20008b58:	4b34      	ldr	r3, [pc, #208]	@ (20008c2c <SFDP_BuildGenericDriver+0xc8c>)
20008b5a:	8a5b      	ldrh	r3, [r3, #18]
20008b5c:	f3c3 1384 	ubfx	r3, r3, #6, #5
20008b60:	b2db      	uxtb	r3, r3
20008b62:	623b      	str	r3, [r7, #32]
20008b64:	e023      	b.n	20008bae <SFDP_BuildGenericDriver+0xc0e>
    }
    else if ((ClockOut >= CLOCK_133MHZ) && (JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_DummyCycle != 0u))
20008b66:	68fb      	ldr	r3, [r7, #12]
20008b68:	4a34      	ldr	r2, [pc, #208]	@ (20008c3c <SFDP_BuildGenericDriver+0xc9c>)
20008b6a:	4293      	cmp	r3, r2
20008b6c:	d913      	bls.n	20008b96 <SFDP_BuildGenericDriver+0xbf6>
20008b6e:	4b2f      	ldr	r3, [pc, #188]	@ (20008c2c <SFDP_BuildGenericDriver+0xc8c>)
20008b70:	7c9b      	ldrb	r3, [r3, #18]
20008b72:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
20008b76:	b2db      	uxtb	r3, r3
20008b78:	2b00      	cmp	r3, #0
20008b7a:	d00c      	beq.n	20008b96 <SFDP_BuildGenericDriver+0xbf6>
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_DummyCycle;
20008b7c:	4b2b      	ldr	r3, [pc, #172]	@ (20008c2c <SFDP_BuildGenericDriver+0xc8c>)
20008b7e:	7c9b      	ldrb	r3, [r3, #18]
20008b80:	f3c3 0344 	ubfx	r3, r3, #1, #5
20008b84:	b2db      	uxtb	r3, r3
20008b86:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_ConfigPattern;
20008b88:	4b28      	ldr	r3, [pc, #160]	@ (20008c2c <SFDP_BuildGenericDriver+0xc8c>)
20008b8a:	691b      	ldr	r3, [r3, #16]
20008b8c:	f3c3 3304 	ubfx	r3, r3, #12, #5
20008b90:	b2db      	uxtb	r3, r3
20008b92:	623b      	str	r3, [r7, #32]
20008b94:	e00b      	b.n	20008bae <SFDP_BuildGenericDriver+0xc0e>
    }
    else /* if (ClockOut =< 100Mhz) */
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D5.Operation100Mhz_DummyCycle;
20008b96:	4b25      	ldr	r3, [pc, #148]	@ (20008c2c <SFDP_BuildGenericDriver+0xc8c>)
20008b98:	8a1b      	ldrh	r3, [r3, #16]
20008b9a:	f3c3 13c4 	ubfx	r3, r3, #7, #5
20008b9e:	b2db      	uxtb	r3, r3
20008ba0:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation100Mhz_ConfigPattern;
20008ba2:	4b22      	ldr	r3, [pc, #136]	@ (20008c2c <SFDP_BuildGenericDriver+0xc8c>)
20008ba4:	7c1b      	ldrb	r3, [r3, #16]
20008ba6:	f3c3 0384 	ubfx	r3, r3, #2, #5
20008baa:	b2db      	uxtb	r3, r3
20008bac:	623b      	str	r3, [r7, #32]
    }

    /* Specific case of GigaDevice memory with wrongly coded SFDP table in JEDEC_SCCR_Map.Param_DWORD.D9 */
    if (Object->sfdp_private.ManuID == EXTMEM_MANUFACTURER_GIGADEVICE)
20008bae:	687b      	ldr	r3, [r7, #4]
20008bb0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
20008bb4:	2bc8      	cmp	r3, #200	@ 0xc8
20008bb6:	d10a      	bne.n	20008bce <SFDP_BuildGenericDriver+0xc2e>
    {
      dummyCycles = 16;
20008bb8:	2310      	movs	r3, #16
20008bba:	617b      	str	r3, [r7, #20]
      (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
20008bbc:	687b      	ldr	r3, [r7, #4]
20008bbe:	3308      	adds	r3, #8
20008bc0:	f107 0214 	add.w	r2, r7, #20
20008bc4:	2101      	movs	r1, #1
20008bc6:	4618      	mov	r0, r3
20008bc8:	f7fe fa4a 	bl	20007060 <SAL_XSPI_MemoryConfig>
20008bcc:	e025      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
    }
    else
    {
      /* Write the dummy cycle value in the configuration register using information coming from SCCR Map */
      if ((0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP))
20008bce:	687b      	ldr	r3, [r7, #4]
20008bd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20008bd4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20008bd8:	2b00      	cmp	r3, #0
20008bda:	d017      	beq.n	20008c0c <SFDP_BuildGenericDriver+0xc6c>
          && (0u != JEDEC_SCCR_Map.Param_DWORD.D9.BitAvailable))
20008bdc:	4b18      	ldr	r3, [pc, #96]	@ (20008c40 <SFDP_BuildGenericDriver+0xca0>)
20008bde:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
20008be2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
20008be6:	b2db      	uxtb	r3, r3
20008be8:	2b00      	cmp	r3, #0
20008bea:	d00f      	beq.n	20008c0c <SFDP_BuildGenericDriver+0xc6c>
      {
        /* Update the frequency with MaxFreqMhz information */
        if (sfdp_set_dummycycle(Object, dummyCyclesValue) == EXTMEM_SFDP_OK)
20008bec:	6a39      	ldr	r1, [r7, #32]
20008bee:	6878      	ldr	r0, [r7, #4]
20008bf0:	f000 fa6c 	bl	200090cc <sfdp_set_dummycycle>
20008bf4:	4603      	mov	r3, r0
20008bf6:	2b00      	cmp	r3, #0
20008bf8:	d10f      	bne.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
        {
          /* Set the dummy cycle corresponding */
          (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
20008bfa:	687b      	ldr	r3, [r7, #4]
20008bfc:	3308      	adds	r3, #8
20008bfe:	f107 0214 	add.w	r2, r7, #20
20008c02:	2101      	movs	r1, #1
20008c04:	4618      	mov	r0, r3
20008c06:	f7fe fa2b 	bl	20007060 <SAL_XSPI_MemoryConfig>
        if (sfdp_set_dummycycle(Object, dummyCyclesValue) == EXTMEM_SFDP_OK)
20008c0a:	e006      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
        }
      }
      else
      {
        retr = EXTMEM_SFDP_ERROR_CONFIGDUMMY;
20008c0c:	230e      	movs	r3, #14
20008c0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
20008c12:	e002      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
          goto error;
20008c14:	bf00      	nop
20008c16:	e000      	b.n	20008c1a <SFDP_BuildGenericDriver+0xc7a>
      }
    }
  }

error :
20008c18:	bf00      	nop
  return retr;
20008c1a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
20008c1e:	4618      	mov	r0, r3
20008c20:	372c      	adds	r7, #44	@ 0x2c
20008c22:	46bd      	mov	sp, r7
20008c24:	bdf0      	pop	{r4, r5, r6, r7, pc}
20008c26:	bf00      	nop
20008c28:	240202ac 	.word	0x240202ac
20008c2c:	240202b4 	.word	0x240202b4
20008c30:	2402024c 	.word	0x2402024c
20008c34:	0bebc1ff 	.word	0x0bebc1ff
20008c38:	09e4f57f 	.word	0x09e4f57f
20008c3c:	07ed6b3f 	.word	0x07ed6b3f
20008c40:	240202cc 	.word	0x240202cc

20008c44 <driver_check_FlagBUSY>:
  * @retval EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef Status of the operation: EXTMEM_DRIVER_NOR_SFDP_OK if not busy,
  *         error code otherwise.
  */
EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef driver_check_FlagBUSY(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject,
                                                           uint32_t Timeout)
{
20008c44:	b5f0      	push	{r4, r5, r6, r7, lr}
20008c46:	b089      	sub	sp, #36	@ 0x24
20008c48:	af04      	add	r7, sp, #16
20008c4a:	6078      	str	r0, [r7, #4]
20008c4c:	6039      	str	r1, [r7, #0]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_BUSY;
20008c4e:	23fb      	movs	r3, #251	@ 0xfb
20008c50:	73fb      	strb	r3, [r7, #15]
  SFDP_DEBUG_STR((uint8_t *)__func__)
  if (0u != SFDPObject->sfdp_private.DriverInfo.ReadWIPCommand)
20008c52:	687b      	ldr	r3, [r7, #4]
20008c54:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
20008c58:	2b00      	cmp	r3, #0
20008c5a:	d02b      	beq.n	20008cb4 <driver_check_FlagBUSY+0x70>
  {
    /* check that the WIP flag is not set */
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
20008c5c:	687b      	ldr	r3, [r7, #4]
20008c5e:	f103 0008 	add.w	r0, r3, #8
20008c62:	687b      	ldr	r3, [r7, #4]
20008c64:	f893 406c 	ldrb.w	r4, [r3, #108]	@ 0x6c
                                               SFDPObject->sfdp_private.DriverInfo.ReadWIPCommand,
                                               SFDPObject->sfdp_private.DriverInfo.WIPAddress,
20008c68:	687b      	ldr	r3, [r7, #4]
20008c6a:	f893 306f 	ldrb.w	r3, [r3, #111]	@ 0x6f
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
20008c6e:	461e      	mov	r6, r3
                                               SFDPObject->sfdp_private.DriverInfo.WIPBusyPolarity
20008c70:	687b      	ldr	r3, [r7, #4]
20008c72:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
20008c76:	461a      	mov	r2, r3
                                               << SFDPObject->sfdp_private.DriverInfo.WIPPosition,
20008c78:	687b      	ldr	r3, [r7, #4]
20008c7a:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
20008c7e:	fa02 f303 	lsl.w	r3, r2, r3
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
20008c82:	b2dd      	uxtb	r5, r3
                                               1u << SFDPObject->sfdp_private.DriverInfo.WIPPosition,
20008c84:	687b      	ldr	r3, [r7, #4]
20008c86:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
20008c8a:	461a      	mov	r2, r3
20008c8c:	2301      	movs	r3, #1
20008c8e:	4093      	lsls	r3, r2
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
20008c90:	b2db      	uxtb	r3, r3
20008c92:	687a      	ldr	r2, [r7, #4]
20008c94:	f892 205d 	ldrb.w	r2, [r2, #93]	@ 0x5d
20008c98:	6839      	ldr	r1, [r7, #0]
20008c9a:	9102      	str	r1, [sp, #8]
20008c9c:	9201      	str	r2, [sp, #4]
20008c9e:	9300      	str	r3, [sp, #0]
20008ca0:	462b      	mov	r3, r5
20008ca2:	4632      	mov	r2, r6
20008ca4:	4621      	mov	r1, r4
20008ca6:	f7fe fda4 	bl	200077f2 <SAL_XSPI_CheckStatusRegister>
20008caa:	4603      	mov	r3, r0
20008cac:	2b00      	cmp	r3, #0
20008cae:	d101      	bne.n	20008cb4 <driver_check_FlagBUSY+0x70>
                                               SFDPObject->sfdp_private.ManuID, Timeout))
    {
      retr = EXTMEM_DRIVER_NOR_SFDP_OK;
20008cb0:	2300      	movs	r3, #0
20008cb2:	73fb      	strb	r3, [r7, #15]
    }
  }
  return retr;
20008cb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
20008cb8:	4618      	mov	r0, r3
20008cba:	3714      	adds	r7, #20
20008cbc:	46bd      	mov	sp, r7
20008cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}

20008cc0 <sfdp_getfrequencevalue>:
  * @brief Returns the frequency value in Hz corresponding to a bit field.
  * @param BitField Bit field value from SFDP table.
  * @return Frequency value in Hz, or 0 if unknown.
  */
uint32_t sfdp_getfrequencevalue(uint32_t BitField)
{
20008cc0:	b4b0      	push	{r4, r5, r7}
20008cc2:	b08b      	sub	sp, #44	@ 0x2c
20008cc4:	af00      	add	r7, sp, #0
20008cc6:	6078      	str	r0, [r7, #4]
  const uint16_t freqMhz_table[] = { 0x0, 33, 50, 66, 80, 100, 133, 166, 200, 250, 266, 333, 400 };
20008cc8:	4b0e      	ldr	r3, [pc, #56]	@ (20008d04 <sfdp_getfrequencevalue+0x44>)
20008cca:	f107 040c 	add.w	r4, r7, #12
20008cce:	461d      	mov	r5, r3
20008cd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
20008cd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
20008cd4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
20008cd8:	c403      	stmia	r4!, {r0, r1}
20008cda:	8022      	strh	r2, [r4, #0]
  SFDP_DEBUG_STR(__func__);

  if (BitField < 0b1010u)
20008cdc:	687b      	ldr	r3, [r7, #4]
20008cde:	2b09      	cmp	r3, #9
20008ce0:	d80a      	bhi.n	20008cf8 <sfdp_getfrequencevalue+0x38>
  {
    return (uint32_t)freqMhz_table[BitField] * 1000000u;
20008ce2:	687b      	ldr	r3, [r7, #4]
20008ce4:	005b      	lsls	r3, r3, #1
20008ce6:	3328      	adds	r3, #40	@ 0x28
20008ce8:	443b      	add	r3, r7
20008cea:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
20008cee:	461a      	mov	r2, r3
20008cf0:	4b05      	ldr	r3, [pc, #20]	@ (20008d08 <sfdp_getfrequencevalue+0x48>)
20008cf2:	fb02 f303 	mul.w	r3, r2, r3
20008cf6:	e000      	b.n	20008cfa <sfdp_getfrequencevalue+0x3a>
  }
  return 0; /* the max frequency is unknown */
20008cf8:	2300      	movs	r3, #0
}
20008cfa:	4618      	mov	r0, r3
20008cfc:	372c      	adds	r7, #44	@ 0x2c
20008cfe:	46bd      	mov	sp, r7
20008d00:	bcb0      	pop	{r4, r5, r7}
20008d02:	4770      	bx	lr
20008d04:	20009b1c 	.word	0x20009b1c
20008d08:	000f4240 	.word	0x000f4240

20008d0c <sfdp_get_paraminfo>:
  * @param Param_info Pointer to the parameter info structure to be filled.
  * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef sfdp_get_paraminfo(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t sfdp_address,
                                      SFDP_ParameterTable_t *Param_info)
{
20008d0c:	b580      	push	{r7, lr}
20008d0e:	b088      	sub	sp, #32
20008d10:	af00      	add	r7, sp, #0
20008d12:	60f8      	str	r0, [r7, #12]
20008d14:	60b9      	str	r1, [r7, #8]
20008d16:	607a      	str	r2, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
20008d18:	2300      	movs	r3, #0
20008d1a:	77fb      	strb	r3, [r7, #31]
  SFDP_ParameterHeader_t sfdp_param_header = {0};
20008d1c:	f107 0314 	add.w	r3, r7, #20
20008d20:	2200      	movs	r2, #0
20008d22:	601a      	str	r2, [r3, #0]
20008d24:	605a      	str	r2, [r3, #4]
  SFDP_DEBUG_STR(__func__);

  /* send the SFDP command to read the header */
  if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject, sfdp_address,
20008d26:	68fb      	ldr	r3, [r7, #12]
20008d28:	f103 0008 	add.w	r0, r3, #8
20008d2c:	f107 0214 	add.w	r2, r7, #20
20008d30:	2308      	movs	r3, #8
20008d32:	68b9      	ldr	r1, [r7, #8]
20008d34:	f7fe fae6 	bl	20007304 <SAL_XSPI_GetSFDP>
20008d38:	4603      	mov	r3, r0
20008d3a:	2b00      	cmp	r3, #0
20008d3c:	d002      	beq.n	20008d44 <sfdp_get_paraminfo+0x38>
                                 (uint8_t *)&sfdp_param_header, SFDP_PARAM_HEADER_SIZE))
  {
    retr = EXTMEM_SFDP_ERROR_SFDPREAD;
20008d3e:	2303      	movs	r3, #3
20008d40:	77fb      	strb	r3, [r7, #31]
    goto error;
20008d42:	e0d9      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
  }

  Param_info->type = SFDP_PARAMID_UNKNOWN;
20008d44:	687b      	ldr	r3, [r7, #4]
20008d46:	2200      	movs	r2, #0
20008d48:	601a      	str	r2, [r3, #0]
  Param_info->size = sfdp_param_header.Length ;
20008d4a:	7dfa      	ldrb	r2, [r7, #23]
20008d4c:	687b      	ldr	r3, [r7, #4]
20008d4e:	721a      	strb	r2, [r3, #8]
  Param_info->address = (((uint32_t)sfdp_param_header.TableAddressPointer[2u] << 16u)
20008d50:	7ebb      	ldrb	r3, [r7, #26]
20008d52:	041a      	lsls	r2, r3, #16
                         | ((uint32_t)sfdp_param_header.TableAddressPointer[1u] << 8u)
20008d54:	7e7b      	ldrb	r3, [r7, #25]
20008d56:	021b      	lsls	r3, r3, #8
20008d58:	4313      	orrs	r3, r2
                         | ((uint32_t)sfdp_param_header.TableAddressPointer[0u]));
20008d5a:	7e3a      	ldrb	r2, [r7, #24]
20008d5c:	431a      	orrs	r2, r3
  Param_info->address = (((uint32_t)sfdp_param_header.TableAddressPointer[2u] << 16u)
20008d5e:	687b      	ldr	r3, [r7, #4]
20008d60:	605a      	str	r2, [r3, #4]

  if ((sfdp_param_header.ID_msb > 0x00u) && (sfdp_param_header.ID_msb < 0x80u))
20008d62:	7efb      	ldrb	r3, [r7, #27]
20008d64:	2b00      	cmp	r3, #0
20008d66:	d010      	beq.n	20008d8a <sfdp_get_paraminfo+0x7e>
20008d68:	7efb      	ldrb	r3, [r7, #27]
20008d6a:	b25b      	sxtb	r3, r3
20008d6c:	2b00      	cmp	r3, #0
20008d6e:	db0c      	blt.n	20008d8a <sfdp_get_paraminfo+0x7e>
  {
    if ((sfdp_param_header.ID_lsb & 0x01u) == 0x01u)
20008d70:	7d3b      	ldrb	r3, [r7, #20]
20008d72:	f003 0301 	and.w	r3, r3, #1
20008d76:	2b00      	cmp	r3, #0
20008d78:	d003      	beq.n	20008d82 <sfdp_get_paraminfo+0x76>
    {
      Param_info->type = SFDP_PARAMID_VENDOR;
20008d7a:	687b      	ldr	r3, [r7, #4]
20008d7c:	2201      	movs	r2, #1
20008d7e:	601a      	str	r2, [r3, #0]
    if ((sfdp_param_header.ID_lsb & 0x01u) == 0x01u)
20008d80:	e0ba      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
      SFDP_DEBUG_STR("-> type SFDP_PARAMID_VENDOR");
    }
    else
    {
      Param_info->type = SFDP_PARAMID_FUNCTION_VENDOR;
20008d82:	687b      	ldr	r3, [r7, #4]
20008d84:	2202      	movs	r2, #2
20008d86:	601a      	str	r2, [r3, #0]
    if ((sfdp_param_header.ID_lsb & 0x01u) == 0x01u)
20008d88:	e0b6      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
      SFDP_DEBUG_STR("-> type SFDP_PARAMID_FUNCTION_VENDOR");
    }
  }
  else if (sfdp_param_header.ID_msb >= 0x80u)
20008d8a:	7efb      	ldrb	r3, [r7, #27]
20008d8c:	b25b      	sxtb	r3, r3
20008d8e:	2b00      	cmp	r3, #0
20008d90:	f280 80ae 	bge.w	20008ef0 <sfdp_get_paraminfo+0x1e4>
  {
    if ((sfdp_param_header.ID_lsb & 0x01u) == 0x00u)
20008d94:	7d3b      	ldrb	r3, [r7, #20]
20008d96:	f003 0301 	and.w	r3, r3, #1
20008d9a:	2b00      	cmp	r3, #0
20008d9c:	d102      	bne.n	20008da4 <sfdp_get_paraminfo+0x98>
    {
      Param_info->type = SFDP_PARAMID_FUNCTION_JEDEC;
20008d9e:	687b      	ldr	r3, [r7, #4]
20008da0:	2204      	movs	r2, #4
20008da2:	601a      	str	r2, [r3, #0]
      SFDP_DEBUG_STR("-> type SFDP_PARAMID_FUNCTION_JEDEC");
    }

    if (sfdp_param_header.ID_msb == SFDP_BASIC_PARAMETER_TABLE_MSB)
20008da4:	7efb      	ldrb	r3, [r7, #27]
20008da6:	2bff      	cmp	r3, #255	@ 0xff
20008da8:	f040 80a6 	bne.w	20008ef8 <sfdp_get_paraminfo+0x1ec>
    {
      switch (sfdp_param_header.ID_lsb)
20008dac:	7d3b      	ldrb	r3, [r7, #20]
20008dae:	2b0f      	cmp	r3, #15
20008db0:	dc4c      	bgt.n	20008e4c <sfdp_get_paraminfo+0x140>
20008db2:	2b00      	cmp	r3, #0
20008db4:	da24      	bge.n	20008e00 <sfdp_get_paraminfo+0xf4>
          Param_info->type = SFDP_PARAMID_RESERVED;
          SFDP_DEBUG_STR("-> info SFDP_PARAMID_RESERVED");
          break;
        default :
          SFDP_DEBUG_STR("-> info SFDP_PARAMID_????");
          break;
20008db6:	e09e      	b.n	20008ef6 <sfdp_get_paraminfo+0x1ea>
      switch (sfdp_param_header.ID_lsb)
20008db8:	3b81      	subs	r3, #129	@ 0x81
20008dba:	2b0d      	cmp	r3, #13
20008dbc:	f200 809b 	bhi.w	20008ef6 <sfdp_get_paraminfo+0x1ea>
20008dc0:	a201      	add	r2, pc, #4	@ (adr r2, 20008dc8 <sfdp_get_paraminfo+0xbc>)
20008dc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20008dc6:	bf00      	nop
20008dc8:	20008e6d 	.word	0x20008e6d
20008dcc:	20008ef7 	.word	0x20008ef7
20008dd0:	20008ef7 	.word	0x20008ef7
20008dd4:	20008e7d 	.word	0x20008e7d
20008dd8:	20008ef7 	.word	0x20008ef7
20008ddc:	20008ef7 	.word	0x20008ef7
20008de0:	20008e97 	.word	0x20008e97
20008de4:	20008ea1 	.word	0x20008ea1
20008de8:	20008ef7 	.word	0x20008ef7
20008dec:	20008ef7 	.word	0x20008ef7
20008df0:	20008ebf 	.word	0x20008ebf
20008df4:	20008ef7 	.word	0x20008ef7
20008df8:	20008ed3 	.word	0x20008ed3
20008dfc:	20008edd 	.word	0x20008edd
20008e00:	2b0f      	cmp	r3, #15
20008e02:	d878      	bhi.n	20008ef6 <sfdp_get_paraminfo+0x1ea>
20008e04:	a201      	add	r2, pc, #4	@ (adr r2, 20008e0c <sfdp_get_paraminfo+0x100>)
20008e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20008e0a:	bf00      	nop
20008e0c:	20008e57 	.word	0x20008e57
20008e10:	20008ef7 	.word	0x20008ef7
20008e14:	20008ef7 	.word	0x20008ef7
20008e18:	20008e75 	.word	0x20008e75
20008e1c:	20008ef7 	.word	0x20008ef7
20008e20:	20008e85 	.word	0x20008e85
20008e24:	20008e8d 	.word	0x20008e8d
20008e28:	20008ef7 	.word	0x20008ef7
20008e2c:	20008ef7 	.word	0x20008ef7
20008e30:	20008eab 	.word	0x20008eab
20008e34:	20008eb5 	.word	0x20008eb5
20008e38:	20008ef7 	.word	0x20008ef7
20008e3c:	20008ec9 	.word	0x20008ec9
20008e40:	20008ef7 	.word	0x20008ef7
20008e44:	20008ef7 	.word	0x20008ef7
20008e48:	20008ee7 	.word	0x20008ee7
20008e4c:	2b8e      	cmp	r3, #142	@ 0x8e
20008e4e:	dc52      	bgt.n	20008ef6 <sfdp_get_paraminfo+0x1ea>
20008e50:	2b81      	cmp	r3, #129	@ 0x81
20008e52:	dab1      	bge.n	20008db8 <sfdp_get_paraminfo+0xac>
          break;
20008e54:	e04f      	b.n	20008ef6 <sfdp_get_paraminfo+0x1ea>
          Param_info->type = SFDP_PARAMID_BASIC_SPIPROTOCOL;
20008e56:	687b      	ldr	r3, [r7, #4]
20008e58:	2208      	movs	r2, #8
20008e5a:	601a      	str	r2, [r3, #0]
          Param_info->size = ((sfdp_param_header.Length) < SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE)
20008e5c:	7dfb      	ldrb	r3, [r7, #23]
                             ? sfdp_param_header.Length : SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE;
20008e5e:	2b17      	cmp	r3, #23
20008e60:	bf28      	it	cs
20008e62:	2317      	movcs	r3, #23
20008e64:	b2da      	uxtb	r2, r3
          Param_info->size = ((sfdp_param_header.Length) < SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE)
20008e66:	687b      	ldr	r3, [r7, #4]
20008e68:	721a      	strb	r2, [r3, #8]
          break;
20008e6a:	e045      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_SECTORMAP;
20008e6c:	687b      	ldr	r3, [r7, #4]
20008e6e:	2210      	movs	r2, #16
20008e70:	601a      	str	r2, [r3, #0]
          break;
20008e72:	e041      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_RPMC;
20008e74:	687b      	ldr	r3, [r7, #4]
20008e76:	2220      	movs	r2, #32
20008e78:	601a      	str	r2, [r3, #0]
          break;
20008e7a:	e03d      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION;
20008e7c:	687b      	ldr	r3, [r7, #4]
20008e7e:	2240      	movs	r2, #64	@ 0x40
20008e80:	601a      	str	r2, [r3, #0]
          break;
20008e82:	e039      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_XSPI_V1_0;
20008e84:	687b      	ldr	r3, [r7, #4]
20008e86:	2280      	movs	r2, #128	@ 0x80
20008e88:	601a      	str	r2, [r3, #0]
          break;
20008e8a:	e035      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_XSPI_V2_0;
20008e8c:	687b      	ldr	r3, [r7, #4]
20008e8e:	f44f 7280 	mov.w	r2, #256	@ 0x100
20008e92:	601a      	str	r2, [r3, #0]
          break;
20008e94:	e030      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP;
20008e96:	687b      	ldr	r3, [r7, #4]
20008e98:	f44f 7200 	mov.w	r2, #512	@ 0x200
20008e9c:	601a      	str	r2, [r3, #0]
          break;
20008e9e:	e02b      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP_MULTICHIP;
20008ea0:	687b      	ldr	r3, [r7, #4]
20008ea2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
20008ea6:	601a      	str	r2, [r3, #0]
          break;
20008ea8:	e026      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_STATUS_CONTROL_CONFIG_XSPI_V2_0;
20008eaa:	687b      	ldr	r3, [r7, #4]
20008eac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
20008eb0:	601a      	str	r2, [r3, #0]
          break;
20008eb2:	e021      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_OCTAL_DDR;
20008eb4:	687b      	ldr	r3, [r7, #4]
20008eb6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
20008eba:	601a      	str	r2, [r3, #0]
          break;
20008ebc:	e01c      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_MSPT;
20008ebe:	687b      	ldr	r3, [r7, #4]
20008ec0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
20008ec4:	601a      	str	r2, [r3, #0]
          break;
20008ec6:	e017      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_X4QUAD_DS;
20008ec8:	687b      	ldr	r3, [r7, #4]
20008eca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
20008ece:	601a      	str	r2, [r3, #0]
          break;
20008ed0:	e012      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_QUAD_DDR;
20008ed2:	687b      	ldr	r3, [r7, #4]
20008ed4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
20008ed8:	601a      	str	r2, [r3, #0]
          break;
20008eda:	e00d      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_SECURE_PACKET_READ_WRITE;
20008edc:	687b      	ldr	r3, [r7, #4]
20008ede:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
20008ee2:	601a      	str	r2, [r3, #0]
          break;
20008ee4:	e008      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_RESERVED;
20008ee6:	687b      	ldr	r3, [r7, #4]
20008ee8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
20008eec:	601a      	str	r2, [r3, #0]
          break;
20008eee:	e003      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
  }
  else
  {
    /* Unexpected value for MSB field of SFDP Parameter ID */
    SFDP_DEBUG_STR("-> Unexpected value for MSB field of SFDP Parameter ID");
    retr = EXTMEM_SFDP_ERROR_SFDPREAD;
20008ef0:	2303      	movs	r3, #3
20008ef2:	77fb      	strb	r3, [r7, #31]
    goto error;
20008ef4:	e000      	b.n	20008ef8 <sfdp_get_paraminfo+0x1ec>
          break;
20008ef6:	bf00      	nop
  }

error:
  return retr;
20008ef8:	7ffb      	ldrb	r3, [r7, #31]
}
20008efa:	4618      	mov	r0, r3
20008efc:	3720      	adds	r7, #32
20008efe:	46bd      	mov	sp, r7
20008f00:	bd80      	pop	{r7, pc}
20008f02:	bf00      	nop

20008f04 <sfdp_enter_octal_mode>:
  * @brief Executes the octal DDR table to enter octal DDR mode.
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef sfdp_enter_octal_mode(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
20008f04:	b590      	push	{r4, r7, lr}
20008f06:	b085      	sub	sp, #20
20008f08:	af00      	add	r7, sp, #0
20008f0a:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
20008f0c:	2300      	movs	r3, #0
20008f0e:	73fb      	strb	r3, [r7, #15]
  uint8_t data[7];
  SFDP_DEBUG_STR(__func__);
  /* D1-D2 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D1.LengthCommand)
20008f10:	4b6d      	ldr	r3, [pc, #436]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008f12:	78db      	ldrb	r3, [r3, #3]
20008f14:	2b00      	cmp	r3, #0
20008f16:	d028      	beq.n	20008f6a <sfdp_enter_octal_mode+0x66>
  {
    data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte1CommandSequence;
20008f18:	4b6b      	ldr	r3, [pc, #428]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008f1a:	789b      	ldrb	r3, [r3, #2]
20008f1c:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte2CommandSequence;
20008f1e:	4b6a      	ldr	r3, [pc, #424]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008f20:	785b      	ldrb	r3, [r3, #1]
20008f22:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte3CommandSequence;
20008f24:	4b68      	ldr	r3, [pc, #416]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008f26:	781b      	ldrb	r3, [r3, #0]
20008f28:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte4CommandSequence;
20008f2a:	4b67      	ldr	r3, [pc, #412]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008f2c:	79db      	ldrb	r3, [r3, #7]
20008f2e:	72fb      	strb	r3, [r7, #11]
    data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte5CommandSequence;
20008f30:	4b65      	ldr	r3, [pc, #404]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008f32:	799b      	ldrb	r3, [r3, #6]
20008f34:	733b      	strb	r3, [r7, #12]
    data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte6CommandSequence;
20008f36:	4b64      	ldr	r3, [pc, #400]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008f38:	795b      	ldrb	r3, [r3, #5]
20008f3a:	737b      	strb	r3, [r7, #13]
    data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte7CommandSequence;
20008f3c:	4b62      	ldr	r3, [pc, #392]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008f3e:	791b      	ldrb	r3, [r3, #4]
20008f40:	73bb      	strb	r3, [r7, #14]

    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
20008f42:	687b      	ldr	r3, [r7, #4]
20008f44:	f103 0008 	add.w	r0, r3, #8
20008f48:	7a39      	ldrb	r1, [r7, #8]
                                           (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D1.LengthCommand - 1u)))
20008f4a:	4b5f      	ldr	r3, [pc, #380]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008f4c:	78db      	ldrb	r3, [r3, #3]
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
20008f4e:	3b01      	subs	r3, #1
20008f50:	b29c      	uxth	r4, r3
20008f52:	f107 0308 	add.w	r3, r7, #8
20008f56:	1c5a      	adds	r2, r3, #1
20008f58:	4623      	mov	r3, r4
20008f5a:	f7fe fb3d 	bl	200075d8 <SAL_XSPI_CommandSendData>
20008f5e:	4603      	mov	r3, r0
20008f60:	2b00      	cmp	r3, #0
20008f62:	d002      	beq.n	20008f6a <sfdp_enter_octal_mode+0x66>
    {
      retr = EXTMEM_SFDP_ERROR_OCTALMODE;
20008f64:	230b      	movs	r3, #11
20008f66:	73fb      	strb	r3, [r7, #15]
      goto error;
20008f68:	e0a9      	b.n	200090be <sfdp_enter_octal_mode+0x1ba>
    }
  }

  /* D3-D4 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D3.LengthCommand)
20008f6a:	4b57      	ldr	r3, [pc, #348]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008f6c:	7adb      	ldrb	r3, [r3, #11]
20008f6e:	2b00      	cmp	r3, #0
20008f70:	d032      	beq.n	20008fd8 <sfdp_enter_octal_mode+0xd4>
  {
    /* wait for busy flag clear */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
20008f72:	2164      	movs	r1, #100	@ 0x64
20008f74:	6878      	ldr	r0, [r7, #4]
20008f76:	f7ff fe65 	bl	20008c44 <driver_check_FlagBUSY>
20008f7a:	4603      	mov	r3, r0
20008f7c:	2b00      	cmp	r3, #0
20008f7e:	d002      	beq.n	20008f86 <sfdp_enter_octal_mode+0x82>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
20008f80:	230c      	movs	r3, #12
20008f82:	73fb      	strb	r3, [r7, #15]
      goto error;
20008f84:	e09b      	b.n	200090be <sfdp_enter_octal_mode+0x1ba>
    }

    data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte1CommandSequence;
20008f86:	4b50      	ldr	r3, [pc, #320]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008f88:	7a9b      	ldrb	r3, [r3, #10]
20008f8a:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte2CommandSequence;
20008f8c:	4b4e      	ldr	r3, [pc, #312]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008f8e:	7a5b      	ldrb	r3, [r3, #9]
20008f90:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte3CommandSequence;
20008f92:	4b4d      	ldr	r3, [pc, #308]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008f94:	7a1b      	ldrb	r3, [r3, #8]
20008f96:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte4CommandSequence;
20008f98:	4b4b      	ldr	r3, [pc, #300]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008f9a:	7bdb      	ldrb	r3, [r3, #15]
20008f9c:	72fb      	strb	r3, [r7, #11]
    data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte5CommandSequence;
20008f9e:	4b4a      	ldr	r3, [pc, #296]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008fa0:	7b9b      	ldrb	r3, [r3, #14]
20008fa2:	733b      	strb	r3, [r7, #12]
    data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte6CommandSequence;
20008fa4:	4b48      	ldr	r3, [pc, #288]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008fa6:	7b5b      	ldrb	r3, [r3, #13]
20008fa8:	737b      	strb	r3, [r7, #13]
    data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte7CommandSequence;
20008faa:	4b47      	ldr	r3, [pc, #284]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008fac:	7b1b      	ldrb	r3, [r3, #12]
20008fae:	73bb      	strb	r3, [r7, #14]

    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
20008fb0:	687b      	ldr	r3, [r7, #4]
20008fb2:	f103 0008 	add.w	r0, r3, #8
20008fb6:	7a39      	ldrb	r1, [r7, #8]
                                           (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D3.LengthCommand - 1u)))
20008fb8:	4b43      	ldr	r3, [pc, #268]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008fba:	7adb      	ldrb	r3, [r3, #11]
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
20008fbc:	3b01      	subs	r3, #1
20008fbe:	b29c      	uxth	r4, r3
20008fc0:	f107 0308 	add.w	r3, r7, #8
20008fc4:	1c5a      	adds	r2, r3, #1
20008fc6:	4623      	mov	r3, r4
20008fc8:	f7fe fb06 	bl	200075d8 <SAL_XSPI_CommandSendData>
20008fcc:	4603      	mov	r3, r0
20008fce:	2b00      	cmp	r3, #0
20008fd0:	d002      	beq.n	20008fd8 <sfdp_enter_octal_mode+0xd4>
    {
      retr = EXTMEM_SFDP_ERROR_OCTALMODE;
20008fd2:	230b      	movs	r3, #11
20008fd4:	73fb      	strb	r3, [r7, #15]
      goto error;
20008fd6:	e072      	b.n	200090be <sfdp_enter_octal_mode+0x1ba>
    }
  }

  /* D5-D6 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D5.LengthCommand)
20008fd8:	4b3b      	ldr	r3, [pc, #236]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008fda:	7cdb      	ldrb	r3, [r3, #19]
20008fdc:	2b00      	cmp	r3, #0
20008fde:	d032      	beq.n	20009046 <sfdp_enter_octal_mode+0x142>
  {
    /* wait for busy flag clear */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
20008fe0:	2164      	movs	r1, #100	@ 0x64
20008fe2:	6878      	ldr	r0, [r7, #4]
20008fe4:	f7ff fe2e 	bl	20008c44 <driver_check_FlagBUSY>
20008fe8:	4603      	mov	r3, r0
20008fea:	2b00      	cmp	r3, #0
20008fec:	d002      	beq.n	20008ff4 <sfdp_enter_octal_mode+0xf0>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
20008fee:	230c      	movs	r3, #12
20008ff0:	73fb      	strb	r3, [r7, #15]
      goto error;
20008ff2:	e064      	b.n	200090be <sfdp_enter_octal_mode+0x1ba>
    }

    data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte1CommandSequence;
20008ff4:	4b34      	ldr	r3, [pc, #208]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008ff6:	7c9b      	ldrb	r3, [r3, #18]
20008ff8:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte2CommandSequence;
20008ffa:	4b33      	ldr	r3, [pc, #204]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20008ffc:	7c5b      	ldrb	r3, [r3, #17]
20008ffe:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte3CommandSequence;
20009000:	4b31      	ldr	r3, [pc, #196]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20009002:	7c1b      	ldrb	r3, [r3, #16]
20009004:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte4CommandSequence;
20009006:	4b30      	ldr	r3, [pc, #192]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20009008:	7ddb      	ldrb	r3, [r3, #23]
2000900a:	72fb      	strb	r3, [r7, #11]
    data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte5CommandSequence;
2000900c:	4b2e      	ldr	r3, [pc, #184]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
2000900e:	7d9b      	ldrb	r3, [r3, #22]
20009010:	733b      	strb	r3, [r7, #12]
    data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte6CommandSequence;
20009012:	4b2d      	ldr	r3, [pc, #180]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20009014:	7d5b      	ldrb	r3, [r3, #21]
20009016:	737b      	strb	r3, [r7, #13]
    data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte7CommandSequence;
20009018:	4b2b      	ldr	r3, [pc, #172]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
2000901a:	7d1b      	ldrb	r3, [r3, #20]
2000901c:	73bb      	strb	r3, [r7, #14]

    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
2000901e:	687b      	ldr	r3, [r7, #4]
20009020:	f103 0008 	add.w	r0, r3, #8
20009024:	7a39      	ldrb	r1, [r7, #8]
                                           (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D5.LengthCommand - 1u)))
20009026:	4b28      	ldr	r3, [pc, #160]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20009028:	7cdb      	ldrb	r3, [r3, #19]
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
2000902a:	3b01      	subs	r3, #1
2000902c:	b29c      	uxth	r4, r3
2000902e:	f107 0308 	add.w	r3, r7, #8
20009032:	1c5a      	adds	r2, r3, #1
20009034:	4623      	mov	r3, r4
20009036:	f7fe facf 	bl	200075d8 <SAL_XSPI_CommandSendData>
2000903a:	4603      	mov	r3, r0
2000903c:	2b00      	cmp	r3, #0
2000903e:	d002      	beq.n	20009046 <sfdp_enter_octal_mode+0x142>
    {
      retr = EXTMEM_SFDP_ERROR_OCTALMODE;
20009040:	230b      	movs	r3, #11
20009042:	73fb      	strb	r3, [r7, #15]
      goto error;
20009044:	e03b      	b.n	200090be <sfdp_enter_octal_mode+0x1ba>
    }
  }

  /* D7-D8 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D7.LengthCommand)
20009046:	4b20      	ldr	r3, [pc, #128]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20009048:	7edb      	ldrb	r3, [r3, #27]
2000904a:	2b00      	cmp	r3, #0
2000904c:	d032      	beq.n	200090b4 <sfdp_enter_octal_mode+0x1b0>
  {
    /* wait for busy flag clear */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
2000904e:	2164      	movs	r1, #100	@ 0x64
20009050:	6878      	ldr	r0, [r7, #4]
20009052:	f7ff fdf7 	bl	20008c44 <driver_check_FlagBUSY>
20009056:	4603      	mov	r3, r0
20009058:	2b00      	cmp	r3, #0
2000905a:	d002      	beq.n	20009062 <sfdp_enter_octal_mode+0x15e>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
2000905c:	230c      	movs	r3, #12
2000905e:	73fb      	strb	r3, [r7, #15]
      goto error;
20009060:	e02d      	b.n	200090be <sfdp_enter_octal_mode+0x1ba>
    }

    data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D7.Byte1CommandSequence;
20009062:	4b19      	ldr	r3, [pc, #100]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20009064:	7e9b      	ldrb	r3, [r3, #26]
20009066:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D7.Byte2CommandSequence;
20009068:	4b17      	ldr	r3, [pc, #92]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
2000906a:	7e5b      	ldrb	r3, [r3, #25]
2000906c:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D7.Byte3CommandSequence;
2000906e:	4b16      	ldr	r3, [pc, #88]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20009070:	7e1b      	ldrb	r3, [r3, #24]
20009072:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte4CommandSequence;
20009074:	4b14      	ldr	r3, [pc, #80]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20009076:	7fdb      	ldrb	r3, [r3, #31]
20009078:	72fb      	strb	r3, [r7, #11]
    data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte5CommandSequence;
2000907a:	4b13      	ldr	r3, [pc, #76]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
2000907c:	7f9b      	ldrb	r3, [r3, #30]
2000907e:	733b      	strb	r3, [r7, #12]
    data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte6CommandSequence;
20009080:	4b11      	ldr	r3, [pc, #68]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20009082:	7f5b      	ldrb	r3, [r3, #29]
20009084:	737b      	strb	r3, [r7, #13]
    data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte7CommandSequence;
20009086:	4b10      	ldr	r3, [pc, #64]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20009088:	7f1b      	ldrb	r3, [r3, #28]
2000908a:	73bb      	strb	r3, [r7, #14]

    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
2000908c:	687b      	ldr	r3, [r7, #4]
2000908e:	f103 0008 	add.w	r0, r3, #8
20009092:	7a39      	ldrb	r1, [r7, #8]
                                           (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D7.LengthCommand - 1u)))
20009094:	4b0c      	ldr	r3, [pc, #48]	@ (200090c8 <sfdp_enter_octal_mode+0x1c4>)
20009096:	7edb      	ldrb	r3, [r3, #27]
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
20009098:	3b01      	subs	r3, #1
2000909a:	b29c      	uxth	r4, r3
2000909c:	f107 0308 	add.w	r3, r7, #8
200090a0:	1c5a      	adds	r2, r3, #1
200090a2:	4623      	mov	r3, r4
200090a4:	f7fe fa98 	bl	200075d8 <SAL_XSPI_CommandSendData>
200090a8:	4603      	mov	r3, r0
200090aa:	2b00      	cmp	r3, #0
200090ac:	d002      	beq.n	200090b4 <sfdp_enter_octal_mode+0x1b0>
    {
      retr = EXTMEM_SFDP_ERROR_OCTALMODE;
200090ae:	230b      	movs	r3, #11
200090b0:	73fb      	strb	r3, [r7, #15]
      goto error;
200090b2:	e004      	b.n	200090be <sfdp_enter_octal_mode+0x1ba>

    /* no more wait for busy flag clear here, as command format might have changed to Octal */
  }

  /* Abort any ongoing transfer to avoid performance issue */
  SAL_XSPI_Abort(&Object->sfdp_private.SALObject);
200090b4:	687b      	ldr	r3, [r7, #4]
200090b6:	3308      	adds	r3, #8
200090b8:	4618      	mov	r0, r3
200090ba:	f7fe fcd3 	bl	20007a64 <SAL_XSPI_Abort>

error:
  return retr;
200090be:	7bfb      	ldrb	r3, [r7, #15]
}
200090c0:	4618      	mov	r0, r3
200090c2:	3714      	adds	r7, #20
200090c4:	46bd      	mov	sp, r7
200090c6:	bd90      	pop	{r4, r7, pc}
200090c8:	2402033c 	.word	0x2402033c

200090cc <sfdp_set_dummycycle>:
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @param DummyValue Dummy cycle value to set.
  * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef sfdp_set_dummycycle(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t DummyValue)
{
200090cc:	b5f0      	push	{r4, r5, r6, r7, lr}
200090ce:	b08b      	sub	sp, #44	@ 0x2c
200090d0:	af04      	add	r7, sp, #16
200090d2:	6078      	str	r0, [r7, #4]
200090d4:	6039      	str	r1, [r7, #0]
  const uint8_t MaskWaitStateValue[4] = { 0x3u, 0x7u, 0xFu, 0x1Fu };
200090d6:	4b6d      	ldr	r3, [pc, #436]	@ (2000928c <sfdp_set_dummycycle+0x1c0>)
200090d8:	60fb      	str	r3, [r7, #12]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
200090da:	2300      	movs	r3, #0
200090dc:	75fb      	strb	r3, [r7, #23]
  uint8_t localValue[2] = { 0 };
200090de:	2300      	movs	r3, #0
200090e0:	813b      	strh	r3, [r7, #8]
  uint32_t Address;

  if ((JEDEC_SCCR_Map.Param_DWORD.D9.BitAccessedByCommandsUsingAddress == 0u) &&
200090e2:	4b6b      	ldr	r3, [pc, #428]	@ (20009290 <sfdp_set_dummycycle+0x1c4>)
200090e4:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
200090e8:	f003 0310 	and.w	r3, r3, #16
200090ec:	b2db      	uxtb	r3, r3
200090ee:	2b00      	cmp	r3, #0
200090f0:	d10a      	bne.n	20009108 <sfdp_set_dummycycle+0x3c>
      (JEDEC_SCCR_Map.Param_DWORD.D9.BitAvailable == 1u))
200090f2:	4b67      	ldr	r3, [pc, #412]	@ (20009290 <sfdp_set_dummycycle+0x1c4>)
200090f4:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
200090f8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
200090fc:	b2db      	uxtb	r3, r3
  if ((JEDEC_SCCR_Map.Param_DWORD.D9.BitAccessedByCommandsUsingAddress == 0u) &&
200090fe:	2b00      	cmp	r3, #0
20009100:	d002      	beq.n	20009108 <sfdp_set_dummycycle+0x3c>
  {
    /* Not yet supported */
    retr = EXTMEM_SFDP_ERROR_DRIVER;
20009102:	230c      	movs	r3, #12
20009104:	75fb      	strb	r3, [r7, #23]
    goto error;
20009106:	e0bb      	b.n	20009280 <sfdp_set_dummycycle+0x1b4>
  }

  /* Compute the Address */
  if (JEDEC_SCCR_Map.Param_DWORD.D9.LocalAddress == 1u)
20009108:	4b61      	ldr	r3, [pc, #388]	@ (20009290 <sfdp_set_dummycycle+0x1c4>)
2000910a:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
2000910e:	f003 0308 	and.w	r3, r3, #8
20009112:	b2db      	uxtb	r3, r3
20009114:	2b00      	cmp	r3, #0
20009116:	d005      	beq.n	20009124 <sfdp_set_dummycycle+0x58>
  {
    /* Local Address is found in Byte 1 of 32-bit address */
    Address = JEDEC_SCCR_Map.Param_DWORD.D9.AddressRegisterOrModesSupported << 8;
20009118:	4b5d      	ldr	r3, [pc, #372]	@ (20009290 <sfdp_set_dummycycle+0x1c4>)
2000911a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
2000911e:	021b      	lsls	r3, r3, #8
20009120:	613b      	str	r3, [r7, #16]
20009122:	e00b      	b.n	2000913c <sfdp_set_dummycycle+0x70>
  }
  else
  {
    /* Specific case of GigaDevice GD25LX512ME where register address is wrongly coded in SFDP table */
    if (Object->sfdp_private.ManuID == 0xC8)
20009124:	687b      	ldr	r3, [r7, #4]
20009126:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
2000912a:	2bc8      	cmp	r3, #200	@ 0xc8
2000912c:	d102      	bne.n	20009134 <sfdp_set_dummycycle+0x68>
    {
      /* Address value in datasheet : 1, address value coded in SFDP table 200 */
      Address = 1U;
2000912e:	2301      	movs	r3, #1
20009130:	613b      	str	r3, [r7, #16]
20009132:	e003      	b.n	2000913c <sfdp_set_dummycycle+0x70>
    }
    else
    {
      /* Local address for Variable Dummy Cycle Settings bits is found in last byte of the address */
      Address = JEDEC_SCCR_Map.Param_DWORD.D9.AddressRegisterOrModesSupported;
20009134:	4b56      	ldr	r3, [pc, #344]	@ (20009290 <sfdp_set_dummycycle+0x1c4>)
20009136:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
2000913a:	613b      	str	r3, [r7, #16]
    }
  }

  /* Read the configuration */
  if (HAL_OK != SAL_XSPI_CommandSendReadAddress(&Object->sfdp_private.SALObject,
2000913c:	687b      	ldr	r3, [r7, #4]
2000913e:	f103 0008 	add.w	r0, r3, #8
20009142:	4b53      	ldr	r3, [pc, #332]	@ (20009290 <sfdp_set_dummycycle+0x1c4>)
20009144:	f893 1021 	ldrb.w	r1, [r3, #33]	@ 0x21
20009148:	687b      	ldr	r3, [r7, #4]
2000914a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
2000914e:	f107 0208 	add.w	r2, r7, #8
20009152:	9301      	str	r3, [sp, #4]
20009154:	2302      	movs	r3, #2
20009156:	9300      	str	r3, [sp, #0]
20009158:	4613      	mov	r3, r2
2000915a:	693a      	ldr	r2, [r7, #16]
2000915c:	f7fe fae4 	bl	20007728 <SAL_XSPI_CommandSendReadAddress>
20009160:	4603      	mov	r3, r0
20009162:	2b00      	cmp	r3, #0
20009164:	d002      	beq.n	2000916c <sfdp_set_dummycycle+0xa0>
                                                Address,
                                                (uint8_t *)localValue,
                                                2u,
                                                Object->sfdp_private.ManuID))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
20009166:	230c      	movs	r3, #12
20009168:	75fb      	strb	r3, [r7, #23]
    goto error;
2000916a:	e089      	b.n	20009280 <sfdp_set_dummycycle+0x1b4>
  }

  /* send command to write enable */
  if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject,
2000916c:	687b      	ldr	r3, [r7, #4]
2000916e:	f103 0008 	add.w	r0, r3, #8
20009172:	687b      	ldr	r3, [r7, #4]
20009174:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
20009178:	2300      	movs	r3, #0
2000917a:	2200      	movs	r2, #0
2000917c:	f7fe fa2c 	bl	200075d8 <SAL_XSPI_CommandSendData>
20009180:	4603      	mov	r3, r0
20009182:	2b00      	cmp	r3, #0
20009184:	d002      	beq.n	2000918c <sfdp_set_dummycycle+0xc0>
                                         Object->sfdp_private.DriverInfo.WriteWELCommand, NULL, 0u))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
20009186:	230c      	movs	r3, #12
20009188:	75fb      	strb	r3, [r7, #23]
    goto error;
2000918a:	e079      	b.n	20009280 <sfdp_set_dummycycle+0x1b4>
  }

  /* control the write enable */
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
2000918c:	687b      	ldr	r3, [r7, #4]
2000918e:	f103 0008 	add.w	r0, r3, #8
20009192:	687b      	ldr	r3, [r7, #4]
20009194:	f893 1071 	ldrb.w	r1, [r3, #113]	@ 0x71
                                             Object->sfdp_private.DriverInfo.ReadWELCommand,
                                             Object->sfdp_private.DriverInfo.WELAddress,
20009198:	687b      	ldr	r3, [r7, #4]
2000919a:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
2000919e:	461e      	mov	r6, r3
                                             ((Object->sfdp_private.DriverInfo.WELBusyPolarity == 0u) ? 1u : 0u)
200091a0:	687b      	ldr	r3, [r7, #4]
200091a2:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
200091a6:	2b00      	cmp	r3, #0
200091a8:	d101      	bne.n	200091ae <sfdp_set_dummycycle+0xe2>
200091aa:	2301      	movs	r3, #1
200091ac:	e000      	b.n	200091b0 <sfdp_set_dummycycle+0xe4>
200091ae:	2300      	movs	r3, #0
                                             << Object->sfdp_private.DriverInfo.WELPosition,
200091b0:	687a      	ldr	r2, [r7, #4]
200091b2:	f892 2072 	ldrb.w	r2, [r2, #114]	@ 0x72
200091b6:	4093      	lsls	r3, r2
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
200091b8:	b2dc      	uxtb	r4, r3
                                             1u << Object->sfdp_private.DriverInfo.WELPosition,
200091ba:	687b      	ldr	r3, [r7, #4]
200091bc:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
200091c0:	461a      	mov	r2, r3
200091c2:	2301      	movs	r3, #1
200091c4:	4093      	lsls	r3, r2
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
200091c6:	b2db      	uxtb	r3, r3
200091c8:	687a      	ldr	r2, [r7, #4]
200091ca:	f892 205d 	ldrb.w	r2, [r2, #93]	@ 0x5d
200091ce:	f44f 757a 	mov.w	r5, #1000	@ 0x3e8
200091d2:	9502      	str	r5, [sp, #8]
200091d4:	9201      	str	r2, [sp, #4]
200091d6:	9300      	str	r3, [sp, #0]
200091d8:	4623      	mov	r3, r4
200091da:	4632      	mov	r2, r6
200091dc:	f7fe fb09 	bl	200077f2 <SAL_XSPI_CheckStatusRegister>
200091e0:	4603      	mov	r3, r0
200091e2:	2b00      	cmp	r3, #0
200091e4:	d002      	beq.n	200091ec <sfdp_set_dummycycle+0x120>
                                             Object->sfdp_private.ManuID, 1000))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
200091e6:	230c      	movs	r3, #12
200091e8:	75fb      	strb	r3, [r7, #23]
    goto error;
200091ea:	e049      	b.n	20009280 <sfdp_set_dummycycle+0x1b4>
  }

  /* clear the value */
  localValue[0] = localValue[0] & ~(MaskWaitStateValue[JEDEC_SCCR_Map.Param_DWORD.D9.NumberBitsUsedToSetWaitStates]
200091ec:	7a3b      	ldrb	r3, [r7, #8]
200091ee:	b25a      	sxtb	r2, r3
200091f0:	4b27      	ldr	r3, [pc, #156]	@ (20009290 <sfdp_set_dummycycle+0x1c4>)
200091f2:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
200091f6:	f3c3 1341 	ubfx	r3, r3, #5, #2
200091fa:	b2db      	uxtb	r3, r3
200091fc:	3318      	adds	r3, #24
200091fe:	443b      	add	r3, r7
20009200:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
20009204:	4619      	mov	r1, r3
                                    << JEDEC_SCCR_Map.Param_DWORD.D9.BitLocationLSBPhysicalBitsRegister);
20009206:	4b22      	ldr	r3, [pc, #136]	@ (20009290 <sfdp_set_dummycycle+0x1c4>)
20009208:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
2000920c:	f3c3 0302 	ubfx	r3, r3, #0, #3
20009210:	b2db      	uxtb	r3, r3
20009212:	fa01 f303 	lsl.w	r3, r1, r3
  localValue[0] = localValue[0] & ~(MaskWaitStateValue[JEDEC_SCCR_Map.Param_DWORD.D9.NumberBitsUsedToSetWaitStates]
20009216:	b25b      	sxtb	r3, r3
20009218:	43db      	mvns	r3, r3
2000921a:	b25b      	sxtb	r3, r3
2000921c:	4013      	ands	r3, r2
2000921e:	b25b      	sxtb	r3, r3
20009220:	b2db      	uxtb	r3, r3
20009222:	723b      	strb	r3, [r7, #8]

  /* Apply the value with the mask */
  localValue[0] = localValue[0]
20009224:	7a3a      	ldrb	r2, [r7, #8]
                  | (uint8_t)(DummyValue << JEDEC_SCCR_Map.Param_DWORD.D9.BitLocationLSBPhysicalBitsRegister);
20009226:	4b1a      	ldr	r3, [pc, #104]	@ (20009290 <sfdp_set_dummycycle+0x1c4>)
20009228:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
2000922c:	f3c3 0302 	ubfx	r3, r3, #0, #3
20009230:	b2db      	uxtb	r3, r3
20009232:	4619      	mov	r1, r3
20009234:	683b      	ldr	r3, [r7, #0]
20009236:	408b      	lsls	r3, r1
20009238:	b2db      	uxtb	r3, r3
  localValue[0] = localValue[0]
2000923a:	4313      	orrs	r3, r2
2000923c:	b2db      	uxtb	r3, r3
2000923e:	723b      	strb	r3, [r7, #8]
  localValue[1] = localValue[0];
20009240:	7a3b      	ldrb	r3, [r7, #8]
20009242:	727b      	strb	r3, [r7, #9]

  /* Write de configuration */
  if (HAL_OK != SAL_XSPI_Write(&Object->sfdp_private.SALObject,
20009244:	687b      	ldr	r3, [r7, #4]
20009246:	f103 0008 	add.w	r0, r3, #8
2000924a:	4b11      	ldr	r3, [pc, #68]	@ (20009290 <sfdp_set_dummycycle+0x1c4>)
2000924c:	f893 1020 	ldrb.w	r1, [r3, #32]
20009250:	f107 0308 	add.w	r3, r7, #8
20009254:	2202      	movs	r2, #2
20009256:	9200      	str	r2, [sp, #0]
20009258:	693a      	ldr	r2, [r7, #16]
2000925a:	f7fe f933 	bl	200074c4 <SAL_XSPI_Write>
2000925e:	4603      	mov	r3, r0
20009260:	2b00      	cmp	r3, #0
20009262:	d002      	beq.n	2000926a <sfdp_set_dummycycle+0x19e>
                               (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D9.CommandWriteAccess,
                               Address, (uint8_t *)localValue, 2u))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
20009264:	230c      	movs	r3, #12
20009266:	75fb      	strb	r3, [r7, #23]
    goto error;
20009268:	e00a      	b.n	20009280 <sfdp_set_dummycycle+0x1b4>
  }

  /* wait for busy flag clear */
  if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
2000926a:	2164      	movs	r1, #100	@ 0x64
2000926c:	6878      	ldr	r0, [r7, #4]
2000926e:	f7ff fce9 	bl	20008c44 <driver_check_FlagBUSY>
20009272:	4603      	mov	r3, r0
20009274:	2b00      	cmp	r3, #0
20009276:	d002      	beq.n	2000927e <sfdp_set_dummycycle+0x1b2>
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
20009278:	230c      	movs	r3, #12
2000927a:	75fb      	strb	r3, [r7, #23]
    goto error;
2000927c:	e000      	b.n	20009280 <sfdp_set_dummycycle+0x1b4>
  }

error :
2000927e:	bf00      	nop
  return retr;
20009280:	7dfb      	ldrb	r3, [r7, #23]
}
20009282:	4618      	mov	r0, r3
20009284:	371c      	adds	r7, #28
20009286:	46bd      	mov	sp, r7
20009288:	bdf0      	pop	{r4, r5, r6, r7, pc}
2000928a:	bf00      	nop
2000928c:	1f0f0703 	.word	0x1f0f0703
20009290:	240202cc 	.word	0x240202cc

20009294 <JEDEC_Basic_ManageQuadEnableRequirement>:
  * @brief Manages the Quad Enable Requirement (QER) for the NOR memory device.
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef JEDEC_Basic_ManageQuadEnableRequirement(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
20009294:	b580      	push	{r7, lr}
20009296:	b084      	sub	sp, #16
20009298:	af00      	add	r7, sp, #0
2000929a:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
2000929c:	230f      	movs	r3, #15
2000929e:	73fb      	strb	r3, [r7, #15]
  uint8_t localValue[2];

  /* switch the mode in QSPI if available */
  switch (JEDEC_Basic.Params.Param_DWORD.D15.QuadEnableRequirement & 0x7u)
200092a0:	4b59      	ldr	r3, [pc, #356]	@ (20009408 <JEDEC_Basic_ManageQuadEnableRequirement+0x174>)
200092a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
200092a6:	f3c3 1302 	ubfx	r3, r3, #4, #3
200092aa:	b2db      	uxtb	r3, r3
200092ac:	2b07      	cmp	r3, #7
200092ae:	f200 80a4 	bhi.w	200093fa <JEDEC_Basic_ManageQuadEnableRequirement+0x166>
200092b2:	a201      	add	r2, pc, #4	@ (adr r2, 200092b8 <JEDEC_Basic_ManageQuadEnableRequirement+0x24>)
200092b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200092b8:	200093fb 	.word	0x200093fb
200092bc:	200093fb 	.word	0x200093fb
200092c0:	200092d9 	.word	0x200092d9
200092c4:	200093fb 	.word	0x200093fb
200092c8:	20009359 	.word	0x20009359
200092cc:	200093fb 	.word	0x200093fb
200092d0:	200093fb 	.word	0x200093fb
200092d4:	200093fb 	.word	0x200093fb
    case 0x2u:
    {
      /* 010b: QE is bit 6 of status register 1. It is set via Write Status with one data byte where bit 6 is one.
                     It is cleared via Write Status with one data byte where bit 6 is zero. */
      /* 1 - set the write enable */
      if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject,
200092d8:	687b      	ldr	r3, [r7, #4]
200092da:	f103 0008 	add.w	r0, r3, #8
200092de:	687b      	ldr	r3, [r7, #4]
200092e0:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
200092e4:	2300      	movs	r3, #0
200092e6:	2200      	movs	r2, #0
200092e8:	f7fe f9ca 	bl	20007680 <SAL_XSPI_SendReadCommand>
200092ec:	4603      	mov	r3, r0
200092ee:	2b00      	cmp	r3, #0
200092f0:	d002      	beq.n	200092f8 <JEDEC_Basic_ManageQuadEnableRequirement+0x64>
                                             Object->sfdp_private.DriverInfo.WriteWELCommand, NULL, 0u))
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
200092f2:	230c      	movs	r3, #12
200092f4:	73fb      	strb	r3, [r7, #15]
        goto error;
200092f6:	e081      	b.n	200093fc <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* 2 - read the status register */
      if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND,
200092f8:	687b      	ldr	r3, [r7, #4]
200092fa:	f103 0008 	add.w	r0, r3, #8
200092fe:	f107 020c 	add.w	r2, r7, #12
20009302:	2301      	movs	r3, #1
20009304:	2105      	movs	r1, #5
20009306:	f7fe f9bb 	bl	20007680 <SAL_XSPI_SendReadCommand>
2000930a:	4603      	mov	r3, r0
2000930c:	2b00      	cmp	r3, #0
2000930e:	d002      	beq.n	20009316 <JEDEC_Basic_ManageQuadEnableRequirement+0x82>
                                             (uint8_t *)&localValue[0], 1u))
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
20009310:	230c      	movs	r3, #12
20009312:	73fb      	strb	r3, [r7, #15]
        goto error;
20009314:	e072      	b.n	200093fc <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* 3 - update the status register to enable QPI mode*/
      localValue[0] = localValue[0] | 0x40u;
20009316:	7b3b      	ldrb	r3, [r7, #12]
20009318:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
2000931c:	b2db      	uxtb	r3, r3
2000931e:	733b      	strb	r3, [r7, #12]

      /* 4 - write the status register with QPI mode to 1 */
      if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x1u, (uint8_t *)&localValue[0], 1u))
20009320:	687b      	ldr	r3, [r7, #4]
20009322:	f103 0008 	add.w	r0, r3, #8
20009326:	f107 020c 	add.w	r2, r7, #12
2000932a:	2301      	movs	r3, #1
2000932c:	2101      	movs	r1, #1
2000932e:	f7fe f953 	bl	200075d8 <SAL_XSPI_CommandSendData>
20009332:	4603      	mov	r3, r0
20009334:	2b00      	cmp	r3, #0
20009336:	d002      	beq.n	2000933e <JEDEC_Basic_ManageQuadEnableRequirement+0xaa>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
20009338:	230c      	movs	r3, #12
2000933a:	73fb      	strb	r3, [r7, #15]
        goto error;
2000933c:	e05e      	b.n	200093fc <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* wait busy flag  */
      if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100))
2000933e:	2164      	movs	r1, #100	@ 0x64
20009340:	6878      	ldr	r0, [r7, #4]
20009342:	f7ff fc7f 	bl	20008c44 <driver_check_FlagBUSY>
20009346:	4603      	mov	r3, r0
20009348:	2b00      	cmp	r3, #0
2000934a:	d002      	beq.n	20009352 <JEDEC_Basic_ManageQuadEnableRequirement+0xbe>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
2000934c:	230c      	movs	r3, #12
2000934e:	73fb      	strb	r3, [r7, #15]
        goto error;
20009350:	e054      	b.n	200093fc <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      retr = EXTMEM_SFDP_OK;
20009352:	2300      	movs	r3, #0
20009354:	73fb      	strb	r3, [r7, #15]
      break;
20009356:	e051      	b.n	200093fc <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
               where bit 1 of the second byte is one.
               It is cleared via Write Status with two data bytes where bit 1 of the second byte is zero.
               In contrast to the 001b code, writing 1 byte to the status register does not modify status register 2.*/

      /* Read the status register */
      if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, 0x5, (uint8_t *)&localValue[0], 2u))
20009358:	687b      	ldr	r3, [r7, #4]
2000935a:	f103 0008 	add.w	r0, r3, #8
2000935e:	f107 020c 	add.w	r2, r7, #12
20009362:	2302      	movs	r3, #2
20009364:	2105      	movs	r1, #5
20009366:	f7fe f98b 	bl	20007680 <SAL_XSPI_SendReadCommand>
2000936a:	4603      	mov	r3, r0
2000936c:	2b00      	cmp	r3, #0
2000936e:	d002      	beq.n	20009376 <JEDEC_Basic_ManageQuadEnableRequirement+0xe2>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
20009370:	230c      	movs	r3, #12
20009372:	73fb      	strb	r3, [r7, #15]
        goto error;
20009374:	e042      	b.n	200093fc <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* Update the status register */
      localValue[1] |= 2u;
20009376:	7b7b      	ldrb	r3, [r7, #13]
20009378:	f043 0302 	orr.w	r3, r3, #2
2000937c:	b2db      	uxtb	r3, r3
2000937e:	737b      	strb	r3, [r7, #13]

      /* WEL */
      if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject,
20009380:	687b      	ldr	r3, [r7, #4]
20009382:	f103 0008 	add.w	r0, r3, #8
20009386:	687b      	ldr	r3, [r7, #4]
20009388:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
2000938c:	2300      	movs	r3, #0
2000938e:	2200      	movs	r2, #0
20009390:	f7fe f976 	bl	20007680 <SAL_XSPI_SendReadCommand>
20009394:	4603      	mov	r3, r0
20009396:	2b00      	cmp	r3, #0
20009398:	d002      	beq.n	200093a0 <JEDEC_Basic_ManageQuadEnableRequirement+0x10c>
                                             Object->sfdp_private.DriverInfo.WriteWELCommand,
                                             NULL, 0u))
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
2000939a:	230c      	movs	r3, #12
2000939c:	73fb      	strb	r3, [r7, #15]
        goto error;
2000939e:	e02d      	b.n	200093fc <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* Write the status register */
      if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x1u, (uint8_t *)&localValue[0], 2u))
200093a0:	687b      	ldr	r3, [r7, #4]
200093a2:	f103 0008 	add.w	r0, r3, #8
200093a6:	f107 020c 	add.w	r2, r7, #12
200093aa:	2302      	movs	r3, #2
200093ac:	2101      	movs	r1, #1
200093ae:	f7fe f913 	bl	200075d8 <SAL_XSPI_CommandSendData>
200093b2:	4603      	mov	r3, r0
200093b4:	2b00      	cmp	r3, #0
200093b6:	d002      	beq.n	200093be <JEDEC_Basic_ManageQuadEnableRequirement+0x12a>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
200093b8:	230c      	movs	r3, #12
200093ba:	73fb      	strb	r3, [r7, #15]
        goto error;
200093bc:	e01e      	b.n	200093fc <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* Wait busy flag  */
      if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100))
200093be:	2164      	movs	r1, #100	@ 0x64
200093c0:	6878      	ldr	r0, [r7, #4]
200093c2:	f7ff fc3f 	bl	20008c44 <driver_check_FlagBUSY>
200093c6:	4603      	mov	r3, r0
200093c8:	2b00      	cmp	r3, #0
200093ca:	d002      	beq.n	200093d2 <JEDEC_Basic_ManageQuadEnableRequirement+0x13e>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
200093cc:	230c      	movs	r3, #12
200093ce:	73fb      	strb	r3, [r7, #15]
        goto error;
200093d0:	e014      	b.n	200093fc <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* Optional : only for control read the status register and check write operation is OK */
      localValue[1] = 0xFF;
200093d2:	23ff      	movs	r3, #255	@ 0xff
200093d4:	737b      	strb	r3, [r7, #13]
      if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, 0x5, (uint8_t *)&localValue[0], 2u))
200093d6:	687b      	ldr	r3, [r7, #4]
200093d8:	f103 0008 	add.w	r0, r3, #8
200093dc:	f107 020c 	add.w	r2, r7, #12
200093e0:	2302      	movs	r3, #2
200093e2:	2105      	movs	r1, #5
200093e4:	f7fe f94c 	bl	20007680 <SAL_XSPI_SendReadCommand>
200093e8:	4603      	mov	r3, r0
200093ea:	2b00      	cmp	r3, #0
200093ec:	d002      	beq.n	200093f4 <JEDEC_Basic_ManageQuadEnableRequirement+0x160>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
200093ee:	230c      	movs	r3, #12
200093f0:	73fb      	strb	r3, [r7, #15]
        goto error;
200093f2:	e003      	b.n	200093fc <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      retr = EXTMEM_SFDP_OK;
200093f4:	2300      	movs	r3, #0
200093f6:	73fb      	strb	r3, [r7, #15]
      break;
200093f8:	e000      	b.n	200093fc <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
                  It is cleared via Write Status Register instruction 31h with one data byte where bit 1 is zero.*/
      break;
    case 0x7u: /*111b: Reserved */
      break;
    default :/* Added for Misra */
      break;
200093fa:	bf00      	nop
  }
error :
  return retr;
200093fc:	7bfb      	ldrb	r3, [r7, #15]
}
200093fe:	4618      	mov	r0, r3
20009400:	3710      	adds	r7, #16
20009402:	46bd      	mov	sp, r7
20009404:	bd80      	pop	{r7, pc}
20009406:	bf00      	nop
20009408:	2402024c 	.word	0x2402024c

2000940c <JEDEC_Basic_Manage4S4S4SEnableSequence>:
  * @brief Manages the 4S-4S-4S enable sequence for the NOR memory device.
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef JEDEC_Basic_Manage4S4S4SEnableSequence(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
2000940c:	b580      	push	{r7, lr}
2000940e:	b084      	sub	sp, #16
20009410:	af00      	add	r7, sp, #0
20009412:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
20009414:	230f      	movs	r3, #15
20009416:	73fb      	strb	r3, [r7, #15]
  uint8_t instruction = 0x00u;
20009418:	2300      	movs	r3, #0
2000941a:	73bb      	strb	r3, [r7, #14]

  /* 4-4-4 mode enable sequences; This field describes the supported methods to enter 4-4-4 mode from 1-1-1 mode */
  /* x_xxx1b: set QE per QER description above, then issue instruction 38h */
  if ((JEDEC_Basic.Params.Param_DWORD.D15._4S4S4S_EnableSequence & 0x1u) == 0x1u)
2000941c:	4b1a      	ldr	r3, [pc, #104]	@ (20009488 <JEDEC_Basic_Manage4S4S4SEnableSequence+0x7c>)
2000941e:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
20009420:	f3c3 1304 	ubfx	r3, r3, #4, #5
20009424:	b2db      	uxtb	r3, r3
20009426:	f003 0301 	and.w	r3, r3, #1
2000942a:	2b00      	cmp	r3, #0
2000942c:	d007      	beq.n	2000943e <JEDEC_Basic_Manage4S4S4SEnableSequence+0x32>
  {
    retr = JEDEC_Basic_ManageQuadEnableRequirement(Object);
2000942e:	6878      	ldr	r0, [r7, #4]
20009430:	f7ff ff30 	bl	20009294 <JEDEC_Basic_ManageQuadEnableRequirement>
20009434:	4603      	mov	r3, r0
20009436:	73fb      	strb	r3, [r7, #15]
    instruction = 0x38u;
20009438:	2338      	movs	r3, #56	@ 0x38
2000943a:	73bb      	strb	r3, [r7, #14]
2000943c:	e00f      	b.n	2000945e <JEDEC_Basic_Manage4S4S4SEnableSequence+0x52>
  }
  /* x_x1xxb: issue instruction 35h */
  else if ((JEDEC_Basic.Params.Param_DWORD.D15._4S4S4S_EnableSequence & 0x4u) == 0x4u)
2000943e:	4b12      	ldr	r3, [pc, #72]	@ (20009488 <JEDEC_Basic_Manage4S4S4SEnableSequence+0x7c>)
20009440:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
20009442:	f3c3 1304 	ubfx	r3, r3, #4, #5
20009446:	b2db      	uxtb	r3, r3
20009448:	f003 0304 	and.w	r3, r3, #4
2000944c:	2b00      	cmp	r3, #0
2000944e:	d006      	beq.n	2000945e <JEDEC_Basic_Manage4S4S4SEnableSequence+0x52>
  {
    /* If QE bit exists, Quad Enable Requirement describes method to enable Quad operations */
    retr = JEDEC_Basic_ManageQuadEnableRequirement(Object);
20009450:	6878      	ldr	r0, [r7, #4]
20009452:	f7ff ff1f 	bl	20009294 <JEDEC_Basic_ManageQuadEnableRequirement>
20009456:	4603      	mov	r3, r0
20009458:	73fb      	strb	r3, [r7, #15]
    instruction = 0x35u;
2000945a:	2335      	movs	r3, #53	@ 0x35
2000945c:	73bb      	strb	r3, [r7, #14]
       Read Volatile Enhanced Configuration Register using instruction 65h, no address is required, set bit 7 to 1.
       Write Volatile Enhanced Configuration Register using instruction 61h, no address is required.
       This configuration is volatile.
  NOTE If device is in 0-4-4 mode, then this mode must be exited before the 4-4-4 enable sequence is issued.
  */
  if ((retr == EXTMEM_SFDP_OK) && (instruction != 0u))
2000945e:	7bfb      	ldrb	r3, [r7, #15]
20009460:	2b00      	cmp	r3, #0
20009462:	d10c      	bne.n	2000947e <JEDEC_Basic_Manage4S4S4SEnableSequence+0x72>
20009464:	7bbb      	ldrb	r3, [r7, #14]
20009466:	2b00      	cmp	r3, #0
20009468:	d009      	beq.n	2000947e <JEDEC_Basic_Manage4S4S4SEnableSequence+0x72>
  {
    (void)SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, instruction, NULL, 0u);
2000946a:	687b      	ldr	r3, [r7, #4]
2000946c:	f103 0008 	add.w	r0, r3, #8
20009470:	7bb9      	ldrb	r1, [r7, #14]
20009472:	2300      	movs	r3, #0
20009474:	2200      	movs	r2, #0
20009476:	f7fe f903 	bl	20007680 <SAL_XSPI_SendReadCommand>
    /* @note on memory W25Q64JV the command 38h does not exist so the control on command execution has been removed */
    retr = EXTMEM_SFDP_OK;
2000947a:	2300      	movs	r3, #0
2000947c:	73fb      	strb	r3, [r7, #15]
  }

  return retr;
2000947e:	7bfb      	ldrb	r3, [r7, #15]
}
20009480:	4618      	mov	r0, r3
20009482:	3710      	adds	r7, #16
20009484:	46bd      	mov	sp, r7
20009486:	bd80      	pop	{r7, pc}
20009488:	2402024c 	.word	0x2402024c

2000948c <CheckSFDP_Signature>:
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @param Signature Value of the SFDP signature to check.
  * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if valid, error code otherwise.
  */
SFDP_StatusTypeDef CheckSFDP_Signature(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t Signature)
{
2000948c:	b580      	push	{r7, lr}
2000948e:	b084      	sub	sp, #16
20009490:	af00      	add	r7, sp, #0
20009492:	6078      	str	r0, [r7, #4]
20009494:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_SIGNATURE;
20009496:	2304      	movs	r3, #4
20009498:	73fb      	strb	r3, [r7, #15]

  /* check the magic number */
  switch (Signature)
2000949a:	683b      	ldr	r3, [r7, #0]
2000949c:	4a0e      	ldr	r2, [pc, #56]	@ (200094d8 <CheckSFDP_Signature+0x4c>)
2000949e:	4293      	cmp	r3, r2
200094a0:	d006      	beq.n	200094b0 <CheckSFDP_Signature+0x24>
200094a2:	683b      	ldr	r3, [r7, #0]
200094a4:	4a0d      	ldr	r2, [pc, #52]	@ (200094dc <CheckSFDP_Signature+0x50>)
200094a6:	4293      	cmp	r3, r2
200094a8:	d10e      	bne.n	200094c8 <CheckSFDP_Signature+0x3c>
  {
    case SFDP_SIGNATURE :
      SFDP_DEBUG_STR("signature of the header: OK");
      retr = EXTMEM_SFDP_OK;
200094aa:	2300      	movs	r3, #0
200094ac:	73fb      	strb	r3, [r7, #15]
      break;
200094ae:	e00e      	b.n	200094ce <CheckSFDP_Signature+0x42>
    case SFDP_SIGNATURE_INVERTED :
      SFDP_DEBUG_STR("signature of the header: KO inverted data order");
      /* Change the memory type settings */
      if (HAL_OK == SAL_XSPI_UpdateMemoryType(&Object->sfdp_private.SALObject, SAL_XSPI_ORDERINVERTED))
200094b0:	687b      	ldr	r3, [r7, #4]
200094b2:	3308      	adds	r3, #8
200094b4:	2100      	movs	r1, #0
200094b6:	4618      	mov	r0, r3
200094b8:	f7fe fa9c 	bl	200079f4 <SAL_XSPI_UpdateMemoryType>
200094bc:	4603      	mov	r3, r0
200094be:	2b00      	cmp	r3, #0
200094c0:	d104      	bne.n	200094cc <CheckSFDP_Signature+0x40>
      {
        retr = EXTMEM_SFDP_ERROR_SIGNATUREMTYPE;
200094c2:	2305      	movs	r3, #5
200094c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
200094c6:	e001      	b.n	200094cc <CheckSFDP_Signature+0x40>
    default :
      SFDP_DEBUG_STR("signature of the header: KO");
      break;
200094c8:	bf00      	nop
200094ca:	e000      	b.n	200094ce <CheckSFDP_Signature+0x42>
      break;
200094cc:	bf00      	nop
  }
  return retr;
200094ce:	7bfb      	ldrb	r3, [r7, #15]
}
200094d0:	4618      	mov	r0, r3
200094d2:	3710      	adds	r7, #16
200094d4:	46bd      	mov	sp, r7
200094d6:	bd80      	pop	{r7, pc}
200094d8:	44505346 	.word	0x44505346
200094dc:	50444653 	.word	0x50444653

200094e0 <EXTMEM_DRIVER_NOR_SFDP_Init>:
  * @retval EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef Status of the operation.
  */
EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_Init(void *Peripheral, EXTMEM_LinkConfig_TypeDef Config,
                                                                 uint32_t ClockInput,
                                                                 EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
200094e0:	b580      	push	{r7, lr}
200094e2:	b08a      	sub	sp, #40	@ 0x28
200094e4:	af00      	add	r7, sp, #0
200094e6:	60f8      	str	r0, [r7, #12]
200094e8:	607a      	str	r2, [r7, #4]
200094ea:	603b      	str	r3, [r7, #0]
200094ec:	460b      	mov	r3, r1
200094ee:	72fb      	strb	r3, [r7, #11]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_OK;
200094f0:	2300      	movs	r3, #0
200094f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  SFDP_HeaderTypeDef JEDEC_SFDP_Header;
  uint8_t FreqUpdate = 0u;
200094f6:	2300      	movs	r3, #0
200094f8:	76fb      	strb	r3, [r7, #27]
  uint8_t DataID[6];
  uint32_t ClockOut;

  /* Reset data of SFDPObject to zero */
  SFDP_DEBUG_STR("1 - reset data SFDPObject to zero")
  (void)memset((void *)&SFDPObject->sfdp_private, 0x0, sizeof(SFDPObject->sfdp_private));
200094fa:	683b      	ldr	r3, [r7, #0]
200094fc:	3308      	adds	r3, #8
200094fe:	2298      	movs	r2, #152	@ 0x98
20009500:	2100      	movs	r1, #0
20009502:	4618      	mov	r0, r3
20009504:	f000 fa78 	bl	200099f8 <memset>

  /* Initialize the SFDPObject */
  SFDP_DEBUG_STR("2 - initialize the SFDPObject")
  SFDPObject->sfdp_private.Config = Config;
20009508:	683b      	ldr	r3, [r7, #0]
2000950a:	7afa      	ldrb	r2, [r7, #11]
2000950c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  SFDPObject->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S1S1S;
20009510:	683b      	ldr	r3, [r7, #0]
20009512:	2200      	movs	r2, #0
20009514:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
  SFDPObject->sfdp_private.DriverInfo.ClockIn = ClockInput;
20009518:	683b      	ldr	r3, [r7, #0]
2000951a:	687a      	ldr	r2, [r7, #4]
2000951c:	669a      	str	r2, [r3, #104]	@ 0x68
  SAL_XSPI_SET_SFDPDUMMYCYLE(SFDPObject->sfdp_private.SALObject, EXTMEM_READ_SFDP_NB_DUMMY_CYCLES_DEFAULT);
2000951e:	683b      	ldr	r3, [r7, #0]
20009520:	2208      	movs	r2, #8
20009522:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Set memory speed to 50Mhz maximum */
  SFDP_DEBUG_STR("3 - set memory link and speed to 50Mhz maximum")
  (void)SAL_XSPI_Init(&SFDPObject->sfdp_private.SALObject, Peripheral);
20009526:	683b      	ldr	r3, [r7, #0]
20009528:	3308      	adds	r3, #8
2000952a:	68f9      	ldr	r1, [r7, #12]
2000952c:	4618      	mov	r0, r3
2000952e:	f7fd fd64 	bl	20006ffa <SAL_XSPI_Init>
  (void)SAL_XSPI_SetClock(&SFDPObject->sfdp_private.SALObject, ClockInput, DRIVER_SFDP_DEFAULT_CLOCK, &ClockOut);
20009532:	683b      	ldr	r3, [r7, #0]
20009534:	f103 0008 	add.w	r0, r3, #8
20009538:	f107 0310 	add.w	r3, r7, #16
2000953c:	4a41      	ldr	r2, [pc, #260]	@ (20009644 <EXTMEM_DRIVER_NOR_SFDP_Init+0x164>)
2000953e:	6879      	ldr	r1, [r7, #4]
20009540:	f7fd fd1c 	bl	20006f7c <SAL_XSPI_SetClock>

  /* Abort any ongoing XSPI action */
  (void)SAL_XSPI_DisableMapMode(&SFDPObject->sfdp_private.SALObject);
20009544:	683b      	ldr	r3, [r7, #0]
20009546:	3308      	adds	r3, #8
20009548:	4618      	mov	r0, r3
2000954a:	f7fe fa42 	bl	200079d2 <SAL_XSPI_DisableMapMode>

  /* Analyze the SFDP structure to get driver information */
  SFDP_DEBUG_STR("4 - analyze the SFDP structure to get driver information")
  if (EXTMEM_SFDP_OK != SFDP_GetHeader(SFDPObject, &JEDEC_SFDP_Header))
2000954e:	f107 031c 	add.w	r3, r7, #28
20009552:	4619      	mov	r1, r3
20009554:	6838      	ldr	r0, [r7, #0]
20009556:	f7fe fb0d 	bl	20007b74 <SFDP_GetHeader>
2000955a:	4603      	mov	r3, r0
2000955c:	2b00      	cmp	r3, #0
2000955e:	d003      	beq.n	20009568 <EXTMEM_DRIVER_NOR_SFDP_Init+0x88>
  {
    /* Perform SFDP Header reading (several modes are tried) */
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP;
20009560:	23ff      	movs	r3, #255	@ 0xff
20009562:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
20009566:	e067      	b.n	20009638 <EXTMEM_DRIVER_NOR_SFDP_Init+0x158>
  }

  /* Reset the memory */
  SFDP_DEBUG_STR("5 - reset the memory")
  if (EXTMEM_SFDP_OK != SFDP_MemoryReset(SFDPObject))
20009568:	6838      	ldr	r0, [r7, #0]
2000956a:	f7fe fc3d 	bl	20007de8 <SFDP_MemoryReset>
       Try to continue Initialisation procedure anyway. */
    SFDP_DEBUG_STR("ERROR::on the call of SFDP_MemoryReset but no error returned")
  }

  /* Wait few ms after the reset operation, this is done to avoid issue on SFDP read */
  HAL_Delay(10);
2000956e:	200a      	movs	r0, #10
20009570:	f7f7 fb6e 	bl	20000c50 <HAL_Delay>

  /* Analyze the SFDP structure to get driver information after the reset */
  SFDP_DEBUG_STR("6 - analyze the SFDP structure to get driver information")
  if (EXTMEM_SFDP_OK != SFDP_GetHeader(SFDPObject, &JEDEC_SFDP_Header))
20009574:	f107 031c 	add.w	r3, r7, #28
20009578:	4619      	mov	r1, r3
2000957a:	6838      	ldr	r0, [r7, #0]
2000957c:	f7fe fafa 	bl	20007b74 <SFDP_GetHeader>
20009580:	4603      	mov	r3, r0
20009582:	2b00      	cmp	r3, #0
20009584:	d003      	beq.n	2000958e <EXTMEM_DRIVER_NOR_SFDP_Init+0xae>
  {
    /* SFDP header reading is considered unsuccessful.
       Abort Initialisation procedure. */
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP;
20009586:	23ff      	movs	r3, #255	@ 0xff
20009588:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
2000958c:	e054      	b.n	20009638 <EXTMEM_DRIVER_NOR_SFDP_Init+0x158>
  }

  /* Save information from the SFDP table
     Nb of parameters starts at 0 (0 means 1 parameter) */
  if (JEDEC_SFDP_Header.param_number >= SFDP_MAX_NB_OF_PARAM)
2000958e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
20009592:	2b09      	cmp	r3, #9
20009594:	d904      	bls.n	200095a0 <EXTMEM_DRIVER_NOR_SFDP_Init+0xc0>
  {
    SFDPObject->sfdp_private.Sfdp_param_number = SFDP_MAX_NB_OF_PARAM - 1;
20009596:	683b      	ldr	r3, [r7, #0]
20009598:	2209      	movs	r2, #9
2000959a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
2000959e:	e004      	b.n	200095aa <EXTMEM_DRIVER_NOR_SFDP_Init+0xca>
  }
  else
  {
    SFDPObject->sfdp_private.Sfdp_param_number = JEDEC_SFDP_Header.param_number;
200095a0:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
200095a4:	683b      	ldr	r3, [r7, #0]
200095a6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
  }
  SFDPObject->sfdp_private.Sfdp_AccessProtocol = JEDEC_SFDP_Header.AccessProtocol;
200095aa:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
200095ae:	683b      	ldr	r3, [r7, #0]
200095b0:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d

  /* Read the flash ID.
     This Flash ID could later be used to perform specific operations for some identified references. */
  SFDP_DEBUG_STR("7 - read the flash ID")
  (void)SAL_XSPI_GetId(&SFDPObject->sfdp_private.SALObject, DataID, EXTMEM_READ_JEDEC_ID_SIZE);
200095b4:	683b      	ldr	r3, [r7, #0]
200095b6:	3308      	adds	r3, #8
200095b8:	f107 0114 	add.w	r1, r7, #20
200095bc:	2204      	movs	r2, #4
200095be:	4618      	mov	r0, r3
200095c0:	f7fd ff00 	bl	200073c4 <SAL_XSPI_GetId>
  DEBUG_ID(DataID);

  /* Keep manufacturer information, it could be used to help in
     building of consistent driver */
  SFDPObject->sfdp_private.ManuID = DataID[0];
200095c4:	7d3a      	ldrb	r2, [r7, #20]
200095c6:	683b      	ldr	r3, [r7, #0]
200095c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Get the complete SFDP data */
  SFDP_DEBUG_STR("8 - collect the SFDP data")
  if (EXTMEM_SFDP_OK != SFDP_CollectData(SFDPObject))
200095cc:	6838      	ldr	r0, [r7, #0]
200095ce:	f7fe fb2f 	bl	20007c30 <SFDP_CollectData>
200095d2:	4603      	mov	r3, r0
200095d4:	2b00      	cmp	r3, #0
200095d6:	d003      	beq.n	200095e0 <EXTMEM_DRIVER_NOR_SFDP_Init+0x100>
  {
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP;
200095d8:	23ff      	movs	r3, #255	@ 0xff
200095da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
200095de:	e02b      	b.n	20009638 <EXTMEM_DRIVER_NOR_SFDP_Init+0x158>
  }

  /* Setup the generic driver information and prepare the physical layer */
  SFDP_DEBUG_STR("9 - build the generic driver information and prepare the physical layer")
  if (EXTMEM_SFDP_OK != SFDP_BuildGenericDriver(SFDPObject, &FreqUpdate))
200095e0:	f107 031b 	add.w	r3, r7, #27
200095e4:	4619      	mov	r1, r3
200095e6:	6838      	ldr	r0, [r7, #0]
200095e8:	f7fe fcda 	bl	20007fa0 <SFDP_BuildGenericDriver>
200095ec:	4603      	mov	r3, r0
200095ee:	2b00      	cmp	r3, #0
200095f0:	d003      	beq.n	200095fa <EXTMEM_DRIVER_NOR_SFDP_Init+0x11a>
  {
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_BUILD")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_BUILD;
200095f2:	23fd      	movs	r3, #253	@ 0xfd
200095f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
200095f8:	e01e      	b.n	20009638 <EXTMEM_DRIVER_NOR_SFDP_Init+0x158>
  }

  /* Adjust frequency supplied to memory, if required */
  SFDP_DEBUG_STR("10 - adjust the frequency if required")
  if ((FreqUpdate == 0u) && (SFDPObject->sfdp_public.MaxFreq != 0u))
200095fa:	7efb      	ldrb	r3, [r7, #27]
200095fc:	2b00      	cmp	r3, #0
200095fe:	d10d      	bne.n	2000961c <EXTMEM_DRIVER_NOR_SFDP_Init+0x13c>
20009600:	683b      	ldr	r3, [r7, #0]
20009602:	681b      	ldr	r3, [r3, #0]
20009604:	2b00      	cmp	r3, #0
20009606:	d009      	beq.n	2000961c <EXTMEM_DRIVER_NOR_SFDP_Init+0x13c>
  {
    (void)SAL_XSPI_SetClock(&SFDPObject->sfdp_private.SALObject, ClockInput,
20009608:	683b      	ldr	r3, [r7, #0]
2000960a:	f103 0008 	add.w	r0, r3, #8
2000960e:	683b      	ldr	r3, [r7, #0]
20009610:	681a      	ldr	r2, [r3, #0]
20009612:	f107 0310 	add.w	r3, r7, #16
20009616:	6879      	ldr	r1, [r7, #4]
20009618:	f7fd fcb0 	bl	20006f7c <SAL_XSPI_SetClock>
    SFDP_DEBUG_STR("--> new freq configured");
  }

  /* Read again SFDP header to confirm memory access is properly setup */
  SFDP_DEBUG_STR("11 - read again the SFDP header to adjust memory type if necessary")
  if (EXTMEM_SFDP_OK != SFDP_ReadHeader(SFDPObject, &JEDEC_SFDP_Header))
2000961c:	f107 031c 	add.w	r3, r7, #28
20009620:	4619      	mov	r1, r3
20009622:	6838      	ldr	r0, [r7, #0]
20009624:	f7fe fa68 	bl	20007af8 <SFDP_ReadHeader>
20009628:	4603      	mov	r3, r0
2000962a:	2b00      	cmp	r3, #0
2000962c:	d003      	beq.n	20009636 <EXTMEM_DRIVER_NOR_SFDP_Init+0x156>
  {
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_MEMTYPE_CHECK")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_MEMTYPE_CHECK;
2000962e:	23f2      	movs	r3, #242	@ 0xf2
20009630:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
20009634:	e000      	b.n	20009638 <EXTMEM_DRIVER_NOR_SFDP_Init+0x158>
  }

error:
20009636:	bf00      	nop
  return retr;
20009638:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
2000963c:	4618      	mov	r0, r3
2000963e:	3728      	adds	r7, #40	@ 0x28
20009640:	46bd      	mov	sp, r7
20009642:	bd80      	pop	{r7, pc}
20009644:	02faf080 	.word	0x02faf080

20009648 <EXTMEM_DRIVER_NOR_SFDP_Write>:
  * @param Size Data size to write
  * @return @ref EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef
  **/
EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_Write(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject,
                                                                  uint32_t Address, const uint8_t *Data, uint32_t Size)
{
20009648:	b580      	push	{r7, lr}
2000964a:	b08c      	sub	sp, #48	@ 0x30
2000964c:	af02      	add	r7, sp, #8
2000964e:	60f8      	str	r0, [r7, #12]
20009650:	60b9      	str	r1, [r7, #8]
20009652:	607a      	str	r2, [r7, #4]
20009654:	603b      	str	r3, [r7, #0]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr;
  uint32_t size_write;
  uint32_t local_size = Size;
20009656:	683b      	ldr	r3, [r7, #0]
20009658:	61fb      	str	r3, [r7, #28]
  uint32_t local_Address = Address;
2000965a:	68bb      	ldr	r3, [r7, #8]
2000965c:	61bb      	str	r3, [r7, #24]
  uint32_t local_Data = (uint32_t)Data;
2000965e:	687b      	ldr	r3, [r7, #4]
20009660:	617b      	str	r3, [r7, #20]
  uint32_t misalignment = 0u;
20009662:	2300      	movs	r3, #0
20009664:	613b      	str	r3, [r7, #16]

  if (0u != (local_Address % SFDPObject->sfdp_private.PageSize))
20009666:	68fb      	ldr	r3, [r7, #12]
20009668:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
2000966a:	69bb      	ldr	r3, [r7, #24]
2000966c:	fbb3 f1f2 	udiv	r1, r3, r2
20009670:	fb01 f202 	mul.w	r2, r1, r2
20009674:	1a9b      	subs	r3, r3, r2
20009676:	2b00      	cmp	r3, #0
20009678:	d059      	beq.n	2000972e <EXTMEM_DRIVER_NOR_SFDP_Write+0xe6>
  {
    misalignment = 1u;
2000967a:	2301      	movs	r3, #1
2000967c:	613b      	str	r3, [r7, #16]
  }

  DEBUG_DRIVER((uint8_t *)__func__)
  while (local_size != 0u)
2000967e:	e056      	b.n	2000972e <EXTMEM_DRIVER_NOR_SFDP_Write+0xe6>
  {
    if (misalignment == 1u)
20009680:	693b      	ldr	r3, [r7, #16]
20009682:	2b01      	cmp	r3, #1
20009684:	d114      	bne.n	200096b0 <EXTMEM_DRIVER_NOR_SFDP_Write+0x68>
    {
      size_write = SFDPObject->sfdp_private.PageSize - (local_Address % SFDPObject->sfdp_private.PageSize);
20009686:	68fb      	ldr	r3, [r7, #12]
20009688:	6e19      	ldr	r1, [r3, #96]	@ 0x60
2000968a:	68fb      	ldr	r3, [r7, #12]
2000968c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
2000968e:	69bb      	ldr	r3, [r7, #24]
20009690:	fbb3 f0f2 	udiv	r0, r3, r2
20009694:	fb00 f202 	mul.w	r2, r0, r2
20009698:	1a9b      	subs	r3, r3, r2
2000969a:	1acb      	subs	r3, r1, r3
2000969c:	623b      	str	r3, [r7, #32]
      size_write = MIN(local_size, size_write);
2000969e:	6a3a      	ldr	r2, [r7, #32]
200096a0:	69fb      	ldr	r3, [r7, #28]
200096a2:	4293      	cmp	r3, r2
200096a4:	bf28      	it	cs
200096a6:	4613      	movcs	r3, r2
200096a8:	623b      	str	r3, [r7, #32]
      misalignment = 0u;
200096aa:	2300      	movs	r3, #0
200096ac:	613b      	str	r3, [r7, #16]
200096ae:	e006      	b.n	200096be <EXTMEM_DRIVER_NOR_SFDP_Write+0x76>
    }
    else
    {
      size_write = MIN(local_size, SFDPObject->sfdp_private.PageSize);
200096b0:	68fb      	ldr	r3, [r7, #12]
200096b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
200096b4:	69fa      	ldr	r2, [r7, #28]
200096b6:	4293      	cmp	r3, r2
200096b8:	bf28      	it	cs
200096ba:	4613      	movcs	r3, r2
200096bc:	623b      	str	r3, [r7, #32]
    }

    /* Check WIP flag */
    retr = driver_check_FlagBUSY(SFDPObject, 5000u);
200096be:	f241 3188 	movw	r1, #5000	@ 0x1388
200096c2:	68f8      	ldr	r0, [r7, #12]
200096c4:	f7ff fabe 	bl	20008c44 <driver_check_FlagBUSY>
200096c8:	4603      	mov	r3, r0
200096ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (EXTMEM_DRIVER_NOR_SFDP_OK != retr)
200096ce:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
200096d2:	2b00      	cmp	r3, #0
200096d4:	d137      	bne.n	20009746 <EXTMEM_DRIVER_NOR_SFDP_Write+0xfe>
      DEBUG_DRIVER_ERROR("EXTMEM_DRIVER_NOR_SFDP_Write::ERROR_CHECK_BUSY")
      goto error;
    }

    /* Wait for WEL flag */
    retr = driver_set_FlagWEL(SFDPObject, DRIVER_DEFAULT_TIMEOUT);
200096d6:	f44f 7196 	mov.w	r1, #300	@ 0x12c
200096da:	68f8      	ldr	r0, [r7, #12]
200096dc:	f000 f941 	bl	20009962 <driver_set_FlagWEL>
200096e0:	4603      	mov	r3, r0
200096e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (EXTMEM_DRIVER_NOR_SFDP_OK != retr)
200096e6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
200096ea:	2b00      	cmp	r3, #0
200096ec:	d12d      	bne.n	2000974a <EXTMEM_DRIVER_NOR_SFDP_Write+0x102>
      DEBUG_DRIVER_ERROR("EXTMEM_DRIVER_NOR_SFDP_Write::ERROR_CHECK_WEL")
      goto error;
    }

    /* Write the data */
    if (HAL_OK != SAL_XSPI_Write(&SFDPObject->sfdp_private.SALObject,
200096ee:	68fb      	ldr	r3, [r7, #12]
200096f0:	f103 0008 	add.w	r0, r3, #8
200096f4:	68fb      	ldr	r3, [r7, #12]
200096f6:	f893 1075 	ldrb.w	r1, [r3, #117]	@ 0x75
200096fa:	697a      	ldr	r2, [r7, #20]
200096fc:	6a3b      	ldr	r3, [r7, #32]
200096fe:	9300      	str	r3, [sp, #0]
20009700:	4613      	mov	r3, r2
20009702:	69ba      	ldr	r2, [r7, #24]
20009704:	f7fd fede 	bl	200074c4 <SAL_XSPI_Write>
20009708:	4603      	mov	r3, r0
2000970a:	2b00      	cmp	r3, #0
2000970c:	d003      	beq.n	20009716 <EXTMEM_DRIVER_NOR_SFDP_Write+0xce>
                                 SFDPObject->sfdp_private.DriverInfo.PageProgramInstruction,
                                 local_Address, (uint8_t *)local_Data, size_write))
    {
      DEBUG_DRIVER_ERROR("EXTMEM_DRIVER_NOR_SFDP_Write::ERROR_WRITE")
      retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_WRITE;
2000970e:	23f9      	movs	r3, #249	@ 0xf9
20009710:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
20009714:	e01a      	b.n	2000974c <EXTMEM_DRIVER_NOR_SFDP_Write+0x104>
    }

    local_size = local_size - size_write;
20009716:	69fa      	ldr	r2, [r7, #28]
20009718:	6a3b      	ldr	r3, [r7, #32]
2000971a:	1ad3      	subs	r3, r2, r3
2000971c:	61fb      	str	r3, [r7, #28]
    local_Address = local_Address + size_write;
2000971e:	69ba      	ldr	r2, [r7, #24]
20009720:	6a3b      	ldr	r3, [r7, #32]
20009722:	4413      	add	r3, r2
20009724:	61bb      	str	r3, [r7, #24]
    local_Data = local_Data + size_write;
20009726:	697a      	ldr	r2, [r7, #20]
20009728:	6a3b      	ldr	r3, [r7, #32]
2000972a:	4413      	add	r3, r2
2000972c:	617b      	str	r3, [r7, #20]
  while (local_size != 0u)
2000972e:	69fb      	ldr	r3, [r7, #28]
20009730:	2b00      	cmp	r3, #0
20009732:	d1a5      	bne.n	20009680 <EXTMEM_DRIVER_NOR_SFDP_Write+0x38>
  }

  /* Check busy flag */
  retr = driver_check_FlagBUSY(SFDPObject, 5000);
20009734:	f241 3188 	movw	r1, #5000	@ 0x1388
20009738:	68f8      	ldr	r0, [r7, #12]
2000973a:	f7ff fa83 	bl	20008c44 <driver_check_FlagBUSY>
2000973e:	4603      	mov	r3, r0
20009740:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
20009744:	e002      	b.n	2000974c <EXTMEM_DRIVER_NOR_SFDP_Write+0x104>
      goto error;
20009746:	bf00      	nop
20009748:	e000      	b.n	2000974c <EXTMEM_DRIVER_NOR_SFDP_Write+0x104>
      goto error;
2000974a:	bf00      	nop
    DEBUG_DRIVER_ERROR("EXTMEM_DRIVER_NOR_SFDP_Write::ERROR_CHECK_BUSY_ON_EXIT")
  }
#endif /* EXTMEM_MACRO_DEBUG */

error:
  return retr;
2000974c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
20009750:	4618      	mov	r0, r3
20009752:	3728      	adds	r7, #40	@ 0x28
20009754:	46bd      	mov	sp, r7
20009756:	bd80      	pop	{r7, pc}

20009758 <EXTMEM_DRIVER_NOR_SFDP_MassErase>:
  *
  * @param SFDPObject Memory object
  * @return @ref EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef
  **/
EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_MassErase(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
20009758:	b580      	push	{r7, lr}
2000975a:	b084      	sub	sp, #16
2000975c:	af00      	add	r7, sp, #0
2000975e:	6078      	str	r0, [r7, #4]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr;
  DEBUG_DRIVER((uint8_t *)__func__)

  /* Check busy flag */
  retr = driver_check_FlagBUSY(SFDPObject, 1000);
20009760:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
20009764:	6878      	ldr	r0, [r7, #4]
20009766:	f7ff fa6d 	bl	20008c44 <driver_check_FlagBUSY>
2000976a:	4603      	mov	r3, r0
2000976c:	73fb      	strb	r3, [r7, #15]
  if (EXTMEM_DRIVER_NOR_SFDP_OK != retr)
2000976e:	f997 300f 	ldrsb.w	r3, [r7, #15]
20009772:	2b00      	cmp	r3, #0
20009774:	d002      	beq.n	2000977c <EXTMEM_DRIVER_NOR_SFDP_MassErase+0x24>
  {
    DEBUG_DRIVER_ERROR("EXTMEM_DRIVER_NOR_SFDP_read::ERROR_CHECK_BUSY")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_FLASHBUSY;
20009776:	23f4      	movs	r3, #244	@ 0xf4
20009778:	73fb      	strb	r3, [r7, #15]
    goto error;
2000977a:	e025      	b.n	200097c8 <EXTMEM_DRIVER_NOR_SFDP_MassErase+0x70>
  }

  /* Wait for write enable flag */
  retr = driver_set_FlagWEL(SFDPObject, DRIVER_DEFAULT_TIMEOUT);
2000977c:	f44f 7196 	mov.w	r1, #300	@ 0x12c
20009780:	6878      	ldr	r0, [r7, #4]
20009782:	f000 f8ee 	bl	20009962 <driver_set_FlagWEL>
20009786:	4603      	mov	r3, r0
20009788:	73fb      	strb	r3, [r7, #15]
  if (EXTMEM_DRIVER_NOR_SFDP_OK != retr)
2000978a:	f997 300f 	ldrsb.w	r3, [r7, #15]
2000978e:	2b00      	cmp	r3, #0
20009790:	d117      	bne.n	200097c2 <EXTMEM_DRIVER_NOR_SFDP_MassErase+0x6a>
    DEBUG_DRIVER_ERROR("EXTMEM_DRIVER_NOR_SFDP_read::ERROR_CHECK_WEL")
    goto error;
  }

  /* Launch mass erase command */
  (void)SAL_XSPI_CommandSendData(&SFDPObject->sfdp_private.SALObject, SFDP_DRIVER_ERASE_CHIP_COMMAND, NULL, 0);
20009792:	687b      	ldr	r3, [r7, #4]
20009794:	f103 0008 	add.w	r0, r3, #8
20009798:	2300      	movs	r3, #0
2000979a:	2200      	movs	r2, #0
2000979c:	2160      	movs	r1, #96	@ 0x60
2000979e:	f7fd ff1b 	bl	200075d8 <SAL_XSPI_CommandSendData>


  /* Check busy flag : time to used should be set according the memory characteristic */
  retr = driver_check_FlagBUSY(SFDPObject, SFDPObject->sfdp_private.DriverInfo.EraseChipTiming);
200097a2:	687b      	ldr	r3, [r7, #4]
200097a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
200097a8:	4619      	mov	r1, r3
200097aa:	6878      	ldr	r0, [r7, #4]
200097ac:	f7ff fa4a 	bl	20008c44 <driver_check_FlagBUSY>
200097b0:	4603      	mov	r3, r0
200097b2:	73fb      	strb	r3, [r7, #15]
  if (EXTMEM_DRIVER_NOR_SFDP_OK != retr)
200097b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
200097b8:	2b00      	cmp	r3, #0
200097ba:	d004      	beq.n	200097c6 <EXTMEM_DRIVER_NOR_SFDP_MassErase+0x6e>
  {
    DEBUG_DRIVER_ERROR("EXTMEM_DRIVER_NOR_SFDP_MassErase::ERROR_CHECK_BUSY_ON_EXIT")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_ERASE_TIMEOUT;
200097bc:	23f5      	movs	r3, #245	@ 0xf5
200097be:	73fb      	strb	r3, [r7, #15]
    goto error;
200097c0:	e002      	b.n	200097c8 <EXTMEM_DRIVER_NOR_SFDP_MassErase+0x70>
    goto error;
200097c2:	bf00      	nop
200097c4:	e000      	b.n	200097c8 <EXTMEM_DRIVER_NOR_SFDP_MassErase+0x70>
  }

error:
200097c6:	bf00      	nop
  return retr;
200097c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
200097cc:	4618      	mov	r0, r3
200097ce:	3710      	adds	r7, #16
200097d0:	46bd      	mov	sp, r7
200097d2:	bd80      	pop	{r7, pc}

200097d4 <EXTMEM_DRIVER_NOR_SFDP_SectorErase>:
  **/
EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_SectorErase(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef
                                                                        *SFDPObject, uint32_t Address,
                                                                        EXTMEM_DRIVER_NOR_SFDP_SectorTypeTypeDef
                                                                        SectorType)
{
200097d4:	b580      	push	{r7, lr}
200097d6:	b086      	sub	sp, #24
200097d8:	af00      	add	r7, sp, #0
200097da:	60f8      	str	r0, [r7, #12]
200097dc:	60b9      	str	r1, [r7, #8]
200097de:	4613      	mov	r3, r2
200097e0:	71fb      	strb	r3, [r7, #7]
  uint8_t size;
  uint32_t timeout;
  DEBUG_DRIVER((uint8_t *)__func__)

  /* Check if the selected sector type is available */
  switch (SectorType)
200097e2:	79fb      	ldrb	r3, [r7, #7]
200097e4:	2b03      	cmp	r3, #3
200097e6:	d83f      	bhi.n	20009868 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x94>
200097e8:	a201      	add	r2, pc, #4	@ (adr r2, 200097f0 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x1c>)
200097ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200097ee:	bf00      	nop
200097f0:	20009801 	.word	0x20009801
200097f4:	2000981b 	.word	0x2000981b
200097f8:	20009835 	.word	0x20009835
200097fc:	2000984f 	.word	0x2000984f
  {
    case EXTMEM_DRIVER_NOR_SFDP_SECTOR_TYPE1:
      command = SFDPObject->sfdp_private.DriverInfo.EraseType1Command;
20009800:	68fb      	ldr	r3, [r7, #12]
20009802:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
20009806:	75bb      	strb	r3, [r7, #22]
      size = SFDPObject->sfdp_private.DriverInfo.EraseType1Size;
20009808:	68fb      	ldr	r3, [r7, #12]
2000980a:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
2000980e:	757b      	strb	r3, [r7, #21]
      timeout = SFDPObject->sfdp_private.DriverInfo.EraseType1Timing;
20009810:	68fb      	ldr	r3, [r7, #12]
20009812:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
20009816:	613b      	str	r3, [r7, #16]
      break;
20009818:	e029      	b.n	2000986e <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x9a>
    case EXTMEM_DRIVER_NOR_SFDP_SECTOR_TYPE2:
      command = SFDPObject->sfdp_private.DriverInfo.EraseType2Command;
2000981a:	68fb      	ldr	r3, [r7, #12]
2000981c:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
20009820:	75bb      	strb	r3, [r7, #22]
      size = SFDPObject->sfdp_private.DriverInfo.EraseType2Size;
20009822:	68fb      	ldr	r3, [r7, #12]
20009824:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
20009828:	757b      	strb	r3, [r7, #21]
      timeout = SFDPObject->sfdp_private.DriverInfo.EraseType2Timing;
2000982a:	68fb      	ldr	r3, [r7, #12]
2000982c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
20009830:	613b      	str	r3, [r7, #16]
      break;
20009832:	e01c      	b.n	2000986e <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x9a>
    case EXTMEM_DRIVER_NOR_SFDP_SECTOR_TYPE3:
      command = SFDPObject->sfdp_private.DriverInfo.EraseType3Command;
20009834:	68fb      	ldr	r3, [r7, #12]
20009836:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
2000983a:	75bb      	strb	r3, [r7, #22]
      size = SFDPObject->sfdp_private.DriverInfo.EraseType3Size;
2000983c:	68fb      	ldr	r3, [r7, #12]
2000983e:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
20009842:	757b      	strb	r3, [r7, #21]
      timeout = SFDPObject->sfdp_private.DriverInfo.EraseType3Timing;
20009844:	68fb      	ldr	r3, [r7, #12]
20009846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
2000984a:	613b      	str	r3, [r7, #16]
      break;
2000984c:	e00f      	b.n	2000986e <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x9a>
    case EXTMEM_DRIVER_NOR_SFDP_SECTOR_TYPE4:
      command = SFDPObject->sfdp_private.DriverInfo.EraseType4Command;
2000984e:	68fb      	ldr	r3, [r7, #12]
20009850:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
20009854:	75bb      	strb	r3, [r7, #22]
      size = SFDPObject->sfdp_private.DriverInfo.EraseType4Size;
20009856:	68fb      	ldr	r3, [r7, #12]
20009858:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
2000985c:	757b      	strb	r3, [r7, #21]
      timeout = SFDPObject->sfdp_private.DriverInfo.EraseType4Timing;
2000985e:	68fb      	ldr	r3, [r7, #12]
20009860:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20009864:	613b      	str	r3, [r7, #16]
      break;
20009866:	e002      	b.n	2000986e <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x9a>
    default :
      retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SECTORTYPE;
20009868:	23f8      	movs	r3, #248	@ 0xf8
2000986a:	75fb      	strb	r3, [r7, #23]
      goto error;
2000986c:	e03c      	b.n	200098e8 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x114>
      break;
  }

  /* Check if the command for this sector size is available */
  if (0x0u == command)
2000986e:	7dbb      	ldrb	r3, [r7, #22]
20009870:	2b00      	cmp	r3, #0
20009872:	d102      	bne.n	2000987a <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0xa6>
  {
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SECTORTYPE_UNAVAILABLE;
20009874:	23f7      	movs	r3, #247	@ 0xf7
20009876:	75fb      	strb	r3, [r7, #23]
    goto error;
20009878:	e036      	b.n	200098e8 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x114>
  }

  /* Check address alignment */
  if (0x0u != (Address % ((uint32_t)1u << size)))
2000987a:	7d7b      	ldrb	r3, [r7, #21]
2000987c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
20009880:	fa02 f303 	lsl.w	r3, r2, r3
20009884:	43da      	mvns	r2, r3
20009886:	68bb      	ldr	r3, [r7, #8]
20009888:	4013      	ands	r3, r2
2000988a:	2b00      	cmp	r3, #0
2000988c:	d002      	beq.n	20009894 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0xc0>
  {
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_ADDRESS_ALIGNMENT;
2000988e:	23f6      	movs	r3, #246	@ 0xf6
20009890:	75fb      	strb	r3, [r7, #23]
    goto error;
20009892:	e029      	b.n	200098e8 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x114>
  }

  /* Check busy flag */
  retr = driver_check_FlagBUSY(SFDPObject, 5000u);
20009894:	f241 3188 	movw	r1, #5000	@ 0x1388
20009898:	68f8      	ldr	r0, [r7, #12]
2000989a:	f7ff f9d3 	bl	20008c44 <driver_check_FlagBUSY>
2000989e:	4603      	mov	r3, r0
200098a0:	75fb      	strb	r3, [r7, #23]
  if (EXTMEM_DRIVER_NOR_SFDP_OK != retr)
200098a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
200098a6:	2b00      	cmp	r3, #0
200098a8:	d11b      	bne.n	200098e2 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x10e>
  {
    goto error;
  }

  /* Wait for write enable flag */
  retr = driver_set_FlagWEL(SFDPObject, DRIVER_DEFAULT_TIMEOUT);
200098aa:	f44f 7196 	mov.w	r1, #300	@ 0x12c
200098ae:	68f8      	ldr	r0, [r7, #12]
200098b0:	f000 f857 	bl	20009962 <driver_set_FlagWEL>
200098b4:	4603      	mov	r3, r0
200098b6:	75fb      	strb	r3, [r7, #23]
  if (EXTMEM_DRIVER_NOR_SFDP_OK != retr)
200098b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
200098bc:	2b00      	cmp	r3, #0
200098be:	d112      	bne.n	200098e6 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x112>
  {
    goto error;
  }

  /* Launch erase command */
  (void)SAL_XSPI_CommandSendAddress(&SFDPObject->sfdp_private.SALObject, command, Address);
200098c0:	68fb      	ldr	r3, [r7, #12]
200098c2:	3308      	adds	r3, #8
200098c4:	7db9      	ldrb	r1, [r7, #22]
200098c6:	68ba      	ldr	r2, [r7, #8]
200098c8:	4618      	mov	r0, r3
200098ca:	f7fd fe44 	bl	20007556 <SAL_XSPI_CommandSendAddress>

  /* Check busy flag */
  /* Timeout is set according the memory characteristic */
  retr = driver_check_FlagBUSY(SFDPObject, timeout);
200098ce:	6939      	ldr	r1, [r7, #16]
200098d0:	68f8      	ldr	r0, [r7, #12]
200098d2:	f7ff f9b7 	bl	20008c44 <driver_check_FlagBUSY>
200098d6:	4603      	mov	r3, r0
200098d8:	75fb      	strb	r3, [r7, #23]
  if (EXTMEM_DRIVER_NOR_SFDP_OK != retr)
200098da:	f997 3017 	ldrsb.w	r3, [r7, #23]
200098de:	2b00      	cmp	r3, #0
  {
    goto error;
  }


error:
200098e0:	e002      	b.n	200098e8 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x114>
    goto error;
200098e2:	bf00      	nop
200098e4:	e000      	b.n	200098e8 <EXTMEM_DRIVER_NOR_SFDP_SectorErase+0x114>
    goto error;
200098e6:	bf00      	nop
  return retr;
200098e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
200098ec:	4618      	mov	r0, r3
200098ee:	3718      	adds	r7, #24
200098f0:	46bd      	mov	sp, r7
200098f2:	bd80      	pop	{r7, pc}

200098f4 <EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode>:
  * @param SFDPObject Memory object
  * @return @ref EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef
  **/
EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode(
  EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
200098f4:	b590      	push	{r4, r7, lr}
200098f6:	b087      	sub	sp, #28
200098f8:	af02      	add	r7, sp, #8
200098fa:	6078      	str	r0, [r7, #4]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_OK;
200098fc:	2300      	movs	r3, #0
200098fe:	73fb      	strb	r3, [r7, #15]

  /* Enter the mapped mode */
  if (HAL_OK != SAL_XSPI_EnableMapMode(&SFDPObject->sfdp_private.SALObject,
20009900:	687b      	ldr	r3, [r7, #4]
20009902:	f103 0008 	add.w	r0, r3, #8
20009906:	687b      	ldr	r3, [r7, #4]
20009908:	f893 1076 	ldrb.w	r1, [r3, #118]	@ 0x76
                                       SFDPObject->sfdp_private.DriverInfo.ReadInstruction,
                                       (uint8_t)SFDPObject->sfdp_private.SALObject.Commandbase.DummyCycles,
2000990c:	687b      	ldr	r3, [r7, #4]
2000990e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  if (HAL_OK != SAL_XSPI_EnableMapMode(&SFDPObject->sfdp_private.SALObject,
20009910:	b2da      	uxtb	r2, r3
20009912:	687b      	ldr	r3, [r7, #4]
20009914:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
20009918:	2400      	movs	r4, #0
2000991a:	9400      	str	r4, [sp, #0]
2000991c:	f7fd ffe2 	bl	200078e4 <SAL_XSPI_EnableMapMode>
20009920:	4603      	mov	r3, r0
20009922:	2b00      	cmp	r3, #0
20009924:	d001      	beq.n	2000992a <EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode+0x36>
                                       SFDPObject->sfdp_private.DriverInfo.PageProgramInstruction, 0))
  {
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_MAP_ENABLE;
20009926:	23f3      	movs	r3, #243	@ 0xf3
20009928:	73fb      	strb	r3, [r7, #15]
  }

  return retr;
2000992a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
2000992e:	4618      	mov	r0, r3
20009930:	3714      	adds	r7, #20
20009932:	46bd      	mov	sp, r7
20009934:	bd90      	pop	{r4, r7, pc}

20009936 <EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode>:
  * @param SFDPObject Memory object
  * @return @ref EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef
  **/
EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode(
  EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
20009936:	b580      	push	{r7, lr}
20009938:	b084      	sub	sp, #16
2000993a:	af00      	add	r7, sp, #0
2000993c:	6078      	str	r0, [r7, #4]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_OK;
2000993e:	2300      	movs	r3, #0
20009940:	73fb      	strb	r3, [r7, #15]

  /* Exit the mapped mode */
  if (HAL_OK != SAL_XSPI_DisableMapMode(&SFDPObject->sfdp_private.SALObject))
20009942:	687b      	ldr	r3, [r7, #4]
20009944:	3308      	adds	r3, #8
20009946:	4618      	mov	r0, r3
20009948:	f7fe f843 	bl	200079d2 <SAL_XSPI_DisableMapMode>
2000994c:	4603      	mov	r3, r0
2000994e:	2b00      	cmp	r3, #0
20009950:	d001      	beq.n	20009956 <EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode+0x20>
  {
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_MAP_ENABLE;
20009952:	23f3      	movs	r3, #243	@ 0xf3
20009954:	73fb      	strb	r3, [r7, #15]
  }

  return retr;
20009956:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
2000995a:	4618      	mov	r0, r3
2000995c:	3710      	adds	r7, #16
2000995e:	46bd      	mov	sp, r7
20009960:	bd80      	pop	{r7, pc}

20009962 <driver_set_FlagWEL>:
  * @param timeout Timeout value
  * @return @ref EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef
  **/
EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef driver_set_FlagWEL(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject,
                                                        uint32_t Timeout)
{
20009962:	b5f0      	push	{r4, r5, r6, r7, lr}
20009964:	b089      	sub	sp, #36	@ 0x24
20009966:	af04      	add	r7, sp, #16
20009968:	6078      	str	r0, [r7, #4]
2000996a:	6039      	str	r1, [r7, #0]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_WRITEENABLE;
2000996c:	23fa      	movs	r3, #250	@ 0xfa
2000996e:	73fb      	strb	r3, [r7, #15]
  DEBUG_DRIVER((uint8_t *)__func__)

  /* Send the command write enable */
  (void)SAL_XSPI_CommandSendData(&SFDPObject->sfdp_private.SALObject,
20009970:	687b      	ldr	r3, [r7, #4]
20009972:	f103 0008 	add.w	r0, r3, #8
20009976:	687b      	ldr	r3, [r7, #4]
20009978:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
2000997c:	2300      	movs	r3, #0
2000997e:	2200      	movs	r2, #0
20009980:	f7fd fe2a 	bl	200075d8 <SAL_XSPI_CommandSendData>
                                 SFDPObject->sfdp_private.DriverInfo.WriteWELCommand, NULL, 0);

  /* Wait for write enable status */
  if (0u != SFDPObject->sfdp_private.DriverInfo.ReadWELCommand)
20009984:	687b      	ldr	r3, [r7, #4]
20009986:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
2000998a:	2b00      	cmp	r3, #0
2000998c:	d02e      	beq.n	200099ec <driver_set_FlagWEL+0x8a>
  {
    /* Check if flag write enable is enabled */
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
2000998e:	687b      	ldr	r3, [r7, #4]
20009990:	f103 0008 	add.w	r0, r3, #8
20009994:	687b      	ldr	r3, [r7, #4]
20009996:	f893 4071 	ldrb.w	r4, [r3, #113]	@ 0x71
                                               SFDPObject->sfdp_private.DriverInfo.ReadWELCommand,
                                               SFDPObject->sfdp_private.DriverInfo.WELAddress,
2000999a:	687b      	ldr	r3, [r7, #4]
2000999c:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
200099a0:	461e      	mov	r6, r3
                                               ((SFDPObject->sfdp_private.DriverInfo.WELBusyPolarity == 0u) ? 1u : 0u)
200099a2:	687b      	ldr	r3, [r7, #4]
200099a4:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
200099a8:	2b00      	cmp	r3, #0
200099aa:	d101      	bne.n	200099b0 <driver_set_FlagWEL+0x4e>
200099ac:	2301      	movs	r3, #1
200099ae:	e000      	b.n	200099b2 <driver_set_FlagWEL+0x50>
200099b0:	2300      	movs	r3, #0
                                               << SFDPObject->sfdp_private.DriverInfo.WELPosition,
200099b2:	687a      	ldr	r2, [r7, #4]
200099b4:	f892 2072 	ldrb.w	r2, [r2, #114]	@ 0x72
200099b8:	4093      	lsls	r3, r2
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
200099ba:	b2dd      	uxtb	r5, r3
                                               1u << SFDPObject->sfdp_private.DriverInfo.WELPosition,
200099bc:	687b      	ldr	r3, [r7, #4]
200099be:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
200099c2:	461a      	mov	r2, r3
200099c4:	2301      	movs	r3, #1
200099c6:	4093      	lsls	r3, r2
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
200099c8:	b2db      	uxtb	r3, r3
200099ca:	687a      	ldr	r2, [r7, #4]
200099cc:	f892 205d 	ldrb.w	r2, [r2, #93]	@ 0x5d
200099d0:	6839      	ldr	r1, [r7, #0]
200099d2:	9102      	str	r1, [sp, #8]
200099d4:	9201      	str	r2, [sp, #4]
200099d6:	9300      	str	r3, [sp, #0]
200099d8:	462b      	mov	r3, r5
200099da:	4632      	mov	r2, r6
200099dc:	4621      	mov	r1, r4
200099de:	f7fd ff08 	bl	200077f2 <SAL_XSPI_CheckStatusRegister>
200099e2:	4603      	mov	r3, r0
200099e4:	2b00      	cmp	r3, #0
200099e6:	d101      	bne.n	200099ec <driver_set_FlagWEL+0x8a>
                                               SFDPObject->sfdp_private.ManuID, Timeout))
    {
      retr = EXTMEM_DRIVER_NOR_SFDP_OK;
200099e8:	2300      	movs	r3, #0
200099ea:	73fb      	strb	r3, [r7, #15]
    }
  }
  return retr;
200099ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
200099f0:	4618      	mov	r0, r3
200099f2:	3714      	adds	r7, #20
200099f4:	46bd      	mov	sp, r7
200099f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

200099f8 <memset>:
200099f8:	4402      	add	r2, r0
200099fa:	4603      	mov	r3, r0
200099fc:	4293      	cmp	r3, r2
200099fe:	d100      	bne.n	20009a02 <memset+0xa>
20009a00:	4770      	bx	lr
20009a02:	f803 1b01 	strb.w	r1, [r3], #1
20009a06:	e7f9      	b.n	200099fc <memset+0x4>

20009a08 <memcpy>:
20009a08:	440a      	add	r2, r1
20009a0a:	4291      	cmp	r1, r2
20009a0c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
20009a10:	d100      	bne.n	20009a14 <memcpy+0xc>
20009a12:	4770      	bx	lr
20009a14:	b510      	push	{r4, lr}
20009a16:	f811 4b01 	ldrb.w	r4, [r1], #1
20009a1a:	f803 4f01 	strb.w	r4, [r3, #1]!
20009a1e:	4291      	cmp	r1, r2
20009a20:	d1f9      	bne.n	20009a16 <memcpy+0xe>
20009a22:	bd10      	pop	{r4, pc}

20009a24 <_init>:
20009a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009a26:	bf00      	nop
20009a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
20009a2a:	bc08      	pop	{r3}
20009a2c:	469e      	mov	lr, r3
20009a2e:	4770      	bx	lr

20009a30 <_fini>:
20009a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009a32:	bf00      	nop
20009a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
20009a36:	bc08      	pop	{r3}
20009a38:	469e      	mov	lr, r3
20009a3a:	4770      	bx	lr
