
Studienarbeit_V10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013be8  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008e4  08013da8  08013da8  00014da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801468c  0801468c  0001636c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801468c  0801468c  0001568c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014694  08014694  0001636c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014694  08014694  00015694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014698  08014698  00015698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000036c  20000000  0801469c  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000023d4  2000036c  08014a08  0001636c  2**2
                  ALLOC
 10 .ram2         00002af8  10000000  10000000  00017000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002740  20002740  00016740  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001636c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003788c  00000000  00000000  0001639c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006183  00000000  00000000  0004dc28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002778  00000000  00000000  00053db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001eab  00000000  00000000  00056528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000336cc  00000000  00000000  000583d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002fdf7  00000000  00000000  0008ba9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00134d15  00000000  00000000  000bb896  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001f05ab  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000abcc  00000000  00000000  001f05f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008d  00000000  00000000  001fb1bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000036c 	.word	0x2000036c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08013d90 	.word	0x08013d90

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000370 	.word	0x20000370
 80001fc:	08013d90 	.word	0x08013d90

08000200 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000200:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000202:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000206:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000290 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800020a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800020e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000212:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000214:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000216:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000218:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800021a:	d332      	bcc.n	8000282 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800021c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800021e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000220:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000222:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000224:	d314      	bcc.n	8000250 <_CheckCase2>

08000226 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000226:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000228:	19d0      	adds	r0, r2, r7
 800022a:	bf00      	nop

0800022c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800022c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000230:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000234:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000236:	d005      	beq.n	8000244 <_CSDone>
        LDRB     R3,[R1], #+1
 8000238:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000240:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000242:	d1f3      	bne.n	800022c <_LoopCopyStraight>

08000244 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000244:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000248:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800024a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800024e:	4770      	bx	lr

08000250 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000250:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000252:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000254:	d319      	bcc.n	800028a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000256:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000258:	1b12      	subs	r2, r2, r4

0800025a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800025a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800025e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000262:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000264:	d1f9      	bne.n	800025a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000266:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000268:	d005      	beq.n	8000276 <_No2ChunkNeeded>

0800026a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800026e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000272:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyAfterWrapAround>

08000276 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000276:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800027a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800027c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800027e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000280:	4770      	bx	lr

08000282 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000282:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000284:	3801      	subs	r0, #1
        CMP      R0,R2
 8000286:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000288:	d2cd      	bcs.n	8000226 <_Case4>

0800028a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800028a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800028c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800028e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000290:	200014d4 	.word	0x200014d4

08000294 <__aeabi_drsub>:
 8000294:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000298:	e002      	b.n	80002a0 <__adddf3>
 800029a:	bf00      	nop

0800029c <__aeabi_dsub>:
 800029c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002a0 <__adddf3>:
 80002a0:	b530      	push	{r4, r5, lr}
 80002a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002aa:	ea94 0f05 	teq	r4, r5
 80002ae:	bf08      	it	eq
 80002b0:	ea90 0f02 	teqeq	r0, r2
 80002b4:	bf1f      	itttt	ne
 80002b6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ba:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c6:	f000 80e2 	beq.w	800048e <__adddf3+0x1ee>
 80002ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002d2:	bfb8      	it	lt
 80002d4:	426d      	neglt	r5, r5
 80002d6:	dd0c      	ble.n	80002f2 <__adddf3+0x52>
 80002d8:	442c      	add	r4, r5
 80002da:	ea80 0202 	eor.w	r2, r0, r2
 80002de:	ea81 0303 	eor.w	r3, r1, r3
 80002e2:	ea82 0000 	eor.w	r0, r2, r0
 80002e6:	ea83 0101 	eor.w	r1, r3, r1
 80002ea:	ea80 0202 	eor.w	r2, r0, r2
 80002ee:	ea81 0303 	eor.w	r3, r1, r3
 80002f2:	2d36      	cmp	r5, #54	@ 0x36
 80002f4:	bf88      	it	hi
 80002f6:	bd30      	pophi	{r4, r5, pc}
 80002f8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000300:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000304:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x70>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000314:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000318:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x84>
 800031e:	4252      	negs	r2, r2
 8000320:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000324:	ea94 0f05 	teq	r4, r5
 8000328:	f000 80a7 	beq.w	800047a <__adddf3+0x1da>
 800032c:	f1a4 0401 	sub.w	r4, r4, #1
 8000330:	f1d5 0e20 	rsbs	lr, r5, #32
 8000334:	db0d      	blt.n	8000352 <__adddf3+0xb2>
 8000336:	fa02 fc0e 	lsl.w	ip, r2, lr
 800033a:	fa22 f205 	lsr.w	r2, r2, r5
 800033e:	1880      	adds	r0, r0, r2
 8000340:	f141 0100 	adc.w	r1, r1, #0
 8000344:	fa03 f20e 	lsl.w	r2, r3, lr
 8000348:	1880      	adds	r0, r0, r2
 800034a:	fa43 f305 	asr.w	r3, r3, r5
 800034e:	4159      	adcs	r1, r3
 8000350:	e00e      	b.n	8000370 <__adddf3+0xd0>
 8000352:	f1a5 0520 	sub.w	r5, r5, #32
 8000356:	f10e 0e20 	add.w	lr, lr, #32
 800035a:	2a01      	cmp	r2, #1
 800035c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000360:	bf28      	it	cs
 8000362:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	18c0      	adds	r0, r0, r3
 800036c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000370:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000374:	d507      	bpl.n	8000386 <__adddf3+0xe6>
 8000376:	f04f 0e00 	mov.w	lr, #0
 800037a:	f1dc 0c00 	rsbs	ip, ip, #0
 800037e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000382:	eb6e 0101 	sbc.w	r1, lr, r1
 8000386:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800038a:	d31b      	bcc.n	80003c4 <__adddf3+0x124>
 800038c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000390:	d30c      	bcc.n	80003ac <__adddf3+0x10c>
 8000392:	0849      	lsrs	r1, r1, #1
 8000394:	ea5f 0030 	movs.w	r0, r0, rrx
 8000398:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800039c:	f104 0401 	add.w	r4, r4, #1
 80003a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a8:	f080 809a 	bcs.w	80004e0 <__adddf3+0x240>
 80003ac:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003b0:	bf08      	it	eq
 80003b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b6:	f150 0000 	adcs.w	r0, r0, #0
 80003ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003be:	ea41 0105 	orr.w	r1, r1, r5
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c8:	4140      	adcs	r0, r0
 80003ca:	eb41 0101 	adc.w	r1, r1, r1
 80003ce:	3c01      	subs	r4, #1
 80003d0:	bf28      	it	cs
 80003d2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d6:	d2e9      	bcs.n	80003ac <__adddf3+0x10c>
 80003d8:	f091 0f00 	teq	r1, #0
 80003dc:	bf04      	itt	eq
 80003de:	4601      	moveq	r1, r0
 80003e0:	2000      	moveq	r0, #0
 80003e2:	fab1 f381 	clz	r3, r1
 80003e6:	bf08      	it	eq
 80003e8:	3320      	addeq	r3, #32
 80003ea:	f1a3 030b 	sub.w	r3, r3, #11
 80003ee:	f1b3 0220 	subs.w	r2, r3, #32
 80003f2:	da0c      	bge.n	800040e <__adddf3+0x16e>
 80003f4:	320c      	adds	r2, #12
 80003f6:	dd08      	ble.n	800040a <__adddf3+0x16a>
 80003f8:	f102 0c14 	add.w	ip, r2, #20
 80003fc:	f1c2 020c 	rsb	r2, r2, #12
 8000400:	fa01 f00c 	lsl.w	r0, r1, ip
 8000404:	fa21 f102 	lsr.w	r1, r1, r2
 8000408:	e00c      	b.n	8000424 <__adddf3+0x184>
 800040a:	f102 0214 	add.w	r2, r2, #20
 800040e:	bfd8      	it	le
 8000410:	f1c2 0c20 	rsble	ip, r2, #32
 8000414:	fa01 f102 	lsl.w	r1, r1, r2
 8000418:	fa20 fc0c 	lsr.w	ip, r0, ip
 800041c:	bfdc      	itt	le
 800041e:	ea41 010c 	orrle.w	r1, r1, ip
 8000422:	4090      	lslle	r0, r2
 8000424:	1ae4      	subs	r4, r4, r3
 8000426:	bfa2      	ittt	ge
 8000428:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800042c:	4329      	orrge	r1, r5
 800042e:	bd30      	popge	{r4, r5, pc}
 8000430:	ea6f 0404 	mvn.w	r4, r4
 8000434:	3c1f      	subs	r4, #31
 8000436:	da1c      	bge.n	8000472 <__adddf3+0x1d2>
 8000438:	340c      	adds	r4, #12
 800043a:	dc0e      	bgt.n	800045a <__adddf3+0x1ba>
 800043c:	f104 0414 	add.w	r4, r4, #20
 8000440:	f1c4 0220 	rsb	r2, r4, #32
 8000444:	fa20 f004 	lsr.w	r0, r0, r4
 8000448:	fa01 f302 	lsl.w	r3, r1, r2
 800044c:	ea40 0003 	orr.w	r0, r0, r3
 8000450:	fa21 f304 	lsr.w	r3, r1, r4
 8000454:	ea45 0103 	orr.w	r1, r5, r3
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	f1c4 040c 	rsb	r4, r4, #12
 800045e:	f1c4 0220 	rsb	r2, r4, #32
 8000462:	fa20 f002 	lsr.w	r0, r0, r2
 8000466:	fa01 f304 	lsl.w	r3, r1, r4
 800046a:	ea40 0003 	orr.w	r0, r0, r3
 800046e:	4629      	mov	r1, r5
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	fa21 f004 	lsr.w	r0, r1, r4
 8000476:	4629      	mov	r1, r5
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	f094 0f00 	teq	r4, #0
 800047e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000482:	bf06      	itte	eq
 8000484:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000488:	3401      	addeq	r4, #1
 800048a:	3d01      	subne	r5, #1
 800048c:	e74e      	b.n	800032c <__adddf3+0x8c>
 800048e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000492:	bf18      	it	ne
 8000494:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000498:	d029      	beq.n	80004ee <__adddf3+0x24e>
 800049a:	ea94 0f05 	teq	r4, r5
 800049e:	bf08      	it	eq
 80004a0:	ea90 0f02 	teqeq	r0, r2
 80004a4:	d005      	beq.n	80004b2 <__adddf3+0x212>
 80004a6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004aa:	bf04      	itt	eq
 80004ac:	4619      	moveq	r1, r3
 80004ae:	4610      	moveq	r0, r2
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	ea91 0f03 	teq	r1, r3
 80004b6:	bf1e      	ittt	ne
 80004b8:	2100      	movne	r1, #0
 80004ba:	2000      	movne	r0, #0
 80004bc:	bd30      	popne	{r4, r5, pc}
 80004be:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004c2:	d105      	bne.n	80004d0 <__adddf3+0x230>
 80004c4:	0040      	lsls	r0, r0, #1
 80004c6:	4149      	adcs	r1, r1
 80004c8:	bf28      	it	cs
 80004ca:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d4:	bf3c      	itt	cc
 80004d6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004da:	bd30      	popcc	{r4, r5, pc}
 80004dc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004e0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e8:	f04f 0000 	mov.w	r0, #0
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004f2:	bf1a      	itte	ne
 80004f4:	4619      	movne	r1, r3
 80004f6:	4610      	movne	r0, r2
 80004f8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004fc:	bf1c      	itt	ne
 80004fe:	460b      	movne	r3, r1
 8000500:	4602      	movne	r2, r0
 8000502:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000506:	bf06      	itte	eq
 8000508:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800050c:	ea91 0f03 	teqeq	r1, r3
 8000510:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	bf00      	nop

08000518 <__aeabi_ui2d>:
 8000518:	f090 0f00 	teq	r0, #0
 800051c:	bf04      	itt	eq
 800051e:	2100      	moveq	r1, #0
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000528:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052c:	f04f 0500 	mov.w	r5, #0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e750      	b.n	80003d8 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_i2d>:
 8000538:	f090 0f00 	teq	r0, #0
 800053c:	bf04      	itt	eq
 800053e:	2100      	moveq	r1, #0
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000548:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800054c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000550:	bf48      	it	mi
 8000552:	4240      	negmi	r0, r0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e73e      	b.n	80003d8 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_f2d>:
 800055c:	0042      	lsls	r2, r0, #1
 800055e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000562:	ea4f 0131 	mov.w	r1, r1, rrx
 8000566:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800056a:	bf1f      	itttt	ne
 800056c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000570:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000574:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000578:	4770      	bxne	lr
 800057a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057e:	bf08      	it	eq
 8000580:	4770      	bxeq	lr
 8000582:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000586:	bf04      	itt	eq
 8000588:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000594:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000598:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800059c:	e71c      	b.n	80003d8 <__adddf3+0x138>
 800059e:	bf00      	nop

080005a0 <__aeabi_ul2d>:
 80005a0:	ea50 0201 	orrs.w	r2, r0, r1
 80005a4:	bf08      	it	eq
 80005a6:	4770      	bxeq	lr
 80005a8:	b530      	push	{r4, r5, lr}
 80005aa:	f04f 0500 	mov.w	r5, #0
 80005ae:	e00a      	b.n	80005c6 <__aeabi_l2d+0x16>

080005b0 <__aeabi_l2d>:
 80005b0:	ea50 0201 	orrs.w	r2, r0, r1
 80005b4:	bf08      	it	eq
 80005b6:	4770      	bxeq	lr
 80005b8:	b530      	push	{r4, r5, lr}
 80005ba:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005be:	d502      	bpl.n	80005c6 <__aeabi_l2d+0x16>
 80005c0:	4240      	negs	r0, r0
 80005c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005ca:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ce:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d2:	f43f aed8 	beq.w	8000386 <__adddf3+0xe6>
 80005d6:	f04f 0203 	mov.w	r2, #3
 80005da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005de:	bf18      	it	ne
 80005e0:	3203      	addne	r2, #3
 80005e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e6:	bf18      	it	ne
 80005e8:	3203      	addne	r2, #3
 80005ea:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ee:	f1c2 0320 	rsb	r3, r2, #32
 80005f2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f6:	fa20 f002 	lsr.w	r0, r0, r2
 80005fa:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fe:	ea40 000e 	orr.w	r0, r0, lr
 8000602:	fa21 f102 	lsr.w	r1, r1, r2
 8000606:	4414      	add	r4, r2
 8000608:	e6bd      	b.n	8000386 <__adddf3+0xe6>
 800060a:	bf00      	nop

0800060c <__aeabi_dmul>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000612:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000616:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061a:	bf1d      	ittte	ne
 800061c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000620:	ea94 0f0c 	teqne	r4, ip
 8000624:	ea95 0f0c 	teqne	r5, ip
 8000628:	f000 f8de 	bleq	80007e8 <__aeabi_dmul+0x1dc>
 800062c:	442c      	add	r4, r5
 800062e:	ea81 0603 	eor.w	r6, r1, r3
 8000632:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000636:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063e:	bf18      	it	ne
 8000640:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000644:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000648:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800064c:	d038      	beq.n	80006c0 <__aeabi_dmul+0xb4>
 800064e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000652:	f04f 0500 	mov.w	r5, #0
 8000656:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000662:	f04f 0600 	mov.w	r6, #0
 8000666:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066a:	f09c 0f00 	teq	ip, #0
 800066e:	bf18      	it	ne
 8000670:	f04e 0e01 	orrne.w	lr, lr, #1
 8000674:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000678:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800067c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000680:	d204      	bcs.n	800068c <__aeabi_dmul+0x80>
 8000682:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000686:	416d      	adcs	r5, r5
 8000688:	eb46 0606 	adc.w	r6, r6, r6
 800068c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000690:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000694:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000698:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800069c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a4:	bf88      	it	hi
 80006a6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006aa:	d81e      	bhi.n	80006ea <__aeabi_dmul+0xde>
 80006ac:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006b0:	bf08      	it	eq
 80006b2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b6:	f150 0000 	adcs.w	r0, r0, #0
 80006ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c4:	ea46 0101 	orr.w	r1, r6, r1
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	ea81 0103 	eor.w	r1, r1, r3
 80006d0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d4:	bfc2      	ittt	gt
 80006d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006de:	bd70      	popgt	{r4, r5, r6, pc}
 80006e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e4:	f04f 0e00 	mov.w	lr, #0
 80006e8:	3c01      	subs	r4, #1
 80006ea:	f300 80ab 	bgt.w	8000844 <__aeabi_dmul+0x238>
 80006ee:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006f2:	bfde      	ittt	le
 80006f4:	2000      	movle	r0, #0
 80006f6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006fa:	bd70      	pople	{r4, r5, r6, pc}
 80006fc:	f1c4 0400 	rsb	r4, r4, #0
 8000700:	3c20      	subs	r4, #32
 8000702:	da35      	bge.n	8000770 <__aeabi_dmul+0x164>
 8000704:	340c      	adds	r4, #12
 8000706:	dc1b      	bgt.n	8000740 <__aeabi_dmul+0x134>
 8000708:	f104 0414 	add.w	r4, r4, #20
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f305 	lsl.w	r3, r0, r5
 8000714:	fa20 f004 	lsr.w	r0, r0, r4
 8000718:	fa01 f205 	lsl.w	r2, r1, r5
 800071c:	ea40 0002 	orr.w	r0, r0, r2
 8000720:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000724:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800072c:	fa21 f604 	lsr.w	r6, r1, r4
 8000730:	eb42 0106 	adc.w	r1, r2, r6
 8000734:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000738:	bf08      	it	eq
 800073a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073e:	bd70      	pop	{r4, r5, r6, pc}
 8000740:	f1c4 040c 	rsb	r4, r4, #12
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f304 	lsl.w	r3, r0, r4
 800074c:	fa20 f005 	lsr.w	r0, r0, r5
 8000750:	fa01 f204 	lsl.w	r2, r1, r4
 8000754:	ea40 0002 	orr.w	r0, r0, r2
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	f141 0100 	adc.w	r1, r1, #0
 8000764:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000768:	bf08      	it	eq
 800076a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076e:	bd70      	pop	{r4, r5, r6, pc}
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f205 	lsl.w	r2, r0, r5
 8000778:	ea4e 0e02 	orr.w	lr, lr, r2
 800077c:	fa20 f304 	lsr.w	r3, r0, r4
 8000780:	fa01 f205 	lsl.w	r2, r1, r5
 8000784:	ea43 0302 	orr.w	r3, r3, r2
 8000788:	fa21 f004 	lsr.w	r0, r1, r4
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	fa21 f204 	lsr.w	r2, r1, r4
 8000794:	ea20 0002 	bic.w	r0, r0, r2
 8000798:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800079c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a0:	bf08      	it	eq
 80007a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a6:	bd70      	pop	{r4, r5, r6, pc}
 80007a8:	f094 0f00 	teq	r4, #0
 80007ac:	d10f      	bne.n	80007ce <__aeabi_dmul+0x1c2>
 80007ae:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007b2:	0040      	lsls	r0, r0, #1
 80007b4:	eb41 0101 	adc.w	r1, r1, r1
 80007b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007bc:	bf08      	it	eq
 80007be:	3c01      	subeq	r4, #1
 80007c0:	d0f7      	beq.n	80007b2 <__aeabi_dmul+0x1a6>
 80007c2:	ea41 0106 	orr.w	r1, r1, r6
 80007c6:	f095 0f00 	teq	r5, #0
 80007ca:	bf18      	it	ne
 80007cc:	4770      	bxne	lr
 80007ce:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007d2:	0052      	lsls	r2, r2, #1
 80007d4:	eb43 0303 	adc.w	r3, r3, r3
 80007d8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007dc:	bf08      	it	eq
 80007de:	3d01      	subeq	r5, #1
 80007e0:	d0f7      	beq.n	80007d2 <__aeabi_dmul+0x1c6>
 80007e2:	ea43 0306 	orr.w	r3, r3, r6
 80007e6:	4770      	bx	lr
 80007e8:	ea94 0f0c 	teq	r4, ip
 80007ec:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f0:	bf18      	it	ne
 80007f2:	ea95 0f0c 	teqne	r5, ip
 80007f6:	d00c      	beq.n	8000812 <__aeabi_dmul+0x206>
 80007f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fc:	bf18      	it	ne
 80007fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000802:	d1d1      	bne.n	80007a8 <__aeabi_dmul+0x19c>
 8000804:	ea81 0103 	eor.w	r1, r1, r3
 8000808:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000816:	bf06      	itte	eq
 8000818:	4610      	moveq	r0, r2
 800081a:	4619      	moveq	r1, r3
 800081c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000820:	d019      	beq.n	8000856 <__aeabi_dmul+0x24a>
 8000822:	ea94 0f0c 	teq	r4, ip
 8000826:	d102      	bne.n	800082e <__aeabi_dmul+0x222>
 8000828:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800082c:	d113      	bne.n	8000856 <__aeabi_dmul+0x24a>
 800082e:	ea95 0f0c 	teq	r5, ip
 8000832:	d105      	bne.n	8000840 <__aeabi_dmul+0x234>
 8000834:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000838:	bf1c      	itt	ne
 800083a:	4610      	movne	r0, r2
 800083c:	4619      	movne	r1, r3
 800083e:	d10a      	bne.n	8000856 <__aeabi_dmul+0x24a>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000850:	f04f 0000 	mov.w	r0, #0
 8000854:	bd70      	pop	{r4, r5, r6, pc}
 8000856:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800085a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085e:	bd70      	pop	{r4, r5, r6, pc}

08000860 <__aeabi_ddiv>:
 8000860:	b570      	push	{r4, r5, r6, lr}
 8000862:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000866:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800086a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086e:	bf1d      	ittte	ne
 8000870:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000874:	ea94 0f0c 	teqne	r4, ip
 8000878:	ea95 0f0c 	teqne	r5, ip
 800087c:	f000 f8a7 	bleq	80009ce <__aeabi_ddiv+0x16e>
 8000880:	eba4 0405 	sub.w	r4, r4, r5
 8000884:	ea81 0e03 	eor.w	lr, r1, r3
 8000888:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800088c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000890:	f000 8088 	beq.w	80009a4 <__aeabi_ddiv+0x144>
 8000894:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000898:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800089c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008ac:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b8:	429d      	cmp	r5, r3
 80008ba:	bf08      	it	eq
 80008bc:	4296      	cmpeq	r6, r2
 80008be:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008c2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c6:	d202      	bcs.n	80008ce <__aeabi_ddiv+0x6e>
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	1ab6      	subs	r6, r6, r2
 80008d0:	eb65 0503 	sbc.w	r5, r5, r3
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008de:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ea:	bf22      	ittt	cs
 80008ec:	1ab6      	subcs	r6, r6, r2
 80008ee:	4675      	movcs	r5, lr
 80008f0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000902:	bf22      	ittt	cs
 8000904:	1ab6      	subcs	r6, r6, r2
 8000906:	4675      	movcs	r5, lr
 8000908:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800090c:	085b      	lsrs	r3, r3, #1
 800090e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000912:	ebb6 0e02 	subs.w	lr, r6, r2
 8000916:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091a:	bf22      	ittt	cs
 800091c:	1ab6      	subcs	r6, r6, r2
 800091e:	4675      	movcs	r5, lr
 8000920:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	ebb6 0e02 	subs.w	lr, r6, r2
 800092e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000932:	bf22      	ittt	cs
 8000934:	1ab6      	subcs	r6, r6, r2
 8000936:	4675      	movcs	r5, lr
 8000938:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800093c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000940:	d018      	beq.n	8000974 <__aeabi_ddiv+0x114>
 8000942:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000946:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000952:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000956:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095e:	d1c0      	bne.n	80008e2 <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	d10b      	bne.n	800097e <__aeabi_ddiv+0x11e>
 8000966:	ea41 0100 	orr.w	r1, r1, r0
 800096a:	f04f 0000 	mov.w	r0, #0
 800096e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000972:	e7b6      	b.n	80008e2 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000978:	bf04      	itt	eq
 800097a:	4301      	orreq	r1, r0
 800097c:	2000      	moveq	r0, #0
 800097e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000982:	bf88      	it	hi
 8000984:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000988:	f63f aeaf 	bhi.w	80006ea <__aeabi_dmul+0xde>
 800098c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000990:	bf04      	itt	eq
 8000992:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000996:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099a:	f150 0000 	adcs.w	r0, r0, #0
 800099e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a2:	bd70      	pop	{r4, r5, r6, pc}
 80009a4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009ac:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b0:	bfc2      	ittt	gt
 80009b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ba:	bd70      	popgt	{r4, r5, r6, pc}
 80009bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009c0:	f04f 0e00 	mov.w	lr, #0
 80009c4:	3c01      	subs	r4, #1
 80009c6:	e690      	b.n	80006ea <__aeabi_dmul+0xde>
 80009c8:	ea45 0e06 	orr.w	lr, r5, r6
 80009cc:	e68d      	b.n	80006ea <__aeabi_dmul+0xde>
 80009ce:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d2:	ea94 0f0c 	teq	r4, ip
 80009d6:	bf08      	it	eq
 80009d8:	ea95 0f0c 	teqeq	r5, ip
 80009dc:	f43f af3b 	beq.w	8000856 <__aeabi_dmul+0x24a>
 80009e0:	ea94 0f0c 	teq	r4, ip
 80009e4:	d10a      	bne.n	80009fc <__aeabi_ddiv+0x19c>
 80009e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ea:	f47f af34 	bne.w	8000856 <__aeabi_dmul+0x24a>
 80009ee:	ea95 0f0c 	teq	r5, ip
 80009f2:	f47f af25 	bne.w	8000840 <__aeabi_dmul+0x234>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e72c      	b.n	8000856 <__aeabi_dmul+0x24a>
 80009fc:	ea95 0f0c 	teq	r5, ip
 8000a00:	d106      	bne.n	8000a10 <__aeabi_ddiv+0x1b0>
 8000a02:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a06:	f43f aefd 	beq.w	8000804 <__aeabi_dmul+0x1f8>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e722      	b.n	8000856 <__aeabi_dmul+0x24a>
 8000a10:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a14:	bf18      	it	ne
 8000a16:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1a:	f47f aec5 	bne.w	80007a8 <__aeabi_dmul+0x19c>
 8000a1e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a22:	f47f af0d 	bne.w	8000840 <__aeabi_dmul+0x234>
 8000a26:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2a:	f47f aeeb 	bne.w	8000804 <__aeabi_dmul+0x1f8>
 8000a2e:	e712      	b.n	8000856 <__aeabi_dmul+0x24a>

08000a30 <__aeabi_d2f>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a38:	bf24      	itt	cs
 8000a3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a42:	d90d      	bls.n	8000a60 <__aeabi_d2f+0x30>
 8000a44:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a50:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a58:	bf08      	it	eq
 8000a5a:	f020 0001 	biceq.w	r0, r0, #1
 8000a5e:	4770      	bx	lr
 8000a60:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a64:	d121      	bne.n	8000aaa <__aeabi_d2f+0x7a>
 8000a66:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a6a:	bfbc      	itt	lt
 8000a6c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a70:	4770      	bxlt	lr
 8000a72:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a7a:	f1c2 0218 	rsb	r2, r2, #24
 8000a7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000a82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a86:	fa20 f002 	lsr.w	r0, r0, r2
 8000a8a:	bf18      	it	ne
 8000a8c:	f040 0001 	orrne.w	r0, r0, #1
 8000a90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a9c:	ea40 000c 	orr.w	r0, r0, ip
 8000aa0:	fa23 f302 	lsr.w	r3, r3, r2
 8000aa4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa8:	e7cc      	b.n	8000a44 <__aeabi_d2f+0x14>
 8000aaa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aae:	d107      	bne.n	8000ac0 <__aeabi_d2f+0x90>
 8000ab0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ab4:	bf1e      	ittt	ne
 8000ab6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000aba:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000abe:	4770      	bxne	lr
 8000ac0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ac4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <__aeabi_uldivmod>:
 8000ad0:	b953      	cbnz	r3, 8000ae8 <__aeabi_uldivmod+0x18>
 8000ad2:	b94a      	cbnz	r2, 8000ae8 <__aeabi_uldivmod+0x18>
 8000ad4:	2900      	cmp	r1, #0
 8000ad6:	bf08      	it	eq
 8000ad8:	2800      	cmpeq	r0, #0
 8000ada:	bf1c      	itt	ne
 8000adc:	f04f 31ff 	movne.w	r1, #4294967295
 8000ae0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae4:	f000 b988 	b.w	8000df8 <__aeabi_idiv0>
 8000ae8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000af0:	f000 f806 	bl	8000b00 <__udivmoddi4>
 8000af4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000af8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000afc:	b004      	add	sp, #16
 8000afe:	4770      	bx	lr

08000b00 <__udivmoddi4>:
 8000b00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b04:	9d08      	ldr	r5, [sp, #32]
 8000b06:	468e      	mov	lr, r1
 8000b08:	4604      	mov	r4, r0
 8000b0a:	4688      	mov	r8, r1
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d14a      	bne.n	8000ba6 <__udivmoddi4+0xa6>
 8000b10:	428a      	cmp	r2, r1
 8000b12:	4617      	mov	r7, r2
 8000b14:	d962      	bls.n	8000bdc <__udivmoddi4+0xdc>
 8000b16:	fab2 f682 	clz	r6, r2
 8000b1a:	b14e      	cbz	r6, 8000b30 <__udivmoddi4+0x30>
 8000b1c:	f1c6 0320 	rsb	r3, r6, #32
 8000b20:	fa01 f806 	lsl.w	r8, r1, r6
 8000b24:	fa20 f303 	lsr.w	r3, r0, r3
 8000b28:	40b7      	lsls	r7, r6
 8000b2a:	ea43 0808 	orr.w	r8, r3, r8
 8000b2e:	40b4      	lsls	r4, r6
 8000b30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b34:	fa1f fc87 	uxth.w	ip, r7
 8000b38:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b3c:	0c23      	lsrs	r3, r4, #16
 8000b3e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b42:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b46:	fb01 f20c 	mul.w	r2, r1, ip
 8000b4a:	429a      	cmp	r2, r3
 8000b4c:	d909      	bls.n	8000b62 <__udivmoddi4+0x62>
 8000b4e:	18fb      	adds	r3, r7, r3
 8000b50:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b54:	f080 80ea 	bcs.w	8000d2c <__udivmoddi4+0x22c>
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	f240 80e7 	bls.w	8000d2c <__udivmoddi4+0x22c>
 8000b5e:	3902      	subs	r1, #2
 8000b60:	443b      	add	r3, r7
 8000b62:	1a9a      	subs	r2, r3, r2
 8000b64:	b2a3      	uxth	r3, r4
 8000b66:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b6a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b72:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b76:	459c      	cmp	ip, r3
 8000b78:	d909      	bls.n	8000b8e <__udivmoddi4+0x8e>
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b80:	f080 80d6 	bcs.w	8000d30 <__udivmoddi4+0x230>
 8000b84:	459c      	cmp	ip, r3
 8000b86:	f240 80d3 	bls.w	8000d30 <__udivmoddi4+0x230>
 8000b8a:	443b      	add	r3, r7
 8000b8c:	3802      	subs	r0, #2
 8000b8e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b92:	eba3 030c 	sub.w	r3, r3, ip
 8000b96:	2100      	movs	r1, #0
 8000b98:	b11d      	cbz	r5, 8000ba2 <__udivmoddi4+0xa2>
 8000b9a:	40f3      	lsrs	r3, r6
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	e9c5 3200 	strd	r3, r2, [r5]
 8000ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba6:	428b      	cmp	r3, r1
 8000ba8:	d905      	bls.n	8000bb6 <__udivmoddi4+0xb6>
 8000baa:	b10d      	cbz	r5, 8000bb0 <__udivmoddi4+0xb0>
 8000bac:	e9c5 0100 	strd	r0, r1, [r5]
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	4608      	mov	r0, r1
 8000bb4:	e7f5      	b.n	8000ba2 <__udivmoddi4+0xa2>
 8000bb6:	fab3 f183 	clz	r1, r3
 8000bba:	2900      	cmp	r1, #0
 8000bbc:	d146      	bne.n	8000c4c <__udivmoddi4+0x14c>
 8000bbe:	4573      	cmp	r3, lr
 8000bc0:	d302      	bcc.n	8000bc8 <__udivmoddi4+0xc8>
 8000bc2:	4282      	cmp	r2, r0
 8000bc4:	f200 8105 	bhi.w	8000dd2 <__udivmoddi4+0x2d2>
 8000bc8:	1a84      	subs	r4, r0, r2
 8000bca:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bce:	2001      	movs	r0, #1
 8000bd0:	4690      	mov	r8, r2
 8000bd2:	2d00      	cmp	r5, #0
 8000bd4:	d0e5      	beq.n	8000ba2 <__udivmoddi4+0xa2>
 8000bd6:	e9c5 4800 	strd	r4, r8, [r5]
 8000bda:	e7e2      	b.n	8000ba2 <__udivmoddi4+0xa2>
 8000bdc:	2a00      	cmp	r2, #0
 8000bde:	f000 8090 	beq.w	8000d02 <__udivmoddi4+0x202>
 8000be2:	fab2 f682 	clz	r6, r2
 8000be6:	2e00      	cmp	r6, #0
 8000be8:	f040 80a4 	bne.w	8000d34 <__udivmoddi4+0x234>
 8000bec:	1a8a      	subs	r2, r1, r2
 8000bee:	0c03      	lsrs	r3, r0, #16
 8000bf0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bf4:	b280      	uxth	r0, r0
 8000bf6:	b2bc      	uxth	r4, r7
 8000bf8:	2101      	movs	r1, #1
 8000bfa:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bfe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c06:	fb04 f20c 	mul.w	r2, r4, ip
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d907      	bls.n	8000c1e <__udivmoddi4+0x11e>
 8000c0e:	18fb      	adds	r3, r7, r3
 8000c10:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c14:	d202      	bcs.n	8000c1c <__udivmoddi4+0x11c>
 8000c16:	429a      	cmp	r2, r3
 8000c18:	f200 80e0 	bhi.w	8000ddc <__udivmoddi4+0x2dc>
 8000c1c:	46c4      	mov	ip, r8
 8000c1e:	1a9b      	subs	r3, r3, r2
 8000c20:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c24:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c28:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c2c:	fb02 f404 	mul.w	r4, r2, r4
 8000c30:	429c      	cmp	r4, r3
 8000c32:	d907      	bls.n	8000c44 <__udivmoddi4+0x144>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c3a:	d202      	bcs.n	8000c42 <__udivmoddi4+0x142>
 8000c3c:	429c      	cmp	r4, r3
 8000c3e:	f200 80ca 	bhi.w	8000dd6 <__udivmoddi4+0x2d6>
 8000c42:	4602      	mov	r2, r0
 8000c44:	1b1b      	subs	r3, r3, r4
 8000c46:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c4a:	e7a5      	b.n	8000b98 <__udivmoddi4+0x98>
 8000c4c:	f1c1 0620 	rsb	r6, r1, #32
 8000c50:	408b      	lsls	r3, r1
 8000c52:	fa22 f706 	lsr.w	r7, r2, r6
 8000c56:	431f      	orrs	r7, r3
 8000c58:	fa0e f401 	lsl.w	r4, lr, r1
 8000c5c:	fa20 f306 	lsr.w	r3, r0, r6
 8000c60:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c64:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c68:	4323      	orrs	r3, r4
 8000c6a:	fa00 f801 	lsl.w	r8, r0, r1
 8000c6e:	fa1f fc87 	uxth.w	ip, r7
 8000c72:	fbbe f0f9 	udiv	r0, lr, r9
 8000c76:	0c1c      	lsrs	r4, r3, #16
 8000c78:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c7c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c80:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c84:	45a6      	cmp	lr, r4
 8000c86:	fa02 f201 	lsl.w	r2, r2, r1
 8000c8a:	d909      	bls.n	8000ca0 <__udivmoddi4+0x1a0>
 8000c8c:	193c      	adds	r4, r7, r4
 8000c8e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c92:	f080 809c 	bcs.w	8000dce <__udivmoddi4+0x2ce>
 8000c96:	45a6      	cmp	lr, r4
 8000c98:	f240 8099 	bls.w	8000dce <__udivmoddi4+0x2ce>
 8000c9c:	3802      	subs	r0, #2
 8000c9e:	443c      	add	r4, r7
 8000ca0:	eba4 040e 	sub.w	r4, r4, lr
 8000ca4:	fa1f fe83 	uxth.w	lr, r3
 8000ca8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cac:	fb09 4413 	mls	r4, r9, r3, r4
 8000cb0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cb4:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cb8:	45a4      	cmp	ip, r4
 8000cba:	d908      	bls.n	8000cce <__udivmoddi4+0x1ce>
 8000cbc:	193c      	adds	r4, r7, r4
 8000cbe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cc2:	f080 8082 	bcs.w	8000dca <__udivmoddi4+0x2ca>
 8000cc6:	45a4      	cmp	ip, r4
 8000cc8:	d97f      	bls.n	8000dca <__udivmoddi4+0x2ca>
 8000cca:	3b02      	subs	r3, #2
 8000ccc:	443c      	add	r4, r7
 8000cce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cd2:	eba4 040c 	sub.w	r4, r4, ip
 8000cd6:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cda:	4564      	cmp	r4, ip
 8000cdc:	4673      	mov	r3, lr
 8000cde:	46e1      	mov	r9, ip
 8000ce0:	d362      	bcc.n	8000da8 <__udivmoddi4+0x2a8>
 8000ce2:	d05f      	beq.n	8000da4 <__udivmoddi4+0x2a4>
 8000ce4:	b15d      	cbz	r5, 8000cfe <__udivmoddi4+0x1fe>
 8000ce6:	ebb8 0203 	subs.w	r2, r8, r3
 8000cea:	eb64 0409 	sbc.w	r4, r4, r9
 8000cee:	fa04 f606 	lsl.w	r6, r4, r6
 8000cf2:	fa22 f301 	lsr.w	r3, r2, r1
 8000cf6:	431e      	orrs	r6, r3
 8000cf8:	40cc      	lsrs	r4, r1
 8000cfa:	e9c5 6400 	strd	r6, r4, [r5]
 8000cfe:	2100      	movs	r1, #0
 8000d00:	e74f      	b.n	8000ba2 <__udivmoddi4+0xa2>
 8000d02:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d06:	0c01      	lsrs	r1, r0, #16
 8000d08:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d12:	463b      	mov	r3, r7
 8000d14:	4638      	mov	r0, r7
 8000d16:	463c      	mov	r4, r7
 8000d18:	46b8      	mov	r8, r7
 8000d1a:	46be      	mov	lr, r7
 8000d1c:	2620      	movs	r6, #32
 8000d1e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d22:	eba2 0208 	sub.w	r2, r2, r8
 8000d26:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d2a:	e766      	b.n	8000bfa <__udivmoddi4+0xfa>
 8000d2c:	4601      	mov	r1, r0
 8000d2e:	e718      	b.n	8000b62 <__udivmoddi4+0x62>
 8000d30:	4610      	mov	r0, r2
 8000d32:	e72c      	b.n	8000b8e <__udivmoddi4+0x8e>
 8000d34:	f1c6 0220 	rsb	r2, r6, #32
 8000d38:	fa2e f302 	lsr.w	r3, lr, r2
 8000d3c:	40b7      	lsls	r7, r6
 8000d3e:	40b1      	lsls	r1, r6
 8000d40:	fa20 f202 	lsr.w	r2, r0, r2
 8000d44:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d4e:	b2bc      	uxth	r4, r7
 8000d50:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d54:	0c11      	lsrs	r1, r2, #16
 8000d56:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d5a:	fb08 f904 	mul.w	r9, r8, r4
 8000d5e:	40b0      	lsls	r0, r6
 8000d60:	4589      	cmp	r9, r1
 8000d62:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d66:	b280      	uxth	r0, r0
 8000d68:	d93e      	bls.n	8000de8 <__udivmoddi4+0x2e8>
 8000d6a:	1879      	adds	r1, r7, r1
 8000d6c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d70:	d201      	bcs.n	8000d76 <__udivmoddi4+0x276>
 8000d72:	4589      	cmp	r9, r1
 8000d74:	d81f      	bhi.n	8000db6 <__udivmoddi4+0x2b6>
 8000d76:	eba1 0109 	sub.w	r1, r1, r9
 8000d7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7e:	fb09 f804 	mul.w	r8, r9, r4
 8000d82:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d86:	b292      	uxth	r2, r2
 8000d88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d8c:	4542      	cmp	r2, r8
 8000d8e:	d229      	bcs.n	8000de4 <__udivmoddi4+0x2e4>
 8000d90:	18ba      	adds	r2, r7, r2
 8000d92:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d96:	d2c4      	bcs.n	8000d22 <__udivmoddi4+0x222>
 8000d98:	4542      	cmp	r2, r8
 8000d9a:	d2c2      	bcs.n	8000d22 <__udivmoddi4+0x222>
 8000d9c:	f1a9 0102 	sub.w	r1, r9, #2
 8000da0:	443a      	add	r2, r7
 8000da2:	e7be      	b.n	8000d22 <__udivmoddi4+0x222>
 8000da4:	45f0      	cmp	r8, lr
 8000da6:	d29d      	bcs.n	8000ce4 <__udivmoddi4+0x1e4>
 8000da8:	ebbe 0302 	subs.w	r3, lr, r2
 8000dac:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000db0:	3801      	subs	r0, #1
 8000db2:	46e1      	mov	r9, ip
 8000db4:	e796      	b.n	8000ce4 <__udivmoddi4+0x1e4>
 8000db6:	eba7 0909 	sub.w	r9, r7, r9
 8000dba:	4449      	add	r1, r9
 8000dbc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dc0:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dc4:	fb09 f804 	mul.w	r8, r9, r4
 8000dc8:	e7db      	b.n	8000d82 <__udivmoddi4+0x282>
 8000dca:	4673      	mov	r3, lr
 8000dcc:	e77f      	b.n	8000cce <__udivmoddi4+0x1ce>
 8000dce:	4650      	mov	r0, sl
 8000dd0:	e766      	b.n	8000ca0 <__udivmoddi4+0x1a0>
 8000dd2:	4608      	mov	r0, r1
 8000dd4:	e6fd      	b.n	8000bd2 <__udivmoddi4+0xd2>
 8000dd6:	443b      	add	r3, r7
 8000dd8:	3a02      	subs	r2, #2
 8000dda:	e733      	b.n	8000c44 <__udivmoddi4+0x144>
 8000ddc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000de0:	443b      	add	r3, r7
 8000de2:	e71c      	b.n	8000c1e <__udivmoddi4+0x11e>
 8000de4:	4649      	mov	r1, r9
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x222>
 8000de8:	eba1 0109 	sub.w	r1, r1, r9
 8000dec:	46c4      	mov	ip, r8
 8000dee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000df2:	fb09 f804 	mul.w	r8, r9, r4
 8000df6:	e7c4      	b.n	8000d82 <__udivmoddi4+0x282>

08000df8 <__aeabi_idiv0>:
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop

08000dfc <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0

}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr

08000e0a <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000e0a:	b480      	push	{r7}
 8000e0c:	af00      	add	r7, sp, #0
return 0;
 8000e0e:	2300      	movs	r3, #0
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr
	...

08000e1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e20:	f000 ff35 	bl	8001c8e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e24:	f000 f8b2 	bl	8000f8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e28:	f000 f9d0 	bl	80011cc <MX_GPIO_Init>
  MX_DMA_Init();
 8000e2c:	f000 f98c 	bl	8001148 <MX_DMA_Init>
  MX_I2C2_Init();
 8000e30:	f000 f8fe 	bl	8001030 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000e34:	f000 f93c 	bl	80010b0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000e38:	f007 fcf2 	bl	8008820 <osKernelInitialize>
	  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of I2C2available */
  I2C2availableHandle = osSemaphoreNew(1, 1, &I2C2available_attributes);
 8000e3c:	4a33      	ldr	r2, [pc, #204]	@ (8000f0c <main+0xf0>)
 8000e3e:	2101      	movs	r1, #1
 8000e40:	2001      	movs	r0, #1
 8000e42:	f007 fef5 	bl	8008c30 <osSemaphoreNew>
 8000e46:	4603      	mov	r3, r0
 8000e48:	4a31      	ldr	r2, [pc, #196]	@ (8000f10 <main+0xf4>)
 8000e4a:	6013      	str	r3, [r2, #0]

  /* creation of UART1available */
  UART1availableHandle = osSemaphoreNew(1, 1, &UART1available_attributes);
 8000e4c:	4a31      	ldr	r2, [pc, #196]	@ (8000f14 <main+0xf8>)
 8000e4e:	2101      	movs	r1, #1
 8000e50:	2001      	movs	r0, #1
 8000e52:	f007 feed 	bl	8008c30 <osSemaphoreNew>
 8000e56:	4603      	mov	r3, r0
 8000e58:	4a2f      	ldr	r2, [pc, #188]	@ (8000f18 <main+0xfc>)
 8000e5a:	6013      	str	r3, [r2, #0]
	  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000e5c:	4a2f      	ldr	r2, [pc, #188]	@ (8000f1c <main+0x100>)
 8000e5e:	2100      	movs	r1, #0
 8000e60:	482f      	ldr	r0, [pc, #188]	@ (8000f20 <main+0x104>)
 8000e62:	f007 fd3c 	bl	80088de <osThreadNew>
 8000e66:	4603      	mov	r3, r0
 8000e68:	4a2e      	ldr	r2, [pc, #184]	@ (8000f24 <main+0x108>)
 8000e6a:	6013      	str	r3, [r2, #0]

  /* creation of IMUTask */
  IMUTaskHandle = osThreadNew(IMU_Task, NULL, &IMUTask_attributes);
 8000e6c:	4a2e      	ldr	r2, [pc, #184]	@ (8000f28 <main+0x10c>)
 8000e6e:	2100      	movs	r1, #0
 8000e70:	482e      	ldr	r0, [pc, #184]	@ (8000f2c <main+0x110>)
 8000e72:	f007 fd34 	bl	80088de <osThreadNew>
 8000e76:	4603      	mov	r3, r0
 8000e78:	4a2d      	ldr	r2, [pc, #180]	@ (8000f30 <main+0x114>)
 8000e7a:	6013      	str	r3, [r2, #0]

  /* creation of MagnetoTask */
  MagnetoTaskHandle = osThreadNew(Magneto_Task, NULL, &MagnetoTask_attributes);
 8000e7c:	4a2d      	ldr	r2, [pc, #180]	@ (8000f34 <main+0x118>)
 8000e7e:	2100      	movs	r1, #0
 8000e80:	482d      	ldr	r0, [pc, #180]	@ (8000f38 <main+0x11c>)
 8000e82:	f007 fd2c 	bl	80088de <osThreadNew>
 8000e86:	4603      	mov	r3, r0
 8000e88:	4a2c      	ldr	r2, [pc, #176]	@ (8000f3c <main+0x120>)
 8000e8a:	6013      	str	r3, [r2, #0]

  /* creation of ToFTask */
  ToFTaskHandle = osThreadNew(ToF_Task, NULL, &ToFTask_attributes);
 8000e8c:	4a2c      	ldr	r2, [pc, #176]	@ (8000f40 <main+0x124>)
 8000e8e:	2100      	movs	r1, #0
 8000e90:	482c      	ldr	r0, [pc, #176]	@ (8000f44 <main+0x128>)
 8000e92:	f007 fd24 	bl	80088de <osThreadNew>
 8000e96:	4603      	mov	r3, r0
 8000e98:	4a2b      	ldr	r2, [pc, #172]	@ (8000f48 <main+0x12c>)
 8000e9a:	6013      	str	r3, [r2, #0]

  /* creation of BaroTask */
  BaroTaskHandle = osThreadNew(Baro_Task, NULL, &BaroTask_attributes);
 8000e9c:	4a2b      	ldr	r2, [pc, #172]	@ (8000f4c <main+0x130>)
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	482b      	ldr	r0, [pc, #172]	@ (8000f50 <main+0x134>)
 8000ea2:	f007 fd1c 	bl	80088de <osThreadNew>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	4a2a      	ldr	r2, [pc, #168]	@ (8000f54 <main+0x138>)
 8000eaa:	6013      	str	r3, [r2, #0]

  /* creation of HumidityTask */
  HumidityTaskHandle = osThreadNew(Humidity_Task, NULL, &HumidityTask_attributes);
 8000eac:	4a2a      	ldr	r2, [pc, #168]	@ (8000f58 <main+0x13c>)
 8000eae:	2100      	movs	r1, #0
 8000eb0:	482a      	ldr	r0, [pc, #168]	@ (8000f5c <main+0x140>)
 8000eb2:	f007 fd14 	bl	80088de <osThreadNew>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	4a29      	ldr	r2, [pc, #164]	@ (8000f60 <main+0x144>)
 8000eba:	6013      	str	r3, [r2, #0]

  /* creation of InitTask */
  InitTaskHandle = osThreadNew(Init_Task, NULL, &InitTask_attributes);
 8000ebc:	4a29      	ldr	r2, [pc, #164]	@ (8000f64 <main+0x148>)
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	4829      	ldr	r0, [pc, #164]	@ (8000f68 <main+0x14c>)
 8000ec2:	f007 fd0c 	bl	80088de <osThreadNew>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	4a28      	ldr	r2, [pc, #160]	@ (8000f6c <main+0x150>)
 8000eca:	6013      	str	r3, [r2, #0]

  /* creation of DataTransmitTas */
  DataTransmitTasHandle = osThreadNew(Data_Transmit_Task, NULL, &DataTransmitTas_attributes);
 8000ecc:	4a28      	ldr	r2, [pc, #160]	@ (8000f70 <main+0x154>)
 8000ece:	2100      	movs	r1, #0
 8000ed0:	4828      	ldr	r0, [pc, #160]	@ (8000f74 <main+0x158>)
 8000ed2:	f007 fd04 	bl	80088de <osThreadNew>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	4a27      	ldr	r2, [pc, #156]	@ (8000f78 <main+0x15c>)
 8000eda:	6013      	str	r3, [r2, #0]

  /* creation of DataFilterTask */
  DataFilterTaskHandle = osThreadNew(Data_Filter_Task, NULL, &DataFilterTask_attributes);
 8000edc:	4a27      	ldr	r2, [pc, #156]	@ (8000f7c <main+0x160>)
 8000ede:	2100      	movs	r1, #0
 8000ee0:	4827      	ldr	r0, [pc, #156]	@ (8000f80 <main+0x164>)
 8000ee2:	f007 fcfc 	bl	80088de <osThreadNew>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	4a26      	ldr	r2, [pc, #152]	@ (8000f84 <main+0x168>)
 8000eea:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* terminate the default Task because it just exists because of the STM23CubeIDE configuration set it mandatory - that is not needed because
   * a idle task is created by FreeRTOS anyway   */
  osThreadTerminate(defaultTaskHandle);
 8000eec:	4b0d      	ldr	r3, [pc, #52]	@ (8000f24 <main+0x108>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f007 fd86 	bl	8008a02 <osThreadTerminate>
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  SEGGER_SYSVIEW_Conf();
 8000ef6:	f00d f86b 	bl	800dfd0 <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 8000efa:	f00c faed 	bl	800d4d8 <SEGGER_SYSVIEW_Start>
  SEGGER_SYSVIEW_PrintfHost("START");
 8000efe:	4822      	ldr	r0, [pc, #136]	@ (8000f88 <main+0x16c>)
 8000f00:	f00c ffe8 	bl	800ded4 <SEGGER_SYSVIEW_PrintfHost>
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f04:	f007 fcb0 	bl	8008868 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	  while (1)
 8000f08:	bf00      	nop
 8000f0a:	e7fd      	b.n	8000f08 <main+0xec>
 8000f0c:	080145d4 	.word	0x080145d4
 8000f10:	20000614 	.word	0x20000614
 8000f14:	080145e4 	.word	0x080145e4
 8000f18:	20000618 	.word	0x20000618
 8000f1c:	08014490 	.word	0x08014490
 8000f20:	08001329 	.word	0x08001329
 8000f24:	200005f0 	.word	0x200005f0
 8000f28:	080144b4 	.word	0x080144b4
 8000f2c:	08001339 	.word	0x08001339
 8000f30:	200005f4 	.word	0x200005f4
 8000f34:	080144d8 	.word	0x080144d8
 8000f38:	08001371 	.word	0x08001371
 8000f3c:	200005f8 	.word	0x200005f8
 8000f40:	080144fc 	.word	0x080144fc
 8000f44:	080013a9 	.word	0x080013a9
 8000f48:	200005fc 	.word	0x200005fc
 8000f4c:	08014520 	.word	0x08014520
 8000f50:	080013e1 	.word	0x080013e1
 8000f54:	20000600 	.word	0x20000600
 8000f58:	08014544 	.word	0x08014544
 8000f5c:	08001419 	.word	0x08001419
 8000f60:	20000604 	.word	0x20000604
 8000f64:	08014568 	.word	0x08014568
 8000f68:	08001451 	.word	0x08001451
 8000f6c:	20000608 	.word	0x20000608
 8000f70:	0801458c 	.word	0x0801458c
 8000f74:	0800149d 	.word	0x0800149d
 8000f78:	2000060c 	.word	0x2000060c
 8000f7c:	080145b0 	.word	0x080145b0
 8000f80:	0800151d 	.word	0x0800151d
 8000f84:	20000610 	.word	0x20000610
 8000f88:	08013e38 	.word	0x08013e38

08000f8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b096      	sub	sp, #88	@ 0x58
 8000f90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f92:	f107 0314 	add.w	r3, r7, #20
 8000f96:	2244      	movs	r2, #68	@ 0x44
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f012 fe00 	bl	8013ba0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa0:	463b      	mov	r3, r7
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	605a      	str	r2, [r3, #4]
 8000fa8:	609a      	str	r2, [r3, #8]
 8000faa:	60da      	str	r2, [r3, #12]
 8000fac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000fae:	2000      	movs	r0, #0
 8000fb0:	f003 fec4 	bl	8004d3c <HAL_PWREx_ControlVoltageScaling>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000fba:	f000 fac9 	bl	8001550 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000fbe:	2310      	movs	r3, #16
 8000fc0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000fca:	2360      	movs	r3, #96	@ 0x60
 8000fcc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000fda:	233c      	movs	r3, #60	@ 0x3c
 8000fdc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fea:	f107 0314 	add.w	r3, r7, #20
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f003 ff48 	bl	8004e84 <HAL_RCC_OscConfig>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000ffa:	f000 faa9 	bl	8001550 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ffe:	230f      	movs	r3, #15
 8001000:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001002:	2303      	movs	r3, #3
 8001004:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001006:	2300      	movs	r3, #0
 8001008:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800100a:	2300      	movs	r3, #0
 800100c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800100e:	2300      	movs	r3, #0
 8001010:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001012:	463b      	mov	r3, r7
 8001014:	2105      	movs	r1, #5
 8001016:	4618      	mov	r0, r3
 8001018:	f004 fb4e 	bl	80056b8 <HAL_RCC_ClockConfig>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001022:	f000 fa95 	bl	8001550 <Error_Handler>
  }
}
 8001026:	bf00      	nop
 8001028:	3758      	adds	r7, #88	@ 0x58
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
	...

08001030 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001034:	4b1b      	ldr	r3, [pc, #108]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001036:	4a1c      	ldr	r2, [pc, #112]	@ (80010a8 <MX_I2C2_Init+0x78>)
 8001038:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10B21F61;
 800103a:	4b1a      	ldr	r3, [pc, #104]	@ (80010a4 <MX_I2C2_Init+0x74>)
 800103c:	4a1b      	ldr	r2, [pc, #108]	@ (80010ac <MX_I2C2_Init+0x7c>)
 800103e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001040:	4b18      	ldr	r3, [pc, #96]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001046:	4b17      	ldr	r3, [pc, #92]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001048:	2201      	movs	r2, #1
 800104a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800104c:	4b15      	ldr	r3, [pc, #84]	@ (80010a4 <MX_I2C2_Init+0x74>)
 800104e:	2200      	movs	r2, #0
 8001050:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001052:	4b14      	ldr	r3, [pc, #80]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001054:	2200      	movs	r2, #0
 8001056:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001058:	4b12      	ldr	r3, [pc, #72]	@ (80010a4 <MX_I2C2_Init+0x74>)
 800105a:	2200      	movs	r2, #0
 800105c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800105e:	4b11      	ldr	r3, [pc, #68]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001060:	2200      	movs	r2, #0
 8001062:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001064:	4b0f      	ldr	r3, [pc, #60]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001066:	2200      	movs	r2, #0
 8001068:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800106a:	480e      	ldr	r0, [pc, #56]	@ (80010a4 <MX_I2C2_Init+0x74>)
 800106c:	f001 fc78 	bl	8002960 <HAL_I2C_Init>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001076:	f000 fa6b 	bl	8001550 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800107a:	2100      	movs	r1, #0
 800107c:	4809      	ldr	r0, [pc, #36]	@ (80010a4 <MX_I2C2_Init+0x74>)
 800107e:	f003 fda5 	bl	8004bcc <HAL_I2CEx_ConfigAnalogFilter>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001088:	f000 fa62 	bl	8001550 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800108c:	2100      	movs	r1, #0
 800108e:	4805      	ldr	r0, [pc, #20]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001090:	f003 fde7 	bl	8004c62 <HAL_I2CEx_ConfigDigitalFilter>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800109a:	f000 fa59 	bl	8001550 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800109e:	bf00      	nop
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	20000388 	.word	0x20000388
 80010a8:	40005800 	.word	0x40005800
 80010ac:	10b21f61 	.word	0x10b21f61

080010b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010b4:	4b22      	ldr	r3, [pc, #136]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010b6:	4a23      	ldr	r2, [pc, #140]	@ (8001144 <MX_USART1_UART_Init+0x94>)
 80010b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010ba:	4b21      	ldr	r3, [pc, #132]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010d6:	220c      	movs	r2, #12
 80010d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010da:	4b19      	ldr	r3, [pc, #100]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010dc:	2200      	movs	r2, #0
 80010de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010e0:	4b17      	ldr	r3, [pc, #92]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010e6:	4b16      	ldr	r3, [pc, #88]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010ec:	4b14      	ldr	r3, [pc, #80]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010f2:	4b13      	ldr	r3, [pc, #76]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010f8:	4811      	ldr	r0, [pc, #68]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010fa:	f005 ffb7 	bl	800706c <HAL_UART_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001104:	f000 fa24 	bl	8001550 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001108:	2100      	movs	r1, #0
 800110a:	480d      	ldr	r0, [pc, #52]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 800110c:	f007 fa79 	bl	8008602 <HAL_UARTEx_SetTxFifoThreshold>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001116:	f000 fa1b 	bl	8001550 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800111a:	2100      	movs	r1, #0
 800111c:	4808      	ldr	r0, [pc, #32]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 800111e:	f007 faae 	bl	800867e <HAL_UARTEx_SetRxFifoThreshold>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001128:	f000 fa12 	bl	8001550 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800112c:	4804      	ldr	r0, [pc, #16]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 800112e:	f007 fa2f 	bl	8008590 <HAL_UARTEx_DisableFifoMode>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001138:	f000 fa0a 	bl	8001550 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800113c:	bf00      	nop
 800113e:	bd80      	pop	{r7, pc}
 8001140:	2000049c 	.word	0x2000049c
 8001144:	40013800 	.word	0x40013800

08001148 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800114e:	4b1e      	ldr	r3, [pc, #120]	@ (80011c8 <MX_DMA_Init+0x80>)
 8001150:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001152:	4a1d      	ldr	r2, [pc, #116]	@ (80011c8 <MX_DMA_Init+0x80>)
 8001154:	f043 0304 	orr.w	r3, r3, #4
 8001158:	6493      	str	r3, [r2, #72]	@ 0x48
 800115a:	4b1b      	ldr	r3, [pc, #108]	@ (80011c8 <MX_DMA_Init+0x80>)
 800115c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800115e:	f003 0304 	and.w	r3, r3, #4
 8001162:	607b      	str	r3, [r7, #4]
 8001164:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001166:	4b18      	ldr	r3, [pc, #96]	@ (80011c8 <MX_DMA_Init+0x80>)
 8001168:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800116a:	4a17      	ldr	r2, [pc, #92]	@ (80011c8 <MX_DMA_Init+0x80>)
 800116c:	f043 0301 	orr.w	r3, r3, #1
 8001170:	6493      	str	r3, [r2, #72]	@ 0x48
 8001172:	4b15      	ldr	r3, [pc, #84]	@ (80011c8 <MX_DMA_Init+0x80>)
 8001174:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001176:	f003 0301 	and.w	r3, r3, #1
 800117a:	603b      	str	r3, [r7, #0]
 800117c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 7, 0);
 800117e:	2200      	movs	r2, #0
 8001180:	2107      	movs	r1, #7
 8001182:	200b      	movs	r0, #11
 8001184:	f000 feb6 	bl	8001ef4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001188:	200b      	movs	r0, #11
 800118a:	f000 fecf 	bl	8001f2c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 8, 0);
 800118e:	2200      	movs	r2, #0
 8001190:	2108      	movs	r1, #8
 8001192:	200c      	movs	r0, #12
 8001194:	f000 feae 	bl	8001ef4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001198:	200c      	movs	r0, #12
 800119a:	f000 fec7 	bl	8001f2c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 11, 0);
 800119e:	2200      	movs	r2, #0
 80011a0:	210b      	movs	r1, #11
 80011a2:	200d      	movs	r0, #13
 80011a4:	f000 fea6 	bl	8001ef4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80011a8:	200d      	movs	r0, #13
 80011aa:	f000 febf 	bl	8001f2c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 11, 0);
 80011ae:	2200      	movs	r2, #0
 80011b0:	210b      	movs	r1, #11
 80011b2:	200e      	movs	r0, #14
 80011b4:	f000 fe9e 	bl	8001ef4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80011b8:	200e      	movs	r0, #14
 80011ba:	f000 feb7 	bl	8001f2c <HAL_NVIC_EnableIRQ>

}
 80011be:	bf00      	nop
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40021000 	.word	0x40021000

080011cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08a      	sub	sp, #40	@ 0x28
 80011d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]
 80011dc:	609a      	str	r2, [r3, #8]
 80011de:	60da      	str	r2, [r3, #12]
 80011e0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e2:	4b4d      	ldr	r3, [pc, #308]	@ (8001318 <MX_GPIO_Init+0x14c>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e6:	4a4c      	ldr	r2, [pc, #304]	@ (8001318 <MX_GPIO_Init+0x14c>)
 80011e8:	f043 0304 	orr.w	r3, r3, #4
 80011ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ee:	4b4a      	ldr	r3, [pc, #296]	@ (8001318 <MX_GPIO_Init+0x14c>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f2:	f003 0304 	and.w	r3, r3, #4
 80011f6:	613b      	str	r3, [r7, #16]
 80011f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011fa:	4b47      	ldr	r3, [pc, #284]	@ (8001318 <MX_GPIO_Init+0x14c>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fe:	4a46      	ldr	r2, [pc, #280]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001200:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001204:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001206:	4b44      	ldr	r3, [pc, #272]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001212:	4b41      	ldr	r3, [pc, #260]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001216:	4a40      	ldr	r2, [pc, #256]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001218:	f043 0302 	orr.w	r3, r3, #2
 800121c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800121e:	4b3e      	ldr	r3, [pc, #248]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001222:	f003 0302 	and.w	r3, r3, #2
 8001226:	60bb      	str	r3, [r7, #8]
 8001228:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800122a:	4b3b      	ldr	r3, [pc, #236]	@ (8001318 <MX_GPIO_Init+0x14c>)
 800122c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122e:	4a3a      	ldr	r2, [pc, #232]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001230:	f043 0308 	orr.w	r3, r3, #8
 8001234:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001236:	4b38      	ldr	r3, [pc, #224]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123a:	f003 0308 	and.w	r3, r3, #8
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001242:	4b35      	ldr	r3, [pc, #212]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001246:	4a34      	ldr	r2, [pc, #208]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001248:	f043 0301 	orr.w	r3, r3, #1
 800124c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800124e:	4b32      	ldr	r3, [pc, #200]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	603b      	str	r3, [r7, #0]
 8001258:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800125a:	2200      	movs	r2, #0
 800125c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001260:	482e      	ldr	r0, [pc, #184]	@ (800131c <MX_GPIO_Init+0x150>)
 8001262:	f001 fb4d 	bl	8002900 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin, GPIO_PIN_RESET);
 8001266:	2200      	movs	r2, #0
 8001268:	2140      	movs	r1, #64	@ 0x40
 800126a:	482d      	ldr	r0, [pc, #180]	@ (8001320 <MX_GPIO_Init+0x154>)
 800126c:	f001 fb48 	bl	8002900 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUTTON_EXTI13_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001270:	f44f 5304 	mov.w	r3, #8448	@ 0x2100
 8001274:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001276:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800127a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	4619      	mov	r1, r3
 8001286:	4826      	ldr	r0, [pc, #152]	@ (8001320 <MX_GPIO_Init+0x154>)
 8001288:	f001 f9a8 	bl	80025dc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 800128c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001290:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001292:	2301      	movs	r3, #1
 8001294:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129a:	2300      	movs	r3, #0
 800129c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	4619      	mov	r1, r3
 80012a4:	481d      	ldr	r0, [pc, #116]	@ (800131c <MX_GPIO_Init+0x150>)
 80012a6:	f001 f999 	bl	80025dc <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin HTS221_DRDY_EXTI15_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|HTS221_DRDY_EXTI15_Pin;
 80012aa:	f44f 430c 	mov.w	r3, #35840	@ 0x8c00
 80012ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012b0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012ba:	f107 0314 	add.w	r3, r7, #20
 80012be:	4619      	mov	r1, r3
 80012c0:	4818      	ldr	r0, [pc, #96]	@ (8001324 <MX_GPIO_Init+0x158>)
 80012c2:	f001 f98b 	bl	80025dc <HAL_GPIO_Init>

  /*Configure GPIO pin : VL53L0X_XSHUT_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 80012c6:	2340      	movs	r3, #64	@ 0x40
 80012c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ca:	2301      	movs	r3, #1
 80012cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ce:	2300      	movs	r3, #0
 80012d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d2:	2300      	movs	r3, #0
 80012d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	4619      	mov	r1, r3
 80012dc:	4810      	ldr	r0, [pc, #64]	@ (8001320 <MX_GPIO_Init+0x154>)
 80012de:	f001 f97d 	bl	80025dc <HAL_GPIO_Init>

  /*Configure GPIO pin : VL53L0X_GPIO1_EXTI7_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin;
 80012e2:	2380      	movs	r3, #128	@ 0x80
 80012e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012e6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80012ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VL53L0X_GPIO1_EXTI7_GPIO_Port, &GPIO_InitStruct);
 80012f0:	f107 0314 	add.w	r3, r7, #20
 80012f4:	4619      	mov	r1, r3
 80012f6:	480a      	ldr	r0, [pc, #40]	@ (8001320 <MX_GPIO_Init+0x154>)
 80012f8:	f001 f970 	bl	80025dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 10, 0);
 80012fc:	2200      	movs	r2, #0
 80012fe:	210a      	movs	r1, #10
 8001300:	2017      	movs	r0, #23
 8001302:	f000 fdf7 	bl	8001ef4 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 10, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	210a      	movs	r1, #10
 800130a:	2028      	movs	r0, #40	@ 0x28
 800130c:	f000 fdf2 	bl	8001ef4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001310:	bf00      	nop
 8001312:	3728      	adds	r7, #40	@ 0x28
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40021000 	.word	0x40021000
 800131c:	48000400 	.word	0x48000400
 8001320:	48000800 	.word	0x48000800
 8001324:	48000c00 	.word	0x48000c00

08001328 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001330:	2001      	movs	r0, #1
 8001332:	f007 fc62 	bl	8008bfa <osDelay>
 8001336:	e7fb      	b.n	8001330 <StartDefaultTask+0x8>

08001338 <IMU_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_IMU_Task */
void IMU_Task(void *argument)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN IMU_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 8001340:	2300      	movs	r3, #0
 8001342:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  // Auf Aktivierungsflag warten
	  osThreadFlagsWait(IMU_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001344:	f04f 32ff 	mov.w	r2, #4294967295
 8001348:	2101      	movs	r1, #1
 800134a:	2001      	movs	r0, #1
 800134c:	f007 fbd4 	bl	8008af8 <osThreadFlagsWait>

	  // I2C-Bus sichern
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 8001350:	4b06      	ldr	r3, [pc, #24]	@ (800136c <IMU_Task+0x34>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f04f 31ff 	mov.w	r1, #4294967295
 8001358:	4618      	mov	r0, r3
 800135a:	f007 fcf3 	bl	8008d44 <osSemaphoreAcquire>

	  // Prfen, ob neue IMU-Daten vorliegen
	  HAL_status = LSM6DSL_data_ready();
 800135e:	f00d f8af 	bl	800e4c0 <LSM6DSL_data_ready>
 8001362:	4603      	mov	r3, r0
 8001364:	73fb      	strb	r3, [r7, #15]
	  osThreadFlagsWait(IMU_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001366:	bf00      	nop
 8001368:	e7ec      	b.n	8001344 <IMU_Task+0xc>
 800136a:	bf00      	nop
 800136c:	20000614 	.word	0x20000614

08001370 <Magneto_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Magneto_Task */
void Magneto_Task(void *argument)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Magneto_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 8001378:	2300      	movs	r3, #0
 800137a:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  // Auf Aktivierungsflag warten
	  osThreadFlagsWait(MAG_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 800137c:	f04f 32ff 	mov.w	r2, #4294967295
 8001380:	2101      	movs	r1, #1
 8001382:	2002      	movs	r0, #2
 8001384:	f007 fbb8 	bl	8008af8 <osThreadFlagsWait>

	  // I2C-Bus sichern
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 8001388:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <Magneto_Task+0x34>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f04f 31ff 	mov.w	r1, #4294967295
 8001390:	4618      	mov	r0, r3
 8001392:	f007 fcd7 	bl	8008d44 <osSemaphoreAcquire>

	  // Prfen, ob neue Magnetometer-Daten vorliegen
	  HAL_status = LIS3MDL_data_ready();
 8001396:	f00d fce3 	bl	800ed60 <LIS3MDL_data_ready>
 800139a:	4603      	mov	r3, r0
 800139c:	73fb      	strb	r3, [r7, #15]
	  osThreadFlagsWait(MAG_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 800139e:	bf00      	nop
 80013a0:	e7ec      	b.n	800137c <Magneto_Task+0xc>
 80013a2:	bf00      	nop
 80013a4:	20000614 	.word	0x20000614

080013a8 <ToF_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ToF_Task */
void ToF_Task(void *argument)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ToF_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 80013b0:	2300      	movs	r3, #0
 80013b2:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  // Auf Aktivierungsflag warten
	  osThreadFlagsWait(TOF_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 80013b4:	f04f 32ff 	mov.w	r2, #4294967295
 80013b8:	2101      	movs	r1, #1
 80013ba:	2010      	movs	r0, #16
 80013bc:	f007 fb9c 	bl	8008af8 <osThreadFlagsWait>

	  // I2C-Bus sichern
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 80013c0:	4b06      	ldr	r3, [pc, #24]	@ (80013dc <ToF_Task+0x34>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f04f 31ff 	mov.w	r1, #4294967295
 80013c8:	4618      	mov	r0, r3
 80013ca:	f007 fcbb 	bl	8008d44 <osSemaphoreAcquire>

	  // Prfen, ob neue Magnetometer-Daten vorliegen
	  HAL_status = LIS3MDL_data_ready();
 80013ce:	f00d fcc7 	bl	800ed60 <LIS3MDL_data_ready>
 80013d2:	4603      	mov	r3, r0
 80013d4:	73fb      	strb	r3, [r7, #15]
	  osThreadFlagsWait(TOF_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 80013d6:	bf00      	nop
 80013d8:	e7ec      	b.n	80013b4 <ToF_Task+0xc>
 80013da:	bf00      	nop
 80013dc:	20000614 	.word	0x20000614

080013e0 <Baro_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Baro_Task */
void Baro_Task(void *argument)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Baro_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 80013e8:	2300      	movs	r3, #0
 80013ea:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  // Auf Aktivierungsflag warten
	  osThreadFlagsWait(BARO_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 80013ec:	f04f 32ff 	mov.w	r2, #4294967295
 80013f0:	2101      	movs	r1, #1
 80013f2:	2004      	movs	r0, #4
 80013f4:	f007 fb80 	bl	8008af8 <osThreadFlagsWait>

	  // I2C-Bus sichern
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 80013f8:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <Baro_Task+0x34>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001400:	4618      	mov	r0, r3
 8001402:	f007 fc9f 	bl	8008d44 <osSemaphoreAcquire>

	  // Prfen, ob neue Magnetometer-Daten vorliegen
	  HAL_status = LPS22HB_data_ready();
 8001406:	f00d f9c5 	bl	800e794 <LPS22HB_data_ready>
 800140a:	4603      	mov	r3, r0
 800140c:	73fb      	strb	r3, [r7, #15]
	  osThreadFlagsWait(BARO_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 800140e:	bf00      	nop
 8001410:	e7ec      	b.n	80013ec <Baro_Task+0xc>
 8001412:	bf00      	nop
 8001414:	20000614 	.word	0x20000614

08001418 <Humidity_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Humidity_Task */
void Humidity_Task(void *argument)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Humidity_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 8001420:	2300      	movs	r3, #0
 8001422:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  // Auf Aktivierungsflag warten
	  osThreadFlagsWait(HUMIDITY_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001424:	f04f 32ff 	mov.w	r2, #4294967295
 8001428:	2101      	movs	r1, #1
 800142a:	2008      	movs	r0, #8
 800142c:	f007 fb64 	bl	8008af8 <osThreadFlagsWait>

	  // I2C-Bus sichern
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 8001430:	4b06      	ldr	r3, [pc, #24]	@ (800144c <Humidity_Task+0x34>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f04f 31ff 	mov.w	r1, #4294967295
 8001438:	4618      	mov	r0, r3
 800143a:	f007 fc83 	bl	8008d44 <osSemaphoreAcquire>
	  // Prfen, ob neue Magnetometer-Daten vorliegen
	  HAL_status = HTS221_data_ready();
 800143e:	f00d fbc7 	bl	800ebd0 <HTS221_data_ready>
 8001442:	4603      	mov	r3, r0
 8001444:	73fb      	strb	r3, [r7, #15]
	  osThreadFlagsWait(HUMIDITY_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001446:	bf00      	nop
 8001448:	e7ec      	b.n	8001424 <Humidity_Task+0xc>
 800144a:	bf00      	nop
 800144c:	20000614 	.word	0x20000614

08001450 <Init_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Init_Task */
void Init_Task(void *argument)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Init_Task */
  vl53l0x_initialize(); /* ToF */
 8001458:	f012 faa8 	bl	80139ac <vl53l0x_initialize>
  HTS221_initialize();  /* Humidity */
 800145c:	f00d fa2a 	bl	800e8b4 <HTS221_initialize>
  LPS22HB_initialize(); /* Barometer */
 8001460:	f00d f91e 	bl	800e6a0 <LPS22HB_initialize>
  LSM6DSL_initialize(); /* IMU */
 8001464:	f00c ffb2 	bl	800e3cc <LSM6DSL_initialize>
  LIS3MDL_initialize(); /* Magnetometer */
 8001468:	f00d fbea 	bl	800ec40 <LIS3MDL_initialize>

  /* initialisation mainly done -> clear interrupts in case they already are active and enable them */
  HAL_NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 800146c:	2028      	movs	r0, #40	@ 0x28
 800146e:	f000 fd6b 	bl	8001f48 <HAL_NVIC_ClearPendingIRQ>
  HAL_NVIC_ClearPendingIRQ(EXTI9_5_IRQn);
 8001472:	2017      	movs	r0, #23
 8001474:	f000 fd68 	bl	8001f48 <HAL_NVIC_ClearPendingIRQ>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001478:	2017      	movs	r0, #23
 800147a:	f000 fd57 	bl	8001f2c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800147e:	2028      	movs	r0, #40	@ 0x28
 8001480:	f000 fd54 	bl	8001f2c <HAL_NVIC_EnableIRQ>

  /* initialisation finally done --> terminate this task */
  osThreadTerminate(InitTaskHandle);
 8001484:	4b04      	ldr	r3, [pc, #16]	@ (8001498 <Init_Task+0x48>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4618      	mov	r0, r3
 800148a:	f007 faba 	bl	8008a02 <osThreadTerminate>

  /* USER CODE END Init_Task */
}
 800148e:	bf00      	nop
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20000608 	.word	0x20000608

0800149c <Data_Transmit_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Data_Transmit_Task */
void Data_Transmit_Task(void *argument)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Data_Transmit_Task */
  /* Infinite loop */
  for(;;)
  {
	  /* wait until both sensors provide new data */
	  osThreadFlagsWait(IMU_SENSOR_THREAD_ACTIVATE_FLAG | MAG_SENSOR_THREAD_ACTIVATE_FLAG , osFlagsWaitAll, osWaitForever);
 80014a4:	f04f 32ff 	mov.w	r2, #4294967295
 80014a8:	2101      	movs	r1, #1
 80014aa:	2003      	movs	r0, #3
 80014ac:	f007 fb24 	bl	8008af8 <osThreadFlagsWait>
	  SEGGER_SYSVIEW_PrintfHost("DataTransmit");
 80014b0:	4812      	ldr	r0, [pc, #72]	@ (80014fc <Data_Transmit_Task+0x60>)
 80014b2:	f00c fd0f 	bl	800ded4 <SEGGER_SYSVIEW_PrintfHost>
	  osSemaphoreAcquire(UART1availableHandle, osWaitForever);
 80014b6:	4b12      	ldr	r3, [pc, #72]	@ (8001500 <Data_Transmit_Task+0x64>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f04f 31ff 	mov.w	r1, #4294967295
 80014be:	4618      	mov	r0, r3
 80014c0:	f007 fc40 	bl	8008d44 <osSemaphoreAcquire>

	  memcpy(&transmit_data.acc_x, &lsm6dsl_values.acc_x, 6*sizeof(float));
 80014c4:	2218      	movs	r2, #24
 80014c6:	490f      	ldr	r1, [pc, #60]	@ (8001504 <Data_Transmit_Task+0x68>)
 80014c8:	480f      	ldr	r0, [pc, #60]	@ (8001508 <Data_Transmit_Task+0x6c>)
 80014ca:	f012 fbfd 	bl	8013cc8 <memcpy>
	  memcpy(&transmit_data.mag_x, &lis3mdl_values.x, 3*sizeof(float));
 80014ce:	220c      	movs	r2, #12
 80014d0:	490e      	ldr	r1, [pc, #56]	@ (800150c <Data_Transmit_Task+0x70>)
 80014d2:	480f      	ldr	r0, [pc, #60]	@ (8001510 <Data_Transmit_Task+0x74>)
 80014d4:	f012 fbf8 	bl	8013cc8 <memcpy>
	  HAL_UART_Transmit_DMA(&huart1, (const uint8_t *)&transmit_data, sizeof(transmit_data));
 80014d8:	2228      	movs	r2, #40	@ 0x28
 80014da:	490e      	ldr	r1, [pc, #56]	@ (8001514 <Data_Transmit_Task+0x78>)
 80014dc:	480e      	ldr	r0, [pc, #56]	@ (8001518 <Data_Transmit_Task+0x7c>)
 80014de:	f005 fe15 	bl	800710c <HAL_UART_Transmit_DMA>
	  /* the HAL function above automatically enables the half transmit interrupt that is not needed here */
	  __HAL_DMA_DISABLE_IT(huart1.hdmatx, DMA_IT_HT );
 80014e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001518 <Data_Transmit_Task+0x7c>)
 80014e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001518 <Data_Transmit_Task+0x7c>)
 80014ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f022 0204 	bic.w	r2, r2, #4
 80014f4:	601a      	str	r2, [r3, #0]
	  osThreadFlagsWait(IMU_SENSOR_THREAD_ACTIVATE_FLAG | MAG_SENSOR_THREAD_ACTIVATE_FLAG , osFlagsWaitAll, osWaitForever);
 80014f6:	bf00      	nop
 80014f8:	e7d4      	b.n	80014a4 <Data_Transmit_Task+0x8>
 80014fa:	bf00      	nop
 80014fc:	08013e40 	.word	0x08013e40
 8001500:	20000618 	.word	0x20000618
 8001504:	200023dc 	.word	0x200023dc
 8001508:	20000004 	.word	0x20000004
 800150c:	20002428 	.word	0x20002428
 8001510:	2000001c 	.word	0x2000001c
 8001514:	20000000 	.word	0x20000000
 8001518:	2000049c 	.word	0x2000049c

0800151c <Data_Filter_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Data_Filter_Task */
void Data_Filter_Task(void *argument)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Data_Filter_Task */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001524:	2001      	movs	r0, #1
 8001526:	f007 fb68 	bl	8008bfa <osDelay>
 800152a:	e7fb      	b.n	8001524 <Data_Filter_Task+0x8>

0800152c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a04      	ldr	r2, [pc, #16]	@ (800154c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d101      	bne.n	8001542 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800153e:	f000 fbbf 	bl	8001cc0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40014800 	.word	0x40014800

08001550 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001554:	b672      	cpsid	i
}
 8001556:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state
   */
  __disable_irq();
  while (1) {
 8001558:	bf00      	nop
 800155a:	e7fd      	b.n	8001558 <Error_Handler+0x8>

0800155c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001562:	4b11      	ldr	r3, [pc, #68]	@ (80015a8 <HAL_MspInit+0x4c>)
 8001564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001566:	4a10      	ldr	r2, [pc, #64]	@ (80015a8 <HAL_MspInit+0x4c>)
 8001568:	f043 0301 	orr.w	r3, r3, #1
 800156c:	6613      	str	r3, [r2, #96]	@ 0x60
 800156e:	4b0e      	ldr	r3, [pc, #56]	@ (80015a8 <HAL_MspInit+0x4c>)
 8001570:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001572:	f003 0301 	and.w	r3, r3, #1
 8001576:	607b      	str	r3, [r7, #4]
 8001578:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800157a:	4b0b      	ldr	r3, [pc, #44]	@ (80015a8 <HAL_MspInit+0x4c>)
 800157c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800157e:	4a0a      	ldr	r2, [pc, #40]	@ (80015a8 <HAL_MspInit+0x4c>)
 8001580:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001584:	6593      	str	r3, [r2, #88]	@ 0x58
 8001586:	4b08      	ldr	r3, [pc, #32]	@ (80015a8 <HAL_MspInit+0x4c>)
 8001588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800158a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001592:	2200      	movs	r2, #0
 8001594:	210f      	movs	r1, #15
 8001596:	f06f 0001 	mvn.w	r0, #1
 800159a:	f000 fcab 	bl	8001ef4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800159e:	bf00      	nop
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	40021000 	.word	0x40021000

080015ac <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b0ae      	sub	sp, #184	@ 0xb8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	605a      	str	r2, [r3, #4]
 80015be:	609a      	str	r2, [r3, #8]
 80015c0:	60da      	str	r2, [r3, #12]
 80015c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015c4:	f107 0310 	add.w	r3, r7, #16
 80015c8:	2294      	movs	r2, #148	@ 0x94
 80015ca:	2100      	movs	r1, #0
 80015cc:	4618      	mov	r0, r3
 80015ce:	f012 fae7 	bl	8013ba0 <memset>
  if(hi2c->Instance==I2C2)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4a4f      	ldr	r2, [pc, #316]	@ (8001714 <HAL_I2C_MspInit+0x168>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	f040 8096 	bne.w	800170a <HAL_I2C_MspInit+0x15e>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80015de:	2380      	movs	r3, #128	@ 0x80
 80015e0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80015e2:	2300      	movs	r3, #0
 80015e4:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015e6:	f107 0310 	add.w	r3, r7, #16
 80015ea:	4618      	mov	r0, r3
 80015ec:	f004 fb54 	bl	8005c98 <HAL_RCCEx_PeriphCLKConfig>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80015f6:	f7ff ffab 	bl	8001550 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015fa:	4b47      	ldr	r3, [pc, #284]	@ (8001718 <HAL_I2C_MspInit+0x16c>)
 80015fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fe:	4a46      	ldr	r2, [pc, #280]	@ (8001718 <HAL_I2C_MspInit+0x16c>)
 8001600:	f043 0302 	orr.w	r3, r3, #2
 8001604:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001606:	4b44      	ldr	r3, [pc, #272]	@ (8001718 <HAL_I2C_MspInit+0x16c>)
 8001608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160a:	f003 0302 	and.w	r3, r3, #2
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001612:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001616:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800161a:	2312      	movs	r3, #18
 800161c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001620:	2301      	movs	r3, #1
 8001622:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001626:	2303      	movs	r3, #3
 8001628:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800162c:	2304      	movs	r3, #4
 800162e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001632:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001636:	4619      	mov	r1, r3
 8001638:	4838      	ldr	r0, [pc, #224]	@ (800171c <HAL_I2C_MspInit+0x170>)
 800163a:	f000 ffcf 	bl	80025dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800163e:	4b36      	ldr	r3, [pc, #216]	@ (8001718 <HAL_I2C_MspInit+0x16c>)
 8001640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001642:	4a35      	ldr	r2, [pc, #212]	@ (8001718 <HAL_I2C_MspInit+0x16c>)
 8001644:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001648:	6593      	str	r3, [r2, #88]	@ 0x58
 800164a:	4b33      	ldr	r3, [pc, #204]	@ (8001718 <HAL_I2C_MspInit+0x16c>)
 800164c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800164e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001652:	60bb      	str	r3, [r7, #8]
 8001654:	68bb      	ldr	r3, [r7, #8]

    /* I2C2 DMA Init */
    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Channel1;
 8001656:	4b32      	ldr	r3, [pc, #200]	@ (8001720 <HAL_I2C_MspInit+0x174>)
 8001658:	4a32      	ldr	r2, [pc, #200]	@ (8001724 <HAL_I2C_MspInit+0x178>)
 800165a:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Request = DMA_REQUEST_I2C2_RX;
 800165c:	4b30      	ldr	r3, [pc, #192]	@ (8001720 <HAL_I2C_MspInit+0x174>)
 800165e:	2212      	movs	r2, #18
 8001660:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001662:	4b2f      	ldr	r3, [pc, #188]	@ (8001720 <HAL_I2C_MspInit+0x174>)
 8001664:	2200      	movs	r2, #0
 8001666:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001668:	4b2d      	ldr	r3, [pc, #180]	@ (8001720 <HAL_I2C_MspInit+0x174>)
 800166a:	2200      	movs	r2, #0
 800166c:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800166e:	4b2c      	ldr	r3, [pc, #176]	@ (8001720 <HAL_I2C_MspInit+0x174>)
 8001670:	2280      	movs	r2, #128	@ 0x80
 8001672:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001674:	4b2a      	ldr	r3, [pc, #168]	@ (8001720 <HAL_I2C_MspInit+0x174>)
 8001676:	2200      	movs	r2, #0
 8001678:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800167a:	4b29      	ldr	r3, [pc, #164]	@ (8001720 <HAL_I2C_MspInit+0x174>)
 800167c:	2200      	movs	r2, #0
 800167e:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8001680:	4b27      	ldr	r3, [pc, #156]	@ (8001720 <HAL_I2C_MspInit+0x174>)
 8001682:	2200      	movs	r2, #0
 8001684:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001686:	4b26      	ldr	r3, [pc, #152]	@ (8001720 <HAL_I2C_MspInit+0x174>)
 8001688:	2200      	movs	r2, #0
 800168a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 800168c:	4824      	ldr	r0, [pc, #144]	@ (8001720 <HAL_I2C_MspInit+0x174>)
 800168e:	f000 fc69 	bl	8001f64 <HAL_DMA_Init>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <HAL_I2C_MspInit+0xf0>
    {
      Error_Handler();
 8001698:	f7ff ff5a 	bl	8001550 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	4a20      	ldr	r2, [pc, #128]	@ (8001720 <HAL_I2C_MspInit+0x174>)
 80016a0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80016a2:	4a1f      	ldr	r2, [pc, #124]	@ (8001720 <HAL_I2C_MspInit+0x174>)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C2_TX Init */
    hdma_i2c2_tx.Instance = DMA1_Channel2;
 80016a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001728 <HAL_I2C_MspInit+0x17c>)
 80016aa:	4a20      	ldr	r2, [pc, #128]	@ (800172c <HAL_I2C_MspInit+0x180>)
 80016ac:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Request = DMA_REQUEST_I2C2_TX;
 80016ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001728 <HAL_I2C_MspInit+0x17c>)
 80016b0:	2213      	movs	r2, #19
 80016b2:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001728 <HAL_I2C_MspInit+0x17c>)
 80016b6:	2210      	movs	r2, #16
 80016b8:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001728 <HAL_I2C_MspInit+0x17c>)
 80016bc:	2200      	movs	r2, #0
 80016be:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80016c0:	4b19      	ldr	r3, [pc, #100]	@ (8001728 <HAL_I2C_MspInit+0x17c>)
 80016c2:	2280      	movs	r2, #128	@ 0x80
 80016c4:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016c6:	4b18      	ldr	r3, [pc, #96]	@ (8001728 <HAL_I2C_MspInit+0x17c>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016cc:	4b16      	ldr	r3, [pc, #88]	@ (8001728 <HAL_I2C_MspInit+0x17c>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 80016d2:	4b15      	ldr	r3, [pc, #84]	@ (8001728 <HAL_I2C_MspInit+0x17c>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80016d8:	4b13      	ldr	r3, [pc, #76]	@ (8001728 <HAL_I2C_MspInit+0x17c>)
 80016da:	2200      	movs	r2, #0
 80016dc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 80016de:	4812      	ldr	r0, [pc, #72]	@ (8001728 <HAL_I2C_MspInit+0x17c>)
 80016e0:	f000 fc40 	bl	8001f64 <HAL_DMA_Init>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <HAL_I2C_MspInit+0x142>
    {
      Error_Handler();
 80016ea:	f7ff ff31 	bl	8001550 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001728 <HAL_I2C_MspInit+0x17c>)
 80016f2:	639a      	str	r2, [r3, #56]	@ 0x38
 80016f4:	4a0c      	ldr	r2, [pc, #48]	@ (8001728 <HAL_I2C_MspInit+0x17c>)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 6, 0);
 80016fa:	2200      	movs	r2, #0
 80016fc:	2106      	movs	r1, #6
 80016fe:	2021      	movs	r0, #33	@ 0x21
 8001700:	f000 fbf8 	bl	8001ef4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001704:	2021      	movs	r0, #33	@ 0x21
 8001706:	f000 fc11 	bl	8001f2c <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800170a:	bf00      	nop
 800170c:	37b8      	adds	r7, #184	@ 0xb8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	40005800 	.word	0x40005800
 8001718:	40021000 	.word	0x40021000
 800171c:	48000400 	.word	0x48000400
 8001720:	200003dc 	.word	0x200003dc
 8001724:	40020008 	.word	0x40020008
 8001728:	2000043c 	.word	0x2000043c
 800172c:	4002001c 	.word	0x4002001c

08001730 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b0ae      	sub	sp, #184	@ 0xb8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001738:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	605a      	str	r2, [r3, #4]
 8001742:	609a      	str	r2, [r3, #8]
 8001744:	60da      	str	r2, [r3, #12]
 8001746:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001748:	f107 0310 	add.w	r3, r7, #16
 800174c:	2294      	movs	r2, #148	@ 0x94
 800174e:	2100      	movs	r1, #0
 8001750:	4618      	mov	r0, r3
 8001752:	f012 fa25 	bl	8013ba0 <memset>
  if(huart->Instance==USART1)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a4f      	ldr	r2, [pc, #316]	@ (8001898 <HAL_UART_MspInit+0x168>)
 800175c:	4293      	cmp	r3, r2
 800175e:	f040 8096 	bne.w	800188e <HAL_UART_MspInit+0x15e>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001762:	2301      	movs	r3, #1
 8001764:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001766:	2300      	movs	r3, #0
 8001768:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800176a:	f107 0310 	add.w	r3, r7, #16
 800176e:	4618      	mov	r0, r3
 8001770:	f004 fa92 	bl	8005c98 <HAL_RCCEx_PeriphCLKConfig>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800177a:	f7ff fee9 	bl	8001550 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800177e:	4b47      	ldr	r3, [pc, #284]	@ (800189c <HAL_UART_MspInit+0x16c>)
 8001780:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001782:	4a46      	ldr	r2, [pc, #280]	@ (800189c <HAL_UART_MspInit+0x16c>)
 8001784:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001788:	6613      	str	r3, [r2, #96]	@ 0x60
 800178a:	4b44      	ldr	r3, [pc, #272]	@ (800189c <HAL_UART_MspInit+0x16c>)
 800178c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800178e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001796:	4b41      	ldr	r3, [pc, #260]	@ (800189c <HAL_UART_MspInit+0x16c>)
 8001798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800179a:	4a40      	ldr	r2, [pc, #256]	@ (800189c <HAL_UART_MspInit+0x16c>)
 800179c:	f043 0302 	orr.w	r3, r3, #2
 80017a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017a2:	4b3e      	ldr	r3, [pc, #248]	@ (800189c <HAL_UART_MspInit+0x16c>)
 80017a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	60bb      	str	r3, [r7, #8]
 80017ac:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 80017ae:	23c0      	movs	r3, #192	@ 0xc0
 80017b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b4:	2302      	movs	r3, #2
 80017b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ba:	2300      	movs	r3, #0
 80017bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c0:	2303      	movs	r3, #3
 80017c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80017c6:	2307      	movs	r3, #7
 80017c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017cc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80017d0:	4619      	mov	r1, r3
 80017d2:	4833      	ldr	r0, [pc, #204]	@ (80018a0 <HAL_UART_MspInit+0x170>)
 80017d4:	f000 ff02 	bl	80025dc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80017d8:	4b32      	ldr	r3, [pc, #200]	@ (80018a4 <HAL_UART_MspInit+0x174>)
 80017da:	4a33      	ldr	r2, [pc, #204]	@ (80018a8 <HAL_UART_MspInit+0x178>)
 80017dc:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80017de:	4b31      	ldr	r3, [pc, #196]	@ (80018a4 <HAL_UART_MspInit+0x174>)
 80017e0:	2218      	movs	r2, #24
 80017e2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017e4:	4b2f      	ldr	r3, [pc, #188]	@ (80018a4 <HAL_UART_MspInit+0x174>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017ea:	4b2e      	ldr	r3, [pc, #184]	@ (80018a4 <HAL_UART_MspInit+0x174>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017f0:	4b2c      	ldr	r3, [pc, #176]	@ (80018a4 <HAL_UART_MspInit+0x174>)
 80017f2:	2280      	movs	r2, #128	@ 0x80
 80017f4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017f6:	4b2b      	ldr	r3, [pc, #172]	@ (80018a4 <HAL_UART_MspInit+0x174>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017fc:	4b29      	ldr	r3, [pc, #164]	@ (80018a4 <HAL_UART_MspInit+0x174>)
 80017fe:	2200      	movs	r2, #0
 8001800:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001802:	4b28      	ldr	r3, [pc, #160]	@ (80018a4 <HAL_UART_MspInit+0x174>)
 8001804:	2200      	movs	r2, #0
 8001806:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001808:	4b26      	ldr	r3, [pc, #152]	@ (80018a4 <HAL_UART_MspInit+0x174>)
 800180a:	2200      	movs	r2, #0
 800180c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800180e:	4825      	ldr	r0, [pc, #148]	@ (80018a4 <HAL_UART_MspInit+0x174>)
 8001810:	f000 fba8 	bl	8001f64 <HAL_DMA_Init>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 800181a:	f7ff fe99 	bl	8001550 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4a20      	ldr	r2, [pc, #128]	@ (80018a4 <HAL_UART_MspInit+0x174>)
 8001822:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001826:	4a1f      	ldr	r2, [pc, #124]	@ (80018a4 <HAL_UART_MspInit+0x174>)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800182c:	4b1f      	ldr	r3, [pc, #124]	@ (80018ac <HAL_UART_MspInit+0x17c>)
 800182e:	4a20      	ldr	r2, [pc, #128]	@ (80018b0 <HAL_UART_MspInit+0x180>)
 8001830:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001832:	4b1e      	ldr	r3, [pc, #120]	@ (80018ac <HAL_UART_MspInit+0x17c>)
 8001834:	2219      	movs	r2, #25
 8001836:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001838:	4b1c      	ldr	r3, [pc, #112]	@ (80018ac <HAL_UART_MspInit+0x17c>)
 800183a:	2210      	movs	r2, #16
 800183c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800183e:	4b1b      	ldr	r3, [pc, #108]	@ (80018ac <HAL_UART_MspInit+0x17c>)
 8001840:	2200      	movs	r2, #0
 8001842:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001844:	4b19      	ldr	r3, [pc, #100]	@ (80018ac <HAL_UART_MspInit+0x17c>)
 8001846:	2280      	movs	r2, #128	@ 0x80
 8001848:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800184a:	4b18      	ldr	r3, [pc, #96]	@ (80018ac <HAL_UART_MspInit+0x17c>)
 800184c:	2200      	movs	r2, #0
 800184e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001850:	4b16      	ldr	r3, [pc, #88]	@ (80018ac <HAL_UART_MspInit+0x17c>)
 8001852:	2200      	movs	r2, #0
 8001854:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001856:	4b15      	ldr	r3, [pc, #84]	@ (80018ac <HAL_UART_MspInit+0x17c>)
 8001858:	2200      	movs	r2, #0
 800185a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800185c:	4b13      	ldr	r3, [pc, #76]	@ (80018ac <HAL_UART_MspInit+0x17c>)
 800185e:	2200      	movs	r2, #0
 8001860:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001862:	4812      	ldr	r0, [pc, #72]	@ (80018ac <HAL_UART_MspInit+0x17c>)
 8001864:	f000 fb7e 	bl	8001f64 <HAL_DMA_Init>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 800186e:	f7ff fe6f 	bl	8001550 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a0d      	ldr	r2, [pc, #52]	@ (80018ac <HAL_UART_MspInit+0x17c>)
 8001876:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001878:	4a0c      	ldr	r2, [pc, #48]	@ (80018ac <HAL_UART_MspInit+0x17c>)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 800187e:	2200      	movs	r2, #0
 8001880:	2106      	movs	r1, #6
 8001882:	2025      	movs	r0, #37	@ 0x25
 8001884:	f000 fb36 	bl	8001ef4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001888:	2025      	movs	r0, #37	@ 0x25
 800188a:	f000 fb4f 	bl	8001f2c <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800188e:	bf00      	nop
 8001890:	37b8      	adds	r7, #184	@ 0xb8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	40013800 	.word	0x40013800
 800189c:	40021000 	.word	0x40021000
 80018a0:	48000400 	.word	0x48000400
 80018a4:	20000530 	.word	0x20000530
 80018a8:	40020030 	.word	0x40020030
 80018ac:	20000590 	.word	0x20000590
 80018b0:	40020044 	.word	0x40020044

080018b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b08c      	sub	sp, #48	@ 0x30
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80018bc:	2300      	movs	r3, #0
 80018be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 80018c2:	4b31      	ldr	r3, [pc, #196]	@ (8001988 <HAL_InitTick+0xd4>)
 80018c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018c6:	4a30      	ldr	r2, [pc, #192]	@ (8001988 <HAL_InitTick+0xd4>)
 80018c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80018ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001988 <HAL_InitTick+0xd4>)
 80018d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018d6:	60bb      	str	r3, [r7, #8]
 80018d8:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018da:	f107 020c 	add.w	r2, r7, #12
 80018de:	f107 0310 	add.w	r3, r7, #16
 80018e2:	4611      	mov	r1, r2
 80018e4:	4618      	mov	r0, r3
 80018e6:	f004 f8e5 	bl	8005ab4 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80018ea:	f004 f8cd 	bl	8005a88 <HAL_RCC_GetPCLK2Freq>
 80018ee:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80018f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018f2:	4a26      	ldr	r2, [pc, #152]	@ (800198c <HAL_InitTick+0xd8>)
 80018f4:	fba2 2303 	umull	r2, r3, r2, r3
 80018f8:	0c9b      	lsrs	r3, r3, #18
 80018fa:	3b01      	subs	r3, #1
 80018fc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 80018fe:	4b24      	ldr	r3, [pc, #144]	@ (8001990 <HAL_InitTick+0xdc>)
 8001900:	4a24      	ldr	r2, [pc, #144]	@ (8001994 <HAL_InitTick+0xe0>)
 8001902:	601a      	str	r2, [r3, #0]
   * Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8001904:	4b22      	ldr	r3, [pc, #136]	@ (8001990 <HAL_InitTick+0xdc>)
 8001906:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800190a:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 800190c:	4a20      	ldr	r2, [pc, #128]	@ (8001990 <HAL_InitTick+0xdc>)
 800190e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001910:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8001912:	4b1f      	ldr	r3, [pc, #124]	@ (8001990 <HAL_InitTick+0xdc>)
 8001914:	2200      	movs	r2, #0
 8001916:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001918:	4b1d      	ldr	r3, [pc, #116]	@ (8001990 <HAL_InitTick+0xdc>)
 800191a:	2200      	movs	r2, #0
 800191c:	609a      	str	r2, [r3, #8]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800191e:	4b1c      	ldr	r3, [pc, #112]	@ (8001990 <HAL_InitTick+0xdc>)
 8001920:	2200      	movs	r2, #0
 8001922:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim17);
 8001924:	481a      	ldr	r0, [pc, #104]	@ (8001990 <HAL_InitTick+0xdc>)
 8001926:	f004 fecf 	bl	80066c8 <HAL_TIM_Base_Init>
 800192a:	4603      	mov	r3, r0
 800192c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001930:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001934:	2b00      	cmp	r3, #0
 8001936:	d11b      	bne.n	8001970 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 8001938:	4815      	ldr	r0, [pc, #84]	@ (8001990 <HAL_InitTick+0xdc>)
 800193a:	f004 ff33 	bl	80067a4 <HAL_TIM_Base_Start_IT>
 800193e:	4603      	mov	r3, r0
 8001940:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001944:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001948:	2b00      	cmp	r3, #0
 800194a:	d111      	bne.n	8001970 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800194c:	201a      	movs	r0, #26
 800194e:	f000 faed 	bl	8001f2c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2b0f      	cmp	r3, #15
 8001956:	d808      	bhi.n	800196a <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 8001958:	2200      	movs	r2, #0
 800195a:	6879      	ldr	r1, [r7, #4]
 800195c:	201a      	movs	r0, #26
 800195e:	f000 fac9 	bl	8001ef4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001962:	4a0d      	ldr	r2, [pc, #52]	@ (8001998 <HAL_InitTick+0xe4>)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6013      	str	r3, [r2, #0]
 8001968:	e002      	b.n	8001970 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

  HAL_TIM_RegisterCallback(&htim17, HAL_TIM_PERIOD_ELAPSED_CB_ID, TimeBase_TIM_PeriodElapsedCallback);
 8001970:	4a0a      	ldr	r2, [pc, #40]	@ (800199c <HAL_InitTick+0xe8>)
 8001972:	210e      	movs	r1, #14
 8001974:	4806      	ldr	r0, [pc, #24]	@ (8001990 <HAL_InitTick+0xdc>)
 8001976:	f005 f909 	bl	8006b8c <HAL_TIM_RegisterCallback>

 /* Return function status */
  return status;
 800197a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800197e:	4618      	mov	r0, r3
 8001980:	3730      	adds	r7, #48	@ 0x30
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40021000 	.word	0x40021000
 800198c:	431bde83 	.word	0x431bde83
 8001990:	2000061c 	.word	0x2000061c
 8001994:	40014800 	.word	0x40014800
 8001998:	2000002c 	.word	0x2000002c
 800199c:	080019a1 	.word	0x080019a1

080019a0 <TimeBase_TIM_PeriodElapsedCallback>:
  * @param  htim TIM handle
  * @retval None
  */

void TimeBase_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);

  HAL_IncTick();
 80019a8:	f000 f98a 	bl	8001cc0 <HAL_IncTick>
}
 80019ac:	bf00      	nop
 80019ae:	3708      	adds	r7, #8
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019b8:	bf00      	nop
 80019ba:	e7fd      	b.n	80019b8 <NMI_Handler+0x4>

080019bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019c0:	bf00      	nop
 80019c2:	e7fd      	b.n	80019c0 <HardFault_Handler+0x4>

080019c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019c8:	bf00      	nop
 80019ca:	e7fd      	b.n	80019c8 <MemManage_Handler+0x4>

080019cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019d0:	bf00      	nop
 80019d2:	e7fd      	b.n	80019d0 <BusFault_Handler+0x4>

080019d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019d8:	bf00      	nop
 80019da:	e7fd      	b.n	80019d8 <UsageFault_Handler+0x4>

080019dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019e0:	bf00      	nop
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
	...

080019ec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 80019f0:	f00c f83a 	bl	800da68 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 80019f4:	4803      	ldr	r0, [pc, #12]	@ (8001a04 <DMA1_Channel1_IRQHandler+0x18>)
 80019f6:	f000 fc93 	bl	8002320 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 80019fa:	f00c f877 	bl	800daec <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	200003dc 	.word	0x200003dc

08001a08 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001a0c:	f00c f82c 	bl	800da68 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8001a10:	4803      	ldr	r0, [pc, #12]	@ (8001a20 <DMA1_Channel2_IRQHandler+0x18>)
 8001a12:	f000 fc85 	bl	8002320 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001a16:	f00c f869 	bl	800daec <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	2000043c 	.word	0x2000043c

08001a24 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001a28:	f00c f81e 	bl	800da68 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001a2c:	4803      	ldr	r0, [pc, #12]	@ (8001a3c <DMA1_Channel3_IRQHandler+0x18>)
 8001a2e:	f000 fc77 	bl	8002320 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001a32:	f00c f85b 	bl	800daec <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	20000530 	.word	0x20000530

08001a40 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001a44:	f00c f810 	bl	800da68 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001a48:	4805      	ldr	r0, [pc, #20]	@ (8001a60 <DMA1_Channel4_IRQHandler+0x20>)
 8001a4a:	f000 fc69 	bl	8002320 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
  osSemaphoreRelease(UART1availableHandle);
 8001a4e:	4b05      	ldr	r3, [pc, #20]	@ (8001a64 <DMA1_Channel4_IRQHandler+0x24>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4618      	mov	r0, r3
 8001a54:	f007 f9c8 	bl	8008de8 <osSemaphoreRelease>
  SEGGER_SYSVIEW_RecordExitISR();
 8001a58:	f00c f848 	bl	800daec <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001a5c:	bf00      	nop
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	20000590 	.word	0x20000590
 8001a64:	20000618 	.word	0x20000618

08001a68 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001a6c:	f00b fffc 	bl	800da68 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001a70:	2080      	movs	r0, #128	@ 0x80
 8001a72:	f000 ff5d 	bl	8002930 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001a76:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001a7a:	f000 ff59 	bl	8002930 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001a7e:	f00c f835 	bl	800daec <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}
	...

08001a88 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001a8c:	4802      	ldr	r0, [pc, #8]	@ (8001a98 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001a8e:	f004 fef9 	bl	8006884 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	2000061c 	.word	0x2000061c

08001a9c <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001aa0:	f00b ffe2 	bl	800da68 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001aa4:	4803      	ldr	r0, [pc, #12]	@ (8001ab4 <I2C2_EV_IRQHandler+0x18>)
 8001aa6:	f001 fbc7 	bl	8003238 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001aaa:	f00c f81f 	bl	800daec <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	20000388 	.word	0x20000388

08001ab8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001abc:	f00b ffd4 	bl	800da68 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ac0:	4803      	ldr	r0, [pc, #12]	@ (8001ad0 <USART1_IRQHandler+0x18>)
 8001ac2:	f005 fba3 	bl	800720c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001ac6:	f00c f811 	bl	800daec <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END USART1_IRQn 1 */
}
 8001aca:	bf00      	nop
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	2000049c 	.word	0x2000049c

08001ad4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001ad8:	f00b ffc6 	bl	800da68 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 8001adc:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001ae0:	f000 ff26 	bl	8002930 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001ae4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001ae8:	f000 ff22 	bl	8002930 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8001aec:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001af0:	f000 ff1e 	bl	8002930 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8001af4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001af8:	f000 ff1a 	bl	8002930 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001afc:	f00b fff6 	bl	800daec <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b00:	bf00      	nop
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin)
 8001b0e:	88fb      	ldrh	r3, [r7, #6]
 8001b10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b14:	d036      	beq.n	8001b84 <HAL_GPIO_EXTI_Callback+0x80>
 8001b16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b1a:	dc5f      	bgt.n	8001bdc <HAL_GPIO_EXTI_Callback+0xd8>
 8001b1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001b20:	d00e      	beq.n	8001b40 <HAL_GPIO_EXTI_Callback+0x3c>
 8001b22:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001b26:	dc59      	bgt.n	8001bdc <HAL_GPIO_EXTI_Callback+0xd8>
 8001b28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b2c:	d020      	beq.n	8001b70 <HAL_GPIO_EXTI_Callback+0x6c>
 8001b2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b32:	dc53      	bgt.n	8001bdc <HAL_GPIO_EXTI_Callback+0xd8>
 8001b34:	2b80      	cmp	r3, #128	@ 0x80
 8001b36:	d047      	beq.n	8001bc8 <HAL_GPIO_EXTI_Callback+0xc4>
 8001b38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b3c:	d02c      	beq.n	8001b98 <HAL_GPIO_EXTI_Callback+0x94>
	case VL53L0X_GPIO1_EXTI7_Pin:
		osThreadFlagsSet(ToFTaskHandle, TOF_SENSOR_THREAD_ACTIVATE_FLAG);
		SEGGER_SYSVIEW_PrintfHost("ToF");
		break;
	default:
		break;
 8001b3e:	e04d      	b.n	8001bdc <HAL_GPIO_EXTI_Callback+0xd8>
		osThreadFlagsSet(IMUTaskHandle, IMU_SENSOR_THREAD_ACTIVATE_FLAG);
 8001b40:	4b29      	ldr	r3, [pc, #164]	@ (8001be8 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2101      	movs	r1, #1
 8001b46:	4618      	mov	r0, r3
 8001b48:	f006 ff88 	bl	8008a5c <osThreadFlagsSet>
		if(osSemaphoreGetCount(UART1availableHandle) != 0)
 8001b4c:	4b27      	ldr	r3, [pc, #156]	@ (8001bec <HAL_GPIO_EXTI_Callback+0xe8>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f007 f98d 	bl	8008e70 <osSemaphoreGetCount>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d005      	beq.n	8001b68 <HAL_GPIO_EXTI_Callback+0x64>
			osThreadFlagsSet(DataTransmitTasHandle, IMU_SENSOR_THREAD_ACTIVATE_FLAG);
 8001b5c:	4b24      	ldr	r3, [pc, #144]	@ (8001bf0 <HAL_GPIO_EXTI_Callback+0xec>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2101      	movs	r1, #1
 8001b62:	4618      	mov	r0, r3
 8001b64:	f006 ff7a 	bl	8008a5c <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("IMU");
 8001b68:	4822      	ldr	r0, [pc, #136]	@ (8001bf4 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001b6a:	f00c f9b3 	bl	800ded4 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001b6e:	e036      	b.n	8001bde <HAL_GPIO_EXTI_Callback+0xda>
		osThreadFlagsSet(BaroTaskHandle, BARO_SENSOR_THREAD_ACTIVATE_FLAG);
 8001b70:	4b21      	ldr	r3, [pc, #132]	@ (8001bf8 <HAL_GPIO_EXTI_Callback+0xf4>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2104      	movs	r1, #4
 8001b76:	4618      	mov	r0, r3
 8001b78:	f006 ff70 	bl	8008a5c <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("Baro");
 8001b7c:	481f      	ldr	r0, [pc, #124]	@ (8001bfc <HAL_GPIO_EXTI_Callback+0xf8>)
 8001b7e:	f00c f9a9 	bl	800ded4 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001b82:	e02c      	b.n	8001bde <HAL_GPIO_EXTI_Callback+0xda>
		osThreadFlagsSet(HumidityTaskHandle, HUMIDITY_SENSOR_THREAD_ACTIVATE_FLAG);
 8001b84:	4b1e      	ldr	r3, [pc, #120]	@ (8001c00 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2108      	movs	r1, #8
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f006 ff66 	bl	8008a5c <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("Humidity");
 8001b90:	481c      	ldr	r0, [pc, #112]	@ (8001c04 <HAL_GPIO_EXTI_Callback+0x100>)
 8001b92:	f00c f99f 	bl	800ded4 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001b96:	e022      	b.n	8001bde <HAL_GPIO_EXTI_Callback+0xda>
		osThreadFlagsSet(MagnetoTaskHandle, MAG_SENSOR_THREAD_ACTIVATE_FLAG);
 8001b98:	4b1b      	ldr	r3, [pc, #108]	@ (8001c08 <HAL_GPIO_EXTI_Callback+0x104>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2102      	movs	r1, #2
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f006 ff5c 	bl	8008a5c <osThreadFlagsSet>
		if(osSemaphoreGetCount(UART1availableHandle) != 0)
 8001ba4:	4b11      	ldr	r3, [pc, #68]	@ (8001bec <HAL_GPIO_EXTI_Callback+0xe8>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f007 f961 	bl	8008e70 <osSemaphoreGetCount>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d005      	beq.n	8001bc0 <HAL_GPIO_EXTI_Callback+0xbc>
			osThreadFlagsSet(DataTransmitTasHandle, MAG_SENSOR_THREAD_ACTIVATE_FLAG);
 8001bb4:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf0 <HAL_GPIO_EXTI_Callback+0xec>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2102      	movs	r1, #2
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f006 ff4e 	bl	8008a5c <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("Magneto");
 8001bc0:	4812      	ldr	r0, [pc, #72]	@ (8001c0c <HAL_GPIO_EXTI_Callback+0x108>)
 8001bc2:	f00c f987 	bl	800ded4 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001bc6:	e00a      	b.n	8001bde <HAL_GPIO_EXTI_Callback+0xda>
		osThreadFlagsSet(ToFTaskHandle, TOF_SENSOR_THREAD_ACTIVATE_FLAG);
 8001bc8:	4b11      	ldr	r3, [pc, #68]	@ (8001c10 <HAL_GPIO_EXTI_Callback+0x10c>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2110      	movs	r1, #16
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f006 ff44 	bl	8008a5c <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("ToF");
 8001bd4:	480f      	ldr	r0, [pc, #60]	@ (8001c14 <HAL_GPIO_EXTI_Callback+0x110>)
 8001bd6:	f00c f97d 	bl	800ded4 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001bda:	e000      	b.n	8001bde <HAL_GPIO_EXTI_Callback+0xda>
		break;
 8001bdc:	bf00      	nop
	}
}
 8001bde:	bf00      	nop
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	200005f4 	.word	0x200005f4
 8001bec:	20000618 	.word	0x20000618
 8001bf0:	2000060c 	.word	0x2000060c
 8001bf4:	08013e50 	.word	0x08013e50
 8001bf8:	20000600 	.word	0x20000600
 8001bfc:	08013e54 	.word	0x08013e54
 8001c00:	20000604 	.word	0x20000604
 8001c04:	08013e5c 	.word	0x08013e5c
 8001c08:	200005f8 	.word	0x200005f8
 8001c0c:	08013e68 	.word	0x08013e68
 8001c10:	200005fc 	.word	0x200005fc
 8001c14:	08013e70 	.word	0x08013e70

08001c18 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c1c:	4b06      	ldr	r3, [pc, #24]	@ (8001c38 <SystemInit+0x20>)
 8001c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c22:	4a05      	ldr	r2, [pc, #20]	@ (8001c38 <SystemInit+0x20>)
 8001c24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001c2c:	bf00      	nop
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	e000ed00 	.word	0xe000ed00

08001c3c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c3c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c74 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c40:	f7ff ffea 	bl	8001c18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c44:	480c      	ldr	r0, [pc, #48]	@ (8001c78 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c46:	490d      	ldr	r1, [pc, #52]	@ (8001c7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c48:	4a0d      	ldr	r2, [pc, #52]	@ (8001c80 <LoopForever+0xe>)
  movs r3, #0
 8001c4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c4c:	e002      	b.n	8001c54 <LoopCopyDataInit>

08001c4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c52:	3304      	adds	r3, #4

08001c54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c58:	d3f9      	bcc.n	8001c4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c5c:	4c0a      	ldr	r4, [pc, #40]	@ (8001c88 <LoopForever+0x16>)
  movs r3, #0
 8001c5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c60:	e001      	b.n	8001c66 <LoopFillZerobss>

08001c62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c64:	3204      	adds	r2, #4

08001c66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c68:	d3fb      	bcc.n	8001c62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c6a:	f011 ffff 	bl	8013c6c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c6e:	f7ff f8d5 	bl	8000e1c <main>

08001c72 <LoopForever>:

LoopForever:
    b LoopForever
 8001c72:	e7fe      	b.n	8001c72 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c74:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001c78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c7c:	2000036c 	.word	0x2000036c
  ldr r2, =_sidata
 8001c80:	0801469c 	.word	0x0801469c
  ldr r2, =_sbss
 8001c84:	2000036c 	.word	0x2000036c
  ldr r4, =_ebss
 8001c88:	20002740 	.word	0x20002740

08001c8c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c8c:	e7fe      	b.n	8001c8c <ADC1_IRQHandler>

08001c8e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b082      	sub	sp, #8
 8001c92:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c94:	2300      	movs	r3, #0
 8001c96:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c98:	2003      	movs	r0, #3
 8001c9a:	f000 f920 	bl	8001ede <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c9e:	200f      	movs	r0, #15
 8001ca0:	f7ff fe08 	bl	80018b4 <HAL_InitTick>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d002      	beq.n	8001cb0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	71fb      	strb	r3, [r7, #7]
 8001cae:	e001      	b.n	8001cb4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001cb0:	f7ff fc54 	bl	800155c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
	...

08001cc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001cc4:	4b06      	ldr	r3, [pc, #24]	@ (8001ce0 <HAL_IncTick+0x20>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	4b06      	ldr	r3, [pc, #24]	@ (8001ce4 <HAL_IncTick+0x24>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4413      	add	r3, r2
 8001cd0:	4a04      	ldr	r2, [pc, #16]	@ (8001ce4 <HAL_IncTick+0x24>)
 8001cd2:	6013      	str	r3, [r2, #0]
}
 8001cd4:	bf00      	nop
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	20000030 	.word	0x20000030
 8001ce4:	200006d8 	.word	0x200006d8

08001ce8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  return uwTick;
 8001cec:	4b03      	ldr	r3, [pc, #12]	@ (8001cfc <HAL_GetTick+0x14>)
 8001cee:	681b      	ldr	r3, [r3, #0]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	200006d8 	.word	0x200006d8

08001d00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d08:	f7ff ffee 	bl	8001ce8 <HAL_GetTick>
 8001d0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d18:	d005      	beq.n	8001d26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001d1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d44 <HAL_Delay+0x44>)
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	461a      	mov	r2, r3
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	4413      	add	r3, r2
 8001d24:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d26:	bf00      	nop
 8001d28:	f7ff ffde 	bl	8001ce8 <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	68fa      	ldr	r2, [r7, #12]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d8f7      	bhi.n	8001d28 <HAL_Delay+0x28>
  {
  }
}
 8001d38:	bf00      	nop
 8001d3a:	bf00      	nop
 8001d3c:	3710      	adds	r7, #16
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	20000030 	.word	0x20000030

08001d48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b085      	sub	sp, #20
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	f003 0307 	and.w	r3, r3, #7
 8001d56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d58:	4b0c      	ldr	r3, [pc, #48]	@ (8001d8c <__NVIC_SetPriorityGrouping+0x44>)
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d5e:	68ba      	ldr	r2, [r7, #8]
 8001d60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d64:	4013      	ands	r3, r2
 8001d66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d7a:	4a04      	ldr	r2, [pc, #16]	@ (8001d8c <__NVIC_SetPriorityGrouping+0x44>)
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	60d3      	str	r3, [r2, #12]
}
 8001d80:	bf00      	nop
 8001d82:	3714      	adds	r7, #20
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	e000ed00 	.word	0xe000ed00

08001d90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d94:	4b04      	ldr	r3, [pc, #16]	@ (8001da8 <__NVIC_GetPriorityGrouping+0x18>)
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	0a1b      	lsrs	r3, r3, #8
 8001d9a:	f003 0307 	and.w	r3, r3, #7
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr
 8001da8:	e000ed00 	.word	0xe000ed00

08001dac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	db0b      	blt.n	8001dd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dbe:	79fb      	ldrb	r3, [r7, #7]
 8001dc0:	f003 021f 	and.w	r2, r3, #31
 8001dc4:	4907      	ldr	r1, [pc, #28]	@ (8001de4 <__NVIC_EnableIRQ+0x38>)
 8001dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dca:	095b      	lsrs	r3, r3, #5
 8001dcc:	2001      	movs	r0, #1
 8001dce:	fa00 f202 	lsl.w	r2, r0, r2
 8001dd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001dd6:	bf00      	nop
 8001dd8:	370c      	adds	r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	e000e100 	.word	0xe000e100

08001de8 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4603      	mov	r3, r0
 8001df0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	db0c      	blt.n	8001e14 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dfa:	79fb      	ldrb	r3, [r7, #7]
 8001dfc:	f003 021f 	and.w	r2, r3, #31
 8001e00:	4907      	ldr	r1, [pc, #28]	@ (8001e20 <__NVIC_ClearPendingIRQ+0x38>)
 8001e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e06:	095b      	lsrs	r3, r3, #5
 8001e08:	2001      	movs	r0, #1
 8001e0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e0e:	3360      	adds	r3, #96	@ 0x60
 8001e10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	e000e100 	.word	0xe000e100

08001e24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	6039      	str	r1, [r7, #0]
 8001e2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	db0a      	blt.n	8001e4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	b2da      	uxtb	r2, r3
 8001e3c:	490c      	ldr	r1, [pc, #48]	@ (8001e70 <__NVIC_SetPriority+0x4c>)
 8001e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e42:	0112      	lsls	r2, r2, #4
 8001e44:	b2d2      	uxtb	r2, r2
 8001e46:	440b      	add	r3, r1
 8001e48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e4c:	e00a      	b.n	8001e64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	b2da      	uxtb	r2, r3
 8001e52:	4908      	ldr	r1, [pc, #32]	@ (8001e74 <__NVIC_SetPriority+0x50>)
 8001e54:	79fb      	ldrb	r3, [r7, #7]
 8001e56:	f003 030f 	and.w	r3, r3, #15
 8001e5a:	3b04      	subs	r3, #4
 8001e5c:	0112      	lsls	r2, r2, #4
 8001e5e:	b2d2      	uxtb	r2, r2
 8001e60:	440b      	add	r3, r1
 8001e62:	761a      	strb	r2, [r3, #24]
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr
 8001e70:	e000e100 	.word	0xe000e100
 8001e74:	e000ed00 	.word	0xe000ed00

08001e78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b089      	sub	sp, #36	@ 0x24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f003 0307 	and.w	r3, r3, #7
 8001e8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	f1c3 0307 	rsb	r3, r3, #7
 8001e92:	2b04      	cmp	r3, #4
 8001e94:	bf28      	it	cs
 8001e96:	2304      	movcs	r3, #4
 8001e98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	3304      	adds	r3, #4
 8001e9e:	2b06      	cmp	r3, #6
 8001ea0:	d902      	bls.n	8001ea8 <NVIC_EncodePriority+0x30>
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	3b03      	subs	r3, #3
 8001ea6:	e000      	b.n	8001eaa <NVIC_EncodePriority+0x32>
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eac:	f04f 32ff 	mov.w	r2, #4294967295
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb6:	43da      	mvns	r2, r3
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	401a      	ands	r2, r3
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ec0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eca:	43d9      	mvns	r1, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed0:	4313      	orrs	r3, r2
         );
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3724      	adds	r7, #36	@ 0x24
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b082      	sub	sp, #8
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f7ff ff2e 	bl	8001d48 <__NVIC_SetPriorityGrouping>
}
 8001eec:	bf00      	nop
 8001eee:	3708      	adds	r7, #8
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b086      	sub	sp, #24
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	4603      	mov	r3, r0
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	607a      	str	r2, [r7, #4]
 8001f00:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001f02:	2300      	movs	r3, #0
 8001f04:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f06:	f7ff ff43 	bl	8001d90 <__NVIC_GetPriorityGrouping>
 8001f0a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	68b9      	ldr	r1, [r7, #8]
 8001f10:	6978      	ldr	r0, [r7, #20]
 8001f12:	f7ff ffb1 	bl	8001e78 <NVIC_EncodePriority>
 8001f16:	4602      	mov	r2, r0
 8001f18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f1c:	4611      	mov	r1, r2
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7ff ff80 	bl	8001e24 <__NVIC_SetPriority>
}
 8001f24:	bf00      	nop
 8001f26:	3718      	adds	r7, #24
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff ff36 	bl	8001dac <__NVIC_EnableIRQ>
}
 8001f40:	bf00      	nop
 8001f42:	3708      	adds	r7, #8
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	4603      	mov	r3, r0
 8001f50:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8001f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7ff ff46 	bl	8001de8 <__NVIC_ClearPendingIRQ>
}
 8001f5c:	bf00      	nop
 8001f5e:	3708      	adds	r7, #8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b084      	sub	sp, #16
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d101      	bne.n	8001f76 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e08d      	b.n	8002092 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	4b47      	ldr	r3, [pc, #284]	@ (800209c <HAL_DMA_Init+0x138>)
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d80f      	bhi.n	8001fa2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	461a      	mov	r2, r3
 8001f88:	4b45      	ldr	r3, [pc, #276]	@ (80020a0 <HAL_DMA_Init+0x13c>)
 8001f8a:	4413      	add	r3, r2
 8001f8c:	4a45      	ldr	r2, [pc, #276]	@ (80020a4 <HAL_DMA_Init+0x140>)
 8001f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f92:	091b      	lsrs	r3, r3, #4
 8001f94:	009a      	lsls	r2, r3, #2
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a42      	ldr	r2, [pc, #264]	@ (80020a8 <HAL_DMA_Init+0x144>)
 8001f9e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001fa0:	e00e      	b.n	8001fc0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	4b40      	ldr	r3, [pc, #256]	@ (80020ac <HAL_DMA_Init+0x148>)
 8001faa:	4413      	add	r3, r2
 8001fac:	4a3d      	ldr	r2, [pc, #244]	@ (80020a4 <HAL_DMA_Init+0x140>)
 8001fae:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb2:	091b      	lsrs	r3, r3, #4
 8001fb4:	009a      	lsls	r2, r3, #2
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a3c      	ldr	r2, [pc, #240]	@ (80020b0 <HAL_DMA_Init+0x14c>)
 8001fbe:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2202      	movs	r2, #2
 8001fc4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001fd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001fda:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001fe4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	691b      	ldr	r3, [r3, #16]
 8001fea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ff0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	699b      	ldr	r3, [r3, #24]
 8001ff6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ffc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6a1b      	ldr	r3, [r3, #32]
 8002002:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002004:	68fa      	ldr	r2, [r7, #12]
 8002006:	4313      	orrs	r3, r2
 8002008:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	68fa      	ldr	r2, [r7, #12]
 8002010:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f000 fa80 	bl	8002518 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002020:	d102      	bne.n	8002028 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2200      	movs	r2, #0
 8002026:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	685a      	ldr	r2, [r3, #4]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002030:	b2d2      	uxtb	r2, r2
 8002032:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800203c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d010      	beq.n	8002068 <HAL_DMA_Init+0x104>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	2b04      	cmp	r3, #4
 800204c:	d80c      	bhi.n	8002068 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f000 faa0 	bl	8002594 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	e008      	b.n	800207a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2200      	movs	r2, #0
 800208c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	3710      	adds	r7, #16
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40020407 	.word	0x40020407
 80020a0:	bffdfff8 	.word	0xbffdfff8
 80020a4:	cccccccd 	.word	0xcccccccd
 80020a8:	40020000 	.word	0x40020000
 80020ac:	bffdfbf8 	.word	0xbffdfbf8
 80020b0:	40020400 	.word	0x40020400

080020b4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	607a      	str	r2, [r7, #4]
 80020c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80020c2:	2300      	movs	r3, #0
 80020c4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d101      	bne.n	80020d4 <HAL_DMA_Start_IT+0x20>
 80020d0:	2302      	movs	r3, #2
 80020d2:	e066      	b.n	80021a2 <HAL_DMA_Start_IT+0xee>
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2201      	movs	r2, #1
 80020d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d155      	bne.n	8002194 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2202      	movs	r2, #2
 80020ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2200      	movs	r2, #0
 80020f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f022 0201 	bic.w	r2, r2, #1
 8002104:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	68b9      	ldr	r1, [r7, #8]
 800210c:	68f8      	ldr	r0, [r7, #12]
 800210e:	f000 f9c4 	bl	800249a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002116:	2b00      	cmp	r3, #0
 8002118:	d008      	beq.n	800212c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f042 020e 	orr.w	r2, r2, #14
 8002128:	601a      	str	r2, [r3, #0]
 800212a:	e00f      	b.n	800214c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f022 0204 	bic.w	r2, r2, #4
 800213a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f042 020a 	orr.w	r2, r2, #10
 800214a:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d007      	beq.n	800216a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002164:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002168:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800216e:	2b00      	cmp	r3, #0
 8002170:	d007      	beq.n	8002182 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800217c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002180:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f042 0201 	orr.w	r2, r2, #1
 8002190:	601a      	str	r2, [r3, #0]
 8002192:	e005      	b.n	80021a0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2200      	movs	r2, #0
 8002198:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800219c:	2302      	movs	r3, #2
 800219e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80021a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3718      	adds	r7, #24
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}

080021aa <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80021aa:	b480      	push	{r7}
 80021ac:	b085      	sub	sp, #20
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021b2:	2300      	movs	r3, #0
 80021b4:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b02      	cmp	r3, #2
 80021c0:	d008      	beq.n	80021d4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2204      	movs	r2, #4
 80021c6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	e040      	b.n	8002256 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f022 020e 	bic.w	r2, r2, #14
 80021e2:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021ee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021f2:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f022 0201 	bic.w	r2, r2, #1
 8002202:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002208:	f003 021c 	and.w	r2, r3, #28
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002210:	2101      	movs	r1, #1
 8002212:	fa01 f202 	lsl.w	r2, r1, r2
 8002216:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002220:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002226:	2b00      	cmp	r3, #0
 8002228:	d00c      	beq.n	8002244 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002234:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002238:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002242:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2201      	movs	r2, #1
 8002248:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2200      	movs	r2, #0
 8002250:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002254:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002256:	4618      	mov	r0, r3
 8002258:	3714      	adds	r7, #20
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr

08002262 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002262:	b580      	push	{r7, lr}
 8002264:	b084      	sub	sp, #16
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800226a:	2300      	movs	r3, #0
 800226c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002274:	b2db      	uxtb	r3, r3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d005      	beq.n	8002286 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2204      	movs	r2, #4
 800227e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	73fb      	strb	r3, [r7, #15]
 8002284:	e047      	b.n	8002316 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f022 020e 	bic.w	r2, r2, #14
 8002294:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f022 0201 	bic.w	r2, r2, #1
 80022a4:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022b4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ba:	f003 021c 	and.w	r2, r3, #28
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c2:	2101      	movs	r1, #1
 80022c4:	fa01 f202 	lsl.w	r2, r1, r2
 80022c8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80022d2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d00c      	beq.n	80022f6 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022e6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022ea:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80022f4:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2201      	movs	r2, #1
 80022fa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2200      	movs	r2, #0
 8002302:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800230a:	2b00      	cmp	r3, #0
 800230c:	d003      	beq.n	8002316 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002312:	6878      	ldr	r0, [r7, #4]
 8002314:	4798      	blx	r3
    }
  }
  return status;
 8002316:	7bfb      	ldrb	r3, [r7, #15]
}
 8002318:	4618      	mov	r0, r3
 800231a:	3710      	adds	r7, #16
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800233c:	f003 031c 	and.w	r3, r3, #28
 8002340:	2204      	movs	r2, #4
 8002342:	409a      	lsls	r2, r3
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	4013      	ands	r3, r2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d026      	beq.n	800239a <HAL_DMA_IRQHandler+0x7a>
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	f003 0304 	and.w	r3, r3, #4
 8002352:	2b00      	cmp	r3, #0
 8002354:	d021      	beq.n	800239a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0320 	and.w	r3, r3, #32
 8002360:	2b00      	cmp	r3, #0
 8002362:	d107      	bne.n	8002374 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f022 0204 	bic.w	r2, r2, #4
 8002372:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002378:	f003 021c 	and.w	r2, r3, #28
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002380:	2104      	movs	r1, #4
 8002382:	fa01 f202 	lsl.w	r2, r1, r2
 8002386:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238c:	2b00      	cmp	r3, #0
 800238e:	d071      	beq.n	8002474 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002398:	e06c      	b.n	8002474 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800239e:	f003 031c 	and.w	r3, r3, #28
 80023a2:	2202      	movs	r2, #2
 80023a4:	409a      	lsls	r2, r3
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	4013      	ands	r3, r2
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d02e      	beq.n	800240c <HAL_DMA_IRQHandler+0xec>
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	f003 0302 	and.w	r3, r3, #2
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d029      	beq.n	800240c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0320 	and.w	r3, r3, #32
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d10b      	bne.n	80023de <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f022 020a 	bic.w	r2, r2, #10
 80023d4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2201      	movs	r2, #1
 80023da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023e2:	f003 021c 	and.w	r2, r3, #28
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ea:	2102      	movs	r1, #2
 80023ec:	fa01 f202 	lsl.w	r2, r1, r2
 80023f0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d038      	beq.n	8002474 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800240a:	e033      	b.n	8002474 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002410:	f003 031c 	and.w	r3, r3, #28
 8002414:	2208      	movs	r2, #8
 8002416:	409a      	lsls	r2, r3
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	4013      	ands	r3, r2
 800241c:	2b00      	cmp	r3, #0
 800241e:	d02a      	beq.n	8002476 <HAL_DMA_IRQHandler+0x156>
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	f003 0308 	and.w	r3, r3, #8
 8002426:	2b00      	cmp	r3, #0
 8002428:	d025      	beq.n	8002476 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f022 020e 	bic.w	r2, r2, #14
 8002438:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800243e:	f003 021c 	and.w	r2, r3, #28
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002446:	2101      	movs	r1, #1
 8002448:	fa01 f202 	lsl.w	r2, r1, r2
 800244c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2201      	movs	r2, #1
 8002452:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2201      	movs	r2, #1
 8002458:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002468:	2b00      	cmp	r3, #0
 800246a:	d004      	beq.n	8002476 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002474:	bf00      	nop
 8002476:	bf00      	nop
}
 8002478:	3710      	adds	r7, #16
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}

0800247e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800247e:	b480      	push	{r7}
 8002480:	b083      	sub	sp, #12
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800248c:	b2db      	uxtb	r3, r3
}
 800248e:	4618      	mov	r0, r3
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr

0800249a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800249a:	b480      	push	{r7}
 800249c:	b085      	sub	sp, #20
 800249e:	af00      	add	r7, sp, #0
 80024a0:	60f8      	str	r0, [r7, #12]
 80024a2:	60b9      	str	r1, [r7, #8]
 80024a4:	607a      	str	r2, [r7, #4]
 80024a6:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ac:	68fa      	ldr	r2, [r7, #12]
 80024ae:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80024b0:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d004      	beq.n	80024c4 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024be:	68fa      	ldr	r2, [r7, #12]
 80024c0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80024c2:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c8:	f003 021c 	and.w	r2, r3, #28
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d0:	2101      	movs	r1, #1
 80024d2:	fa01 f202 	lsl.w	r2, r1, r2
 80024d6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	683a      	ldr	r2, [r7, #0]
 80024de:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	2b10      	cmp	r3, #16
 80024e6:	d108      	bne.n	80024fa <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	68ba      	ldr	r2, [r7, #8]
 80024f6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80024f8:	e007      	b.n	800250a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	68ba      	ldr	r2, [r7, #8]
 8002500:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	687a      	ldr	r2, [r7, #4]
 8002508:	60da      	str	r2, [r3, #12]
}
 800250a:	bf00      	nop
 800250c:	3714      	adds	r7, #20
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
	...

08002518 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002518:	b480      	push	{r7}
 800251a:	b085      	sub	sp, #20
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	461a      	mov	r2, r3
 8002526:	4b17      	ldr	r3, [pc, #92]	@ (8002584 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002528:	429a      	cmp	r2, r3
 800252a:	d80a      	bhi.n	8002542 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002530:	089b      	lsrs	r3, r3, #2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002538:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	6493      	str	r3, [r2, #72]	@ 0x48
 8002540:	e007      	b.n	8002552 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002546:	089b      	lsrs	r3, r3, #2
 8002548:	009a      	lsls	r2, r3, #2
 800254a:	4b0f      	ldr	r3, [pc, #60]	@ (8002588 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800254c:	4413      	add	r3, r2
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	b2db      	uxtb	r3, r3
 8002558:	3b08      	subs	r3, #8
 800255a:	4a0c      	ldr	r2, [pc, #48]	@ (800258c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800255c:	fba2 2303 	umull	r2, r3, r2, r3
 8002560:	091b      	lsrs	r3, r3, #4
 8002562:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	4a0a      	ldr	r2, [pc, #40]	@ (8002590 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002568:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f003 031f 	and.w	r3, r3, #31
 8002570:	2201      	movs	r2, #1
 8002572:	409a      	lsls	r2, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002578:	bf00      	nop
 800257a:	3714      	adds	r7, #20
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	40020407 	.word	0x40020407
 8002588:	4002081c 	.word	0x4002081c
 800258c:	cccccccd 	.word	0xcccccccd
 8002590:	40020880 	.word	0x40020880

08002594 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002594:	b480      	push	{r7}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80025a4:	68fa      	ldr	r2, [r7, #12]
 80025a6:	4b0b      	ldr	r3, [pc, #44]	@ (80025d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80025a8:	4413      	add	r3, r2
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	461a      	mov	r2, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a08      	ldr	r2, [pc, #32]	@ (80025d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80025b6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	3b01      	subs	r3, #1
 80025bc:	f003 0303 	and.w	r3, r3, #3
 80025c0:	2201      	movs	r2, #1
 80025c2:	409a      	lsls	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80025c8:	bf00      	nop
 80025ca:	3714      	adds	r7, #20
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	1000823f 	.word	0x1000823f
 80025d8:	40020940 	.word	0x40020940

080025dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025dc:	b480      	push	{r7}
 80025de:	b087      	sub	sp, #28
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025e6:	2300      	movs	r3, #0
 80025e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025ea:	e166      	b.n	80028ba <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	2101      	movs	r1, #1
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	fa01 f303 	lsl.w	r3, r1, r3
 80025f8:	4013      	ands	r3, r2
 80025fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	f000 8158 	beq.w	80028b4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f003 0303 	and.w	r3, r3, #3
 800260c:	2b01      	cmp	r3, #1
 800260e:	d005      	beq.n	800261c <HAL_GPIO_Init+0x40>
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f003 0303 	and.w	r3, r3, #3
 8002618:	2b02      	cmp	r3, #2
 800261a:	d130      	bne.n	800267e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	2203      	movs	r2, #3
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	43db      	mvns	r3, r3
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	4013      	ands	r3, r2
 8002632:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	68da      	ldr	r2, [r3, #12]
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	005b      	lsls	r3, r3, #1
 800263c:	fa02 f303 	lsl.w	r3, r2, r3
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	4313      	orrs	r3, r2
 8002644:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	693a      	ldr	r2, [r7, #16]
 800264a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002652:	2201      	movs	r2, #1
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	fa02 f303 	lsl.w	r3, r2, r3
 800265a:	43db      	mvns	r3, r3
 800265c:	693a      	ldr	r2, [r7, #16]
 800265e:	4013      	ands	r3, r2
 8002660:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	091b      	lsrs	r3, r3, #4
 8002668:	f003 0201 	and.w	r2, r3, #1
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	fa02 f303 	lsl.w	r3, r2, r3
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	4313      	orrs	r3, r2
 8002676:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	f003 0303 	and.w	r3, r3, #3
 8002686:	2b03      	cmp	r3, #3
 8002688:	d017      	beq.n	80026ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	68db      	ldr	r3, [r3, #12]
 800268e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	2203      	movs	r2, #3
 8002696:	fa02 f303 	lsl.w	r3, r2, r3
 800269a:	43db      	mvns	r3, r3
 800269c:	693a      	ldr	r2, [r7, #16]
 800269e:	4013      	ands	r3, r2
 80026a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	689a      	ldr	r2, [r3, #8]
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	005b      	lsls	r3, r3, #1
 80026aa:	fa02 f303 	lsl.w	r3, r2, r3
 80026ae:	693a      	ldr	r2, [r7, #16]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f003 0303 	and.w	r3, r3, #3
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d123      	bne.n	800270e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	08da      	lsrs	r2, r3, #3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	3208      	adds	r2, #8
 80026ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	f003 0307 	and.w	r3, r3, #7
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	220f      	movs	r2, #15
 80026de:	fa02 f303 	lsl.w	r3, r2, r3
 80026e2:	43db      	mvns	r3, r3
 80026e4:	693a      	ldr	r2, [r7, #16]
 80026e6:	4013      	ands	r3, r2
 80026e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	691a      	ldr	r2, [r3, #16]
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	f003 0307 	and.w	r3, r3, #7
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	08da      	lsrs	r2, r3, #3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	3208      	adds	r2, #8
 8002708:	6939      	ldr	r1, [r7, #16]
 800270a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	005b      	lsls	r3, r3, #1
 8002718:	2203      	movs	r2, #3
 800271a:	fa02 f303 	lsl.w	r3, r2, r3
 800271e:	43db      	mvns	r3, r3
 8002720:	693a      	ldr	r2, [r7, #16]
 8002722:	4013      	ands	r3, r2
 8002724:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	f003 0203 	and.w	r2, r3, #3
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	fa02 f303 	lsl.w	r3, r2, r3
 8002736:	693a      	ldr	r2, [r7, #16]
 8002738:	4313      	orrs	r3, r2
 800273a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800274a:	2b00      	cmp	r3, #0
 800274c:	f000 80b2 	beq.w	80028b4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002750:	4b61      	ldr	r3, [pc, #388]	@ (80028d8 <HAL_GPIO_Init+0x2fc>)
 8002752:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002754:	4a60      	ldr	r2, [pc, #384]	@ (80028d8 <HAL_GPIO_Init+0x2fc>)
 8002756:	f043 0301 	orr.w	r3, r3, #1
 800275a:	6613      	str	r3, [r2, #96]	@ 0x60
 800275c:	4b5e      	ldr	r3, [pc, #376]	@ (80028d8 <HAL_GPIO_Init+0x2fc>)
 800275e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002760:	f003 0301 	and.w	r3, r3, #1
 8002764:	60bb      	str	r3, [r7, #8]
 8002766:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002768:	4a5c      	ldr	r2, [pc, #368]	@ (80028dc <HAL_GPIO_Init+0x300>)
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	089b      	lsrs	r3, r3, #2
 800276e:	3302      	adds	r3, #2
 8002770:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002774:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	f003 0303 	and.w	r3, r3, #3
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	220f      	movs	r2, #15
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	43db      	mvns	r3, r3
 8002786:	693a      	ldr	r2, [r7, #16]
 8002788:	4013      	ands	r3, r2
 800278a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002792:	d02b      	beq.n	80027ec <HAL_GPIO_Init+0x210>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	4a52      	ldr	r2, [pc, #328]	@ (80028e0 <HAL_GPIO_Init+0x304>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d025      	beq.n	80027e8 <HAL_GPIO_Init+0x20c>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4a51      	ldr	r2, [pc, #324]	@ (80028e4 <HAL_GPIO_Init+0x308>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d01f      	beq.n	80027e4 <HAL_GPIO_Init+0x208>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	4a50      	ldr	r2, [pc, #320]	@ (80028e8 <HAL_GPIO_Init+0x30c>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d019      	beq.n	80027e0 <HAL_GPIO_Init+0x204>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	4a4f      	ldr	r2, [pc, #316]	@ (80028ec <HAL_GPIO_Init+0x310>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d013      	beq.n	80027dc <HAL_GPIO_Init+0x200>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	4a4e      	ldr	r2, [pc, #312]	@ (80028f0 <HAL_GPIO_Init+0x314>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d00d      	beq.n	80027d8 <HAL_GPIO_Init+0x1fc>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	4a4d      	ldr	r2, [pc, #308]	@ (80028f4 <HAL_GPIO_Init+0x318>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d007      	beq.n	80027d4 <HAL_GPIO_Init+0x1f8>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	4a4c      	ldr	r2, [pc, #304]	@ (80028f8 <HAL_GPIO_Init+0x31c>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d101      	bne.n	80027d0 <HAL_GPIO_Init+0x1f4>
 80027cc:	2307      	movs	r3, #7
 80027ce:	e00e      	b.n	80027ee <HAL_GPIO_Init+0x212>
 80027d0:	2308      	movs	r3, #8
 80027d2:	e00c      	b.n	80027ee <HAL_GPIO_Init+0x212>
 80027d4:	2306      	movs	r3, #6
 80027d6:	e00a      	b.n	80027ee <HAL_GPIO_Init+0x212>
 80027d8:	2305      	movs	r3, #5
 80027da:	e008      	b.n	80027ee <HAL_GPIO_Init+0x212>
 80027dc:	2304      	movs	r3, #4
 80027de:	e006      	b.n	80027ee <HAL_GPIO_Init+0x212>
 80027e0:	2303      	movs	r3, #3
 80027e2:	e004      	b.n	80027ee <HAL_GPIO_Init+0x212>
 80027e4:	2302      	movs	r3, #2
 80027e6:	e002      	b.n	80027ee <HAL_GPIO_Init+0x212>
 80027e8:	2301      	movs	r3, #1
 80027ea:	e000      	b.n	80027ee <HAL_GPIO_Init+0x212>
 80027ec:	2300      	movs	r3, #0
 80027ee:	697a      	ldr	r2, [r7, #20]
 80027f0:	f002 0203 	and.w	r2, r2, #3
 80027f4:	0092      	lsls	r2, r2, #2
 80027f6:	4093      	lsls	r3, r2
 80027f8:	693a      	ldr	r2, [r7, #16]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80027fe:	4937      	ldr	r1, [pc, #220]	@ (80028dc <HAL_GPIO_Init+0x300>)
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	089b      	lsrs	r3, r3, #2
 8002804:	3302      	adds	r3, #2
 8002806:	693a      	ldr	r2, [r7, #16]
 8002808:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800280c:	4b3b      	ldr	r3, [pc, #236]	@ (80028fc <HAL_GPIO_Init+0x320>)
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	43db      	mvns	r3, r3
 8002816:	693a      	ldr	r2, [r7, #16]
 8002818:	4013      	ands	r3, r2
 800281a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002824:	2b00      	cmp	r3, #0
 8002826:	d003      	beq.n	8002830 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002828:	693a      	ldr	r2, [r7, #16]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	4313      	orrs	r3, r2
 800282e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002830:	4a32      	ldr	r2, [pc, #200]	@ (80028fc <HAL_GPIO_Init+0x320>)
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002836:	4b31      	ldr	r3, [pc, #196]	@ (80028fc <HAL_GPIO_Init+0x320>)
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	43db      	mvns	r3, r3
 8002840:	693a      	ldr	r2, [r7, #16]
 8002842:	4013      	ands	r3, r2
 8002844:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d003      	beq.n	800285a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	4313      	orrs	r3, r2
 8002858:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800285a:	4a28      	ldr	r2, [pc, #160]	@ (80028fc <HAL_GPIO_Init+0x320>)
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002860:	4b26      	ldr	r3, [pc, #152]	@ (80028fc <HAL_GPIO_Init+0x320>)
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	43db      	mvns	r3, r3
 800286a:	693a      	ldr	r2, [r7, #16]
 800286c:	4013      	ands	r3, r2
 800286e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002878:	2b00      	cmp	r3, #0
 800287a:	d003      	beq.n	8002884 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800287c:	693a      	ldr	r2, [r7, #16]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	4313      	orrs	r3, r2
 8002882:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002884:	4a1d      	ldr	r2, [pc, #116]	@ (80028fc <HAL_GPIO_Init+0x320>)
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800288a:	4b1c      	ldr	r3, [pc, #112]	@ (80028fc <HAL_GPIO_Init+0x320>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	43db      	mvns	r3, r3
 8002894:	693a      	ldr	r2, [r7, #16]
 8002896:	4013      	ands	r3, r2
 8002898:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d003      	beq.n	80028ae <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80028ae:	4a13      	ldr	r2, [pc, #76]	@ (80028fc <HAL_GPIO_Init+0x320>)
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	3301      	adds	r3, #1
 80028b8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	fa22 f303 	lsr.w	r3, r2, r3
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	f47f ae91 	bne.w	80025ec <HAL_GPIO_Init+0x10>
  }
}
 80028ca:	bf00      	nop
 80028cc:	bf00      	nop
 80028ce:	371c      	adds	r7, #28
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr
 80028d8:	40021000 	.word	0x40021000
 80028dc:	40010000 	.word	0x40010000
 80028e0:	48000400 	.word	0x48000400
 80028e4:	48000800 	.word	0x48000800
 80028e8:	48000c00 	.word	0x48000c00
 80028ec:	48001000 	.word	0x48001000
 80028f0:	48001400 	.word	0x48001400
 80028f4:	48001800 	.word	0x48001800
 80028f8:	48001c00 	.word	0x48001c00
 80028fc:	40010400 	.word	0x40010400

08002900 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	460b      	mov	r3, r1
 800290a:	807b      	strh	r3, [r7, #2]
 800290c:	4613      	mov	r3, r2
 800290e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002910:	787b      	ldrb	r3, [r7, #1]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d003      	beq.n	800291e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002916:	887a      	ldrh	r2, [r7, #2]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800291c:	e002      	b.n	8002924 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800291e:	887a      	ldrh	r2, [r7, #2]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	4603      	mov	r3, r0
 8002938:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800293a:	4b08      	ldr	r3, [pc, #32]	@ (800295c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800293c:	695a      	ldr	r2, [r3, #20]
 800293e:	88fb      	ldrh	r3, [r7, #6]
 8002940:	4013      	ands	r3, r2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d006      	beq.n	8002954 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002946:	4a05      	ldr	r2, [pc, #20]	@ (800295c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002948:	88fb      	ldrh	r3, [r7, #6]
 800294a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800294c:	88fb      	ldrh	r3, [r7, #6]
 800294e:	4618      	mov	r0, r3
 8002950:	f7ff f8d8 	bl	8001b04 <HAL_GPIO_EXTI_Callback>
  }
}
 8002954:	bf00      	nop
 8002956:	3708      	adds	r7, #8
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	40010400 	.word	0x40010400

08002960 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d101      	bne.n	8002972 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e08d      	b.n	8002a8e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002978:	b2db      	uxtb	r3, r3
 800297a:	2b00      	cmp	r3, #0
 800297c:	d106      	bne.n	800298c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f7fe fe10 	bl	80015ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2224      	movs	r2, #36	@ 0x24
 8002990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f022 0201 	bic.w	r2, r2, #1
 80029a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80029b0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	689a      	ldr	r2, [r3, #8]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80029c0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d107      	bne.n	80029da <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	689a      	ldr	r2, [r3, #8]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80029d6:	609a      	str	r2, [r3, #8]
 80029d8:	e006      	b.n	80029e8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	689a      	ldr	r2, [r3, #8]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80029e6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d108      	bne.n	8002a02 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	685a      	ldr	r2, [r3, #4]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80029fe:	605a      	str	r2, [r3, #4]
 8002a00:	e007      	b.n	8002a12 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	685a      	ldr	r2, [r3, #4]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a10:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	6812      	ldr	r2, [r2, #0]
 8002a1c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a24:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	68da      	ldr	r2, [r3, #12]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a34:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	691a      	ldr	r2, [r3, #16]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	695b      	ldr	r3, [r3, #20]
 8002a3e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	699b      	ldr	r3, [r3, #24]
 8002a46:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	69d9      	ldr	r1, [r3, #28]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6a1a      	ldr	r2, [r3, #32]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f042 0201 	orr.w	r2, r2, #1
 8002a6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2220      	movs	r2, #32
 8002a7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3708      	adds	r7, #8
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
	...

08002a98 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b08a      	sub	sp, #40	@ 0x28
 8002a9c:	af02      	add	r7, sp, #8
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	607a      	str	r2, [r7, #4]
 8002aa2:	461a      	mov	r2, r3
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	817b      	strh	r3, [r7, #10]
 8002aa8:	4613      	mov	r3, r2
 8002aaa:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8002aac:	2300      	movs	r3, #0
 8002aae:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	2b20      	cmp	r3, #32
 8002aba:	f040 80ef 	bne.w	8002c9c <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ac8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002acc:	d101      	bne.n	8002ad2 <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8002ace:	2302      	movs	r3, #2
 8002ad0:	e0e5      	b.n	8002c9e <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d101      	bne.n	8002ae0 <HAL_I2C_Master_Transmit_DMA+0x48>
 8002adc:	2302      	movs	r3, #2
 8002ade:	e0de      	b.n	8002c9e <HAL_I2C_Master_Transmit_DMA+0x206>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2221      	movs	r2, #33	@ 0x21
 8002aec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2210      	movs	r2, #16
 8002af4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2200      	movs	r2, #0
 8002afc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	893a      	ldrh	r2, [r7, #8]
 8002b08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	4a66      	ldr	r2, [pc, #408]	@ (8002ca8 <HAL_I2C_Master_Transmit_DMA+0x210>)
 8002b0e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	4a66      	ldr	r2, [pc, #408]	@ (8002cac <HAL_I2C_Master_Transmit_DMA+0x214>)
 8002b14:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	2bff      	cmp	r3, #255	@ 0xff
 8002b1e:	d906      	bls.n	8002b2e <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	22ff      	movs	r2, #255	@ 0xff
 8002b24:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002b26:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b2a:	61fb      	str	r3, [r7, #28]
 8002b2c:	e007      	b.n	8002b3e <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b32:	b29a      	uxth	r2, r3
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002b38:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b3c:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d01a      	beq.n	8002b7c <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4a:	781a      	ldrb	r2, [r3, #0]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b56:	1c5a      	adds	r2, r3, #1
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b60:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	3b01      	subs	r3, #1
 8002b6a:	b29a      	uxth	r2, r3
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b74:	3b01      	subs	r3, #1
 8002b76:	b29a      	uxth	r2, r3
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d074      	beq.n	8002c6e <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d022      	beq.n	8002bd2 <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b90:	4a47      	ldr	r2, [pc, #284]	@ (8002cb0 <HAL_I2C_Master_Transmit_DMA+0x218>)
 8002b92:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b98:	4a46      	ldr	r2, [pc, #280]	@ (8002cb4 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8002b9a:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ba8:	2200      	movs	r2, #0
 8002baa:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb4:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8002bbc:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8002bc2:	f7ff fa77 	bl	80020b4 <HAL_DMA_Start_IT>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002bca:	7dfb      	ldrb	r3, [r7, #23]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d13a      	bne.n	8002c46 <HAL_I2C_Master_Transmit_DMA+0x1ae>
 8002bd0:	e013      	b.n	8002bfa <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2220      	movs	r2, #32
 8002bd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002be6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e051      	b.n	8002c9e <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	3301      	adds	r3, #1
 8002c02:	b2da      	uxtb	r2, r3
 8002c04:	8979      	ldrh	r1, [r7, #10]
 8002c06:	4b2c      	ldr	r3, [pc, #176]	@ (8002cb8 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8002c08:	9300      	str	r3, [sp, #0]
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	68f8      	ldr	r0, [r7, #12]
 8002c0e:	f001 fec9 	bl	80049a4 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c16:	b29a      	uxth	r2, r3
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	b29a      	uxth	r2, r3
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2200      	movs	r2, #0
 8002c28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8002c2c:	2110      	movs	r1, #16
 8002c2e:	68f8      	ldr	r0, [r7, #12]
 8002c30:	f001 feea 	bl	8004a08 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c42:	601a      	str	r2, [r3, #0]
 8002c44:	e028      	b.n	8002c98 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2220      	movs	r2, #32
 8002c4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c5a:	f043 0210 	orr.w	r2, r3, #16
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e017      	b.n	8002c9e <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	4a12      	ldr	r2, [pc, #72]	@ (8002cbc <HAL_I2C_Master_Transmit_DMA+0x224>)
 8002c72:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	b2da      	uxtb	r2, r3
 8002c78:	8979      	ldrh	r1, [r7, #10]
 8002c7a:	4b0f      	ldr	r3, [pc, #60]	@ (8002cb8 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8002c7c:	9300      	str	r3, [sp, #0]
 8002c7e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c82:	68f8      	ldr	r0, [r7, #12]
 8002c84:	f001 fe8e 	bl	80049a4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002c90:	2101      	movs	r1, #1
 8002c92:	68f8      	ldr	r0, [r7, #12]
 8002c94:	f001 feb8 	bl	8004a08 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	e000      	b.n	8002c9e <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 8002c9c:	2302      	movs	r3, #2
  }
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3720      	adds	r7, #32
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	ffff0000 	.word	0xffff0000
 8002cac:	080037c9 	.word	0x080037c9
 8002cb0:	080047f3 	.word	0x080047f3
 8002cb4:	0800493b 	.word	0x0800493b
 8002cb8:	80002000 	.word	0x80002000
 8002cbc:	0800333d 	.word	0x0800333d

08002cc0 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b088      	sub	sp, #32
 8002cc4:	af02      	add	r7, sp, #8
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	607a      	str	r2, [r7, #4]
 8002cca:	461a      	mov	r2, r3
 8002ccc:	460b      	mov	r3, r1
 8002cce:	817b      	strh	r3, [r7, #10]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	2b20      	cmp	r3, #32
 8002cde:	f040 80cd 	bne.w	8002e7c <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	699b      	ldr	r3, [r3, #24]
 8002ce8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cf0:	d101      	bne.n	8002cf6 <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	e0c3      	b.n	8002e7e <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d101      	bne.n	8002d04 <HAL_I2C_Master_Receive_DMA+0x44>
 8002d00:	2302      	movs	r3, #2
 8002d02:	e0bc      	b.n	8002e7e <HAL_I2C_Master_Receive_DMA+0x1be>
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2201      	movs	r2, #1
 8002d08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2222      	movs	r2, #34	@ 0x22
 8002d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2210      	movs	r2, #16
 8002d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	893a      	ldrh	r2, [r7, #8]
 8002d2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	4a55      	ldr	r2, [pc, #340]	@ (8002e88 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 8002d32:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	4a55      	ldr	r2, [pc, #340]	@ (8002e8c <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8002d38:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	2bff      	cmp	r3, #255	@ 0xff
 8002d42:	d906      	bls.n	8002d52 <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = 1U;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2201      	movs	r2, #1
 8002d48:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002d4a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d4e:	617b      	str	r3, [r7, #20]
 8002d50:	e007      	b.n	8002d62 <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d56:	b29a      	uxth	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002d5c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d60:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d070      	beq.n	8002e4c <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d020      	beq.n	8002db4 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d76:	4a46      	ldr	r2, [pc, #280]	@ (8002e90 <HAL_I2C_Master_Receive_DMA+0x1d0>)
 8002d78:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d7e:	4a45      	ldr	r2, [pc, #276]	@ (8002e94 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 8002d80:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d86:	2200      	movs	r2, #0
 8002d88:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d8e:	2200      	movs	r2, #0
 8002d90:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	3324      	adds	r3, #36	@ 0x24
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8002da4:	f7ff f986 	bl	80020b4 <HAL_DMA_Start_IT>
 8002da8:	4603      	mov	r3, r0
 8002daa:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002dac:	7cfb      	ldrb	r3, [r7, #19]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d138      	bne.n	8002e24 <HAL_I2C_Master_Receive_DMA+0x164>
 8002db2:	e013      	b.n	8002ddc <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2220      	movs	r2, #32
 8002db8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e050      	b.n	8002e7e <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002de0:	b2da      	uxtb	r2, r3
 8002de2:	8979      	ldrh	r1, [r7, #10]
 8002de4:	4b2c      	ldr	r3, [pc, #176]	@ (8002e98 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8002de6:	9300      	str	r3, [sp, #0]
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	68f8      	ldr	r0, [r7, #12]
 8002dec:	f001 fdda 	bl	80049a4 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002df4:	b29a      	uxth	r2, r3
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dfa:	1ad3      	subs	r3, r2, r3
 8002dfc:	b29a      	uxth	r2, r3
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2200      	movs	r2, #0
 8002e06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8002e0a:	2110      	movs	r1, #16
 8002e0c:	68f8      	ldr	r0, [r7, #12]
 8002e0e:	f001 fdfb 	bl	8004a08 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	e029      	b.n	8002e78 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2220      	movs	r2, #32
 8002e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e38:	f043 0210 	orr.w	r2, r3, #16
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2200      	movs	r2, #0
 8002e44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e018      	b.n	8002e7e <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	4a13      	ldr	r2, [pc, #76]	@ (8002e9c <HAL_I2C_Master_Receive_DMA+0x1dc>)
 8002e50:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e56:	b2da      	uxtb	r2, r3
 8002e58:	8979      	ldrh	r1, [r7, #10]
 8002e5a:	4b0f      	ldr	r3, [pc, #60]	@ (8002e98 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8002e5c:	9300      	str	r3, [sp, #0]
 8002e5e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e62:	68f8      	ldr	r0, [r7, #12]
 8002e64:	f001 fd9e 	bl	80049a4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002e70:	2102      	movs	r1, #2
 8002e72:	68f8      	ldr	r0, [r7, #12]
 8002e74:	f001 fdc8 	bl	8004a08 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	e000      	b.n	8002e7e <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8002e7c:	2302      	movs	r3, #2
  }
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3718      	adds	r7, #24
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	ffff0000 	.word	0xffff0000
 8002e8c:	080037c9 	.word	0x080037c9
 8002e90:	08004889 	.word	0x08004889
 8002e94:	0800493b 	.word	0x0800493b
 8002e98:	80002400 	.word	0x80002400
 8002e9c:	0800333d 	.word	0x0800333d

08002ea0 <HAL_I2C_Mem_Write_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                        uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b088      	sub	sp, #32
 8002ea4:	af02      	add	r7, sp, #8
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	4608      	mov	r0, r1
 8002eaa:	4611      	mov	r1, r2
 8002eac:	461a      	mov	r2, r3
 8002eae:	4603      	mov	r3, r0
 8002eb0:	817b      	strh	r3, [r7, #10]
 8002eb2:	460b      	mov	r3, r1
 8002eb4:	813b      	strh	r3, [r7, #8]
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b20      	cmp	r3, #32
 8002ec4:	f040 80c3 	bne.w	800304e <HAL_I2C_Mem_Write_DMA+0x1ae>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ec8:	6a3b      	ldr	r3, [r7, #32]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d002      	beq.n	8002ed4 <HAL_I2C_Mem_Write_DMA+0x34>
 8002ece:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d105      	bne.n	8002ee0 <HAL_I2C_Mem_Write_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002eda:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e0b7      	b.n	8003050 <HAL_I2C_Mem_Write_DMA+0x1b0>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	699b      	ldr	r3, [r3, #24]
 8002ee6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002eea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002eee:	d101      	bne.n	8002ef4 <HAL_I2C_Mem_Write_DMA+0x54>
    {
      return HAL_BUSY;
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	e0ad      	b.n	8003050 <HAL_I2C_Mem_Write_DMA+0x1b0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d101      	bne.n	8002f02 <HAL_I2C_Mem_Write_DMA+0x62>
 8002efe:	2302      	movs	r3, #2
 8002f00:	e0a6      	b.n	8003050 <HAL_I2C_Mem_Write_DMA+0x1b0>
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2201      	movs	r2, #1
 8002f06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2221      	movs	r2, #33	@ 0x21
 8002f0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2240      	movs	r2, #64	@ 0x40
 8002f16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	6a3a      	ldr	r2, [r7, #32]
 8002f24:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002f2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	4a4a      	ldr	r2, [pc, #296]	@ (8003058 <HAL_I2C_Mem_Write_DMA+0x1b8>)
 8002f30:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	4a49      	ldr	r2, [pc, #292]	@ (800305c <HAL_I2C_Mem_Write_DMA+0x1bc>)
 8002f36:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8002f38:	897a      	ldrh	r2, [r7, #10]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f42:	b29b      	uxth	r3, r3
 8002f44:	2bff      	cmp	r3, #255	@ 0xff
 8002f46:	d903      	bls.n	8002f50 <HAL_I2C_Mem_Write_DMA+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	22ff      	movs	r2, #255	@ 0xff
 8002f4c:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002f4e:	e004      	b.n	8002f5a <HAL_I2C_Mem_Write_DMA+0xba>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f54:	b29a      	uxth	r2, r3
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f5a:	88fb      	ldrh	r3, [r7, #6]
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d109      	bne.n	8002f74 <HAL_I2C_Mem_Write_DMA+0xd4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f60:	893b      	ldrh	r3, [r7, #8]
 8002f62:	b2da      	uxtb	r2, r3
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f70:	651a      	str	r2, [r3, #80]	@ 0x50
 8002f72:	e00b      	b.n	8002f8c <HAL_I2C_Mem_Write_DMA+0xec>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002f74:	893b      	ldrh	r3, [r7, #8]
 8002f76:	0a1b      	lsrs	r3, r3, #8
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	b2da      	uxtb	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8002f82:	893b      	ldrh	r3, [r7, #8]
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	461a      	mov	r2, r3
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmatx != NULL)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d020      	beq.n	8002fd6 <HAL_I2C_Mem_Write_DMA+0x136>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f98:	4a31      	ldr	r2, [pc, #196]	@ (8003060 <HAL_I2C_Mem_Write_DMA+0x1c0>)
 8002f9a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fa0:	4a30      	ldr	r2, [pc, #192]	@ (8003064 <HAL_I2C_Mem_Write_DMA+0x1c4>)
 8002fa2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fa8:	2200      	movs	r2, #0
 8002faa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->hdmatx->XferAbortCallback = NULL;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002fb8:	6a39      	ldr	r1, [r7, #32]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	3328      	adds	r3, #40	@ 0x28
 8002fc0:	461a      	mov	r2, r3
                                       hi2c->XferSize);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8002fc6:	f7ff f875 	bl	80020b4 <HAL_DMA_Start_IT>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8002fce:	7dfb      	ldrb	r3, [r7, #23]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d128      	bne.n	8003026 <HAL_I2C_Mem_Write_DMA+0x186>
 8002fd4:	e013      	b.n	8002ffe <HAL_I2C_Mem_Write_DMA+0x15e>
      hi2c->State     = HAL_I2C_STATE_READY;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2220      	movs	r2, #32
 8002fda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fea:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e028      	b.n	8003050 <HAL_I2C_Mem_Write_DMA+0x1b0>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002ffe:	88fb      	ldrh	r3, [r7, #6]
 8003000:	b2da      	uxtb	r2, r3
 8003002:	8979      	ldrh	r1, [r7, #10]
 8003004:	4b18      	ldr	r3, [pc, #96]	@ (8003068 <HAL_I2C_Mem_Write_DMA+0x1c8>)
 8003006:	9300      	str	r3, [sp, #0]
 8003008:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800300c:	68f8      	ldr	r0, [r7, #12]
 800300e:	f001 fcc9 	bl	80049a4 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2200      	movs	r2, #0
 8003016:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800301a:	2101      	movs	r1, #1
 800301c:	68f8      	ldr	r0, [r7, #12]
 800301e:	f001 fcf3 	bl	8004a08 <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 8003022:	2300      	movs	r3, #0
 8003024:	e014      	b.n	8003050 <HAL_I2C_Mem_Write_DMA+0x1b0>
      hi2c->State     = HAL_I2C_STATE_READY;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2220      	movs	r2, #32
 800302a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800303a:	f043 0210 	orr.w	r2, r3, #16
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2200      	movs	r2, #0
 8003046:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e000      	b.n	8003050 <HAL_I2C_Mem_Write_DMA+0x1b0>
  }
  else
  {
    return HAL_BUSY;
 800304e:	2302      	movs	r3, #2
  }
}
 8003050:	4618      	mov	r0, r3
 8003052:	3718      	adds	r7, #24
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	ffff0000 	.word	0xffff0000
 800305c:	080039cd 	.word	0x080039cd
 8003060:	080047f3 	.word	0x080047f3
 8003064:	0800493b 	.word	0x0800493b
 8003068:	80002000 	.word	0x80002000

0800306c <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b088      	sub	sp, #32
 8003070:	af02      	add	r7, sp, #8
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	4608      	mov	r0, r1
 8003076:	4611      	mov	r1, r2
 8003078:	461a      	mov	r2, r3
 800307a:	4603      	mov	r3, r0
 800307c:	817b      	strh	r3, [r7, #10]
 800307e:	460b      	mov	r3, r1
 8003080:	813b      	strh	r3, [r7, #8]
 8003082:	4613      	mov	r3, r2
 8003084:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800308c:	b2db      	uxtb	r3, r3
 800308e:	2b20      	cmp	r3, #32
 8003090:	f040 80c2 	bne.w	8003218 <HAL_I2C_Mem_Read_DMA+0x1ac>
  {
    if ((pData == NULL) || (Size == 0U))
 8003094:	6a3b      	ldr	r3, [r7, #32]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d002      	beq.n	80030a0 <HAL_I2C_Mem_Read_DMA+0x34>
 800309a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800309c:	2b00      	cmp	r3, #0
 800309e:	d105      	bne.n	80030ac <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030a6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e0b6      	b.n	800321a <HAL_I2C_Mem_Read_DMA+0x1ae>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030ba:	d101      	bne.n	80030c0 <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 80030bc:	2302      	movs	r3, #2
 80030be:	e0ac      	b.n	800321a <HAL_I2C_Mem_Read_DMA+0x1ae>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d101      	bne.n	80030ce <HAL_I2C_Mem_Read_DMA+0x62>
 80030ca:	2302      	movs	r3, #2
 80030cc:	e0a5      	b.n	800321a <HAL_I2C_Mem_Read_DMA+0x1ae>
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2222      	movs	r2, #34	@ 0x22
 80030da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2240      	movs	r2, #64	@ 0x40
 80030e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6a3a      	ldr	r2, [r7, #32]
 80030f0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80030f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	4a4a      	ldr	r2, [pc, #296]	@ (8003224 <HAL_I2C_Mem_Read_DMA+0x1b8>)
 80030fc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	4a49      	ldr	r2, [pc, #292]	@ (8003228 <HAL_I2C_Mem_Read_DMA+0x1bc>)
 8003102:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8003104:	897a      	ldrh	r2, [r7, #10]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800310e:	b29b      	uxth	r3, r3
 8003110:	2bff      	cmp	r3, #255	@ 0xff
 8003112:	d903      	bls.n	800311c <HAL_I2C_Mem_Read_DMA+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	22ff      	movs	r2, #255	@ 0xff
 8003118:	851a      	strh	r2, [r3, #40]	@ 0x28
 800311a:	e004      	b.n	8003126 <HAL_I2C_Mem_Read_DMA+0xba>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003120:	b29a      	uxth	r2, r3
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003126:	88fb      	ldrh	r3, [r7, #6]
 8003128:	2b01      	cmp	r3, #1
 800312a:	d109      	bne.n	8003140 <HAL_I2C_Mem_Read_DMA+0xd4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800312c:	893b      	ldrh	r3, [r7, #8]
 800312e:	b2da      	uxtb	r2, r3
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	f04f 32ff 	mov.w	r2, #4294967295
 800313c:	651a      	str	r2, [r3, #80]	@ 0x50
 800313e:	e00b      	b.n	8003158 <HAL_I2C_Mem_Read_DMA+0xec>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003140:	893b      	ldrh	r3, [r7, #8]
 8003142:	0a1b      	lsrs	r3, r3, #8
 8003144:	b29b      	uxth	r3, r3
 8003146:	b2da      	uxtb	r2, r3
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 800314e:	893b      	ldrh	r3, [r7, #8]
 8003150:	b2db      	uxtb	r3, r3
 8003152:	461a      	mov	r2, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmarx != NULL)
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800315c:	2b00      	cmp	r3, #0
 800315e:	d020      	beq.n	80031a2 <HAL_I2C_Mem_Read_DMA+0x136>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003164:	4a31      	ldr	r2, [pc, #196]	@ (800322c <HAL_I2C_Mem_Read_DMA+0x1c0>)
 8003166:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800316c:	4a30      	ldr	r2, [pc, #192]	@ (8003230 <HAL_I2C_Mem_Read_DMA+0x1c4>)
 800316e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003174:	2200      	movs	r2, #0
 8003176:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->hdmarx->XferAbortCallback = NULL;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800317c:	2200      	movs	r2, #0
 800317e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	3324      	adds	r3, #36	@ 0x24
 800318a:	4619      	mov	r1, r3
 800318c:	6a3a      	ldr	r2, [r7, #32]
                                       hi2c->XferSize);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8003192:	f7fe ff8f 	bl	80020b4 <HAL_DMA_Start_IT>
 8003196:	4603      	mov	r3, r0
 8003198:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800319a:	7dfb      	ldrb	r3, [r7, #23]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d127      	bne.n	80031f0 <HAL_I2C_Mem_Read_DMA+0x184>
 80031a0:	e013      	b.n	80031ca <HAL_I2C_Mem_Read_DMA+0x15e>
      hi2c->State     = HAL_I2C_STATE_READY;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2220      	movs	r2, #32
 80031a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031b6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e027      	b.n	800321a <HAL_I2C_Mem_Read_DMA+0x1ae>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80031ca:	88fb      	ldrh	r3, [r7, #6]
 80031cc:	b2da      	uxtb	r2, r3
 80031ce:	8979      	ldrh	r1, [r7, #10]
 80031d0:	4b18      	ldr	r3, [pc, #96]	@ (8003234 <HAL_I2C_Mem_Read_DMA+0x1c8>)
 80031d2:	9300      	str	r3, [sp, #0]
 80031d4:	2300      	movs	r3, #0
 80031d6:	68f8      	ldr	r0, [r7, #12]
 80031d8:	f001 fbe4 	bl	80049a4 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2200      	movs	r2, #0
 80031e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80031e4:	2101      	movs	r1, #1
 80031e6:	68f8      	ldr	r0, [r7, #12]
 80031e8:	f001 fc0e 	bl	8004a08 <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 80031ec:	2300      	movs	r3, #0
 80031ee:	e014      	b.n	800321a <HAL_I2C_Mem_Read_DMA+0x1ae>
      hi2c->State     = HAL_I2C_STATE_READY;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2220      	movs	r2, #32
 80031f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2200      	movs	r2, #0
 80031fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003204:	f043 0210 	orr.w	r2, r3, #16
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2200      	movs	r2, #0
 8003210:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e000      	b.n	800321a <HAL_I2C_Mem_Read_DMA+0x1ae>
  }
  else
  {
    return HAL_BUSY;
 8003218:	2302      	movs	r3, #2
  }
}
 800321a:	4618      	mov	r0, r3
 800321c:	3718      	adds	r7, #24
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	ffff0000 	.word	0xffff0000
 8003228:	080039cd 	.word	0x080039cd
 800322c:	08004889 	.word	0x08004889
 8003230:	0800493b 	.word	0x0800493b
 8003234:	80002000 	.word	0x80002000

08003238 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	699b      	ldr	r3, [r3, #24]
 8003246:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003254:	2b00      	cmp	r3, #0
 8003256:	d005      	beq.n	8003264 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800325c:	68ba      	ldr	r2, [r7, #8]
 800325e:	68f9      	ldr	r1, [r7, #12]
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	4798      	blx	r3
  }
}
 8003264:	bf00      	nop
 8003266:	3710      	adds	r7, #16
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003274:	bf00      	nop
 8003276:	370c      	adds	r7, #12
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr

08003280 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr

08003294 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800329c:	bf00      	nop
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80032b0:	bf00      	nop
 80032b2:	370c      	adds	r7, #12
 80032b4:	46bd      	mov	sp, r7
 80032b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ba:	4770      	bx	lr

080032bc <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
 80032c4:	460b      	mov	r3, r1
 80032c6:	70fb      	strb	r3, [r7, #3]
 80032c8:	4613      	mov	r3, r2
 80032ca:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80032cc:	bf00      	nop
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80032e0:	bf00      	nop
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr

080032ec <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80032f4:	bf00      	nop
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003308:	bf00      	nop
 800330a:	370c      	adds	r7, #12
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr

08003314 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800331c:	bf00      	nop
 800331e:	370c      	adds	r7, #12
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr

08003328 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003330:	bf00      	nop
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b088      	sub	sp, #32
 8003340:	af02      	add	r7, sp, #8
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003352:	2b01      	cmp	r3, #1
 8003354:	d101      	bne.n	800335a <I2C_Master_ISR_IT+0x1e>
 8003356:	2302      	movs	r3, #2
 8003358:	e12e      	b.n	80035b8 <I2C_Master_ISR_IT+0x27c>
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2201      	movs	r2, #1
 800335e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	091b      	lsrs	r3, r3, #4
 8003366:	f003 0301 	and.w	r3, r3, #1
 800336a:	2b00      	cmp	r3, #0
 800336c:	d013      	beq.n	8003396 <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	091b      	lsrs	r3, r3, #4
 8003372:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003376:	2b00      	cmp	r3, #0
 8003378:	d00d      	beq.n	8003396 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	2210      	movs	r2, #16
 8003380:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003386:	f043 0204 	orr.w	r2, r3, #4
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800338e:	68f8      	ldr	r0, [r7, #12]
 8003390:	f001 fa0b 	bl	80047aa <I2C_Flush_TXDR>
 8003394:	e0fb      	b.n	800358e <I2C_Master_ISR_IT+0x252>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	089b      	lsrs	r3, r3, #2
 800339a:	f003 0301 	and.w	r3, r3, #1
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d023      	beq.n	80033ea <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	089b      	lsrs	r3, r3, #2
 80033a6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d01d      	beq.n	80033ea <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f023 0304 	bic.w	r3, r3, #4
 80033b4:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c0:	b2d2      	uxtb	r2, r2
 80033c2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c8:	1c5a      	adds	r2, r3, #1
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033d2:	3b01      	subs	r3, #1
 80033d4:	b29a      	uxth	r2, r3
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033de:	b29b      	uxth	r3, r3
 80033e0:	3b01      	subs	r3, #1
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80033e8:	e0d1      	b.n	800358e <I2C_Master_ISR_IT+0x252>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	099b      	lsrs	r3, r3, #6
 80033ee:	f003 0301 	and.w	r3, r3, #1
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d12a      	bne.n	800344c <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	085b      	lsrs	r3, r3, #1
 80033fa:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d024      	beq.n	800344c <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	085b      	lsrs	r3, r3, #1
 8003406:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800340a:	2b00      	cmp	r3, #0
 800340c:	d01e      	beq.n	800344c <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003412:	b29b      	uxth	r3, r3
 8003414:	2b00      	cmp	r3, #0
 8003416:	f000 80ba 	beq.w	800358e <I2C_Master_ISR_IT+0x252>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341e:	781a      	ldrb	r2, [r3, #0]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342a:	1c5a      	adds	r2, r3, #1
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003434:	3b01      	subs	r3, #1
 8003436:	b29a      	uxth	r2, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003440:	b29b      	uxth	r3, r3
 8003442:	3b01      	subs	r3, #1
 8003444:	b29a      	uxth	r2, r3
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 800344a:	e0a0      	b.n	800358e <I2C_Master_ISR_IT+0x252>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	09db      	lsrs	r3, r3, #7
 8003450:	f003 0301 	and.w	r3, r3, #1
 8003454:	2b00      	cmp	r3, #0
 8003456:	d06b      	beq.n	8003530 <I2C_Master_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	099b      	lsrs	r3, r3, #6
 800345c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8003460:	2b00      	cmp	r3, #0
 8003462:	d065      	beq.n	8003530 <I2C_Master_ISR_IT+0x1f4>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003468:	b29b      	uxth	r3, r3
 800346a:	2b00      	cmp	r3, #0
 800346c:	d04e      	beq.n	800350c <I2C_Master_ISR_IT+0x1d0>
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003472:	2b00      	cmp	r3, #0
 8003474:	d14a      	bne.n	800350c <I2C_Master_ISR_IT+0x1d0>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	b29b      	uxth	r3, r3
 800347e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003482:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003488:	b29b      	uxth	r3, r3
 800348a:	2bff      	cmp	r3, #255	@ 0xff
 800348c:	d91c      	bls.n	80034c8 <I2C_Master_ISR_IT+0x18c>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	699b      	ldr	r3, [r3, #24]
 8003494:	0c1b      	lsrs	r3, r3, #16
 8003496:	b2db      	uxtb	r3, r3
 8003498:	f003 0301 	and.w	r3, r3, #1
 800349c:	b2db      	uxtb	r3, r3
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d103      	bne.n	80034aa <I2C_Master_ISR_IT+0x16e>
        {
          hi2c->XferSize = 1U;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2201      	movs	r2, #1
 80034a6:	851a      	strh	r2, [r3, #40]	@ 0x28
 80034a8:	e002      	b.n	80034b0 <I2C_Master_ISR_IT+0x174>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	22ff      	movs	r2, #255	@ 0xff
 80034ae:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034b4:	b2da      	uxtb	r2, r3
 80034b6:	8a79      	ldrh	r1, [r7, #18]
 80034b8:	2300      	movs	r3, #0
 80034ba:	9300      	str	r3, [sp, #0]
 80034bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80034c0:	68f8      	ldr	r0, [r7, #12]
 80034c2:	f001 fa6f 	bl	80049a4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034c6:	e032      	b.n	800352e <I2C_Master_ISR_IT+0x1f2>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034cc:	b29a      	uxth	r2, r3
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034d6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80034da:	d00b      	beq.n	80034f4 <I2C_Master_ISR_IT+0x1b8>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034e0:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80034e6:	8a79      	ldrh	r1, [r7, #18]
 80034e8:	2000      	movs	r0, #0
 80034ea:	9000      	str	r0, [sp, #0]
 80034ec:	68f8      	ldr	r0, [r7, #12]
 80034ee:	f001 fa59 	bl	80049a4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034f2:	e01c      	b.n	800352e <I2C_Master_ISR_IT+0x1f2>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034f8:	b2da      	uxtb	r2, r3
 80034fa:	8a79      	ldrh	r1, [r7, #18]
 80034fc:	2300      	movs	r3, #0
 80034fe:	9300      	str	r3, [sp, #0]
 8003500:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003504:	68f8      	ldr	r0, [r7, #12]
 8003506:	f001 fa4d 	bl	80049a4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800350a:	e010      	b.n	800352e <I2C_Master_ISR_IT+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003516:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800351a:	d003      	beq.n	8003524 <I2C_Master_ISR_IT+0x1e8>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800351c:	68f8      	ldr	r0, [r7, #12]
 800351e:	f000 fd08 	bl	8003f32 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003522:	e034      	b.n	800358e <I2C_Master_ISR_IT+0x252>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003524:	2140      	movs	r1, #64	@ 0x40
 8003526:	68f8      	ldr	r0, [r7, #12]
 8003528:	f001 f828 	bl	800457c <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800352c:	e02f      	b.n	800358e <I2C_Master_ISR_IT+0x252>
 800352e:	e02e      	b.n	800358e <I2C_Master_ISR_IT+0x252>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	099b      	lsrs	r3, r3, #6
 8003534:	f003 0301 	and.w	r3, r3, #1
 8003538:	2b00      	cmp	r3, #0
 800353a:	d028      	beq.n	800358e <I2C_Master_ISR_IT+0x252>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	099b      	lsrs	r3, r3, #6
 8003540:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8003544:	2b00      	cmp	r3, #0
 8003546:	d022      	beq.n	800358e <I2C_Master_ISR_IT+0x252>
  {
    if (hi2c->XferCount == 0U)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800354c:	b29b      	uxth	r3, r3
 800354e:	2b00      	cmp	r3, #0
 8003550:	d119      	bne.n	8003586 <I2C_Master_ISR_IT+0x24a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800355c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003560:	d015      	beq.n	800358e <I2C_Master_ISR_IT+0x252>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003566:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800356a:	d108      	bne.n	800357e <I2C_Master_ISR_IT+0x242>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	685a      	ldr	r2, [r3, #4]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800357a:	605a      	str	r2, [r3, #4]
 800357c:	e007      	b.n	800358e <I2C_Master_ISR_IT+0x252>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800357e:	68f8      	ldr	r0, [r7, #12]
 8003580:	f000 fcd7 	bl	8003f32 <I2C_ITMasterSeqCplt>
 8003584:	e003      	b.n	800358e <I2C_Master_ISR_IT+0x252>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003586:	2140      	movs	r1, #64	@ 0x40
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f000 fff7 	bl	800457c <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	095b      	lsrs	r3, r3, #5
 8003592:	f003 0301 	and.w	r3, r3, #1
 8003596:	2b00      	cmp	r3, #0
 8003598:	d009      	beq.n	80035ae <I2C_Master_ISR_IT+0x272>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	095b      	lsrs	r3, r3, #5
 800359e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d003      	beq.n	80035ae <I2C_Master_ISR_IT+0x272>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80035a6:	6979      	ldr	r1, [r7, #20]
 80035a8:	68f8      	ldr	r0, [r7, #12]
 80035aa:	f000 fd5d 	bl	8004068 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80035b6:	2300      	movs	r3, #0
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3718      	adds	r7, #24
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}

080035c0 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035d0:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d101      	bne.n	80035e4 <I2C_Slave_ISR_IT+0x24>
 80035e0:	2302      	movs	r3, #2
 80035e2:	e0ed      	b.n	80037c0 <I2C_Slave_ISR_IT+0x200>
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	095b      	lsrs	r3, r3, #5
 80035f0:	f003 0301 	and.w	r3, r3, #1
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d00a      	beq.n	800360e <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	095b      	lsrs	r3, r3, #5
 80035fc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003600:	2b00      	cmp	r3, #0
 8003602:	d004      	beq.n	800360e <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003604:	6939      	ldr	r1, [r7, #16]
 8003606:	68f8      	ldr	r0, [r7, #12]
 8003608:	f000 fdf8 	bl	80041fc <I2C_ITSlaveCplt>
 800360c:	e0d3      	b.n	80037b6 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	091b      	lsrs	r3, r3, #4
 8003612:	f003 0301 	and.w	r3, r3, #1
 8003616:	2b00      	cmp	r3, #0
 8003618:	d04d      	beq.n	80036b6 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	091b      	lsrs	r3, r3, #4
 800361e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003622:	2b00      	cmp	r3, #0
 8003624:	d047      	beq.n	80036b6 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800362a:	b29b      	uxth	r3, r3
 800362c:	2b00      	cmp	r3, #0
 800362e:	d128      	bne.n	8003682 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2b28      	cmp	r3, #40	@ 0x28
 800363a:	d108      	bne.n	800364e <I2C_Slave_ISR_IT+0x8e>
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003642:	d104      	bne.n	800364e <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003644:	6939      	ldr	r1, [r7, #16]
 8003646:	68f8      	ldr	r0, [r7, #12]
 8003648:	f000 ff42 	bl	80044d0 <I2C_ITListenCplt>
 800364c:	e032      	b.n	80036b4 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003654:	b2db      	uxtb	r3, r3
 8003656:	2b29      	cmp	r3, #41	@ 0x29
 8003658:	d10e      	bne.n	8003678 <I2C_Slave_ISR_IT+0xb8>
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003660:	d00a      	beq.n	8003678 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2210      	movs	r2, #16
 8003668:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800366a:	68f8      	ldr	r0, [r7, #12]
 800366c:	f001 f89d 	bl	80047aa <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003670:	68f8      	ldr	r0, [r7, #12]
 8003672:	f000 fc9b 	bl	8003fac <I2C_ITSlaveSeqCplt>
 8003676:	e01d      	b.n	80036b4 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2210      	movs	r2, #16
 800367e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003680:	e096      	b.n	80037b0 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2210      	movs	r2, #16
 8003688:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800368e:	f043 0204 	orr.w	r2, r3, #4
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d004      	beq.n	80036a6 <I2C_Slave_ISR_IT+0xe6>
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036a2:	f040 8085 	bne.w	80037b0 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036aa:	4619      	mov	r1, r3
 80036ac:	68f8      	ldr	r0, [r7, #12]
 80036ae:	f000 ff65 	bl	800457c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80036b2:	e07d      	b.n	80037b0 <I2C_Slave_ISR_IT+0x1f0>
 80036b4:	e07c      	b.n	80037b0 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	089b      	lsrs	r3, r3, #2
 80036ba:	f003 0301 	and.w	r3, r3, #1
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d030      	beq.n	8003724 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	089b      	lsrs	r3, r3, #2
 80036c6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d02a      	beq.n	8003724 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d018      	beq.n	800370a <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e2:	b2d2      	uxtb	r2, r2
 80036e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ea:	1c5a      	adds	r2, r3, #1
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036f4:	3b01      	subs	r3, #1
 80036f6:	b29a      	uxth	r2, r3
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003700:	b29b      	uxth	r3, r3
 8003702:	3b01      	subs	r3, #1
 8003704:	b29a      	uxth	r2, r3
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800370e:	b29b      	uxth	r3, r3
 8003710:	2b00      	cmp	r3, #0
 8003712:	d14f      	bne.n	80037b4 <I2C_Slave_ISR_IT+0x1f4>
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800371a:	d04b      	beq.n	80037b4 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800371c:	68f8      	ldr	r0, [r7, #12]
 800371e:	f000 fc45 	bl	8003fac <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003722:	e047      	b.n	80037b4 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	08db      	lsrs	r3, r3, #3
 8003728:	f003 0301 	and.w	r3, r3, #1
 800372c:	2b00      	cmp	r3, #0
 800372e:	d00a      	beq.n	8003746 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	08db      	lsrs	r3, r3, #3
 8003734:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003738:	2b00      	cmp	r3, #0
 800373a:	d004      	beq.n	8003746 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800373c:	6939      	ldr	r1, [r7, #16]
 800373e:	68f8      	ldr	r0, [r7, #12]
 8003740:	f000 fb73 	bl	8003e2a <I2C_ITAddrCplt>
 8003744:	e037      	b.n	80037b6 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	085b      	lsrs	r3, r3, #1
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	2b00      	cmp	r3, #0
 8003750:	d031      	beq.n	80037b6 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	085b      	lsrs	r3, r3, #1
 8003756:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800375a:	2b00      	cmp	r3, #0
 800375c:	d02b      	beq.n	80037b6 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003762:	b29b      	uxth	r3, r3
 8003764:	2b00      	cmp	r3, #0
 8003766:	d018      	beq.n	800379a <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800376c:	781a      	ldrb	r2, [r3, #0]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003778:	1c5a      	adds	r2, r3, #1
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003782:	b29b      	uxth	r3, r3
 8003784:	3b01      	subs	r3, #1
 8003786:	b29a      	uxth	r2, r3
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003790:	3b01      	subs	r3, #1
 8003792:	b29a      	uxth	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003798:	e00d      	b.n	80037b6 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037a0:	d002      	beq.n	80037a8 <I2C_Slave_ISR_IT+0x1e8>
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d106      	bne.n	80037b6 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80037a8:	68f8      	ldr	r0, [r7, #12]
 80037aa:	f000 fbff 	bl	8003fac <I2C_ITSlaveSeqCplt>
 80037ae:	e002      	b.n	80037b6 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 80037b0:	bf00      	nop
 80037b2:	e000      	b.n	80037b6 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 80037b4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2200      	movs	r2, #0
 80037ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80037be:	2300      	movs	r3, #0
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3718      	adds	r7, #24
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b088      	sub	sp, #32
 80037cc:	af02      	add	r7, sp, #8
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	60b9      	str	r1, [r7, #8]
 80037d2:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d101      	bne.n	80037e2 <I2C_Master_ISR_DMA+0x1a>
 80037de:	2302      	movs	r3, #2
 80037e0:	e0f0      	b.n	80039c4 <I2C_Master_ISR_DMA+0x1fc>
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2201      	movs	r2, #1
 80037e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	091b      	lsrs	r3, r3, #4
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d017      	beq.n	8003826 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	091b      	lsrs	r3, r3, #4
 80037fa:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d011      	beq.n	8003826 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2210      	movs	r2, #16
 8003808:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800380e:	f043 0204 	orr.w	r2, r3, #4
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003816:	2120      	movs	r1, #32
 8003818:	68f8      	ldr	r0, [r7, #12]
 800381a:	f001 f8f5 	bl	8004a08 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800381e:	68f8      	ldr	r0, [r7, #12]
 8003820:	f000 ffc3 	bl	80047aa <I2C_Flush_TXDR>
 8003824:	e0c9      	b.n	80039ba <I2C_Master_ISR_DMA+0x1f2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	09db      	lsrs	r3, r3, #7
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	2b00      	cmp	r3, #0
 8003830:	f000 8081 	beq.w	8003936 <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	099b      	lsrs	r3, r3, #6
 8003838:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800383c:	2b00      	cmp	r3, #0
 800383e:	d07a      	beq.n	8003936 <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800384e:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003854:	b29b      	uxth	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	d05c      	beq.n	8003914 <I2C_Master_ISR_DMA+0x14c>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	b29b      	uxth	r3, r3
 8003862:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003866:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800386c:	b29b      	uxth	r3, r3
 800386e:	2bff      	cmp	r3, #255	@ 0xff
 8003870:	d914      	bls.n	800389c <I2C_Master_ISR_DMA+0xd4>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	699b      	ldr	r3, [r3, #24]
 8003878:	0c1b      	lsrs	r3, r3, #16
 800387a:	b2db      	uxtb	r3, r3
 800387c:	f003 0301 	and.w	r3, r3, #1
 8003880:	b2db      	uxtb	r3, r3
 8003882:	2b01      	cmp	r3, #1
 8003884:	d103      	bne.n	800388e <I2C_Master_ISR_DMA+0xc6>
        {
          hi2c->XferSize = 1U;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2201      	movs	r2, #1
 800388a:	851a      	strh	r2, [r3, #40]	@ 0x28
 800388c:	e002      	b.n	8003894 <I2C_Master_ISR_DMA+0xcc>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	22ff      	movs	r2, #255	@ 0xff
 8003892:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = I2C_RELOAD_MODE;
 8003894:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003898:	617b      	str	r3, [r7, #20]
 800389a:	e010      	b.n	80038be <I2C_Master_ISR_DMA+0xf6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a0:	b29a      	uxth	r2, r3
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038aa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80038ae:	d003      	beq.n	80038b8 <I2C_Master_ISR_DMA+0xf0>
        {
          xfermode = hi2c->XferOptions;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b4:	617b      	str	r3, [r7, #20]
 80038b6:	e002      	b.n	80038be <I2C_Master_ISR_DMA+0xf6>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80038b8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80038bc:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038c2:	b2da      	uxtb	r2, r3
 80038c4:	8a79      	ldrh	r1, [r7, #18]
 80038c6:	2300      	movs	r3, #0
 80038c8:	9300      	str	r3, [sp, #0]
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	68f8      	ldr	r0, [r7, #12]
 80038ce:	f001 f869 	bl	80049a4 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038d6:	b29a      	uxth	r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	b29a      	uxth	r2, r3
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	2b22      	cmp	r3, #34	@ 0x22
 80038ee:	d108      	bne.n	8003902 <I2C_Master_ISR_DMA+0x13a>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80038fe:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003900:	e05b      	b.n	80039ba <I2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003910:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003912:	e052      	b.n	80039ba <I2C_Master_ISR_DMA+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800391e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003922:	d003      	beq.n	800392c <I2C_Master_ISR_DMA+0x164>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003924:	68f8      	ldr	r0, [r7, #12]
 8003926:	f000 fb04 	bl	8003f32 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800392a:	e046      	b.n	80039ba <I2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800392c:	2140      	movs	r1, #64	@ 0x40
 800392e:	68f8      	ldr	r0, [r7, #12]
 8003930:	f000 fe24 	bl	800457c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003934:	e041      	b.n	80039ba <I2C_Master_ISR_DMA+0x1f2>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	099b      	lsrs	r3, r3, #6
 800393a:	f003 0301 	and.w	r3, r3, #1
 800393e:	2b00      	cmp	r3, #0
 8003940:	d029      	beq.n	8003996 <I2C_Master_ISR_DMA+0x1ce>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	099b      	lsrs	r3, r3, #6
 8003946:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800394a:	2b00      	cmp	r3, #0
 800394c:	d023      	beq.n	8003996 <I2C_Master_ISR_DMA+0x1ce>
  {
    if (hi2c->XferCount == 0U)
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003952:	b29b      	uxth	r3, r3
 8003954:	2b00      	cmp	r3, #0
 8003956:	d119      	bne.n	800398c <I2C_Master_ISR_DMA+0x1c4>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003962:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003966:	d027      	beq.n	80039b8 <I2C_Master_ISR_DMA+0x1f0>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800396c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003970:	d108      	bne.n	8003984 <I2C_Master_ISR_DMA+0x1bc>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	685a      	ldr	r2, [r3, #4]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003980:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8003982:	e019      	b.n	80039b8 <I2C_Master_ISR_DMA+0x1f0>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003984:	68f8      	ldr	r0, [r7, #12]
 8003986:	f000 fad4 	bl	8003f32 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800398a:	e015      	b.n	80039b8 <I2C_Master_ISR_DMA+0x1f0>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800398c:	2140      	movs	r1, #64	@ 0x40
 800398e:	68f8      	ldr	r0, [r7, #12]
 8003990:	f000 fdf4 	bl	800457c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003994:	e010      	b.n	80039b8 <I2C_Master_ISR_DMA+0x1f0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	095b      	lsrs	r3, r3, #5
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d00b      	beq.n	80039ba <I2C_Master_ISR_DMA+0x1f2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	095b      	lsrs	r3, r3, #5
 80039a6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d005      	beq.n	80039ba <I2C_Master_ISR_DMA+0x1f2>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80039ae:	68b9      	ldr	r1, [r7, #8]
 80039b0:	68f8      	ldr	r0, [r7, #12]
 80039b2:	f000 fb59 	bl	8004068 <I2C_ITMasterCplt>
 80039b6:	e000      	b.n	80039ba <I2C_Master_ISR_DMA+0x1f2>
    if (hi2c->XferCount == 0U)
 80039b8:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2200      	movs	r2, #0
 80039be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80039c2:	2300      	movs	r3, #0
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	3718      	adds	r7, #24
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}

080039cc <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b088      	sub	sp, #32
 80039d0:	af02      	add	r7, sp, #8
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80039d8:	4b94      	ldr	r3, [pc, #592]	@ (8003c2c <I2C_Mem_ISR_DMA+0x260>)
 80039da:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d101      	bne.n	80039ea <I2C_Mem_ISR_DMA+0x1e>
 80039e6:	2302      	movs	r3, #2
 80039e8:	e139      	b.n	8003c5e <I2C_Mem_ISR_DMA+0x292>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2201      	movs	r2, #1
 80039ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	091b      	lsrs	r3, r3, #4
 80039f6:	f003 0301 	and.w	r3, r3, #1
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d017      	beq.n	8003a2e <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	091b      	lsrs	r3, r3, #4
 8003a02:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d011      	beq.n	8003a2e <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	2210      	movs	r2, #16
 8003a10:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a16:	f043 0204 	orr.w	r2, r3, #4
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003a1e:	2120      	movs	r1, #32
 8003a20:	68f8      	ldr	r0, [r7, #12]
 8003a22:	f000 fff1 	bl	8004a08 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003a26:	68f8      	ldr	r0, [r7, #12]
 8003a28:	f000 febf 	bl	80047aa <I2C_Flush_TXDR>
 8003a2c:	e112      	b.n	8003c54 <I2C_Mem_ISR_DMA+0x288>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	085b      	lsrs	r3, r3, #1
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d00f      	beq.n	8003a5a <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	085b      	lsrs	r3, r3, #1
 8003a3e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d009      	beq.n	8003a5a <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	68fa      	ldr	r2, [r7, #12]
 8003a4c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003a4e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f04f 32ff 	mov.w	r2, #4294967295
 8003a56:	651a      	str	r2, [r3, #80]	@ 0x50
 8003a58:	e0fc      	b.n	8003c54 <I2C_Mem_ISR_DMA+0x288>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	09db      	lsrs	r3, r3, #7
 8003a5e:	f003 0301 	and.w	r3, r3, #1
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d06e      	beq.n	8003b44 <I2C_Mem_ISR_DMA+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	099b      	lsrs	r3, r3, #6
 8003a6a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d068      	beq.n	8003b44 <I2C_Mem_ISR_DMA+0x178>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003a72:	2101      	movs	r1, #1
 8003a74:	68f8      	ldr	r0, [r7, #12]
 8003a76:	f001 f84b 	bl	8004b10 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003a7a:	2110      	movs	r1, #16
 8003a7c:	68f8      	ldr	r0, [r7, #12]
 8003a7e:	f000 ffc3 	bl	8004a08 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d056      	beq.n	8003b3a <I2C_Mem_ISR_DMA+0x16e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	2bff      	cmp	r3, #255	@ 0xff
 8003a94:	d91e      	bls.n	8003ad4 <I2C_Mem_ISR_DMA+0x108>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	699b      	ldr	r3, [r3, #24]
 8003a9c:	0c1b      	lsrs	r3, r3, #16
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	f003 0301 	and.w	r3, r3, #1
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d103      	bne.n	8003ab2 <I2C_Mem_ISR_DMA+0xe6>
        {
          hi2c->XferSize = 1U;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2201      	movs	r2, #1
 8003aae:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003ab0:	e002      	b.n	8003ab8 <I2C_Mem_ISR_DMA+0xec>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	22ff      	movs	r2, #255	@ 0xff
 8003ab6:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003abc:	b299      	uxth	r1, r3
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ac2:	b2da      	uxtb	r2, r3
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	9300      	str	r3, [sp, #0]
 8003ac8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003acc:	68f8      	ldr	r0, [r7, #12]
 8003ace:	f000 ff69 	bl	80049a4 <I2C_TransferConfig>
 8003ad2:	e011      	b.n	8003af8 <I2C_Mem_ISR_DMA+0x12c>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ad8:	b29a      	uxth	r2, r3
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ae2:	b299      	uxth	r1, r3
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ae8:	b2da      	uxtb	r2, r3
 8003aea:	2300      	movs	r3, #0
 8003aec:	9300      	str	r3, [sp, #0]
 8003aee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003af2:	68f8      	ldr	r0, [r7, #12]
 8003af4:	f000 ff56 	bl	80049a4 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003afc:	b29a      	uxth	r2, r3
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	b29a      	uxth	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	2b22      	cmp	r3, #34	@ 0x22
 8003b14:	d108      	bne.n	8003b28 <I2C_Mem_ISR_DMA+0x15c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b24:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003b26:	e095      	b.n	8003c54 <I2C_Mem_ISR_DMA+0x288>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b36:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003b38:	e08c      	b.n	8003c54 <I2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003b3a:	2140      	movs	r1, #64	@ 0x40
 8003b3c:	68f8      	ldr	r0, [r7, #12]
 8003b3e:	f000 fd1d 	bl	800457c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003b42:	e087      	b.n	8003c54 <I2C_Mem_ISR_DMA+0x288>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	099b      	lsrs	r3, r3, #6
 8003b48:	f003 0301 	and.w	r3, r3, #1
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d071      	beq.n	8003c34 <I2C_Mem_ISR_DMA+0x268>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	099b      	lsrs	r3, r3, #6
 8003b54:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d06b      	beq.n	8003c34 <I2C_Mem_ISR_DMA+0x268>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003b5c:	2101      	movs	r1, #1
 8003b5e:	68f8      	ldr	r0, [r7, #12]
 8003b60:	f000 ffd6 	bl	8004b10 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003b64:	2110      	movs	r1, #16
 8003b66:	68f8      	ldr	r0, [r7, #12]
 8003b68:	f000 ff4e 	bl	8004a08 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	2b22      	cmp	r3, #34	@ 0x22
 8003b76:	d101      	bne.n	8003b7c <I2C_Mem_ISR_DMA+0x1b0>
    {
      direction = I2C_GENERATE_START_READ;
 8003b78:	4b2d      	ldr	r3, [pc, #180]	@ (8003c30 <I2C_Mem_ISR_DMA+0x264>)
 8003b7a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	2bff      	cmp	r3, #255	@ 0xff
 8003b84:	d91e      	bls.n	8003bc4 <I2C_Mem_ISR_DMA+0x1f8>
    {
      /* Errata workaround 170323 */
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	699b      	ldr	r3, [r3, #24]
 8003b8c:	0c1b      	lsrs	r3, r3, #16
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	f003 0301 	and.w	r3, r3, #1
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d103      	bne.n	8003ba2 <I2C_Mem_ISR_DMA+0x1d6>
      {
        hi2c->XferSize = 1U;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003ba0:	e002      	b.n	8003ba8 <I2C_Mem_ISR_DMA+0x1dc>
      }
      else
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	22ff      	movs	r2, #255	@ 0xff
 8003ba6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bac:	b299      	uxth	r1, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bb2:	b2da      	uxtb	r2, r3
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	9300      	str	r3, [sp, #0]
 8003bb8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f000 fef1 	bl	80049a4 <I2C_TransferConfig>
 8003bc2:	e011      	b.n	8003be8 <I2C_Mem_ISR_DMA+0x21c>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc8:	b29a      	uxth	r2, r3
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bd2:	b299      	uxth	r1, r3
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bd8:	b2da      	uxtb	r2, r3
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	9300      	str	r3, [sp, #0]
 8003bde:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003be2:	68f8      	ldr	r0, [r7, #12]
 8003be4:	f000 fede 	bl	80049a4 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bec:	b29a      	uxth	r2, r3
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	b29a      	uxth	r2, r3
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	2b22      	cmp	r3, #34	@ 0x22
 8003c04:	d108      	bne.n	8003c18 <I2C_Mem_ISR_DMA+0x24c>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c14:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c16:	e01d      	b.n	8003c54 <I2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c26:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c28:	e014      	b.n	8003c54 <I2C_Mem_ISR_DMA+0x288>
 8003c2a:	bf00      	nop
 8003c2c:	80002000 	.word	0x80002000
 8003c30:	80002400 	.word	0x80002400
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	095b      	lsrs	r3, r3, #5
 8003c38:	f003 0301 	and.w	r3, r3, #1
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d009      	beq.n	8003c54 <I2C_Mem_ISR_DMA+0x288>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	095b      	lsrs	r3, r3, #5
 8003c44:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d003      	beq.n	8003c54 <I2C_Mem_ISR_DMA+0x288>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003c4c:	68b9      	ldr	r1, [r7, #8]
 8003c4e:	68f8      	ldr	r0, [r7, #12]
 8003c50:	f000 fa0a 	bl	8004068 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003c5c:	2300      	movs	r3, #0
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	3718      	adds	r7, #24
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop

08003c68 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b088      	sub	sp, #32
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c78:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d101      	bne.n	8003c8c <I2C_Slave_ISR_DMA+0x24>
 8003c88:	2302      	movs	r3, #2
 8003c8a:	e0ca      	b.n	8003e22 <I2C_Slave_ISR_DMA+0x1ba>
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	095b      	lsrs	r3, r3, #5
 8003c98:	f003 0301 	and.w	r3, r3, #1
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00a      	beq.n	8003cb6 <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	095b      	lsrs	r3, r3, #5
 8003ca4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d004      	beq.n	8003cb6 <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8003cac:	68b9      	ldr	r1, [r7, #8]
 8003cae:	68f8      	ldr	r0, [r7, #12]
 8003cb0:	f000 faa4 	bl	80041fc <I2C_ITSlaveCplt>
 8003cb4:	e0b0      	b.n	8003e18 <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	091b      	lsrs	r3, r3, #4
 8003cba:	f003 0301 	and.w	r3, r3, #1
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	f000 809a 	beq.w	8003df8 <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	091b      	lsrs	r3, r3, #4
 8003cc8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	f000 8093 	beq.w	8003df8 <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	0b9b      	lsrs	r3, r3, #14
 8003cd6:	f003 0301 	and.w	r3, r3, #1
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d105      	bne.n	8003cea <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	0bdb      	lsrs	r3, r3, #15
 8003ce2:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d07f      	beq.n	8003dea <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d00d      	beq.n	8003d0e <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	0bdb      	lsrs	r3, r3, #15
 8003cf6:	f003 0301 	and.w	r3, r3, #1
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d007      	beq.n	8003d0e <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d101      	bne.n	8003d0e <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d00d      	beq.n	8003d32 <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	0b9b      	lsrs	r3, r3, #14
 8003d1a:	f003 0301 	and.w	r3, r3, #1
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d007      	beq.n	8003d32 <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d101      	bne.n	8003d32 <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d128      	bne.n	8003d8a <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	2b28      	cmp	r3, #40	@ 0x28
 8003d42:	d108      	bne.n	8003d56 <I2C_Slave_ISR_DMA+0xee>
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003d4a:	d104      	bne.n	8003d56 <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8003d4c:	68b9      	ldr	r1, [r7, #8]
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	f000 fbbe 	bl	80044d0 <I2C_ITListenCplt>
 8003d54:	e048      	b.n	8003de8 <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	2b29      	cmp	r3, #41	@ 0x29
 8003d60:	d10e      	bne.n	8003d80 <I2C_Slave_ISR_DMA+0x118>
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003d68:	d00a      	beq.n	8003d80 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	2210      	movs	r2, #16
 8003d70:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8003d72:	68f8      	ldr	r0, [r7, #12]
 8003d74:	f000 fd19 	bl	80047aa <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f000 f917 	bl	8003fac <I2C_ITSlaveSeqCplt>
 8003d7e:	e033      	b.n	8003de8 <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2210      	movs	r2, #16
 8003d86:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8003d88:	e034      	b.n	8003df4 <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	2210      	movs	r2, #16
 8003d90:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d96:	f043 0204 	orr.w	r2, r3, #4
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003da4:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003da6:	69bb      	ldr	r3, [r7, #24]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d003      	beq.n	8003db4 <I2C_Slave_ISR_DMA+0x14c>
 8003dac:	69bb      	ldr	r3, [r7, #24]
 8003dae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003db2:	d11f      	bne.n	8003df4 <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003db4:	7dfb      	ldrb	r3, [r7, #23]
 8003db6:	2b21      	cmp	r3, #33	@ 0x21
 8003db8:	d002      	beq.n	8003dc0 <I2C_Slave_ISR_DMA+0x158>
 8003dba:	7dfb      	ldrb	r3, [r7, #23]
 8003dbc:	2b29      	cmp	r3, #41	@ 0x29
 8003dbe:	d103      	bne.n	8003dc8 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2221      	movs	r2, #33	@ 0x21
 8003dc4:	631a      	str	r2, [r3, #48]	@ 0x30
 8003dc6:	e008      	b.n	8003dda <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003dc8:	7dfb      	ldrb	r3, [r7, #23]
 8003dca:	2b22      	cmp	r3, #34	@ 0x22
 8003dcc:	d002      	beq.n	8003dd4 <I2C_Slave_ISR_DMA+0x16c>
 8003dce:	7dfb      	ldrb	r3, [r7, #23]
 8003dd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8003dd2:	d102      	bne.n	8003dda <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2222      	movs	r2, #34	@ 0x22
 8003dd8:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dde:	4619      	mov	r1, r3
 8003de0:	68f8      	ldr	r0, [r7, #12]
 8003de2:	f000 fbcb 	bl	800457c <I2C_ITError>
      if (treatdmanack == 1U)
 8003de6:	e005      	b.n	8003df4 <I2C_Slave_ISR_DMA+0x18c>
 8003de8:	e004      	b.n	8003df4 <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2210      	movs	r2, #16
 8003df0:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003df2:	e011      	b.n	8003e18 <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 8003df4:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003df6:	e00f      	b.n	8003e18 <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	08db      	lsrs	r3, r3, #3
 8003dfc:	f003 0301 	and.w	r3, r3, #1
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d009      	beq.n	8003e18 <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	08db      	lsrs	r3, r3, #3
 8003e08:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d003      	beq.n	8003e18 <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8003e10:	68b9      	ldr	r1, [r7, #8]
 8003e12:	68f8      	ldr	r0, [r7, #12]
 8003e14:	f000 f809 	bl	8003e2a <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3720      	adds	r7, #32
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}

08003e2a <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003e2a:	b580      	push	{r7, lr}
 8003e2c:	b084      	sub	sp, #16
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
 8003e32:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003e40:	2b28      	cmp	r3, #40	@ 0x28
 8003e42:	d16a      	bne.n	8003f1a <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	699b      	ldr	r3, [r3, #24]
 8003e4a:	0c1b      	lsrs	r3, r3, #16
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	f003 0301 	and.w	r3, r3, #1
 8003e52:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	699b      	ldr	r3, [r3, #24]
 8003e5a:	0c1b      	lsrs	r3, r3, #16
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003e62:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e70:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003e7e:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d138      	bne.n	8003efa <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003e88:	897b      	ldrh	r3, [r7, #10]
 8003e8a:	09db      	lsrs	r3, r3, #7
 8003e8c:	b29a      	uxth	r2, r3
 8003e8e:	89bb      	ldrh	r3, [r7, #12]
 8003e90:	4053      	eors	r3, r2
 8003e92:	b29b      	uxth	r3, r3
 8003e94:	f003 0306 	and.w	r3, r3, #6
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d11c      	bne.n	8003ed6 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8003e9c:	897b      	ldrh	r3, [r7, #10]
 8003e9e:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ea4:	1c5a      	adds	r2, r3, #1
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eae:	2b02      	cmp	r3, #2
 8003eb0:	d13b      	bne.n	8003f2a <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2208      	movs	r2, #8
 8003ebe:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003ec8:	89ba      	ldrh	r2, [r7, #12]
 8003eca:	7bfb      	ldrb	r3, [r7, #15]
 8003ecc:	4619      	mov	r1, r3
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f7ff f9f4 	bl	80032bc <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003ed4:	e029      	b.n	8003f2a <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8003ed6:	893b      	ldrh	r3, [r7, #8]
 8003ed8:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003eda:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 fe16 	bl	8004b10 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003eec:	89ba      	ldrh	r2, [r7, #12]
 8003eee:	7bfb      	ldrb	r3, [r7, #15]
 8003ef0:	4619      	mov	r1, r3
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f7ff f9e2 	bl	80032bc <HAL_I2C_AddrCallback>
}
 8003ef8:	e017      	b.n	8003f2a <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003efa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f000 fe06 	bl	8004b10 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003f0c:	89ba      	ldrh	r2, [r7, #12]
 8003f0e:	7bfb      	ldrb	r3, [r7, #15]
 8003f10:	4619      	mov	r1, r3
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f7ff f9d2 	bl	80032bc <HAL_I2C_AddrCallback>
}
 8003f18:	e007      	b.n	8003f2a <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2208      	movs	r2, #8
 8003f20:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8003f2a:	bf00      	nop
 8003f2c:	3710      	adds	r7, #16
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8003f32:	b580      	push	{r7, lr}
 8003f34:	b082      	sub	sp, #8
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	2b21      	cmp	r3, #33	@ 0x21
 8003f4c:	d115      	bne.n	8003f7a <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2220      	movs	r2, #32
 8003f52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2211      	movs	r2, #17
 8003f5a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003f62:	2101      	movs	r1, #1
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	f000 fdd3 	bl	8004b10 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f7ff f97a 	bl	800326c <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003f78:	e014      	b.n	8003fa4 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2220      	movs	r2, #32
 8003f7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2212      	movs	r2, #18
 8003f86:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003f8e:	2102      	movs	r1, #2
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f000 fdbd 	bl	8004b10 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f7ff f96e 	bl	8003280 <HAL_I2C_MasterRxCpltCallback>
}
 8003fa4:	bf00      	nop
 8003fa6:	3708      	adds	r7, #8
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}

08003fac <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b084      	sub	sp, #16
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	0b9b      	lsrs	r3, r3, #14
 8003fc8:	f003 0301 	and.w	r3, r3, #1
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d008      	beq.n	8003fe2 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003fde:	601a      	str	r2, [r3, #0]
 8003fe0:	e00d      	b.n	8003ffe <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	0bdb      	lsrs	r3, r3, #15
 8003fe6:	f003 0301 	and.w	r3, r3, #1
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d007      	beq.n	8003ffe <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ffc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004004:	b2db      	uxtb	r3, r3
 8004006:	2b29      	cmp	r3, #41	@ 0x29
 8004008:	d112      	bne.n	8004030 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2228      	movs	r2, #40	@ 0x28
 800400e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2221      	movs	r2, #33	@ 0x21
 8004016:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004018:	2101      	movs	r1, #1
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 fd78 	bl	8004b10 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f7ff f933 	bl	8003294 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800402e:	e017      	b.n	8004060 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004036:	b2db      	uxtb	r3, r3
 8004038:	2b2a      	cmp	r3, #42	@ 0x2a
 800403a:	d111      	bne.n	8004060 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2228      	movs	r2, #40	@ 0x28
 8004040:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2222      	movs	r2, #34	@ 0x22
 8004048:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800404a:	2102      	movs	r1, #2
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f000 fd5f 	bl	8004b10 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7ff f924 	bl	80032a8 <HAL_I2C_SlaveRxCpltCallback>
}
 8004060:	bf00      	nop
 8004062:	3710      	adds	r7, #16
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}

08004068 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b086      	sub	sp, #24
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	2220      	movs	r2, #32
 800407c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004084:	b2db      	uxtb	r3, r3
 8004086:	2b21      	cmp	r3, #33	@ 0x21
 8004088:	d107      	bne.n	800409a <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800408a:	2101      	movs	r1, #1
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f000 fd3f 	bl	8004b10 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2211      	movs	r2, #17
 8004096:	631a      	str	r2, [r3, #48]	@ 0x30
 8004098:	e00c      	b.n	80040b4 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	2b22      	cmp	r3, #34	@ 0x22
 80040a4:	d106      	bne.n	80040b4 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80040a6:	2102      	movs	r1, #2
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	f000 fd31 	bl	8004b10 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2212      	movs	r2, #18
 80040b2:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	6859      	ldr	r1, [r3, #4]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	4b4d      	ldr	r3, [pc, #308]	@ (80041f4 <I2C_ITMasterCplt+0x18c>)
 80040c0:	400b      	ands	r3, r1
 80040c2:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4a4a      	ldr	r2, [pc, #296]	@ (80041f8 <I2C_ITMasterCplt+0x190>)
 80040ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	091b      	lsrs	r3, r3, #4
 80040d4:	f003 0301 	and.w	r3, r3, #1
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d009      	beq.n	80040f0 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2210      	movs	r2, #16
 80040e2:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040e8:	f043 0204 	orr.w	r2, r3, #4
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	2b60      	cmp	r3, #96	@ 0x60
 80040fa:	d10b      	bne.n	8004114 <I2C_ITMasterCplt+0xac>
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	089b      	lsrs	r3, r3, #2
 8004100:	f003 0301 	and.w	r3, r3, #1
 8004104:	2b00      	cmp	r3, #0
 8004106:	d005      	beq.n	8004114 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800410e:	b2db      	uxtb	r3, r3
 8004110:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004112:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	f000 fb48 	bl	80047aa <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800411e:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004126:	b2db      	uxtb	r3, r3
 8004128:	2b60      	cmp	r3, #96	@ 0x60
 800412a:	d002      	beq.n	8004132 <I2C_ITMasterCplt+0xca>
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d006      	beq.n	8004140 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004136:	4619      	mov	r1, r3
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 fa1f 	bl	800457c <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800413e:	e054      	b.n	80041ea <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004146:	b2db      	uxtb	r3, r3
 8004148:	2b21      	cmp	r3, #33	@ 0x21
 800414a:	d124      	bne.n	8004196 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2220      	movs	r2, #32
 8004150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004160:	b2db      	uxtb	r3, r3
 8004162:	2b40      	cmp	r3, #64	@ 0x40
 8004164:	d10b      	bne.n	800417e <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f7ff f8b8 	bl	80032ec <HAL_I2C_MemTxCpltCallback>
}
 800417c:	e035      	b.n	80041ea <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f7ff f86c 	bl	800326c <HAL_I2C_MasterTxCpltCallback>
}
 8004194:	e029      	b.n	80041ea <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800419c:	b2db      	uxtb	r3, r3
 800419e:	2b22      	cmp	r3, #34	@ 0x22
 80041a0:	d123      	bne.n	80041ea <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2220      	movs	r2, #32
 80041a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	2b40      	cmp	r3, #64	@ 0x40
 80041ba:	d10b      	bne.n	80041d4 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f7ff f897 	bl	8003300 <HAL_I2C_MemRxCpltCallback>
}
 80041d2:	e00a      	b.n	80041ea <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	f7ff f84b 	bl	8003280 <HAL_I2C_MasterRxCpltCallback>
}
 80041ea:	bf00      	nop
 80041ec:	3718      	adds	r7, #24
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	fe00e800 	.word	0xfe00e800
 80041f8:	ffff0000 	.word	0xffff0000

080041fc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b086      	sub	sp, #24
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004216:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800421e:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2220      	movs	r2, #32
 8004226:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004228:	7afb      	ldrb	r3, [r7, #11]
 800422a:	2b21      	cmp	r3, #33	@ 0x21
 800422c:	d002      	beq.n	8004234 <I2C_ITSlaveCplt+0x38>
 800422e:	7afb      	ldrb	r3, [r7, #11]
 8004230:	2b29      	cmp	r3, #41	@ 0x29
 8004232:	d108      	bne.n	8004246 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004234:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f000 fc69 	bl	8004b10 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2221      	movs	r2, #33	@ 0x21
 8004242:	631a      	str	r2, [r3, #48]	@ 0x30
 8004244:	e019      	b.n	800427a <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004246:	7afb      	ldrb	r3, [r7, #11]
 8004248:	2b22      	cmp	r3, #34	@ 0x22
 800424a:	d002      	beq.n	8004252 <I2C_ITSlaveCplt+0x56>
 800424c:	7afb      	ldrb	r3, [r7, #11]
 800424e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004250:	d108      	bne.n	8004264 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004252:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 fc5a 	bl	8004b10 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2222      	movs	r2, #34	@ 0x22
 8004260:	631a      	str	r2, [r3, #48]	@ 0x30
 8004262:	e00a      	b.n	800427a <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004264:	7afb      	ldrb	r3, [r7, #11]
 8004266:	2b28      	cmp	r3, #40	@ 0x28
 8004268:	d107      	bne.n	800427a <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800426a:	f248 0103 	movw	r1, #32771	@ 0x8003
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 fc4e 	bl	8004b10 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004288:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	6859      	ldr	r1, [r3, #4]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	4b8c      	ldr	r3, [pc, #560]	@ (80044c8 <I2C_ITSlaveCplt+0x2cc>)
 8004296:	400b      	ands	r3, r1
 8004298:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f000 fa85 	bl	80047aa <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	0b9b      	lsrs	r3, r3, #14
 80042a4:	f003 0301 	and.w	r3, r3, #1
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d013      	beq.n	80042d4 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80042ba:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d020      	beq.n	8004306 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	b29a      	uxth	r2, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80042d2:	e018      	b.n	8004306 <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	0bdb      	lsrs	r3, r3, #15
 80042d8:	f003 0301 	and.w	r3, r3, #1
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d012      	beq.n	8004306 <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80042ee:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d006      	beq.n	8004306 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	b29a      	uxth	r2, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	089b      	lsrs	r3, r3, #2
 800430a:	f003 0301 	and.w	r3, r3, #1
 800430e:	2b00      	cmp	r3, #0
 8004310:	d020      	beq.n	8004354 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	f023 0304 	bic.w	r3, r3, #4
 8004318:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004324:	b2d2      	uxtb	r2, r2
 8004326:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432c:	1c5a      	adds	r2, r3, #1
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004336:	2b00      	cmp	r3, #0
 8004338:	d00c      	beq.n	8004354 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800433e:	3b01      	subs	r3, #1
 8004340:	b29a      	uxth	r2, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800434a:	b29b      	uxth	r3, r3
 800434c:	3b01      	subs	r3, #1
 800434e:	b29a      	uxth	r2, r3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004358:	b29b      	uxth	r3, r3
 800435a:	2b00      	cmp	r3, #0
 800435c:	d005      	beq.n	800436a <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004362:	f043 0204 	orr.w	r2, r3, #4
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	091b      	lsrs	r3, r3, #4
 800436e:	f003 0301 	and.w	r3, r3, #1
 8004372:	2b00      	cmp	r3, #0
 8004374:	d04a      	beq.n	800440c <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	091b      	lsrs	r3, r3, #4
 800437a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800437e:	2b00      	cmp	r3, #0
 8004380:	d044      	beq.n	800440c <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004386:	b29b      	uxth	r3, r3
 8004388:	2b00      	cmp	r3, #0
 800438a:	d128      	bne.n	80043de <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004392:	b2db      	uxtb	r3, r3
 8004394:	2b28      	cmp	r3, #40	@ 0x28
 8004396:	d108      	bne.n	80043aa <I2C_ITSlaveCplt+0x1ae>
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800439e:	d104      	bne.n	80043aa <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80043a0:	6979      	ldr	r1, [r7, #20]
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f000 f894 	bl	80044d0 <I2C_ITListenCplt>
 80043a8:	e030      	b.n	800440c <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	2b29      	cmp	r3, #41	@ 0x29
 80043b4:	d10e      	bne.n	80043d4 <I2C_ITSlaveCplt+0x1d8>
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80043bc:	d00a      	beq.n	80043d4 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2210      	movs	r2, #16
 80043c4:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f000 f9ef 	bl	80047aa <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f7ff fded 	bl	8003fac <I2C_ITSlaveSeqCplt>
 80043d2:	e01b      	b.n	800440c <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2210      	movs	r2, #16
 80043da:	61da      	str	r2, [r3, #28]
 80043dc:	e016      	b.n	800440c <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	2210      	movs	r2, #16
 80043e4:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ea:	f043 0204 	orr.w	r2, r3, #4
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d003      	beq.n	8004400 <I2C_ITSlaveCplt+0x204>
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043fe:	d105      	bne.n	800440c <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004404:	4619      	mov	r1, r3
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f000 f8b8 	bl	800457c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800441e:	2b00      	cmp	r3, #0
 8004420:	d010      	beq.n	8004444 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004426:	4619      	mov	r1, r3
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	f000 f8a7 	bl	800457c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004434:	b2db      	uxtb	r3, r3
 8004436:	2b28      	cmp	r3, #40	@ 0x28
 8004438:	d141      	bne.n	80044be <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800443a:	6979      	ldr	r1, [r7, #20]
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f000 f847 	bl	80044d0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004442:	e03c      	b.n	80044be <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004448:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800444c:	d014      	beq.n	8004478 <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f7ff fdac 	bl	8003fac <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	4a1d      	ldr	r2, [pc, #116]	@ (80044cc <I2C_ITSlaveCplt+0x2d0>)
 8004458:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2220      	movs	r2, #32
 800445e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2200      	movs	r2, #0
 8004466:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f7fe ff31 	bl	80032d8 <HAL_I2C_ListenCpltCallback>
}
 8004476:	e022      	b.n	80044be <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800447e:	b2db      	uxtb	r3, r3
 8004480:	2b22      	cmp	r3, #34	@ 0x22
 8004482:	d10e      	bne.n	80044a2 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2220      	movs	r2, #32
 8004488:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f7fe ff04 	bl	80032a8 <HAL_I2C_SlaveRxCpltCallback>
}
 80044a0:	e00d      	b.n	80044be <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2220      	movs	r2, #32
 80044a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f7fe feeb 	bl	8003294 <HAL_I2C_SlaveTxCpltCallback>
}
 80044be:	bf00      	nop
 80044c0:	3718      	adds	r7, #24
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	fe00e800 	.word	0xfe00e800
 80044cc:	ffff0000 	.word	0xffff0000

080044d0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	4a26      	ldr	r2, [pc, #152]	@ (8004578 <I2C_ITListenCplt+0xa8>)
 80044de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2200      	movs	r2, #0
 80044e4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2220      	movs	r2, #32
 80044ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2200      	movs	r2, #0
 80044fa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	089b      	lsrs	r3, r3, #2
 8004500:	f003 0301 	and.w	r3, r3, #1
 8004504:	2b00      	cmp	r3, #0
 8004506:	d022      	beq.n	800454e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004512:	b2d2      	uxtb	r2, r2
 8004514:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451a:	1c5a      	adds	r2, r3, #1
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004524:	2b00      	cmp	r3, #0
 8004526:	d012      	beq.n	800454e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800452c:	3b01      	subs	r3, #1
 800452e:	b29a      	uxth	r2, r3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004538:	b29b      	uxth	r3, r3
 800453a:	3b01      	subs	r3, #1
 800453c:	b29a      	uxth	r2, r3
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004546:	f043 0204 	orr.w	r2, r3, #4
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800454e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 fadc 	bl	8004b10 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	2210      	movs	r2, #16
 800455e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2200      	movs	r2, #0
 8004564:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f7fe feb5 	bl	80032d8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800456e:	bf00      	nop
 8004570:	3708      	adds	r7, #8
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	ffff0000 	.word	0xffff0000

0800457c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b084      	sub	sp, #16
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800458c:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a6d      	ldr	r2, [pc, #436]	@ (8004750 <I2C_ITError+0x1d4>)
 800459a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2200      	movs	r2, #0
 80045a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	431a      	orrs	r2, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80045ae:	7bfb      	ldrb	r3, [r7, #15]
 80045b0:	2b28      	cmp	r3, #40	@ 0x28
 80045b2:	d005      	beq.n	80045c0 <I2C_ITError+0x44>
 80045b4:	7bfb      	ldrb	r3, [r7, #15]
 80045b6:	2b29      	cmp	r3, #41	@ 0x29
 80045b8:	d002      	beq.n	80045c0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80045ba:	7bfb      	ldrb	r3, [r7, #15]
 80045bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80045be:	d10b      	bne.n	80045d8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80045c0:	2103      	movs	r1, #3
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f000 faa4 	bl	8004b10 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2228      	movs	r2, #40	@ 0x28
 80045cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	4a60      	ldr	r2, [pc, #384]	@ (8004754 <I2C_ITError+0x1d8>)
 80045d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80045d6:	e030      	b.n	800463a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80045d8:	f248 0103 	movw	r1, #32771	@ 0x8003
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f000 fa97 	bl	8004b10 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f000 f8e1 	bl	80047aa <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	2b60      	cmp	r3, #96	@ 0x60
 80045f2:	d01f      	beq.n	8004634 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2220      	movs	r2, #32
 80045f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	699b      	ldr	r3, [r3, #24]
 8004602:	f003 0320 	and.w	r3, r3, #32
 8004606:	2b20      	cmp	r3, #32
 8004608:	d114      	bne.n	8004634 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	699b      	ldr	r3, [r3, #24]
 8004610:	f003 0310 	and.w	r3, r3, #16
 8004614:	2b10      	cmp	r3, #16
 8004616:	d109      	bne.n	800462c <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	2210      	movs	r2, #16
 800461e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004624:	f043 0204 	orr.w	r2, r3, #4
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2220      	movs	r2, #32
 8004632:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800463e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004644:	2b00      	cmp	r3, #0
 8004646:	d039      	beq.n	80046bc <I2C_ITError+0x140>
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	2b11      	cmp	r3, #17
 800464c:	d002      	beq.n	8004654 <I2C_ITError+0xd8>
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	2b21      	cmp	r3, #33	@ 0x21
 8004652:	d133      	bne.n	80046bc <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800465e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004662:	d107      	bne.n	8004674 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004672:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004678:	4618      	mov	r0, r3
 800467a:	f7fd ff00 	bl	800247e <HAL_DMA_GetState>
 800467e:	4603      	mov	r3, r0
 8004680:	2b01      	cmp	r3, #1
 8004682:	d017      	beq.n	80046b4 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004688:	4a33      	ldr	r2, [pc, #204]	@ (8004758 <I2C_ITError+0x1dc>)
 800468a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004698:	4618      	mov	r0, r3
 800469a:	f7fd fde2 	bl	8002262 <HAL_DMA_Abort_IT>
 800469e:	4603      	mov	r3, r0
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d04d      	beq.n	8004740 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80046ae:	4610      	mov	r0, r2
 80046b0:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80046b2:	e045      	b.n	8004740 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80046b4:	6878      	ldr	r0, [r7, #4]
 80046b6:	f000 f851 	bl	800475c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80046ba:	e041      	b.n	8004740 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d039      	beq.n	8004738 <I2C_ITError+0x1bc>
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	2b12      	cmp	r3, #18
 80046c8:	d002      	beq.n	80046d0 <I2C_ITError+0x154>
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	2b22      	cmp	r3, #34	@ 0x22
 80046ce:	d133      	bne.n	8004738 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80046da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046de:	d107      	bne.n	80046f0 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80046ee:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046f4:	4618      	mov	r0, r3
 80046f6:	f7fd fec2 	bl	800247e <HAL_DMA_GetState>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d017      	beq.n	8004730 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004704:	4a14      	ldr	r2, [pc, #80]	@ (8004758 <I2C_ITError+0x1dc>)
 8004706:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004714:	4618      	mov	r0, r3
 8004716:	f7fd fda4 	bl	8002262 <HAL_DMA_Abort_IT>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d011      	beq.n	8004744 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800472a:	4610      	mov	r0, r2
 800472c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800472e:	e009      	b.n	8004744 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f000 f813 	bl	800475c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004736:	e005      	b.n	8004744 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004738:	6878      	ldr	r0, [r7, #4]
 800473a:	f000 f80f 	bl	800475c <I2C_TreatErrorCallback>
  }
}
 800473e:	e002      	b.n	8004746 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004740:	bf00      	nop
 8004742:	e000      	b.n	8004746 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004744:	bf00      	nop
}
 8004746:	bf00      	nop
 8004748:	3710      	adds	r7, #16
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
 800474e:	bf00      	nop
 8004750:	ffff0000 	.word	0xffff0000
 8004754:	080035c1 	.word	0x080035c1
 8004758:	08004969 	.word	0x08004969

0800475c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b082      	sub	sp, #8
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2b60      	cmp	r3, #96	@ 0x60
 800476e:	d10e      	bne.n	800478e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2220      	movs	r2, #32
 8004774:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f7fe fdce 	bl	8003328 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800478c:	e009      	b.n	80047a2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f7fe fdb9 	bl	8003314 <HAL_I2C_ErrorCallback>
}
 80047a2:	bf00      	nop
 80047a4:	3708      	adds	r7, #8
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}

080047aa <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80047aa:	b480      	push	{r7}
 80047ac:	b083      	sub	sp, #12
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	f003 0302 	and.w	r3, r3, #2
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d103      	bne.n	80047c8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2200      	movs	r2, #0
 80047c6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	699b      	ldr	r3, [r3, #24]
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d007      	beq.n	80047e6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	699a      	ldr	r2, [r3, #24]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f042 0201 	orr.w	r2, r2, #1
 80047e4:	619a      	str	r2, [r3, #24]
  }
}
 80047e6:	bf00      	nop
 80047e8:	370c      	adds	r7, #12
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr

080047f2 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80047f2:	b580      	push	{r7, lr}
 80047f4:	b084      	sub	sp, #16
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047fe:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800480e:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004814:	b29b      	uxth	r3, r3
 8004816:	2b00      	cmp	r3, #0
 8004818:	d104      	bne.n	8004824 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800481a:	2120      	movs	r1, #32
 800481c:	68f8      	ldr	r0, [r7, #12]
 800481e:	f000 f8f3 	bl	8004a08 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8004822:	e02d      	b.n	8004880 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004828:	68fa      	ldr	r2, [r7, #12]
 800482a:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800482c:	441a      	add	r2, r3
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004836:	b29b      	uxth	r3, r3
 8004838:	2bff      	cmp	r3, #255	@ 0xff
 800483a:	d903      	bls.n	8004844 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	22ff      	movs	r2, #255	@ 0xff
 8004840:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004842:	e004      	b.n	800484e <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004848:	b29a      	uxth	r2, r3
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004856:	4619      	mov	r1, r3
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	3328      	adds	r3, #40	@ 0x28
 800485e:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8004864:	f7fd fc26 	bl	80020b4 <HAL_DMA_Start_IT>
 8004868:	4603      	mov	r3, r0
 800486a:	2b00      	cmp	r3, #0
 800486c:	d004      	beq.n	8004878 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800486e:	2110      	movs	r1, #16
 8004870:	68f8      	ldr	r0, [r7, #12]
 8004872:	f7ff fe83 	bl	800457c <I2C_ITError>
}
 8004876:	e003      	b.n	8004880 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8004878:	2140      	movs	r1, #64	@ 0x40
 800487a:	68f8      	ldr	r0, [r7, #12]
 800487c:	f000 f8c4 	bl	8004a08 <I2C_Enable_IRQ>
}
 8004880:	bf00      	nop
 8004882:	3710      	adds	r7, #16
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}

08004888 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004894:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80048a4:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d104      	bne.n	80048ba <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80048b0:	2120      	movs	r1, #32
 80048b2:	68f8      	ldr	r0, [r7, #12]
 80048b4:	f000 f8a8 	bl	8004a08 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80048b8:	e03b      	b.n	8004932 <I2C_DMAMasterReceiveCplt+0xaa>
    hi2c->pBuffPtr += hi2c->XferSize;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048be:	68fa      	ldr	r2, [r7, #12]
 80048c0:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80048c2:	441a      	add	r2, r3
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	2bff      	cmp	r3, #255	@ 0xff
 80048d0:	d911      	bls.n	80048f6 <I2C_DMAMasterReceiveCplt+0x6e>
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	699b      	ldr	r3, [r3, #24]
 80048d8:	0c1b      	lsrs	r3, r3, #16
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	f003 0301 	and.w	r3, r3, #1
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d103      	bne.n	80048ee <I2C_DMAMasterReceiveCplt+0x66>
        hi2c->XferSize = 1U;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2201      	movs	r2, #1
 80048ea:	851a      	strh	r2, [r3, #40]	@ 0x28
 80048ec:	e008      	b.n	8004900 <I2C_DMAMasterReceiveCplt+0x78>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	22ff      	movs	r2, #255	@ 0xff
 80048f2:	851a      	strh	r2, [r3, #40]	@ 0x28
 80048f4:	e004      	b.n	8004900 <I2C_DMAMasterReceiveCplt+0x78>
      hi2c->XferSize = hi2c->XferCount;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048fa:	b29a      	uxth	r2, r3
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	3324      	adds	r3, #36	@ 0x24
 800490a:	4619      	mov	r1, r3
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004910:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8004916:	f7fd fbcd 	bl	80020b4 <HAL_DMA_Start_IT>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d004      	beq.n	800492a <I2C_DMAMasterReceiveCplt+0xa2>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8004920:	2110      	movs	r1, #16
 8004922:	68f8      	ldr	r0, [r7, #12]
 8004924:	f7ff fe2a 	bl	800457c <I2C_ITError>
}
 8004928:	e003      	b.n	8004932 <I2C_DMAMasterReceiveCplt+0xaa>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800492a:	2140      	movs	r1, #64	@ 0x40
 800492c:	68f8      	ldr	r0, [r7, #12]
 800492e:	f000 f86b 	bl	8004a08 <I2C_Enable_IRQ>
}
 8004932:	bf00      	nop
 8004934:	3710      	adds	r7, #16
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}

0800493a <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800493a:	b580      	push	{r7, lr}
 800493c:	b084      	sub	sp, #16
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004946:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	685a      	ldr	r2, [r3, #4]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004956:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8004958:	2110      	movs	r1, #16
 800495a:	68f8      	ldr	r0, [r7, #12]
 800495c:	f7ff fe0e 	bl	800457c <I2C_ITError>
}
 8004960:	bf00      	nop
 8004962:	3710      	adds	r7, #16
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}

08004968 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004974:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800497a:	2b00      	cmp	r3, #0
 800497c:	d003      	beq.n	8004986 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004982:	2200      	movs	r2, #0
 8004984:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800498a:	2b00      	cmp	r3, #0
 800498c:	d003      	beq.n	8004996 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004992:	2200      	movs	r2, #0
 8004994:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8004996:	68f8      	ldr	r0, [r7, #12]
 8004998:	f7ff fee0 	bl	800475c <I2C_TreatErrorCallback>
}
 800499c:	bf00      	nop
 800499e:	3710      	adds	r7, #16
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}

080049a4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b087      	sub	sp, #28
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	60f8      	str	r0, [r7, #12]
 80049ac:	607b      	str	r3, [r7, #4]
 80049ae:	460b      	mov	r3, r1
 80049b0:	817b      	strh	r3, [r7, #10]
 80049b2:	4613      	mov	r3, r2
 80049b4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80049b6:	897b      	ldrh	r3, [r7, #10]
 80049b8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80049bc:	7a7b      	ldrb	r3, [r7, #9]
 80049be:	041b      	lsls	r3, r3, #16
 80049c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80049c4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80049ca:	6a3b      	ldr	r3, [r7, #32]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80049d2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	685a      	ldr	r2, [r3, #4]
 80049da:	6a3b      	ldr	r3, [r7, #32]
 80049dc:	0d5b      	lsrs	r3, r3, #21
 80049de:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80049e2:	4b08      	ldr	r3, [pc, #32]	@ (8004a04 <I2C_TransferConfig+0x60>)
 80049e4:	430b      	orrs	r3, r1
 80049e6:	43db      	mvns	r3, r3
 80049e8:	ea02 0103 	and.w	r1, r2, r3
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	697a      	ldr	r2, [r7, #20]
 80049f2:	430a      	orrs	r2, r1
 80049f4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80049f6:	bf00      	nop
 80049f8:	371c      	adds	r7, #28
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	03ff63ff 	.word	0x03ff63ff

08004a08 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b085      	sub	sp, #20
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	460b      	mov	r3, r1
 8004a12:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004a14:	2300      	movs	r3, #0
 8004a16:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a1c:	4a39      	ldr	r2, [pc, #228]	@ (8004b04 <I2C_Enable_IRQ+0xfc>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d032      	beq.n	8004a88 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004a26:	4a38      	ldr	r2, [pc, #224]	@ (8004b08 <I2C_Enable_IRQ+0x100>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d02d      	beq.n	8004a88 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004a30:	4a36      	ldr	r2, [pc, #216]	@ (8004b0c <I2C_Enable_IRQ+0x104>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d028      	beq.n	8004a88 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004a36:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	da03      	bge.n	8004a46 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004a44:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004a46:	887b      	ldrh	r3, [r7, #2]
 8004a48:	f003 0301 	and.w	r3, r3, #1
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d003      	beq.n	8004a58 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8004a56:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004a58:	887b      	ldrh	r3, [r7, #2]
 8004a5a:	f003 0302 	and.w	r3, r3, #2
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d003      	beq.n	8004a6a <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8004a68:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004a6a:	887b      	ldrh	r3, [r7, #2]
 8004a6c:	2b10      	cmp	r3, #16
 8004a6e:	d103      	bne.n	8004a78 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004a76:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004a78:	887b      	ldrh	r3, [r7, #2]
 8004a7a:	2b20      	cmp	r3, #32
 8004a7c:	d133      	bne.n	8004ae6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	f043 0320 	orr.w	r3, r3, #32
 8004a84:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004a86:	e02e      	b.n	8004ae6 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004a88:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	da03      	bge.n	8004a98 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004a96:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004a98:	887b      	ldrh	r3, [r7, #2]
 8004a9a:	f003 0301 	and.w	r3, r3, #1
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d003      	beq.n	8004aaa <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8004aa8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004aaa:	887b      	ldrh	r3, [r7, #2]
 8004aac:	f003 0302 	and.w	r3, r3, #2
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d003      	beq.n	8004abc <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8004aba:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004abc:	887b      	ldrh	r3, [r7, #2]
 8004abe:	2b10      	cmp	r3, #16
 8004ac0:	d103      	bne.n	8004aca <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004ac8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004aca:	887b      	ldrh	r3, [r7, #2]
 8004acc:	2b20      	cmp	r3, #32
 8004ace:	d103      	bne.n	8004ad8 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004ad6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004ad8:	887b      	ldrh	r3, [r7, #2]
 8004ada:	2b40      	cmp	r3, #64	@ 0x40
 8004adc:	d103      	bne.n	8004ae6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ae4:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	6819      	ldr	r1, [r3, #0]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	430a      	orrs	r2, r1
 8004af4:	601a      	str	r2, [r3, #0]
}
 8004af6:	bf00      	nop
 8004af8:	3714      	adds	r7, #20
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	080037c9 	.word	0x080037c9
 8004b08:	08003c69 	.word	0x08003c69
 8004b0c:	080039cd 	.word	0x080039cd

08004b10 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b085      	sub	sp, #20
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	460b      	mov	r3, r1
 8004b1a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004b20:	887b      	ldrh	r3, [r7, #2]
 8004b22:	f003 0301 	and.w	r3, r3, #1
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00f      	beq.n	8004b4a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8004b30:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004b3e:	2b28      	cmp	r3, #40	@ 0x28
 8004b40:	d003      	beq.n	8004b4a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8004b48:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004b4a:	887b      	ldrh	r3, [r7, #2]
 8004b4c:	f003 0302 	and.w	r3, r3, #2
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d00f      	beq.n	8004b74 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8004b5a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004b68:	2b28      	cmp	r3, #40	@ 0x28
 8004b6a:	d003      	beq.n	8004b74 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8004b72:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004b74:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	da03      	bge.n	8004b84 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004b82:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004b84:	887b      	ldrh	r3, [r7, #2]
 8004b86:	2b10      	cmp	r3, #16
 8004b88:	d103      	bne.n	8004b92 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004b90:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004b92:	887b      	ldrh	r3, [r7, #2]
 8004b94:	2b20      	cmp	r3, #32
 8004b96:	d103      	bne.n	8004ba0 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f043 0320 	orr.w	r3, r3, #32
 8004b9e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004ba0:	887b      	ldrh	r3, [r7, #2]
 8004ba2:	2b40      	cmp	r3, #64	@ 0x40
 8004ba4:	d103      	bne.n	8004bae <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bac:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	6819      	ldr	r1, [r3, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	43da      	mvns	r2, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	400a      	ands	r2, r1
 8004bbe:	601a      	str	r2, [r3, #0]
}
 8004bc0:	bf00      	nop
 8004bc2:	3714      	adds	r7, #20
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
 8004bd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	2b20      	cmp	r3, #32
 8004be0:	d138      	bne.n	8004c54 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d101      	bne.n	8004bf0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004bec:	2302      	movs	r3, #2
 8004bee:	e032      	b.n	8004c56 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2224      	movs	r2, #36	@ 0x24
 8004bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f022 0201 	bic.w	r2, r2, #1
 8004c0e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004c1e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	6819      	ldr	r1, [r3, #0]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	683a      	ldr	r2, [r7, #0]
 8004c2c:	430a      	orrs	r2, r1
 8004c2e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f042 0201 	orr.w	r2, r2, #1
 8004c3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2220      	movs	r2, #32
 8004c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004c50:	2300      	movs	r3, #0
 8004c52:	e000      	b.n	8004c56 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004c54:	2302      	movs	r3, #2
  }
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	370c      	adds	r7, #12
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c60:	4770      	bx	lr

08004c62 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004c62:	b480      	push	{r7}
 8004c64:	b085      	sub	sp, #20
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	6078      	str	r0, [r7, #4]
 8004c6a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	2b20      	cmp	r3, #32
 8004c76:	d139      	bne.n	8004cec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d101      	bne.n	8004c86 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004c82:	2302      	movs	r3, #2
 8004c84:	e033      	b.n	8004cee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2224      	movs	r2, #36	@ 0x24
 8004c92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f022 0201 	bic.w	r2, r2, #1
 8004ca4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004cb4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	021b      	lsls	r3, r3, #8
 8004cba:	68fa      	ldr	r2, [r7, #12]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	68fa      	ldr	r2, [r7, #12]
 8004cc6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f042 0201 	orr.w	r2, r2, #1
 8004cd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2220      	movs	r2, #32
 8004cdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	e000      	b.n	8004cee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004cec:	2302      	movs	r3, #2
  }
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3714      	adds	r7, #20
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr
	...

08004cfc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d00:	4b0d      	ldr	r3, [pc, #52]	@ (8004d38 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004d08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d0c:	d102      	bne.n	8004d14 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004d0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004d12:	e00b      	b.n	8004d2c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004d14:	4b08      	ldr	r3, [pc, #32]	@ (8004d38 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004d16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d22:	d102      	bne.n	8004d2a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004d24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004d28:	e000      	b.n	8004d2c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004d2a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d34:	4770      	bx	lr
 8004d36:	bf00      	nop
 8004d38:	40007000 	.word	0x40007000

08004d3c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b085      	sub	sp, #20
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d141      	bne.n	8004dce <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d4a:	4b4b      	ldr	r3, [pc, #300]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004d52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d56:	d131      	bne.n	8004dbc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d58:	4b47      	ldr	r3, [pc, #284]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d5e:	4a46      	ldr	r2, [pc, #280]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d64:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004d68:	4b43      	ldr	r3, [pc, #268]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004d70:	4a41      	ldr	r2, [pc, #260]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d76:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004d78:	4b40      	ldr	r3, [pc, #256]	@ (8004e7c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2232      	movs	r2, #50	@ 0x32
 8004d7e:	fb02 f303 	mul.w	r3, r2, r3
 8004d82:	4a3f      	ldr	r2, [pc, #252]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004d84:	fba2 2303 	umull	r2, r3, r2, r3
 8004d88:	0c9b      	lsrs	r3, r3, #18
 8004d8a:	3301      	adds	r3, #1
 8004d8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d8e:	e002      	b.n	8004d96 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	3b01      	subs	r3, #1
 8004d94:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d96:	4b38      	ldr	r3, [pc, #224]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d98:	695b      	ldr	r3, [r3, #20]
 8004d9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004da2:	d102      	bne.n	8004daa <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d1f2      	bne.n	8004d90 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004daa:	4b33      	ldr	r3, [pc, #204]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dac:	695b      	ldr	r3, [r3, #20]
 8004dae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004db2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004db6:	d158      	bne.n	8004e6a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004db8:	2303      	movs	r3, #3
 8004dba:	e057      	b.n	8004e6c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004dbc:	4b2e      	ldr	r3, [pc, #184]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004dc2:	4a2d      	ldr	r2, [pc, #180]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004dc8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004dcc:	e04d      	b.n	8004e6a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004dd4:	d141      	bne.n	8004e5a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004dd6:	4b28      	ldr	r3, [pc, #160]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004dde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004de2:	d131      	bne.n	8004e48 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004de4:	4b24      	ldr	r3, [pc, #144]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004de6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004dea:	4a23      	ldr	r2, [pc, #140]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004df0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004df4:	4b20      	ldr	r3, [pc, #128]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004dfc:	4a1e      	ldr	r2, [pc, #120]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e02:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004e04:	4b1d      	ldr	r3, [pc, #116]	@ (8004e7c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	2232      	movs	r2, #50	@ 0x32
 8004e0a:	fb02 f303 	mul.w	r3, r2, r3
 8004e0e:	4a1c      	ldr	r2, [pc, #112]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004e10:	fba2 2303 	umull	r2, r3, r2, r3
 8004e14:	0c9b      	lsrs	r3, r3, #18
 8004e16:	3301      	adds	r3, #1
 8004e18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e1a:	e002      	b.n	8004e22 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e22:	4b15      	ldr	r3, [pc, #84]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e2e:	d102      	bne.n	8004e36 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d1f2      	bne.n	8004e1c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e36:	4b10      	ldr	r3, [pc, #64]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e38:	695b      	ldr	r3, [r3, #20]
 8004e3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e42:	d112      	bne.n	8004e6a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004e44:	2303      	movs	r3, #3
 8004e46:	e011      	b.n	8004e6c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e48:	4b0b      	ldr	r3, [pc, #44]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e4e:	4a0a      	ldr	r2, [pc, #40]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e54:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004e58:	e007      	b.n	8004e6a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004e5a:	4b07      	ldr	r3, [pc, #28]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004e62:	4a05      	ldr	r2, [pc, #20]	@ (8004e78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e64:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004e68:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3714      	adds	r7, #20
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr
 8004e78:	40007000 	.word	0x40007000
 8004e7c:	20000028 	.word	0x20000028
 8004e80:	431bde83 	.word	0x431bde83

08004e84 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b088      	sub	sp, #32
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d102      	bne.n	8004e98 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	f000 bc08 	b.w	80056a8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e98:	4b96      	ldr	r3, [pc, #600]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	f003 030c 	and.w	r3, r3, #12
 8004ea0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ea2:	4b94      	ldr	r3, [pc, #592]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004ea4:	68db      	ldr	r3, [r3, #12]
 8004ea6:	f003 0303 	and.w	r3, r3, #3
 8004eaa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0310 	and.w	r3, r3, #16
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	f000 80e4 	beq.w	8005082 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004eba:	69bb      	ldr	r3, [r7, #24]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d007      	beq.n	8004ed0 <HAL_RCC_OscConfig+0x4c>
 8004ec0:	69bb      	ldr	r3, [r7, #24]
 8004ec2:	2b0c      	cmp	r3, #12
 8004ec4:	f040 808b 	bne.w	8004fde <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	f040 8087 	bne.w	8004fde <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004ed0:	4b88      	ldr	r3, [pc, #544]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 0302 	and.w	r3, r3, #2
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d005      	beq.n	8004ee8 <HAL_RCC_OscConfig+0x64>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	699b      	ldr	r3, [r3, #24]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d101      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e3df      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6a1a      	ldr	r2, [r3, #32]
 8004eec:	4b81      	ldr	r3, [pc, #516]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0308 	and.w	r3, r3, #8
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d004      	beq.n	8004f02 <HAL_RCC_OscConfig+0x7e>
 8004ef8:	4b7e      	ldr	r3, [pc, #504]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f00:	e005      	b.n	8004f0e <HAL_RCC_OscConfig+0x8a>
 8004f02:	4b7c      	ldr	r3, [pc, #496]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004f04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f08:	091b      	lsrs	r3, r3, #4
 8004f0a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d223      	bcs.n	8004f5a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6a1b      	ldr	r3, [r3, #32]
 8004f16:	4618      	mov	r0, r3
 8004f18:	f000 fdfe 	bl	8005b18 <RCC_SetFlashLatencyFromMSIRange>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d001      	beq.n	8004f26 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e3c0      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f26:	4b73      	ldr	r3, [pc, #460]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a72      	ldr	r2, [pc, #456]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004f2c:	f043 0308 	orr.w	r3, r3, #8
 8004f30:	6013      	str	r3, [r2, #0]
 8004f32:	4b70      	ldr	r3, [pc, #448]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a1b      	ldr	r3, [r3, #32]
 8004f3e:	496d      	ldr	r1, [pc, #436]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004f40:	4313      	orrs	r3, r2
 8004f42:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f44:	4b6b      	ldr	r3, [pc, #428]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	69db      	ldr	r3, [r3, #28]
 8004f50:	021b      	lsls	r3, r3, #8
 8004f52:	4968      	ldr	r1, [pc, #416]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004f54:	4313      	orrs	r3, r2
 8004f56:	604b      	str	r3, [r1, #4]
 8004f58:	e025      	b.n	8004fa6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f5a:	4b66      	ldr	r3, [pc, #408]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a65      	ldr	r2, [pc, #404]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004f60:	f043 0308 	orr.w	r3, r3, #8
 8004f64:	6013      	str	r3, [r2, #0]
 8004f66:	4b63      	ldr	r3, [pc, #396]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a1b      	ldr	r3, [r3, #32]
 8004f72:	4960      	ldr	r1, [pc, #384]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004f74:	4313      	orrs	r3, r2
 8004f76:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f78:	4b5e      	ldr	r3, [pc, #376]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	69db      	ldr	r3, [r3, #28]
 8004f84:	021b      	lsls	r3, r3, #8
 8004f86:	495b      	ldr	r1, [pc, #364]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d109      	bne.n	8004fa6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6a1b      	ldr	r3, [r3, #32]
 8004f96:	4618      	mov	r0, r3
 8004f98:	f000 fdbe 	bl	8005b18 <RCC_SetFlashLatencyFromMSIRange>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d001      	beq.n	8004fa6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e380      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004fa6:	f000 fcc1 	bl	800592c <HAL_RCC_GetSysClockFreq>
 8004faa:	4602      	mov	r2, r0
 8004fac:	4b51      	ldr	r3, [pc, #324]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	091b      	lsrs	r3, r3, #4
 8004fb2:	f003 030f 	and.w	r3, r3, #15
 8004fb6:	4950      	ldr	r1, [pc, #320]	@ (80050f8 <HAL_RCC_OscConfig+0x274>)
 8004fb8:	5ccb      	ldrb	r3, [r1, r3]
 8004fba:	f003 031f 	and.w	r3, r3, #31
 8004fbe:	fa22 f303 	lsr.w	r3, r2, r3
 8004fc2:	4a4e      	ldr	r2, [pc, #312]	@ (80050fc <HAL_RCC_OscConfig+0x278>)
 8004fc4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004fc6:	4b4e      	ldr	r3, [pc, #312]	@ (8005100 <HAL_RCC_OscConfig+0x27c>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f7fc fc72 	bl	80018b4 <HAL_InitTick>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004fd4:	7bfb      	ldrb	r3, [r7, #15]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d052      	beq.n	8005080 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004fda:	7bfb      	ldrb	r3, [r7, #15]
 8004fdc:	e364      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	699b      	ldr	r3, [r3, #24]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d032      	beq.n	800504c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004fe6:	4b43      	ldr	r3, [pc, #268]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a42      	ldr	r2, [pc, #264]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8004fec:	f043 0301 	orr.w	r3, r3, #1
 8004ff0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004ff2:	f7fc fe79 	bl	8001ce8 <HAL_GetTick>
 8004ff6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004ff8:	e008      	b.n	800500c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ffa:	f7fc fe75 	bl	8001ce8 <HAL_GetTick>
 8004ffe:	4602      	mov	r2, r0
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	1ad3      	subs	r3, r2, r3
 8005004:	2b02      	cmp	r3, #2
 8005006:	d901      	bls.n	800500c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005008:	2303      	movs	r3, #3
 800500a:	e34d      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800500c:	4b39      	ldr	r3, [pc, #228]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f003 0302 	and.w	r3, r3, #2
 8005014:	2b00      	cmp	r3, #0
 8005016:	d0f0      	beq.n	8004ffa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005018:	4b36      	ldr	r3, [pc, #216]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a35      	ldr	r2, [pc, #212]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 800501e:	f043 0308 	orr.w	r3, r3, #8
 8005022:	6013      	str	r3, [r2, #0]
 8005024:	4b33      	ldr	r3, [pc, #204]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6a1b      	ldr	r3, [r3, #32]
 8005030:	4930      	ldr	r1, [pc, #192]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8005032:	4313      	orrs	r3, r2
 8005034:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005036:	4b2f      	ldr	r3, [pc, #188]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	69db      	ldr	r3, [r3, #28]
 8005042:	021b      	lsls	r3, r3, #8
 8005044:	492b      	ldr	r1, [pc, #172]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8005046:	4313      	orrs	r3, r2
 8005048:	604b      	str	r3, [r1, #4]
 800504a:	e01a      	b.n	8005082 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800504c:	4b29      	ldr	r3, [pc, #164]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a28      	ldr	r2, [pc, #160]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8005052:	f023 0301 	bic.w	r3, r3, #1
 8005056:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005058:	f7fc fe46 	bl	8001ce8 <HAL_GetTick>
 800505c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800505e:	e008      	b.n	8005072 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005060:	f7fc fe42 	bl	8001ce8 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b02      	cmp	r3, #2
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e31a      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005072:	4b20      	ldr	r3, [pc, #128]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0302 	and.w	r3, r3, #2
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1f0      	bne.n	8005060 <HAL_RCC_OscConfig+0x1dc>
 800507e:	e000      	b.n	8005082 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005080:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f003 0301 	and.w	r3, r3, #1
 800508a:	2b00      	cmp	r3, #0
 800508c:	d073      	beq.n	8005176 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800508e:	69bb      	ldr	r3, [r7, #24]
 8005090:	2b08      	cmp	r3, #8
 8005092:	d005      	beq.n	80050a0 <HAL_RCC_OscConfig+0x21c>
 8005094:	69bb      	ldr	r3, [r7, #24]
 8005096:	2b0c      	cmp	r3, #12
 8005098:	d10e      	bne.n	80050b8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	2b03      	cmp	r3, #3
 800509e:	d10b      	bne.n	80050b8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050a0:	4b14      	ldr	r3, [pc, #80]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d063      	beq.n	8005174 <HAL_RCC_OscConfig+0x2f0>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d15f      	bne.n	8005174 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e2f7      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050c0:	d106      	bne.n	80050d0 <HAL_RCC_OscConfig+0x24c>
 80050c2:	4b0c      	ldr	r3, [pc, #48]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a0b      	ldr	r2, [pc, #44]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 80050c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050cc:	6013      	str	r3, [r2, #0]
 80050ce:	e025      	b.n	800511c <HAL_RCC_OscConfig+0x298>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050d8:	d114      	bne.n	8005104 <HAL_RCC_OscConfig+0x280>
 80050da:	4b06      	ldr	r3, [pc, #24]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a05      	ldr	r2, [pc, #20]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 80050e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80050e4:	6013      	str	r3, [r2, #0]
 80050e6:	4b03      	ldr	r3, [pc, #12]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a02      	ldr	r2, [pc, #8]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 80050ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050f0:	6013      	str	r3, [r2, #0]
 80050f2:	e013      	b.n	800511c <HAL_RCC_OscConfig+0x298>
 80050f4:	40021000 	.word	0x40021000
 80050f8:	080145f4 	.word	0x080145f4
 80050fc:	20000028 	.word	0x20000028
 8005100:	2000002c 	.word	0x2000002c
 8005104:	4ba0      	ldr	r3, [pc, #640]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a9f      	ldr	r2, [pc, #636]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 800510a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800510e:	6013      	str	r3, [r2, #0]
 8005110:	4b9d      	ldr	r3, [pc, #628]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a9c      	ldr	r2, [pc, #624]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 8005116:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800511a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d013      	beq.n	800514c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005124:	f7fc fde0 	bl	8001ce8 <HAL_GetTick>
 8005128:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800512a:	e008      	b.n	800513e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800512c:	f7fc fddc 	bl	8001ce8 <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	2b64      	cmp	r3, #100	@ 0x64
 8005138:	d901      	bls.n	800513e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800513a:	2303      	movs	r3, #3
 800513c:	e2b4      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800513e:	4b92      	ldr	r3, [pc, #584]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005146:	2b00      	cmp	r3, #0
 8005148:	d0f0      	beq.n	800512c <HAL_RCC_OscConfig+0x2a8>
 800514a:	e014      	b.n	8005176 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800514c:	f7fc fdcc 	bl	8001ce8 <HAL_GetTick>
 8005150:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005152:	e008      	b.n	8005166 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005154:	f7fc fdc8 	bl	8001ce8 <HAL_GetTick>
 8005158:	4602      	mov	r2, r0
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	1ad3      	subs	r3, r2, r3
 800515e:	2b64      	cmp	r3, #100	@ 0x64
 8005160:	d901      	bls.n	8005166 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e2a0      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005166:	4b88      	ldr	r3, [pc, #544]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800516e:	2b00      	cmp	r3, #0
 8005170:	d1f0      	bne.n	8005154 <HAL_RCC_OscConfig+0x2d0>
 8005172:	e000      	b.n	8005176 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005174:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f003 0302 	and.w	r3, r3, #2
 800517e:	2b00      	cmp	r3, #0
 8005180:	d060      	beq.n	8005244 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005182:	69bb      	ldr	r3, [r7, #24]
 8005184:	2b04      	cmp	r3, #4
 8005186:	d005      	beq.n	8005194 <HAL_RCC_OscConfig+0x310>
 8005188:	69bb      	ldr	r3, [r7, #24]
 800518a:	2b0c      	cmp	r3, #12
 800518c:	d119      	bne.n	80051c2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	2b02      	cmp	r3, #2
 8005192:	d116      	bne.n	80051c2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005194:	4b7c      	ldr	r3, [pc, #496]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800519c:	2b00      	cmp	r3, #0
 800519e:	d005      	beq.n	80051ac <HAL_RCC_OscConfig+0x328>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d101      	bne.n	80051ac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e27d      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051ac:	4b76      	ldr	r3, [pc, #472]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	691b      	ldr	r3, [r3, #16]
 80051b8:	061b      	lsls	r3, r3, #24
 80051ba:	4973      	ldr	r1, [pc, #460]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 80051bc:	4313      	orrs	r3, r2
 80051be:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80051c0:	e040      	b.n	8005244 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d023      	beq.n	8005212 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051ca:	4b6f      	ldr	r3, [pc, #444]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a6e      	ldr	r2, [pc, #440]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 80051d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d6:	f7fc fd87 	bl	8001ce8 <HAL_GetTick>
 80051da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051dc:	e008      	b.n	80051f0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051de:	f7fc fd83 	bl	8001ce8 <HAL_GetTick>
 80051e2:	4602      	mov	r2, r0
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	2b02      	cmp	r3, #2
 80051ea:	d901      	bls.n	80051f0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80051ec:	2303      	movs	r3, #3
 80051ee:	e25b      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051f0:	4b65      	ldr	r3, [pc, #404]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d0f0      	beq.n	80051de <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051fc:	4b62      	ldr	r3, [pc, #392]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	691b      	ldr	r3, [r3, #16]
 8005208:	061b      	lsls	r3, r3, #24
 800520a:	495f      	ldr	r1, [pc, #380]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 800520c:	4313      	orrs	r3, r2
 800520e:	604b      	str	r3, [r1, #4]
 8005210:	e018      	b.n	8005244 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005212:	4b5d      	ldr	r3, [pc, #372]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a5c      	ldr	r2, [pc, #368]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 8005218:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800521c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800521e:	f7fc fd63 	bl	8001ce8 <HAL_GetTick>
 8005222:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005224:	e008      	b.n	8005238 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005226:	f7fc fd5f 	bl	8001ce8 <HAL_GetTick>
 800522a:	4602      	mov	r2, r0
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	1ad3      	subs	r3, r2, r3
 8005230:	2b02      	cmp	r3, #2
 8005232:	d901      	bls.n	8005238 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005234:	2303      	movs	r3, #3
 8005236:	e237      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005238:	4b53      	ldr	r3, [pc, #332]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005240:	2b00      	cmp	r3, #0
 8005242:	d1f0      	bne.n	8005226 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f003 0308 	and.w	r3, r3, #8
 800524c:	2b00      	cmp	r3, #0
 800524e:	d03c      	beq.n	80052ca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	695b      	ldr	r3, [r3, #20]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d01c      	beq.n	8005292 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005258:	4b4b      	ldr	r3, [pc, #300]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 800525a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800525e:	4a4a      	ldr	r2, [pc, #296]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 8005260:	f043 0301 	orr.w	r3, r3, #1
 8005264:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005268:	f7fc fd3e 	bl	8001ce8 <HAL_GetTick>
 800526c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800526e:	e008      	b.n	8005282 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005270:	f7fc fd3a 	bl	8001ce8 <HAL_GetTick>
 8005274:	4602      	mov	r2, r0
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	2b02      	cmp	r3, #2
 800527c:	d901      	bls.n	8005282 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e212      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005282:	4b41      	ldr	r3, [pc, #260]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 8005284:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005288:	f003 0302 	and.w	r3, r3, #2
 800528c:	2b00      	cmp	r3, #0
 800528e:	d0ef      	beq.n	8005270 <HAL_RCC_OscConfig+0x3ec>
 8005290:	e01b      	b.n	80052ca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005292:	4b3d      	ldr	r3, [pc, #244]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 8005294:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005298:	4a3b      	ldr	r2, [pc, #236]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 800529a:	f023 0301 	bic.w	r3, r3, #1
 800529e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052a2:	f7fc fd21 	bl	8001ce8 <HAL_GetTick>
 80052a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80052a8:	e008      	b.n	80052bc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052aa:	f7fc fd1d 	bl	8001ce8 <HAL_GetTick>
 80052ae:	4602      	mov	r2, r0
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	1ad3      	subs	r3, r2, r3
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d901      	bls.n	80052bc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80052b8:	2303      	movs	r3, #3
 80052ba:	e1f5      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80052bc:	4b32      	ldr	r3, [pc, #200]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 80052be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052c2:	f003 0302 	and.w	r3, r3, #2
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d1ef      	bne.n	80052aa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f003 0304 	and.w	r3, r3, #4
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	f000 80a6 	beq.w	8005424 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052d8:	2300      	movs	r3, #0
 80052da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80052dc:	4b2a      	ldr	r3, [pc, #168]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 80052de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d10d      	bne.n	8005304 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052e8:	4b27      	ldr	r3, [pc, #156]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 80052ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ec:	4a26      	ldr	r2, [pc, #152]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 80052ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80052f4:	4b24      	ldr	r3, [pc, #144]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 80052f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052fc:	60bb      	str	r3, [r7, #8]
 80052fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005300:	2301      	movs	r3, #1
 8005302:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005304:	4b21      	ldr	r3, [pc, #132]	@ (800538c <HAL_RCC_OscConfig+0x508>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800530c:	2b00      	cmp	r3, #0
 800530e:	d118      	bne.n	8005342 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005310:	4b1e      	ldr	r3, [pc, #120]	@ (800538c <HAL_RCC_OscConfig+0x508>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a1d      	ldr	r2, [pc, #116]	@ (800538c <HAL_RCC_OscConfig+0x508>)
 8005316:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800531a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800531c:	f7fc fce4 	bl	8001ce8 <HAL_GetTick>
 8005320:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005322:	e008      	b.n	8005336 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005324:	f7fc fce0 	bl	8001ce8 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	2b02      	cmp	r3, #2
 8005330:	d901      	bls.n	8005336 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	e1b8      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005336:	4b15      	ldr	r3, [pc, #84]	@ (800538c <HAL_RCC_OscConfig+0x508>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800533e:	2b00      	cmp	r3, #0
 8005340:	d0f0      	beq.n	8005324 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	2b01      	cmp	r3, #1
 8005348:	d108      	bne.n	800535c <HAL_RCC_OscConfig+0x4d8>
 800534a:	4b0f      	ldr	r3, [pc, #60]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 800534c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005350:	4a0d      	ldr	r2, [pc, #52]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 8005352:	f043 0301 	orr.w	r3, r3, #1
 8005356:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800535a:	e029      	b.n	80053b0 <HAL_RCC_OscConfig+0x52c>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	2b05      	cmp	r3, #5
 8005362:	d115      	bne.n	8005390 <HAL_RCC_OscConfig+0x50c>
 8005364:	4b08      	ldr	r3, [pc, #32]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 8005366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800536a:	4a07      	ldr	r2, [pc, #28]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 800536c:	f043 0304 	orr.w	r3, r3, #4
 8005370:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005374:	4b04      	ldr	r3, [pc, #16]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 8005376:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800537a:	4a03      	ldr	r2, [pc, #12]	@ (8005388 <HAL_RCC_OscConfig+0x504>)
 800537c:	f043 0301 	orr.w	r3, r3, #1
 8005380:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005384:	e014      	b.n	80053b0 <HAL_RCC_OscConfig+0x52c>
 8005386:	bf00      	nop
 8005388:	40021000 	.word	0x40021000
 800538c:	40007000 	.word	0x40007000
 8005390:	4b9d      	ldr	r3, [pc, #628]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 8005392:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005396:	4a9c      	ldr	r2, [pc, #624]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 8005398:	f023 0301 	bic.w	r3, r3, #1
 800539c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80053a0:	4b99      	ldr	r3, [pc, #612]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 80053a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053a6:	4a98      	ldr	r2, [pc, #608]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 80053a8:	f023 0304 	bic.w	r3, r3, #4
 80053ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d016      	beq.n	80053e6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053b8:	f7fc fc96 	bl	8001ce8 <HAL_GetTick>
 80053bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053be:	e00a      	b.n	80053d6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053c0:	f7fc fc92 	bl	8001ce8 <HAL_GetTick>
 80053c4:	4602      	mov	r2, r0
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	1ad3      	subs	r3, r2, r3
 80053ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d901      	bls.n	80053d6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80053d2:	2303      	movs	r3, #3
 80053d4:	e168      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053d6:	4b8c      	ldr	r3, [pc, #560]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 80053d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053dc:	f003 0302 	and.w	r3, r3, #2
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d0ed      	beq.n	80053c0 <HAL_RCC_OscConfig+0x53c>
 80053e4:	e015      	b.n	8005412 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053e6:	f7fc fc7f 	bl	8001ce8 <HAL_GetTick>
 80053ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80053ec:	e00a      	b.n	8005404 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053ee:	f7fc fc7b 	bl	8001ce8 <HAL_GetTick>
 80053f2:	4602      	mov	r2, r0
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	1ad3      	subs	r3, r2, r3
 80053f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d901      	bls.n	8005404 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005400:	2303      	movs	r3, #3
 8005402:	e151      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005404:	4b80      	ldr	r3, [pc, #512]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 8005406:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800540a:	f003 0302 	and.w	r3, r3, #2
 800540e:	2b00      	cmp	r3, #0
 8005410:	d1ed      	bne.n	80053ee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005412:	7ffb      	ldrb	r3, [r7, #31]
 8005414:	2b01      	cmp	r3, #1
 8005416:	d105      	bne.n	8005424 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005418:	4b7b      	ldr	r3, [pc, #492]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 800541a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800541c:	4a7a      	ldr	r2, [pc, #488]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 800541e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005422:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 0320 	and.w	r3, r3, #32
 800542c:	2b00      	cmp	r3, #0
 800542e:	d03c      	beq.n	80054aa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005434:	2b00      	cmp	r3, #0
 8005436:	d01c      	beq.n	8005472 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005438:	4b73      	ldr	r3, [pc, #460]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 800543a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800543e:	4a72      	ldr	r2, [pc, #456]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 8005440:	f043 0301 	orr.w	r3, r3, #1
 8005444:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005448:	f7fc fc4e 	bl	8001ce8 <HAL_GetTick>
 800544c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800544e:	e008      	b.n	8005462 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005450:	f7fc fc4a 	bl	8001ce8 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	2b02      	cmp	r3, #2
 800545c:	d901      	bls.n	8005462 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e122      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005462:	4b69      	ldr	r3, [pc, #420]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 8005464:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005468:	f003 0302 	and.w	r3, r3, #2
 800546c:	2b00      	cmp	r3, #0
 800546e:	d0ef      	beq.n	8005450 <HAL_RCC_OscConfig+0x5cc>
 8005470:	e01b      	b.n	80054aa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005472:	4b65      	ldr	r3, [pc, #404]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 8005474:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005478:	4a63      	ldr	r2, [pc, #396]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 800547a:	f023 0301 	bic.w	r3, r3, #1
 800547e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005482:	f7fc fc31 	bl	8001ce8 <HAL_GetTick>
 8005486:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005488:	e008      	b.n	800549c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800548a:	f7fc fc2d 	bl	8001ce8 <HAL_GetTick>
 800548e:	4602      	mov	r2, r0
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	2b02      	cmp	r3, #2
 8005496:	d901      	bls.n	800549c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005498:	2303      	movs	r3, #3
 800549a:	e105      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800549c:	4b5a      	ldr	r3, [pc, #360]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 800549e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80054a2:	f003 0302 	and.w	r3, r3, #2
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d1ef      	bne.n	800548a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	f000 80f9 	beq.w	80056a6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b8:	2b02      	cmp	r3, #2
 80054ba:	f040 80cf 	bne.w	800565c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80054be:	4b52      	ldr	r3, [pc, #328]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	f003 0203 	and.w	r2, r3, #3
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d12c      	bne.n	800552c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054dc:	3b01      	subs	r3, #1
 80054de:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d123      	bne.n	800552c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054ee:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d11b      	bne.n	800552c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054fe:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005500:	429a      	cmp	r2, r3
 8005502:	d113      	bne.n	800552c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800550e:	085b      	lsrs	r3, r3, #1
 8005510:	3b01      	subs	r3, #1
 8005512:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005514:	429a      	cmp	r2, r3
 8005516:	d109      	bne.n	800552c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005522:	085b      	lsrs	r3, r3, #1
 8005524:	3b01      	subs	r3, #1
 8005526:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005528:	429a      	cmp	r2, r3
 800552a:	d071      	beq.n	8005610 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	2b0c      	cmp	r3, #12
 8005530:	d068      	beq.n	8005604 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005532:	4b35      	ldr	r3, [pc, #212]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800553a:	2b00      	cmp	r3, #0
 800553c:	d105      	bne.n	800554a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800553e:	4b32      	ldr	r3, [pc, #200]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005546:	2b00      	cmp	r3, #0
 8005548:	d001      	beq.n	800554e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	e0ac      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800554e:	4b2e      	ldr	r3, [pc, #184]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a2d      	ldr	r2, [pc, #180]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 8005554:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005558:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800555a:	f7fc fbc5 	bl	8001ce8 <HAL_GetTick>
 800555e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005560:	e008      	b.n	8005574 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005562:	f7fc fbc1 	bl	8001ce8 <HAL_GetTick>
 8005566:	4602      	mov	r2, r0
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	1ad3      	subs	r3, r2, r3
 800556c:	2b02      	cmp	r3, #2
 800556e:	d901      	bls.n	8005574 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005570:	2303      	movs	r3, #3
 8005572:	e099      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005574:	4b24      	ldr	r3, [pc, #144]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800557c:	2b00      	cmp	r3, #0
 800557e:	d1f0      	bne.n	8005562 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005580:	4b21      	ldr	r3, [pc, #132]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 8005582:	68da      	ldr	r2, [r3, #12]
 8005584:	4b21      	ldr	r3, [pc, #132]	@ (800560c <HAL_RCC_OscConfig+0x788>)
 8005586:	4013      	ands	r3, r2
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005590:	3a01      	subs	r2, #1
 8005592:	0112      	lsls	r2, r2, #4
 8005594:	4311      	orrs	r1, r2
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800559a:	0212      	lsls	r2, r2, #8
 800559c:	4311      	orrs	r1, r2
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80055a2:	0852      	lsrs	r2, r2, #1
 80055a4:	3a01      	subs	r2, #1
 80055a6:	0552      	lsls	r2, r2, #21
 80055a8:	4311      	orrs	r1, r2
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80055ae:	0852      	lsrs	r2, r2, #1
 80055b0:	3a01      	subs	r2, #1
 80055b2:	0652      	lsls	r2, r2, #25
 80055b4:	4311      	orrs	r1, r2
 80055b6:	687a      	ldr	r2, [r7, #4]
 80055b8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80055ba:	06d2      	lsls	r2, r2, #27
 80055bc:	430a      	orrs	r2, r1
 80055be:	4912      	ldr	r1, [pc, #72]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80055c4:	4b10      	ldr	r3, [pc, #64]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a0f      	ldr	r2, [pc, #60]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 80055ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80055ce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80055d0:	4b0d      	ldr	r3, [pc, #52]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	4a0c      	ldr	r2, [pc, #48]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 80055d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80055da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80055dc:	f7fc fb84 	bl	8001ce8 <HAL_GetTick>
 80055e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055e2:	e008      	b.n	80055f6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055e4:	f7fc fb80 	bl	8001ce8 <HAL_GetTick>
 80055e8:	4602      	mov	r2, r0
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	1ad3      	subs	r3, r2, r3
 80055ee:	2b02      	cmp	r3, #2
 80055f0:	d901      	bls.n	80055f6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e058      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055f6:	4b04      	ldr	r3, [pc, #16]	@ (8005608 <HAL_RCC_OscConfig+0x784>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d0f0      	beq.n	80055e4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005602:	e050      	b.n	80056a6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	e04f      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
 8005608:	40021000 	.word	0x40021000
 800560c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005610:	4b27      	ldr	r3, [pc, #156]	@ (80056b0 <HAL_RCC_OscConfig+0x82c>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005618:	2b00      	cmp	r3, #0
 800561a:	d144      	bne.n	80056a6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800561c:	4b24      	ldr	r3, [pc, #144]	@ (80056b0 <HAL_RCC_OscConfig+0x82c>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a23      	ldr	r2, [pc, #140]	@ (80056b0 <HAL_RCC_OscConfig+0x82c>)
 8005622:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005626:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005628:	4b21      	ldr	r3, [pc, #132]	@ (80056b0 <HAL_RCC_OscConfig+0x82c>)
 800562a:	68db      	ldr	r3, [r3, #12]
 800562c:	4a20      	ldr	r2, [pc, #128]	@ (80056b0 <HAL_RCC_OscConfig+0x82c>)
 800562e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005632:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005634:	f7fc fb58 	bl	8001ce8 <HAL_GetTick>
 8005638:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800563a:	e008      	b.n	800564e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800563c:	f7fc fb54 	bl	8001ce8 <HAL_GetTick>
 8005640:	4602      	mov	r2, r0
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	1ad3      	subs	r3, r2, r3
 8005646:	2b02      	cmp	r3, #2
 8005648:	d901      	bls.n	800564e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	e02c      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800564e:	4b18      	ldr	r3, [pc, #96]	@ (80056b0 <HAL_RCC_OscConfig+0x82c>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005656:	2b00      	cmp	r3, #0
 8005658:	d0f0      	beq.n	800563c <HAL_RCC_OscConfig+0x7b8>
 800565a:	e024      	b.n	80056a6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800565c:	69bb      	ldr	r3, [r7, #24]
 800565e:	2b0c      	cmp	r3, #12
 8005660:	d01f      	beq.n	80056a2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005662:	4b13      	ldr	r3, [pc, #76]	@ (80056b0 <HAL_RCC_OscConfig+0x82c>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a12      	ldr	r2, [pc, #72]	@ (80056b0 <HAL_RCC_OscConfig+0x82c>)
 8005668:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800566c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800566e:	f7fc fb3b 	bl	8001ce8 <HAL_GetTick>
 8005672:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005674:	e008      	b.n	8005688 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005676:	f7fc fb37 	bl	8001ce8 <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	2b02      	cmp	r3, #2
 8005682:	d901      	bls.n	8005688 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005684:	2303      	movs	r3, #3
 8005686:	e00f      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005688:	4b09      	ldr	r3, [pc, #36]	@ (80056b0 <HAL_RCC_OscConfig+0x82c>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d1f0      	bne.n	8005676 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005694:	4b06      	ldr	r3, [pc, #24]	@ (80056b0 <HAL_RCC_OscConfig+0x82c>)
 8005696:	68da      	ldr	r2, [r3, #12]
 8005698:	4905      	ldr	r1, [pc, #20]	@ (80056b0 <HAL_RCC_OscConfig+0x82c>)
 800569a:	4b06      	ldr	r3, [pc, #24]	@ (80056b4 <HAL_RCC_OscConfig+0x830>)
 800569c:	4013      	ands	r3, r2
 800569e:	60cb      	str	r3, [r1, #12]
 80056a0:	e001      	b.n	80056a6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e000      	b.n	80056a8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80056a6:	2300      	movs	r3, #0
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3720      	adds	r7, #32
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	40021000 	.word	0x40021000
 80056b4:	feeefffc 	.word	0xfeeefffc

080056b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b086      	sub	sp, #24
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80056c2:	2300      	movs	r3, #0
 80056c4:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d101      	bne.n	80056d0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80056cc:	2301      	movs	r3, #1
 80056ce:	e11d      	b.n	800590c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056d0:	4b90      	ldr	r3, [pc, #576]	@ (8005914 <HAL_RCC_ClockConfig+0x25c>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 030f 	and.w	r3, r3, #15
 80056d8:	683a      	ldr	r2, [r7, #0]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d910      	bls.n	8005700 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056de:	4b8d      	ldr	r3, [pc, #564]	@ (8005914 <HAL_RCC_ClockConfig+0x25c>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f023 020f 	bic.w	r2, r3, #15
 80056e6:	498b      	ldr	r1, [pc, #556]	@ (8005914 <HAL_RCC_ClockConfig+0x25c>)
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ee:	4b89      	ldr	r3, [pc, #548]	@ (8005914 <HAL_RCC_ClockConfig+0x25c>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 030f 	and.w	r3, r3, #15
 80056f6:	683a      	ldr	r2, [r7, #0]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d001      	beq.n	8005700 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e105      	b.n	800590c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 0302 	and.w	r3, r3, #2
 8005708:	2b00      	cmp	r3, #0
 800570a:	d010      	beq.n	800572e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	689a      	ldr	r2, [r3, #8]
 8005710:	4b81      	ldr	r3, [pc, #516]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005718:	429a      	cmp	r2, r3
 800571a:	d908      	bls.n	800572e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800571c:	4b7e      	ldr	r3, [pc, #504]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	689b      	ldr	r3, [r3, #8]
 8005728:	497b      	ldr	r1, [pc, #492]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 800572a:	4313      	orrs	r3, r2
 800572c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0301 	and.w	r3, r3, #1
 8005736:	2b00      	cmp	r3, #0
 8005738:	d079      	beq.n	800582e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	2b03      	cmp	r3, #3
 8005740:	d11e      	bne.n	8005780 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005742:	4b75      	ldr	r3, [pc, #468]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d101      	bne.n	8005752 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e0dc      	b.n	800590c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005752:	f000 fa3b 	bl	8005bcc <RCC_GetSysClockFreqFromPLLSource>
 8005756:	4603      	mov	r3, r0
 8005758:	4a70      	ldr	r2, [pc, #448]	@ (800591c <HAL_RCC_ClockConfig+0x264>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d946      	bls.n	80057ec <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800575e:	4b6e      	ldr	r3, [pc, #440]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005766:	2b00      	cmp	r3, #0
 8005768:	d140      	bne.n	80057ec <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800576a:	4b6b      	ldr	r3, [pc, #428]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005772:	4a69      	ldr	r2, [pc, #420]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 8005774:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005778:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800577a:	2380      	movs	r3, #128	@ 0x80
 800577c:	617b      	str	r3, [r7, #20]
 800577e:	e035      	b.n	80057ec <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	2b02      	cmp	r3, #2
 8005786:	d107      	bne.n	8005798 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005788:	4b63      	ldr	r3, [pc, #396]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005790:	2b00      	cmp	r3, #0
 8005792:	d115      	bne.n	80057c0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	e0b9      	b.n	800590c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d107      	bne.n	80057b0 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80057a0:	4b5d      	ldr	r3, [pc, #372]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f003 0302 	and.w	r3, r3, #2
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d109      	bne.n	80057c0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	e0ad      	b.n	800590c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80057b0:	4b59      	ldr	r3, [pc, #356]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d101      	bne.n	80057c0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	e0a5      	b.n	800590c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80057c0:	f000 f8b4 	bl	800592c <HAL_RCC_GetSysClockFreq>
 80057c4:	4603      	mov	r3, r0
 80057c6:	4a55      	ldr	r2, [pc, #340]	@ (800591c <HAL_RCC_ClockConfig+0x264>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d90f      	bls.n	80057ec <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80057cc:	4b52      	ldr	r3, [pc, #328]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d109      	bne.n	80057ec <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80057d8:	4b4f      	ldr	r3, [pc, #316]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80057e0:	4a4d      	ldr	r2, [pc, #308]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 80057e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057e6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80057e8:	2380      	movs	r3, #128	@ 0x80
 80057ea:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80057ec:	4b4a      	ldr	r3, [pc, #296]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	f023 0203 	bic.w	r2, r3, #3
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	4947      	ldr	r1, [pc, #284]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 80057fa:	4313      	orrs	r3, r2
 80057fc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057fe:	f7fc fa73 	bl	8001ce8 <HAL_GetTick>
 8005802:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005804:	e00a      	b.n	800581c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005806:	f7fc fa6f 	bl	8001ce8 <HAL_GetTick>
 800580a:	4602      	mov	r2, r0
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	1ad3      	subs	r3, r2, r3
 8005810:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005814:	4293      	cmp	r3, r2
 8005816:	d901      	bls.n	800581c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	e077      	b.n	800590c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800581c:	4b3e      	ldr	r3, [pc, #248]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	f003 020c 	and.w	r2, r3, #12
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	009b      	lsls	r3, r3, #2
 800582a:	429a      	cmp	r2, r3
 800582c:	d1eb      	bne.n	8005806 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	2b80      	cmp	r3, #128	@ 0x80
 8005832:	d105      	bne.n	8005840 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005834:	4b38      	ldr	r3, [pc, #224]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	4a37      	ldr	r2, [pc, #220]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 800583a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800583e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f003 0302 	and.w	r3, r3, #2
 8005848:	2b00      	cmp	r3, #0
 800584a:	d010      	beq.n	800586e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	689a      	ldr	r2, [r3, #8]
 8005850:	4b31      	ldr	r3, [pc, #196]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005858:	429a      	cmp	r2, r3
 800585a:	d208      	bcs.n	800586e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800585c:	4b2e      	ldr	r3, [pc, #184]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	492b      	ldr	r1, [pc, #172]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 800586a:	4313      	orrs	r3, r2
 800586c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800586e:	4b29      	ldr	r3, [pc, #164]	@ (8005914 <HAL_RCC_ClockConfig+0x25c>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f003 030f 	and.w	r3, r3, #15
 8005876:	683a      	ldr	r2, [r7, #0]
 8005878:	429a      	cmp	r2, r3
 800587a:	d210      	bcs.n	800589e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800587c:	4b25      	ldr	r3, [pc, #148]	@ (8005914 <HAL_RCC_ClockConfig+0x25c>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f023 020f 	bic.w	r2, r3, #15
 8005884:	4923      	ldr	r1, [pc, #140]	@ (8005914 <HAL_RCC_ClockConfig+0x25c>)
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	4313      	orrs	r3, r2
 800588a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800588c:	4b21      	ldr	r3, [pc, #132]	@ (8005914 <HAL_RCC_ClockConfig+0x25c>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 030f 	and.w	r3, r3, #15
 8005894:	683a      	ldr	r2, [r7, #0]
 8005896:	429a      	cmp	r2, r3
 8005898:	d001      	beq.n	800589e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e036      	b.n	800590c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f003 0304 	and.w	r3, r3, #4
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d008      	beq.n	80058bc <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058aa:	4b1b      	ldr	r3, [pc, #108]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	68db      	ldr	r3, [r3, #12]
 80058b6:	4918      	ldr	r1, [pc, #96]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 80058b8:	4313      	orrs	r3, r2
 80058ba:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 0308 	and.w	r3, r3, #8
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d009      	beq.n	80058dc <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058c8:	4b13      	ldr	r3, [pc, #76]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	691b      	ldr	r3, [r3, #16]
 80058d4:	00db      	lsls	r3, r3, #3
 80058d6:	4910      	ldr	r1, [pc, #64]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 80058d8:	4313      	orrs	r3, r2
 80058da:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80058dc:	f000 f826 	bl	800592c <HAL_RCC_GetSysClockFreq>
 80058e0:	4602      	mov	r2, r0
 80058e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005918 <HAL_RCC_ClockConfig+0x260>)
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	091b      	lsrs	r3, r3, #4
 80058e8:	f003 030f 	and.w	r3, r3, #15
 80058ec:	490c      	ldr	r1, [pc, #48]	@ (8005920 <HAL_RCC_ClockConfig+0x268>)
 80058ee:	5ccb      	ldrb	r3, [r1, r3]
 80058f0:	f003 031f 	and.w	r3, r3, #31
 80058f4:	fa22 f303 	lsr.w	r3, r2, r3
 80058f8:	4a0a      	ldr	r2, [pc, #40]	@ (8005924 <HAL_RCC_ClockConfig+0x26c>)
 80058fa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80058fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005928 <HAL_RCC_ClockConfig+0x270>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4618      	mov	r0, r3
 8005902:	f7fb ffd7 	bl	80018b4 <HAL_InitTick>
 8005906:	4603      	mov	r3, r0
 8005908:	73fb      	strb	r3, [r7, #15]

  return status;
 800590a:	7bfb      	ldrb	r3, [r7, #15]
}
 800590c:	4618      	mov	r0, r3
 800590e:	3718      	adds	r7, #24
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}
 8005914:	40022000 	.word	0x40022000
 8005918:	40021000 	.word	0x40021000
 800591c:	04c4b400 	.word	0x04c4b400
 8005920:	080145f4 	.word	0x080145f4
 8005924:	20000028 	.word	0x20000028
 8005928:	2000002c 	.word	0x2000002c

0800592c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800592c:	b480      	push	{r7}
 800592e:	b089      	sub	sp, #36	@ 0x24
 8005930:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005932:	2300      	movs	r3, #0
 8005934:	61fb      	str	r3, [r7, #28]
 8005936:	2300      	movs	r3, #0
 8005938:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800593a:	4b3e      	ldr	r3, [pc, #248]	@ (8005a34 <HAL_RCC_GetSysClockFreq+0x108>)
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	f003 030c 	and.w	r3, r3, #12
 8005942:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005944:	4b3b      	ldr	r3, [pc, #236]	@ (8005a34 <HAL_RCC_GetSysClockFreq+0x108>)
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	f003 0303 	and.w	r3, r3, #3
 800594c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d005      	beq.n	8005960 <HAL_RCC_GetSysClockFreq+0x34>
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	2b0c      	cmp	r3, #12
 8005958:	d121      	bne.n	800599e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2b01      	cmp	r3, #1
 800595e:	d11e      	bne.n	800599e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005960:	4b34      	ldr	r3, [pc, #208]	@ (8005a34 <HAL_RCC_GetSysClockFreq+0x108>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0308 	and.w	r3, r3, #8
 8005968:	2b00      	cmp	r3, #0
 800596a:	d107      	bne.n	800597c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800596c:	4b31      	ldr	r3, [pc, #196]	@ (8005a34 <HAL_RCC_GetSysClockFreq+0x108>)
 800596e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005972:	0a1b      	lsrs	r3, r3, #8
 8005974:	f003 030f 	and.w	r3, r3, #15
 8005978:	61fb      	str	r3, [r7, #28]
 800597a:	e005      	b.n	8005988 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800597c:	4b2d      	ldr	r3, [pc, #180]	@ (8005a34 <HAL_RCC_GetSysClockFreq+0x108>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	091b      	lsrs	r3, r3, #4
 8005982:	f003 030f 	and.w	r3, r3, #15
 8005986:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005988:	4a2b      	ldr	r2, [pc, #172]	@ (8005a38 <HAL_RCC_GetSysClockFreq+0x10c>)
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005990:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d10d      	bne.n	80059b4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800599c:	e00a      	b.n	80059b4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	2b04      	cmp	r3, #4
 80059a2:	d102      	bne.n	80059aa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80059a4:	4b25      	ldr	r3, [pc, #148]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x110>)
 80059a6:	61bb      	str	r3, [r7, #24]
 80059a8:	e004      	b.n	80059b4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	2b08      	cmp	r3, #8
 80059ae:	d101      	bne.n	80059b4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80059b0:	4b23      	ldr	r3, [pc, #140]	@ (8005a40 <HAL_RCC_GetSysClockFreq+0x114>)
 80059b2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	2b0c      	cmp	r3, #12
 80059b8:	d134      	bne.n	8005a24 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80059ba:	4b1e      	ldr	r3, [pc, #120]	@ (8005a34 <HAL_RCC_GetSysClockFreq+0x108>)
 80059bc:	68db      	ldr	r3, [r3, #12]
 80059be:	f003 0303 	and.w	r3, r3, #3
 80059c2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	2b02      	cmp	r3, #2
 80059c8:	d003      	beq.n	80059d2 <HAL_RCC_GetSysClockFreq+0xa6>
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	2b03      	cmp	r3, #3
 80059ce:	d003      	beq.n	80059d8 <HAL_RCC_GetSysClockFreq+0xac>
 80059d0:	e005      	b.n	80059de <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80059d2:	4b1a      	ldr	r3, [pc, #104]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x110>)
 80059d4:	617b      	str	r3, [r7, #20]
      break;
 80059d6:	e005      	b.n	80059e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80059d8:	4b19      	ldr	r3, [pc, #100]	@ (8005a40 <HAL_RCC_GetSysClockFreq+0x114>)
 80059da:	617b      	str	r3, [r7, #20]
      break;
 80059dc:	e002      	b.n	80059e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80059de:	69fb      	ldr	r3, [r7, #28]
 80059e0:	617b      	str	r3, [r7, #20]
      break;
 80059e2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80059e4:	4b13      	ldr	r3, [pc, #76]	@ (8005a34 <HAL_RCC_GetSysClockFreq+0x108>)
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	091b      	lsrs	r3, r3, #4
 80059ea:	f003 030f 	and.w	r3, r3, #15
 80059ee:	3301      	adds	r3, #1
 80059f0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80059f2:	4b10      	ldr	r3, [pc, #64]	@ (8005a34 <HAL_RCC_GetSysClockFreq+0x108>)
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	0a1b      	lsrs	r3, r3, #8
 80059f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059fc:	697a      	ldr	r2, [r7, #20]
 80059fe:	fb03 f202 	mul.w	r2, r3, r2
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a08:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005a0a:	4b0a      	ldr	r3, [pc, #40]	@ (8005a34 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	0e5b      	lsrs	r3, r3, #25
 8005a10:	f003 0303 	and.w	r3, r3, #3
 8005a14:	3301      	adds	r3, #1
 8005a16:	005b      	lsls	r3, r3, #1
 8005a18:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005a1a:	697a      	ldr	r2, [r7, #20]
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a22:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005a24:	69bb      	ldr	r3, [r7, #24]
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3724      	adds	r7, #36	@ 0x24
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr
 8005a32:	bf00      	nop
 8005a34:	40021000 	.word	0x40021000
 8005a38:	0801460c 	.word	0x0801460c
 8005a3c:	00f42400 	.word	0x00f42400
 8005a40:	007a1200 	.word	0x007a1200

08005a44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a44:	b480      	push	{r7}
 8005a46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a48:	4b03      	ldr	r3, [pc, #12]	@ (8005a58 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr
 8005a56:	bf00      	nop
 8005a58:	20000028 	.word	0x20000028

08005a5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005a60:	f7ff fff0 	bl	8005a44 <HAL_RCC_GetHCLKFreq>
 8005a64:	4602      	mov	r2, r0
 8005a66:	4b06      	ldr	r3, [pc, #24]	@ (8005a80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	0a1b      	lsrs	r3, r3, #8
 8005a6c:	f003 0307 	and.w	r3, r3, #7
 8005a70:	4904      	ldr	r1, [pc, #16]	@ (8005a84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005a72:	5ccb      	ldrb	r3, [r1, r3]
 8005a74:	f003 031f 	and.w	r3, r3, #31
 8005a78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	40021000 	.word	0x40021000
 8005a84:	08014604 	.word	0x08014604

08005a88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005a8c:	f7ff ffda 	bl	8005a44 <HAL_RCC_GetHCLKFreq>
 8005a90:	4602      	mov	r2, r0
 8005a92:	4b06      	ldr	r3, [pc, #24]	@ (8005aac <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	0adb      	lsrs	r3, r3, #11
 8005a98:	f003 0307 	and.w	r3, r3, #7
 8005a9c:	4904      	ldr	r1, [pc, #16]	@ (8005ab0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005a9e:	5ccb      	ldrb	r3, [r1, r3]
 8005aa0:	f003 031f 	and.w	r3, r3, #31
 8005aa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	bd80      	pop	{r7, pc}
 8005aac:	40021000 	.word	0x40021000
 8005ab0:	08014604 	.word	0x08014604

08005ab4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b083      	sub	sp, #12
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
 8005abc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	220f      	movs	r2, #15
 8005ac2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005ac4:	4b12      	ldr	r3, [pc, #72]	@ (8005b10 <HAL_RCC_GetClockConfig+0x5c>)
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	f003 0203 	and.w	r2, r3, #3
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005ad0:	4b0f      	ldr	r3, [pc, #60]	@ (8005b10 <HAL_RCC_GetClockConfig+0x5c>)
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005adc:	4b0c      	ldr	r3, [pc, #48]	@ (8005b10 <HAL_RCC_GetClockConfig+0x5c>)
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005ae8:	4b09      	ldr	r3, [pc, #36]	@ (8005b10 <HAL_RCC_GetClockConfig+0x5c>)
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	08db      	lsrs	r3, r3, #3
 8005aee:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005af6:	4b07      	ldr	r3, [pc, #28]	@ (8005b14 <HAL_RCC_GetClockConfig+0x60>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 020f 	and.w	r2, r3, #15
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	601a      	str	r2, [r3, #0]
}
 8005b02:	bf00      	nop
 8005b04:	370c      	adds	r7, #12
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr
 8005b0e:	bf00      	nop
 8005b10:	40021000 	.word	0x40021000
 8005b14:	40022000 	.word	0x40022000

08005b18 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b086      	sub	sp, #24
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005b20:	2300      	movs	r3, #0
 8005b22:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005b24:	4b27      	ldr	r3, [pc, #156]	@ (8005bc4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005b26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d003      	beq.n	8005b38 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005b30:	f7ff f8e4 	bl	8004cfc <HAL_PWREx_GetVoltageRange>
 8005b34:	6178      	str	r0, [r7, #20]
 8005b36:	e014      	b.n	8005b62 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005b38:	4b22      	ldr	r3, [pc, #136]	@ (8005bc4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005b3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b3c:	4a21      	ldr	r2, [pc, #132]	@ (8005bc4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005b3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b42:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b44:	4b1f      	ldr	r3, [pc, #124]	@ (8005bc4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b4c:	60fb      	str	r3, [r7, #12]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005b50:	f7ff f8d4 	bl	8004cfc <HAL_PWREx_GetVoltageRange>
 8005b54:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005b56:	4b1b      	ldr	r3, [pc, #108]	@ (8005bc4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b5a:	4a1a      	ldr	r2, [pc, #104]	@ (8005bc4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005b5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b60:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b68:	d10b      	bne.n	8005b82 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2b80      	cmp	r3, #128	@ 0x80
 8005b6e:	d913      	bls.n	8005b98 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2ba0      	cmp	r3, #160	@ 0xa0
 8005b74:	d902      	bls.n	8005b7c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005b76:	2302      	movs	r3, #2
 8005b78:	613b      	str	r3, [r7, #16]
 8005b7a:	e00d      	b.n	8005b98 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	613b      	str	r3, [r7, #16]
 8005b80:	e00a      	b.n	8005b98 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2b7f      	cmp	r3, #127	@ 0x7f
 8005b86:	d902      	bls.n	8005b8e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005b88:	2302      	movs	r3, #2
 8005b8a:	613b      	str	r3, [r7, #16]
 8005b8c:	e004      	b.n	8005b98 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2b70      	cmp	r3, #112	@ 0x70
 8005b92:	d101      	bne.n	8005b98 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005b94:	2301      	movs	r3, #1
 8005b96:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005b98:	4b0b      	ldr	r3, [pc, #44]	@ (8005bc8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f023 020f 	bic.w	r2, r3, #15
 8005ba0:	4909      	ldr	r1, [pc, #36]	@ (8005bc8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005ba8:	4b07      	ldr	r3, [pc, #28]	@ (8005bc8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 030f 	and.w	r3, r3, #15
 8005bb0:	693a      	ldr	r2, [r7, #16]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d001      	beq.n	8005bba <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e000      	b.n	8005bbc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005bba:	2300      	movs	r3, #0
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	3718      	adds	r7, #24
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}
 8005bc4:	40021000 	.word	0x40021000
 8005bc8:	40022000 	.word	0x40022000

08005bcc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b087      	sub	sp, #28
 8005bd0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005bd2:	4b2d      	ldr	r3, [pc, #180]	@ (8005c88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	f003 0303 	and.w	r3, r3, #3
 8005bda:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2b03      	cmp	r3, #3
 8005be0:	d00b      	beq.n	8005bfa <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2b03      	cmp	r3, #3
 8005be6:	d825      	bhi.n	8005c34 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d008      	beq.n	8005c00 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2b02      	cmp	r3, #2
 8005bf2:	d11f      	bne.n	8005c34 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005bf4:	4b25      	ldr	r3, [pc, #148]	@ (8005c8c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005bf6:	613b      	str	r3, [r7, #16]
    break;
 8005bf8:	e01f      	b.n	8005c3a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005bfa:	4b25      	ldr	r3, [pc, #148]	@ (8005c90 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005bfc:	613b      	str	r3, [r7, #16]
    break;
 8005bfe:	e01c      	b.n	8005c3a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005c00:	4b21      	ldr	r3, [pc, #132]	@ (8005c88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 0308 	and.w	r3, r3, #8
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d107      	bne.n	8005c1c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005c0c:	4b1e      	ldr	r3, [pc, #120]	@ (8005c88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005c0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c12:	0a1b      	lsrs	r3, r3, #8
 8005c14:	f003 030f 	and.w	r3, r3, #15
 8005c18:	617b      	str	r3, [r7, #20]
 8005c1a:	e005      	b.n	8005c28 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005c1c:	4b1a      	ldr	r3, [pc, #104]	@ (8005c88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	091b      	lsrs	r3, r3, #4
 8005c22:	f003 030f 	and.w	r3, r3, #15
 8005c26:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005c28:	4a1a      	ldr	r2, [pc, #104]	@ (8005c94 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c30:	613b      	str	r3, [r7, #16]
    break;
 8005c32:	e002      	b.n	8005c3a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005c34:	2300      	movs	r3, #0
 8005c36:	613b      	str	r3, [r7, #16]
    break;
 8005c38:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005c3a:	4b13      	ldr	r3, [pc, #76]	@ (8005c88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005c3c:	68db      	ldr	r3, [r3, #12]
 8005c3e:	091b      	lsrs	r3, r3, #4
 8005c40:	f003 030f 	and.w	r3, r3, #15
 8005c44:	3301      	adds	r3, #1
 8005c46:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005c48:	4b0f      	ldr	r3, [pc, #60]	@ (8005c88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	0a1b      	lsrs	r3, r3, #8
 8005c4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c52:	693a      	ldr	r2, [r7, #16]
 8005c54:	fb03 f202 	mul.w	r2, r3, r2
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c5e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005c60:	4b09      	ldr	r3, [pc, #36]	@ (8005c88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005c62:	68db      	ldr	r3, [r3, #12]
 8005c64:	0e5b      	lsrs	r3, r3, #25
 8005c66:	f003 0303 	and.w	r3, r3, #3
 8005c6a:	3301      	adds	r3, #1
 8005c6c:	005b      	lsls	r3, r3, #1
 8005c6e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005c70:	693a      	ldr	r2, [r7, #16]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c78:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005c7a:	683b      	ldr	r3, [r7, #0]
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	371c      	adds	r7, #28
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr
 8005c88:	40021000 	.word	0x40021000
 8005c8c:	00f42400 	.word	0x00f42400
 8005c90:	007a1200 	.word	0x007a1200
 8005c94:	0801460c 	.word	0x0801460c

08005c98 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b086      	sub	sp, #24
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d040      	beq.n	8005d36 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005cb8:	2b80      	cmp	r3, #128	@ 0x80
 8005cba:	d02a      	beq.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005cbc:	2b80      	cmp	r3, #128	@ 0x80
 8005cbe:	d825      	bhi.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005cc0:	2b60      	cmp	r3, #96	@ 0x60
 8005cc2:	d026      	beq.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005cc4:	2b60      	cmp	r3, #96	@ 0x60
 8005cc6:	d821      	bhi.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005cc8:	2b40      	cmp	r3, #64	@ 0x40
 8005cca:	d006      	beq.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005ccc:	2b40      	cmp	r3, #64	@ 0x40
 8005cce:	d81d      	bhi.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d009      	beq.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005cd4:	2b20      	cmp	r3, #32
 8005cd6:	d010      	beq.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005cd8:	e018      	b.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005cda:	4b89      	ldr	r3, [pc, #548]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005cdc:	68db      	ldr	r3, [r3, #12]
 8005cde:	4a88      	ldr	r2, [pc, #544]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ce0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ce4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005ce6:	e015      	b.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	3304      	adds	r3, #4
 8005cec:	2100      	movs	r1, #0
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f000 fb02 	bl	80062f8 <RCCEx_PLLSAI1_Config>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005cf8:	e00c      	b.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	3320      	adds	r3, #32
 8005cfe:	2100      	movs	r1, #0
 8005d00:	4618      	mov	r0, r3
 8005d02:	f000 fbed 	bl	80064e0 <RCCEx_PLLSAI2_Config>
 8005d06:	4603      	mov	r3, r0
 8005d08:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005d0a:	e003      	b.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	74fb      	strb	r3, [r7, #19]
      break;
 8005d10:	e000      	b.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005d12:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d14:	7cfb      	ldrb	r3, [r7, #19]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d10b      	bne.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005d1a:	4b79      	ldr	r3, [pc, #484]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d1c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005d20:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d28:	4975      	ldr	r1, [pc, #468]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005d30:	e001      	b.n	8005d36 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d32:	7cfb      	ldrb	r3, [r7, #19]
 8005d34:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d047      	beq.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d4a:	d030      	beq.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005d4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d50:	d82a      	bhi.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005d52:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d56:	d02a      	beq.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005d58:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d5c:	d824      	bhi.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005d5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d62:	d008      	beq.n	8005d76 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005d64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d68:	d81e      	bhi.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d00a      	beq.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005d6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d72:	d010      	beq.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005d74:	e018      	b.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005d76:	4b62      	ldr	r3, [pc, #392]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d78:	68db      	ldr	r3, [r3, #12]
 8005d7a:	4a61      	ldr	r2, [pc, #388]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d80:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005d82:	e015      	b.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	3304      	adds	r3, #4
 8005d88:	2100      	movs	r1, #0
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f000 fab4 	bl	80062f8 <RCCEx_PLLSAI1_Config>
 8005d90:	4603      	mov	r3, r0
 8005d92:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005d94:	e00c      	b.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	3320      	adds	r3, #32
 8005d9a:	2100      	movs	r1, #0
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f000 fb9f 	bl	80064e0 <RCCEx_PLLSAI2_Config>
 8005da2:	4603      	mov	r3, r0
 8005da4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005da6:	e003      	b.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	74fb      	strb	r3, [r7, #19]
      break;
 8005dac:	e000      	b.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005dae:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005db0:	7cfb      	ldrb	r3, [r7, #19]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d10b      	bne.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005db6:	4b52      	ldr	r3, [pc, #328]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005db8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005dbc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dc4:	494e      	ldr	r1, [pc, #312]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005dcc:	e001      	b.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dce:	7cfb      	ldrb	r3, [r7, #19]
 8005dd0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	f000 809f 	beq.w	8005f1e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005de0:	2300      	movs	r3, #0
 8005de2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005de4:	4b46      	ldr	r3, [pc, #280]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005de8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d101      	bne.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005df0:	2301      	movs	r3, #1
 8005df2:	e000      	b.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005df4:	2300      	movs	r3, #0
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d00d      	beq.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005dfa:	4b41      	ldr	r3, [pc, #260]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dfe:	4a40      	ldr	r2, [pc, #256]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e04:	6593      	str	r3, [r2, #88]	@ 0x58
 8005e06:	4b3e      	ldr	r3, [pc, #248]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e0e:	60bb      	str	r3, [r7, #8]
 8005e10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e12:	2301      	movs	r3, #1
 8005e14:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005e16:	4b3b      	ldr	r3, [pc, #236]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a3a      	ldr	r2, [pc, #232]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005e1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e20:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005e22:	f7fb ff61 	bl	8001ce8 <HAL_GetTick>
 8005e26:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005e28:	e009      	b.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e2a:	f7fb ff5d 	bl	8001ce8 <HAL_GetTick>
 8005e2e:	4602      	mov	r2, r0
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	2b02      	cmp	r3, #2
 8005e36:	d902      	bls.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005e38:	2303      	movs	r3, #3
 8005e3a:	74fb      	strb	r3, [r7, #19]
        break;
 8005e3c:	e005      	b.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005e3e:	4b31      	ldr	r3, [pc, #196]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d0ef      	beq.n	8005e2a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005e4a:	7cfb      	ldrb	r3, [r7, #19]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d15b      	bne.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005e50:	4b2b      	ldr	r3, [pc, #172]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e5a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d01f      	beq.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e68:	697a      	ldr	r2, [r7, #20]
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	d019      	beq.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005e6e:	4b24      	ldr	r3, [pc, #144]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e78:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005e7a:	4b21      	ldr	r3, [pc, #132]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e80:	4a1f      	ldr	r2, [pc, #124]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e86:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005e8a:	4b1d      	ldr	r3, [pc, #116]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e90:	4a1b      	ldr	r2, [pc, #108]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e96:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005e9a:	4a19      	ldr	r2, [pc, #100]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	f003 0301 	and.w	r3, r3, #1
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d016      	beq.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eac:	f7fb ff1c 	bl	8001ce8 <HAL_GetTick>
 8005eb0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005eb2:	e00b      	b.n	8005ecc <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005eb4:	f7fb ff18 	bl	8001ce8 <HAL_GetTick>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d902      	bls.n	8005ecc <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005ec6:	2303      	movs	r3, #3
 8005ec8:	74fb      	strb	r3, [r7, #19]
            break;
 8005eca:	e006      	b.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ed2:	f003 0302 	and.w	r3, r3, #2
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d0ec      	beq.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005eda:	7cfb      	ldrb	r3, [r7, #19]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d10c      	bne.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ee0:	4b07      	ldr	r3, [pc, #28]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ee6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ef0:	4903      	ldr	r1, [pc, #12]	@ (8005f00 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005ef8:	e008      	b.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005efa:	7cfb      	ldrb	r3, [r7, #19]
 8005efc:	74bb      	strb	r3, [r7, #18]
 8005efe:	e005      	b.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005f00:	40021000 	.word	0x40021000
 8005f04:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f08:	7cfb      	ldrb	r3, [r7, #19]
 8005f0a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005f0c:	7c7b      	ldrb	r3, [r7, #17]
 8005f0e:	2b01      	cmp	r3, #1
 8005f10:	d105      	bne.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f12:	4ba0      	ldr	r3, [pc, #640]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f16:	4a9f      	ldr	r2, [pc, #636]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f1c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f003 0301 	and.w	r3, r3, #1
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d00a      	beq.n	8005f40 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f2a:	4b9a      	ldr	r3, [pc, #616]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f30:	f023 0203 	bic.w	r2, r3, #3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f38:	4996      	ldr	r1, [pc, #600]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f003 0302 	and.w	r3, r3, #2
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d00a      	beq.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005f4c:	4b91      	ldr	r3, [pc, #580]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f52:	f023 020c 	bic.w	r2, r3, #12
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f5a:	498e      	ldr	r1, [pc, #568]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f003 0304 	and.w	r3, r3, #4
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d00a      	beq.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005f6e:	4b89      	ldr	r3, [pc, #548]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f74:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f7c:	4985      	ldr	r1, [pc, #532]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0308 	and.w	r3, r3, #8
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d00a      	beq.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005f90:	4b80      	ldr	r3, [pc, #512]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f96:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f9e:	497d      	ldr	r1, [pc, #500]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f003 0310 	and.w	r3, r3, #16
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d00a      	beq.n	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005fb2:	4b78      	ldr	r3, [pc, #480]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fb8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fc0:	4974      	ldr	r1, [pc, #464]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f003 0320 	and.w	r3, r3, #32
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d00a      	beq.n	8005fea <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005fd4:	4b6f      	ldr	r3, [pc, #444]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fda:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fe2:	496c      	ldr	r1, [pc, #432]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d00a      	beq.n	800600c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005ff6:	4b67      	ldr	r3, [pc, #412]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ff8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ffc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006004:	4963      	ldr	r1, [pc, #396]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006006:	4313      	orrs	r3, r2
 8006008:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006014:	2b00      	cmp	r3, #0
 8006016:	d00a      	beq.n	800602e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006018:	4b5e      	ldr	r3, [pc, #376]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800601a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800601e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006026:	495b      	ldr	r1, [pc, #364]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006028:	4313      	orrs	r3, r2
 800602a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006036:	2b00      	cmp	r3, #0
 8006038:	d00a      	beq.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800603a:	4b56      	ldr	r3, [pc, #344]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800603c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006040:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006048:	4952      	ldr	r1, [pc, #328]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800604a:	4313      	orrs	r3, r2
 800604c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006058:	2b00      	cmp	r3, #0
 800605a:	d00a      	beq.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800605c:	4b4d      	ldr	r3, [pc, #308]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800605e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006062:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800606a:	494a      	ldr	r1, [pc, #296]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800606c:	4313      	orrs	r3, r2
 800606e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00a      	beq.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800607e:	4b45      	ldr	r3, [pc, #276]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006084:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800608c:	4941      	ldr	r1, [pc, #260]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800608e:	4313      	orrs	r3, r2
 8006090:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800609c:	2b00      	cmp	r3, #0
 800609e:	d00a      	beq.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80060a0:	4b3c      	ldr	r3, [pc, #240]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80060a6:	f023 0203 	bic.w	r2, r3, #3
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060ae:	4939      	ldr	r1, [pc, #228]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060b0:	4313      	orrs	r3, r2
 80060b2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d028      	beq.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80060c2:	4b34      	ldr	r3, [pc, #208]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060c8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060d0:	4930      	ldr	r1, [pc, #192]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060d2:	4313      	orrs	r3, r2
 80060d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80060e0:	d106      	bne.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80060e2:	4b2c      	ldr	r3, [pc, #176]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060e4:	68db      	ldr	r3, [r3, #12]
 80060e6:	4a2b      	ldr	r2, [pc, #172]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80060ec:	60d3      	str	r3, [r2, #12]
 80060ee:	e011      	b.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80060f8:	d10c      	bne.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	3304      	adds	r3, #4
 80060fe:	2101      	movs	r1, #1
 8006100:	4618      	mov	r0, r3
 8006102:	f000 f8f9 	bl	80062f8 <RCCEx_PLLSAI1_Config>
 8006106:	4603      	mov	r3, r0
 8006108:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800610a:	7cfb      	ldrb	r3, [r7, #19]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d001      	beq.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006110:	7cfb      	ldrb	r3, [r7, #19]
 8006112:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800611c:	2b00      	cmp	r3, #0
 800611e:	d04d      	beq.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006124:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006128:	d108      	bne.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800612a:	4b1a      	ldr	r3, [pc, #104]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800612c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006130:	4a18      	ldr	r2, [pc, #96]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006132:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006136:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800613a:	e012      	b.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800613c:	4b15      	ldr	r3, [pc, #84]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800613e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006142:	4a14      	ldr	r2, [pc, #80]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006144:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006148:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800614c:	4b11      	ldr	r3, [pc, #68]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800614e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006152:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800615a:	490e      	ldr	r1, [pc, #56]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800615c:	4313      	orrs	r3, r2
 800615e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006166:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800616a:	d106      	bne.n	800617a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800616c:	4b09      	ldr	r3, [pc, #36]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800616e:	68db      	ldr	r3, [r3, #12]
 8006170:	4a08      	ldr	r2, [pc, #32]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006172:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006176:	60d3      	str	r3, [r2, #12]
 8006178:	e020      	b.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800617e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006182:	d109      	bne.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006184:	4b03      	ldr	r3, [pc, #12]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006186:	68db      	ldr	r3, [r3, #12]
 8006188:	4a02      	ldr	r2, [pc, #8]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800618a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800618e:	60d3      	str	r3, [r2, #12]
 8006190:	e014      	b.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006192:	bf00      	nop
 8006194:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800619c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80061a0:	d10c      	bne.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	3304      	adds	r3, #4
 80061a6:	2101      	movs	r1, #1
 80061a8:	4618      	mov	r0, r3
 80061aa:	f000 f8a5 	bl	80062f8 <RCCEx_PLLSAI1_Config>
 80061ae:	4603      	mov	r3, r0
 80061b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80061b2:	7cfb      	ldrb	r3, [r7, #19]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d001      	beq.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80061b8:	7cfb      	ldrb	r3, [r7, #19]
 80061ba:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d028      	beq.n	800621a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80061c8:	4b4a      	ldr	r3, [pc, #296]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80061d6:	4947      	ldr	r1, [pc, #284]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061d8:	4313      	orrs	r3, r2
 80061da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80061e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061e6:	d106      	bne.n	80061f6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061e8:	4b42      	ldr	r3, [pc, #264]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	4a41      	ldr	r2, [pc, #260]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80061f2:	60d3      	str	r3, [r2, #12]
 80061f4:	e011      	b.n	800621a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80061fa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80061fe:	d10c      	bne.n	800621a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	3304      	adds	r3, #4
 8006204:	2101      	movs	r1, #1
 8006206:	4618      	mov	r0, r3
 8006208:	f000 f876 	bl	80062f8 <RCCEx_PLLSAI1_Config>
 800620c:	4603      	mov	r3, r0
 800620e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006210:	7cfb      	ldrb	r3, [r7, #19]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d001      	beq.n	800621a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8006216:	7cfb      	ldrb	r3, [r7, #19]
 8006218:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006222:	2b00      	cmp	r3, #0
 8006224:	d01e      	beq.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006226:	4b33      	ldr	r3, [pc, #204]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006228:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800622c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006236:	492f      	ldr	r1, [pc, #188]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006238:	4313      	orrs	r3, r2
 800623a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006244:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006248:	d10c      	bne.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	3304      	adds	r3, #4
 800624e:	2102      	movs	r1, #2
 8006250:	4618      	mov	r0, r3
 8006252:	f000 f851 	bl	80062f8 <RCCEx_PLLSAI1_Config>
 8006256:	4603      	mov	r3, r0
 8006258:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800625a:	7cfb      	ldrb	r3, [r7, #19]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d001      	beq.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006260:	7cfb      	ldrb	r3, [r7, #19]
 8006262:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800626c:	2b00      	cmp	r3, #0
 800626e:	d00b      	beq.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006270:	4b20      	ldr	r3, [pc, #128]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006272:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006276:	f023 0204 	bic.w	r2, r3, #4
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006280:	491c      	ldr	r1, [pc, #112]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006282:	4313      	orrs	r3, r2
 8006284:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006290:	2b00      	cmp	r3, #0
 8006292:	d00b      	beq.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006294:	4b17      	ldr	r3, [pc, #92]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006296:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800629a:	f023 0218 	bic.w	r2, r3, #24
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062a4:	4913      	ldr	r1, [pc, #76]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062a6:	4313      	orrs	r3, r2
 80062a8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d017      	beq.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80062b8:	4b0e      	ldr	r3, [pc, #56]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80062be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80062c8:	490a      	ldr	r1, [pc, #40]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062ca:	4313      	orrs	r3, r2
 80062cc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80062d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80062da:	d105      	bne.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062dc:	4b05      	ldr	r3, [pc, #20]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062de:	68db      	ldr	r3, [r3, #12]
 80062e0:	4a04      	ldr	r2, [pc, #16]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062e6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80062e8:	7cbb      	ldrb	r3, [r7, #18]
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3718      	adds	r7, #24
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}
 80062f2:	bf00      	nop
 80062f4:	40021000 	.word	0x40021000

080062f8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b084      	sub	sp, #16
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006302:	2300      	movs	r3, #0
 8006304:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006306:	4b72      	ldr	r3, [pc, #456]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006308:	68db      	ldr	r3, [r3, #12]
 800630a:	f003 0303 	and.w	r3, r3, #3
 800630e:	2b00      	cmp	r3, #0
 8006310:	d00e      	beq.n	8006330 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006312:	4b6f      	ldr	r3, [pc, #444]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006314:	68db      	ldr	r3, [r3, #12]
 8006316:	f003 0203 	and.w	r2, r3, #3
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	429a      	cmp	r2, r3
 8006320:	d103      	bne.n	800632a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
       ||
 8006326:	2b00      	cmp	r3, #0
 8006328:	d142      	bne.n	80063b0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	73fb      	strb	r3, [r7, #15]
 800632e:	e03f      	b.n	80063b0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	2b03      	cmp	r3, #3
 8006336:	d018      	beq.n	800636a <RCCEx_PLLSAI1_Config+0x72>
 8006338:	2b03      	cmp	r3, #3
 800633a:	d825      	bhi.n	8006388 <RCCEx_PLLSAI1_Config+0x90>
 800633c:	2b01      	cmp	r3, #1
 800633e:	d002      	beq.n	8006346 <RCCEx_PLLSAI1_Config+0x4e>
 8006340:	2b02      	cmp	r3, #2
 8006342:	d009      	beq.n	8006358 <RCCEx_PLLSAI1_Config+0x60>
 8006344:	e020      	b.n	8006388 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006346:	4b62      	ldr	r3, [pc, #392]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f003 0302 	and.w	r3, r3, #2
 800634e:	2b00      	cmp	r3, #0
 8006350:	d11d      	bne.n	800638e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006356:	e01a      	b.n	800638e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006358:	4b5d      	ldr	r3, [pc, #372]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006360:	2b00      	cmp	r3, #0
 8006362:	d116      	bne.n	8006392 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006364:	2301      	movs	r3, #1
 8006366:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006368:	e013      	b.n	8006392 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800636a:	4b59      	ldr	r3, [pc, #356]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006372:	2b00      	cmp	r3, #0
 8006374:	d10f      	bne.n	8006396 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006376:	4b56      	ldr	r3, [pc, #344]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800637e:	2b00      	cmp	r3, #0
 8006380:	d109      	bne.n	8006396 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006386:	e006      	b.n	8006396 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006388:	2301      	movs	r3, #1
 800638a:	73fb      	strb	r3, [r7, #15]
      break;
 800638c:	e004      	b.n	8006398 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800638e:	bf00      	nop
 8006390:	e002      	b.n	8006398 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006392:	bf00      	nop
 8006394:	e000      	b.n	8006398 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006396:	bf00      	nop
    }

    if(status == HAL_OK)
 8006398:	7bfb      	ldrb	r3, [r7, #15]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d108      	bne.n	80063b0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800639e:	4b4c      	ldr	r3, [pc, #304]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	f023 0203 	bic.w	r2, r3, #3
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4949      	ldr	r1, [pc, #292]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063ac:	4313      	orrs	r3, r2
 80063ae:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80063b0:	7bfb      	ldrb	r3, [r7, #15]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	f040 8086 	bne.w	80064c4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80063b8:	4b45      	ldr	r3, [pc, #276]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a44      	ldr	r2, [pc, #272]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80063c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063c4:	f7fb fc90 	bl	8001ce8 <HAL_GetTick>
 80063c8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80063ca:	e009      	b.n	80063e0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80063cc:	f7fb fc8c 	bl	8001ce8 <HAL_GetTick>
 80063d0:	4602      	mov	r2, r0
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	2b02      	cmp	r3, #2
 80063d8:	d902      	bls.n	80063e0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80063da:	2303      	movs	r3, #3
 80063dc:	73fb      	strb	r3, [r7, #15]
        break;
 80063de:	e005      	b.n	80063ec <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80063e0:	4b3b      	ldr	r3, [pc, #236]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d1ef      	bne.n	80063cc <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80063ec:	7bfb      	ldrb	r3, [r7, #15]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d168      	bne.n	80064c4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d113      	bne.n	8006420 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80063f8:	4b35      	ldr	r3, [pc, #212]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063fa:	691a      	ldr	r2, [r3, #16]
 80063fc:	4b35      	ldr	r3, [pc, #212]	@ (80064d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80063fe:	4013      	ands	r3, r2
 8006400:	687a      	ldr	r2, [r7, #4]
 8006402:	6892      	ldr	r2, [r2, #8]
 8006404:	0211      	lsls	r1, r2, #8
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	68d2      	ldr	r2, [r2, #12]
 800640a:	06d2      	lsls	r2, r2, #27
 800640c:	4311      	orrs	r1, r2
 800640e:	687a      	ldr	r2, [r7, #4]
 8006410:	6852      	ldr	r2, [r2, #4]
 8006412:	3a01      	subs	r2, #1
 8006414:	0112      	lsls	r2, r2, #4
 8006416:	430a      	orrs	r2, r1
 8006418:	492d      	ldr	r1, [pc, #180]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800641a:	4313      	orrs	r3, r2
 800641c:	610b      	str	r3, [r1, #16]
 800641e:	e02d      	b.n	800647c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	2b01      	cmp	r3, #1
 8006424:	d115      	bne.n	8006452 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006426:	4b2a      	ldr	r3, [pc, #168]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006428:	691a      	ldr	r2, [r3, #16]
 800642a:	4b2b      	ldr	r3, [pc, #172]	@ (80064d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800642c:	4013      	ands	r3, r2
 800642e:	687a      	ldr	r2, [r7, #4]
 8006430:	6892      	ldr	r2, [r2, #8]
 8006432:	0211      	lsls	r1, r2, #8
 8006434:	687a      	ldr	r2, [r7, #4]
 8006436:	6912      	ldr	r2, [r2, #16]
 8006438:	0852      	lsrs	r2, r2, #1
 800643a:	3a01      	subs	r2, #1
 800643c:	0552      	lsls	r2, r2, #21
 800643e:	4311      	orrs	r1, r2
 8006440:	687a      	ldr	r2, [r7, #4]
 8006442:	6852      	ldr	r2, [r2, #4]
 8006444:	3a01      	subs	r2, #1
 8006446:	0112      	lsls	r2, r2, #4
 8006448:	430a      	orrs	r2, r1
 800644a:	4921      	ldr	r1, [pc, #132]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800644c:	4313      	orrs	r3, r2
 800644e:	610b      	str	r3, [r1, #16]
 8006450:	e014      	b.n	800647c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006452:	4b1f      	ldr	r3, [pc, #124]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006454:	691a      	ldr	r2, [r3, #16]
 8006456:	4b21      	ldr	r3, [pc, #132]	@ (80064dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006458:	4013      	ands	r3, r2
 800645a:	687a      	ldr	r2, [r7, #4]
 800645c:	6892      	ldr	r2, [r2, #8]
 800645e:	0211      	lsls	r1, r2, #8
 8006460:	687a      	ldr	r2, [r7, #4]
 8006462:	6952      	ldr	r2, [r2, #20]
 8006464:	0852      	lsrs	r2, r2, #1
 8006466:	3a01      	subs	r2, #1
 8006468:	0652      	lsls	r2, r2, #25
 800646a:	4311      	orrs	r1, r2
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	6852      	ldr	r2, [r2, #4]
 8006470:	3a01      	subs	r2, #1
 8006472:	0112      	lsls	r2, r2, #4
 8006474:	430a      	orrs	r2, r1
 8006476:	4916      	ldr	r1, [pc, #88]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006478:	4313      	orrs	r3, r2
 800647a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800647c:	4b14      	ldr	r3, [pc, #80]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a13      	ldr	r2, [pc, #76]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006482:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006486:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006488:	f7fb fc2e 	bl	8001ce8 <HAL_GetTick>
 800648c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800648e:	e009      	b.n	80064a4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006490:	f7fb fc2a 	bl	8001ce8 <HAL_GetTick>
 8006494:	4602      	mov	r2, r0
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	1ad3      	subs	r3, r2, r3
 800649a:	2b02      	cmp	r3, #2
 800649c:	d902      	bls.n	80064a4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800649e:	2303      	movs	r3, #3
 80064a0:	73fb      	strb	r3, [r7, #15]
          break;
 80064a2:	e005      	b.n	80064b0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80064a4:	4b0a      	ldr	r3, [pc, #40]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d0ef      	beq.n	8006490 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80064b0:	7bfb      	ldrb	r3, [r7, #15]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d106      	bne.n	80064c4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80064b6:	4b06      	ldr	r3, [pc, #24]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064b8:	691a      	ldr	r2, [r3, #16]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	699b      	ldr	r3, [r3, #24]
 80064be:	4904      	ldr	r1, [pc, #16]	@ (80064d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064c0:	4313      	orrs	r3, r2
 80064c2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80064c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	3710      	adds	r7, #16
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}
 80064ce:	bf00      	nop
 80064d0:	40021000 	.word	0x40021000
 80064d4:	07ff800f 	.word	0x07ff800f
 80064d8:	ff9f800f 	.word	0xff9f800f
 80064dc:	f9ff800f 	.word	0xf9ff800f

080064e0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b084      	sub	sp, #16
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80064ea:	2300      	movs	r3, #0
 80064ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80064ee:	4b72      	ldr	r3, [pc, #456]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80064f0:	68db      	ldr	r3, [r3, #12]
 80064f2:	f003 0303 	and.w	r3, r3, #3
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d00e      	beq.n	8006518 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80064fa:	4b6f      	ldr	r3, [pc, #444]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80064fc:	68db      	ldr	r3, [r3, #12]
 80064fe:	f003 0203 	and.w	r2, r3, #3
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	429a      	cmp	r2, r3
 8006508:	d103      	bne.n	8006512 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
       ||
 800650e:	2b00      	cmp	r3, #0
 8006510:	d142      	bne.n	8006598 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	73fb      	strb	r3, [r7, #15]
 8006516:	e03f      	b.n	8006598 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	2b03      	cmp	r3, #3
 800651e:	d018      	beq.n	8006552 <RCCEx_PLLSAI2_Config+0x72>
 8006520:	2b03      	cmp	r3, #3
 8006522:	d825      	bhi.n	8006570 <RCCEx_PLLSAI2_Config+0x90>
 8006524:	2b01      	cmp	r3, #1
 8006526:	d002      	beq.n	800652e <RCCEx_PLLSAI2_Config+0x4e>
 8006528:	2b02      	cmp	r3, #2
 800652a:	d009      	beq.n	8006540 <RCCEx_PLLSAI2_Config+0x60>
 800652c:	e020      	b.n	8006570 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800652e:	4b62      	ldr	r3, [pc, #392]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f003 0302 	and.w	r3, r3, #2
 8006536:	2b00      	cmp	r3, #0
 8006538:	d11d      	bne.n	8006576 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800653e:	e01a      	b.n	8006576 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006540:	4b5d      	ldr	r3, [pc, #372]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006548:	2b00      	cmp	r3, #0
 800654a:	d116      	bne.n	800657a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800654c:	2301      	movs	r3, #1
 800654e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006550:	e013      	b.n	800657a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006552:	4b59      	ldr	r3, [pc, #356]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800655a:	2b00      	cmp	r3, #0
 800655c:	d10f      	bne.n	800657e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800655e:	4b56      	ldr	r3, [pc, #344]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006566:	2b00      	cmp	r3, #0
 8006568:	d109      	bne.n	800657e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800656e:	e006      	b.n	800657e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	73fb      	strb	r3, [r7, #15]
      break;
 8006574:	e004      	b.n	8006580 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006576:	bf00      	nop
 8006578:	e002      	b.n	8006580 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800657a:	bf00      	nop
 800657c:	e000      	b.n	8006580 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800657e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006580:	7bfb      	ldrb	r3, [r7, #15]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d108      	bne.n	8006598 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006586:	4b4c      	ldr	r3, [pc, #304]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	f023 0203 	bic.w	r2, r3, #3
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4949      	ldr	r1, [pc, #292]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006594:	4313      	orrs	r3, r2
 8006596:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006598:	7bfb      	ldrb	r3, [r7, #15]
 800659a:	2b00      	cmp	r3, #0
 800659c:	f040 8086 	bne.w	80066ac <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80065a0:	4b45      	ldr	r3, [pc, #276]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a44      	ldr	r2, [pc, #272]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80065a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80065aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065ac:	f7fb fb9c 	bl	8001ce8 <HAL_GetTick>
 80065b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80065b2:	e009      	b.n	80065c8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80065b4:	f7fb fb98 	bl	8001ce8 <HAL_GetTick>
 80065b8:	4602      	mov	r2, r0
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	1ad3      	subs	r3, r2, r3
 80065be:	2b02      	cmp	r3, #2
 80065c0:	d902      	bls.n	80065c8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80065c2:	2303      	movs	r3, #3
 80065c4:	73fb      	strb	r3, [r7, #15]
        break;
 80065c6:	e005      	b.n	80065d4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80065c8:	4b3b      	ldr	r3, [pc, #236]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d1ef      	bne.n	80065b4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80065d4:	7bfb      	ldrb	r3, [r7, #15]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d168      	bne.n	80066ac <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d113      	bne.n	8006608 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80065e0:	4b35      	ldr	r3, [pc, #212]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80065e2:	695a      	ldr	r2, [r3, #20]
 80065e4:	4b35      	ldr	r3, [pc, #212]	@ (80066bc <RCCEx_PLLSAI2_Config+0x1dc>)
 80065e6:	4013      	ands	r3, r2
 80065e8:	687a      	ldr	r2, [r7, #4]
 80065ea:	6892      	ldr	r2, [r2, #8]
 80065ec:	0211      	lsls	r1, r2, #8
 80065ee:	687a      	ldr	r2, [r7, #4]
 80065f0:	68d2      	ldr	r2, [r2, #12]
 80065f2:	06d2      	lsls	r2, r2, #27
 80065f4:	4311      	orrs	r1, r2
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	6852      	ldr	r2, [r2, #4]
 80065fa:	3a01      	subs	r2, #1
 80065fc:	0112      	lsls	r2, r2, #4
 80065fe:	430a      	orrs	r2, r1
 8006600:	492d      	ldr	r1, [pc, #180]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006602:	4313      	orrs	r3, r2
 8006604:	614b      	str	r3, [r1, #20]
 8006606:	e02d      	b.n	8006664 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	2b01      	cmp	r3, #1
 800660c:	d115      	bne.n	800663a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800660e:	4b2a      	ldr	r3, [pc, #168]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006610:	695a      	ldr	r2, [r3, #20]
 8006612:	4b2b      	ldr	r3, [pc, #172]	@ (80066c0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8006614:	4013      	ands	r3, r2
 8006616:	687a      	ldr	r2, [r7, #4]
 8006618:	6892      	ldr	r2, [r2, #8]
 800661a:	0211      	lsls	r1, r2, #8
 800661c:	687a      	ldr	r2, [r7, #4]
 800661e:	6912      	ldr	r2, [r2, #16]
 8006620:	0852      	lsrs	r2, r2, #1
 8006622:	3a01      	subs	r2, #1
 8006624:	0552      	lsls	r2, r2, #21
 8006626:	4311      	orrs	r1, r2
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	6852      	ldr	r2, [r2, #4]
 800662c:	3a01      	subs	r2, #1
 800662e:	0112      	lsls	r2, r2, #4
 8006630:	430a      	orrs	r2, r1
 8006632:	4921      	ldr	r1, [pc, #132]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006634:	4313      	orrs	r3, r2
 8006636:	614b      	str	r3, [r1, #20]
 8006638:	e014      	b.n	8006664 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800663a:	4b1f      	ldr	r3, [pc, #124]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800663c:	695a      	ldr	r2, [r3, #20]
 800663e:	4b21      	ldr	r3, [pc, #132]	@ (80066c4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006640:	4013      	ands	r3, r2
 8006642:	687a      	ldr	r2, [r7, #4]
 8006644:	6892      	ldr	r2, [r2, #8]
 8006646:	0211      	lsls	r1, r2, #8
 8006648:	687a      	ldr	r2, [r7, #4]
 800664a:	6952      	ldr	r2, [r2, #20]
 800664c:	0852      	lsrs	r2, r2, #1
 800664e:	3a01      	subs	r2, #1
 8006650:	0652      	lsls	r2, r2, #25
 8006652:	4311      	orrs	r1, r2
 8006654:	687a      	ldr	r2, [r7, #4]
 8006656:	6852      	ldr	r2, [r2, #4]
 8006658:	3a01      	subs	r2, #1
 800665a:	0112      	lsls	r2, r2, #4
 800665c:	430a      	orrs	r2, r1
 800665e:	4916      	ldr	r1, [pc, #88]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006660:	4313      	orrs	r3, r2
 8006662:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006664:	4b14      	ldr	r3, [pc, #80]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a13      	ldr	r2, [pc, #76]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800666a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800666e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006670:	f7fb fb3a 	bl	8001ce8 <HAL_GetTick>
 8006674:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006676:	e009      	b.n	800668c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006678:	f7fb fb36 	bl	8001ce8 <HAL_GetTick>
 800667c:	4602      	mov	r2, r0
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	1ad3      	subs	r3, r2, r3
 8006682:	2b02      	cmp	r3, #2
 8006684:	d902      	bls.n	800668c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	73fb      	strb	r3, [r7, #15]
          break;
 800668a:	e005      	b.n	8006698 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800668c:	4b0a      	ldr	r3, [pc, #40]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006694:	2b00      	cmp	r3, #0
 8006696:	d0ef      	beq.n	8006678 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006698:	7bfb      	ldrb	r3, [r7, #15]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d106      	bne.n	80066ac <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800669e:	4b06      	ldr	r3, [pc, #24]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066a0:	695a      	ldr	r2, [r3, #20]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	699b      	ldr	r3, [r3, #24]
 80066a6:	4904      	ldr	r1, [pc, #16]	@ (80066b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066a8:	4313      	orrs	r3, r2
 80066aa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80066ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3710      	adds	r7, #16
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	bf00      	nop
 80066b8:	40021000 	.word	0x40021000
 80066bc:	07ff800f 	.word	0x07ff800f
 80066c0:	ff9f800f 	.word	0xff9f800f
 80066c4:	f9ff800f 	.word	0xf9ff800f

080066c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b082      	sub	sp, #8
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d101      	bne.n	80066da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80066d6:	2301      	movs	r3, #1
 80066d8:	e054      	b.n	8006784 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066e0:	b2db      	uxtb	r3, r3
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d111      	bne.n	800670a <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2200      	movs	r2, #0
 80066ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f000 fc36 	bl	8006f60 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d102      	bne.n	8006702 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4a23      	ldr	r2, [pc, #140]	@ (800678c <HAL_TIM_Base_Init+0xc4>)
 8006700:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2202      	movs	r2, #2
 800670e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	3304      	adds	r3, #4
 800671a:	4619      	mov	r1, r3
 800671c:	4610      	mov	r0, r2
 800671e:	f000 fb79 	bl	8006e14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2201      	movs	r2, #1
 8006726:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2201      	movs	r2, #1
 800672e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2201      	movs	r2, #1
 8006736:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2201      	movs	r2, #1
 800673e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2201      	movs	r2, #1
 8006746:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2201      	movs	r2, #1
 800674e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2201      	movs	r2, #1
 8006756:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2201      	movs	r2, #1
 800675e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2201      	movs	r2, #1
 8006766:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2201      	movs	r2, #1
 800676e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2201      	movs	r2, #1
 8006776:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2201      	movs	r2, #1
 800677e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	3708      	adds	r7, #8
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}
 800678c:	08006791 	.word	0x08006791

08006790 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006790:	b480      	push	{r7}
 8006792:	b083      	sub	sp, #12
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006798:	bf00      	nop
 800679a:	370c      	adds	r7, #12
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr

080067a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b085      	sub	sp, #20
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067b2:	b2db      	uxtb	r3, r3
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d001      	beq.n	80067bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80067b8:	2301      	movs	r3, #1
 80067ba:	e04f      	b.n	800685c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2202      	movs	r2, #2
 80067c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	68da      	ldr	r2, [r3, #12]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f042 0201 	orr.w	r2, r2, #1
 80067d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a23      	ldr	r2, [pc, #140]	@ (8006868 <HAL_TIM_Base_Start_IT+0xc4>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d01d      	beq.n	800681a <HAL_TIM_Base_Start_IT+0x76>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067e6:	d018      	beq.n	800681a <HAL_TIM_Base_Start_IT+0x76>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a1f      	ldr	r2, [pc, #124]	@ (800686c <HAL_TIM_Base_Start_IT+0xc8>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d013      	beq.n	800681a <HAL_TIM_Base_Start_IT+0x76>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a1e      	ldr	r2, [pc, #120]	@ (8006870 <HAL_TIM_Base_Start_IT+0xcc>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d00e      	beq.n	800681a <HAL_TIM_Base_Start_IT+0x76>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a1c      	ldr	r2, [pc, #112]	@ (8006874 <HAL_TIM_Base_Start_IT+0xd0>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d009      	beq.n	800681a <HAL_TIM_Base_Start_IT+0x76>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a1b      	ldr	r2, [pc, #108]	@ (8006878 <HAL_TIM_Base_Start_IT+0xd4>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d004      	beq.n	800681a <HAL_TIM_Base_Start_IT+0x76>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a19      	ldr	r2, [pc, #100]	@ (800687c <HAL_TIM_Base_Start_IT+0xd8>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d115      	bne.n	8006846 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	689a      	ldr	r2, [r3, #8]
 8006820:	4b17      	ldr	r3, [pc, #92]	@ (8006880 <HAL_TIM_Base_Start_IT+0xdc>)
 8006822:	4013      	ands	r3, r2
 8006824:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2b06      	cmp	r3, #6
 800682a:	d015      	beq.n	8006858 <HAL_TIM_Base_Start_IT+0xb4>
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006832:	d011      	beq.n	8006858 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f042 0201 	orr.w	r2, r2, #1
 8006842:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006844:	e008      	b.n	8006858 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f042 0201 	orr.w	r2, r2, #1
 8006854:	601a      	str	r2, [r3, #0]
 8006856:	e000      	b.n	800685a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006858:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800685a:	2300      	movs	r3, #0
}
 800685c:	4618      	mov	r0, r3
 800685e:	3714      	adds	r7, #20
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr
 8006868:	40012c00 	.word	0x40012c00
 800686c:	40000400 	.word	0x40000400
 8006870:	40000800 	.word	0x40000800
 8006874:	40000c00 	.word	0x40000c00
 8006878:	40013400 	.word	0x40013400
 800687c:	40014000 	.word	0x40014000
 8006880:	00010007 	.word	0x00010007

08006884 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b084      	sub	sp, #16
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	68db      	ldr	r3, [r3, #12]
 8006892:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	691b      	ldr	r3, [r3, #16]
 800689a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	f003 0302 	and.w	r3, r3, #2
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d026      	beq.n	80068f4 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	f003 0302 	and.w	r3, r3, #2
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d021      	beq.n	80068f4 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f06f 0202 	mvn.w	r2, #2
 80068b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2201      	movs	r2, #1
 80068be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	699b      	ldr	r3, [r3, #24]
 80068c6:	f003 0303 	and.w	r3, r3, #3
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d005      	beq.n	80068da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	4798      	blx	r3
 80068d8:	e009      	b.n	80068ee <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	f003 0304 	and.w	r3, r3, #4
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d026      	beq.n	800694c <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f003 0304 	and.w	r3, r3, #4
 8006904:	2b00      	cmp	r3, #0
 8006906:	d021      	beq.n	800694c <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f06f 0204 	mvn.w	r2, #4
 8006910:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2202      	movs	r2, #2
 8006916:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	699b      	ldr	r3, [r3, #24]
 800691e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006922:	2b00      	cmp	r3, #0
 8006924:	d005      	beq.n	8006932 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	4798      	blx	r3
 8006930:	e009      	b.n	8006946 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2200      	movs	r2, #0
 800694a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	f003 0308 	and.w	r3, r3, #8
 8006952:	2b00      	cmp	r3, #0
 8006954:	d026      	beq.n	80069a4 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	f003 0308 	and.w	r3, r3, #8
 800695c:	2b00      	cmp	r3, #0
 800695e:	d021      	beq.n	80069a4 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f06f 0208 	mvn.w	r2, #8
 8006968:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2204      	movs	r2, #4
 800696e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	69db      	ldr	r3, [r3, #28]
 8006976:	f003 0303 	and.w	r3, r3, #3
 800697a:	2b00      	cmp	r3, #0
 800697c:	d005      	beq.n	800698a <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	4798      	blx	r3
 8006988:	e009      	b.n	800699e <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2200      	movs	r2, #0
 80069a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	f003 0310 	and.w	r3, r3, #16
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d026      	beq.n	80069fc <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	f003 0310 	and.w	r3, r3, #16
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d021      	beq.n	80069fc <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f06f 0210 	mvn.w	r2, #16
 80069c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2208      	movs	r2, #8
 80069c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	69db      	ldr	r3, [r3, #28]
 80069ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d005      	beq.n	80069e2 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	4798      	blx	r3
 80069e0:	e009      	b.n	80069f6 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	f003 0301 	and.w	r3, r3, #1
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d00e      	beq.n	8006a24 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	f003 0301 	and.w	r3, r3, #1
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d009      	beq.n	8006a24 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f06f 0201 	mvn.w	r2, #1
 8006a18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d104      	bne.n	8006a38 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d00e      	beq.n	8006a56 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d009      	beq.n	8006a56 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006a4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d00e      	beq.n	8006a7e <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d009      	beq.n	8006a7e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006a72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d00e      	beq.n	8006aa6 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d009      	beq.n	8006aa6 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006a9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	f003 0320 	and.w	r3, r3, #32
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d00e      	beq.n	8006ace <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f003 0320 	and.w	r3, r3, #32
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d009      	beq.n	8006ace <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f06f 0220 	mvn.w	r2, #32
 8006ac2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ace:	bf00      	nop
 8006ad0:	3710      	adds	r7, #16
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}

08006ad6 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006ad6:	b480      	push	{r7}
 8006ad8:	b083      	sub	sp, #12
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8006ade:	bf00      	nop
 8006ae0:	370c      	adds	r7, #12
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr

08006aea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006aea:	b480      	push	{r7}
 8006aec:	b083      	sub	sp, #12
 8006aee:	af00      	add	r7, sp, #0
 8006af0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006af2:	bf00      	nop
 8006af4:	370c      	adds	r7, #12
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr

08006afe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006afe:	b480      	push	{r7}
 8006b00:	b083      	sub	sp, #12
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b06:	bf00      	nop
 8006b08:	370c      	adds	r7, #12
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr

08006b12 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006b12:	b480      	push	{r7}
 8006b14:	b083      	sub	sp, #12
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8006b1a:	bf00      	nop
 8006b1c:	370c      	adds	r7, #12
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b24:	4770      	bx	lr

08006b26 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b26:	b480      	push	{r7}
 8006b28:	b083      	sub	sp, #12
 8006b2a:	af00      	add	r7, sp, #0
 8006b2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b2e:	bf00      	nop
 8006b30:	370c      	adds	r7, #12
 8006b32:	46bd      	mov	sp, r7
 8006b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b38:	4770      	bx	lr

08006b3a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006b3a:	b480      	push	{r7}
 8006b3c:	b083      	sub	sp, #12
 8006b3e:	af00      	add	r7, sp, #0
 8006b40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8006b42:	bf00      	nop
 8006b44:	370c      	adds	r7, #12
 8006b46:	46bd      	mov	sp, r7
 8006b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4c:	4770      	bx	lr

08006b4e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b4e:	b480      	push	{r7}
 8006b50:	b083      	sub	sp, #12
 8006b52:	af00      	add	r7, sp, #0
 8006b54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b56:	bf00      	nop
 8006b58:	370c      	adds	r7, #12
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr

08006b62 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006b62:	b480      	push	{r7}
 8006b64:	b083      	sub	sp, #12
 8006b66:	af00      	add	r7, sp, #0
 8006b68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8006b6a:	bf00      	nop
 8006b6c:	370c      	adds	r7, #12
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b74:	4770      	bx	lr

08006b76 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006b76:	b480      	push	{r7}
 8006b78:	b083      	sub	sp, #12
 8006b7a:	af00      	add	r7, sp, #0
 8006b7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006b7e:	bf00      	nop
 8006b80:	370c      	adds	r7, #12
 8006b82:	46bd      	mov	sp, r7
 8006b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b88:	4770      	bx	lr
	...

08006b8c <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b087      	sub	sp, #28
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	60f8      	str	r0, [r7, #12]
 8006b94:	460b      	mov	r3, r1
 8006b96:	607a      	str	r2, [r7, #4]
 8006b98:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d101      	bne.n	8006ba8 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e12e      	b.n	8006e06 <HAL_TIM_RegisterCallback+0x27a>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bae:	b2db      	uxtb	r3, r3
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	f040 80c1 	bne.w	8006d38 <HAL_TIM_RegisterCallback+0x1ac>
  {
    switch (CallbackID)
 8006bb6:	7afb      	ldrb	r3, [r7, #11]
 8006bb8:	2b1b      	cmp	r3, #27
 8006bba:	f200 80ba 	bhi.w	8006d32 <HAL_TIM_RegisterCallback+0x1a6>
 8006bbe:	a201      	add	r2, pc, #4	@ (adr r2, 8006bc4 <HAL_TIM_RegisterCallback+0x38>)
 8006bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bc4:	08006c35 	.word	0x08006c35
 8006bc8:	08006c3d 	.word	0x08006c3d
 8006bcc:	08006c45 	.word	0x08006c45
 8006bd0:	08006c4d 	.word	0x08006c4d
 8006bd4:	08006c55 	.word	0x08006c55
 8006bd8:	08006c5d 	.word	0x08006c5d
 8006bdc:	08006c65 	.word	0x08006c65
 8006be0:	08006c6d 	.word	0x08006c6d
 8006be4:	08006c75 	.word	0x08006c75
 8006be8:	08006c7d 	.word	0x08006c7d
 8006bec:	08006c85 	.word	0x08006c85
 8006bf0:	08006c8d 	.word	0x08006c8d
 8006bf4:	08006c95 	.word	0x08006c95
 8006bf8:	08006c9d 	.word	0x08006c9d
 8006bfc:	08006ca7 	.word	0x08006ca7
 8006c00:	08006cb1 	.word	0x08006cb1
 8006c04:	08006cbb 	.word	0x08006cbb
 8006c08:	08006cc5 	.word	0x08006cc5
 8006c0c:	08006ccf 	.word	0x08006ccf
 8006c10:	08006cd9 	.word	0x08006cd9
 8006c14:	08006ce3 	.word	0x08006ce3
 8006c18:	08006ced 	.word	0x08006ced
 8006c1c:	08006cf7 	.word	0x08006cf7
 8006c20:	08006d01 	.word	0x08006d01
 8006c24:	08006d0b 	.word	0x08006d0b
 8006c28:	08006d15 	.word	0x08006d15
 8006c2c:	08006d1f 	.word	0x08006d1f
 8006c30:	08006d29 	.word	0x08006d29
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	687a      	ldr	r2, [r7, #4]
 8006c38:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8006c3a:	e0e3      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	687a      	ldr	r2, [r7, #4]
 8006c40:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8006c42:	e0df      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	687a      	ldr	r2, [r7, #4]
 8006c48:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8006c4a:	e0db      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	687a      	ldr	r2, [r7, #4]
 8006c50:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8006c52:	e0d7      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	687a      	ldr	r2, [r7, #4]
 8006c58:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8006c5a:	e0d3      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	687a      	ldr	r2, [r7, #4]
 8006c60:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006c62:	e0cf      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	687a      	ldr	r2, [r7, #4]
 8006c68:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8006c6a:	e0cb      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8006c72:	e0c7      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	687a      	ldr	r2, [r7, #4]
 8006c78:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8006c7a:	e0c3      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	687a      	ldr	r2, [r7, #4]
 8006c80:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8006c82:	e0bf      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	687a      	ldr	r2, [r7, #4]
 8006c88:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8006c8a:	e0bb      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	687a      	ldr	r2, [r7, #4]
 8006c90:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8006c92:	e0b7      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	687a      	ldr	r2, [r7, #4]
 8006c98:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8006c9a:	e0b3      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	687a      	ldr	r2, [r7, #4]
 8006ca0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8006ca4:	e0ae      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	687a      	ldr	r2, [r7, #4]
 8006caa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 8006cae:	e0a9      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	687a      	ldr	r2, [r7, #4]
 8006cb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8006cb8:	e0a4      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	687a      	ldr	r2, [r7, #4]
 8006cbe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8006cc2:	e09f      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	687a      	ldr	r2, [r7, #4]
 8006cc8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8006ccc:	e09a      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	687a      	ldr	r2, [r7, #4]
 8006cd2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8006cd6:	e095      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	687a      	ldr	r2, [r7, #4]
 8006cdc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8006ce0:	e090      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	687a      	ldr	r2, [r7, #4]
 8006ce6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8006cea:	e08b      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	687a      	ldr	r2, [r7, #4]
 8006cf0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8006cf4:	e086      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	687a      	ldr	r2, [r7, #4]
 8006cfa:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8006cfe:	e081      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	687a      	ldr	r2, [r7, #4]
 8006d04:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8006d08:	e07c      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	687a      	ldr	r2, [r7, #4]
 8006d0e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8006d12:	e077      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8006d1c:	e072      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	687a      	ldr	r2, [r7, #4]
 8006d22:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8006d26:	e06d      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	687a      	ldr	r2, [r7, #4]
 8006d2c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8006d30:	e068      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8006d32:	2301      	movs	r3, #1
 8006d34:	75fb      	strb	r3, [r7, #23]
        break;
 8006d36:	e065      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d3e:	b2db      	uxtb	r3, r3
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d15d      	bne.n	8006e00 <HAL_TIM_RegisterCallback+0x274>
  {
    switch (CallbackID)
 8006d44:	7afb      	ldrb	r3, [r7, #11]
 8006d46:	2b0d      	cmp	r3, #13
 8006d48:	d857      	bhi.n	8006dfa <HAL_TIM_RegisterCallback+0x26e>
 8006d4a:	a201      	add	r2, pc, #4	@ (adr r2, 8006d50 <HAL_TIM_RegisterCallback+0x1c4>)
 8006d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d50:	08006d89 	.word	0x08006d89
 8006d54:	08006d91 	.word	0x08006d91
 8006d58:	08006d99 	.word	0x08006d99
 8006d5c:	08006da1 	.word	0x08006da1
 8006d60:	08006da9 	.word	0x08006da9
 8006d64:	08006db1 	.word	0x08006db1
 8006d68:	08006db9 	.word	0x08006db9
 8006d6c:	08006dc1 	.word	0x08006dc1
 8006d70:	08006dc9 	.word	0x08006dc9
 8006d74:	08006dd1 	.word	0x08006dd1
 8006d78:	08006dd9 	.word	0x08006dd9
 8006d7c:	08006de1 	.word	0x08006de1
 8006d80:	08006de9 	.word	0x08006de9
 8006d84:	08006df1 	.word	0x08006df1
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8006d8e:	e039      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	687a      	ldr	r2, [r7, #4]
 8006d94:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8006d96:	e035      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8006d9e:	e031      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8006da6:	e02d      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	687a      	ldr	r2, [r7, #4]
 8006dac:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8006dae:	e029      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	687a      	ldr	r2, [r7, #4]
 8006db4:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006db6:	e025      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8006dbe:	e021      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	687a      	ldr	r2, [r7, #4]
 8006dc4:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8006dc6:	e01d      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	687a      	ldr	r2, [r7, #4]
 8006dcc:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8006dce:	e019      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	687a      	ldr	r2, [r7, #4]
 8006dd4:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8006dd6:	e015      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	687a      	ldr	r2, [r7, #4]
 8006ddc:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8006dde:	e011      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	687a      	ldr	r2, [r7, #4]
 8006de4:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8006de6:	e00d      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	687a      	ldr	r2, [r7, #4]
 8006dec:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8006dee:	e009      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8006df8:	e004      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	75fb      	strb	r3, [r7, #23]
        break;
 8006dfe:	e001      	b.n	8006e04 <HAL_TIM_RegisterCallback+0x278>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8006e00:	2301      	movs	r3, #1
 8006e02:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006e04:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	371c      	adds	r7, #28
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e10:	4770      	bx	lr
 8006e12:	bf00      	nop

08006e14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b085      	sub	sp, #20
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
 8006e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	4a46      	ldr	r2, [pc, #280]	@ (8006f40 <TIM_Base_SetConfig+0x12c>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d013      	beq.n	8006e54 <TIM_Base_SetConfig+0x40>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e32:	d00f      	beq.n	8006e54 <TIM_Base_SetConfig+0x40>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	4a43      	ldr	r2, [pc, #268]	@ (8006f44 <TIM_Base_SetConfig+0x130>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d00b      	beq.n	8006e54 <TIM_Base_SetConfig+0x40>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	4a42      	ldr	r2, [pc, #264]	@ (8006f48 <TIM_Base_SetConfig+0x134>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d007      	beq.n	8006e54 <TIM_Base_SetConfig+0x40>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	4a41      	ldr	r2, [pc, #260]	@ (8006f4c <TIM_Base_SetConfig+0x138>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d003      	beq.n	8006e54 <TIM_Base_SetConfig+0x40>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	4a40      	ldr	r2, [pc, #256]	@ (8006f50 <TIM_Base_SetConfig+0x13c>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d108      	bne.n	8006e66 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	68fa      	ldr	r2, [r7, #12]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	4a35      	ldr	r2, [pc, #212]	@ (8006f40 <TIM_Base_SetConfig+0x12c>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d01f      	beq.n	8006eae <TIM_Base_SetConfig+0x9a>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e74:	d01b      	beq.n	8006eae <TIM_Base_SetConfig+0x9a>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4a32      	ldr	r2, [pc, #200]	@ (8006f44 <TIM_Base_SetConfig+0x130>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d017      	beq.n	8006eae <TIM_Base_SetConfig+0x9a>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	4a31      	ldr	r2, [pc, #196]	@ (8006f48 <TIM_Base_SetConfig+0x134>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d013      	beq.n	8006eae <TIM_Base_SetConfig+0x9a>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4a30      	ldr	r2, [pc, #192]	@ (8006f4c <TIM_Base_SetConfig+0x138>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d00f      	beq.n	8006eae <TIM_Base_SetConfig+0x9a>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a2f      	ldr	r2, [pc, #188]	@ (8006f50 <TIM_Base_SetConfig+0x13c>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d00b      	beq.n	8006eae <TIM_Base_SetConfig+0x9a>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4a2e      	ldr	r2, [pc, #184]	@ (8006f54 <TIM_Base_SetConfig+0x140>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d007      	beq.n	8006eae <TIM_Base_SetConfig+0x9a>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4a2d      	ldr	r2, [pc, #180]	@ (8006f58 <TIM_Base_SetConfig+0x144>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d003      	beq.n	8006eae <TIM_Base_SetConfig+0x9a>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	4a2c      	ldr	r2, [pc, #176]	@ (8006f5c <TIM_Base_SetConfig+0x148>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d108      	bne.n	8006ec0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006eb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	68db      	ldr	r3, [r3, #12]
 8006eba:	68fa      	ldr	r2, [r7, #12]
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	695b      	ldr	r3, [r3, #20]
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	68fa      	ldr	r2, [r7, #12]
 8006ed2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	689a      	ldr	r2, [r3, #8]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	4a16      	ldr	r2, [pc, #88]	@ (8006f40 <TIM_Base_SetConfig+0x12c>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d00f      	beq.n	8006f0c <TIM_Base_SetConfig+0xf8>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	4a18      	ldr	r2, [pc, #96]	@ (8006f50 <TIM_Base_SetConfig+0x13c>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d00b      	beq.n	8006f0c <TIM_Base_SetConfig+0xf8>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	4a17      	ldr	r2, [pc, #92]	@ (8006f54 <TIM_Base_SetConfig+0x140>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d007      	beq.n	8006f0c <TIM_Base_SetConfig+0xf8>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	4a16      	ldr	r2, [pc, #88]	@ (8006f58 <TIM_Base_SetConfig+0x144>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d003      	beq.n	8006f0c <TIM_Base_SetConfig+0xf8>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	4a15      	ldr	r2, [pc, #84]	@ (8006f5c <TIM_Base_SetConfig+0x148>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d103      	bne.n	8006f14 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	691a      	ldr	r2, [r3, #16]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2201      	movs	r2, #1
 8006f18:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	691b      	ldr	r3, [r3, #16]
 8006f1e:	f003 0301 	and.w	r3, r3, #1
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d105      	bne.n	8006f32 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	f023 0201 	bic.w	r2, r3, #1
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	611a      	str	r2, [r3, #16]
  }
}
 8006f32:	bf00      	nop
 8006f34:	3714      	adds	r7, #20
 8006f36:	46bd      	mov	sp, r7
 8006f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3c:	4770      	bx	lr
 8006f3e:	bf00      	nop
 8006f40:	40012c00 	.word	0x40012c00
 8006f44:	40000400 	.word	0x40000400
 8006f48:	40000800 	.word	0x40000800
 8006f4c:	40000c00 	.word	0x40000c00
 8006f50:	40013400 	.word	0x40013400
 8006f54:	40014000 	.word	0x40014000
 8006f58:	40014400 	.word	0x40014400
 8006f5c:	40014800 	.word	0x40014800

08006f60 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8006f60:	b480      	push	{r7}
 8006f62:	b083      	sub	sp, #12
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	4a1e      	ldr	r2, [pc, #120]	@ (8006fe4 <TIM_ResetCallback+0x84>)
 8006f6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	4a1d      	ldr	r2, [pc, #116]	@ (8006fe8 <TIM_ResetCallback+0x88>)
 8006f74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	4a1c      	ldr	r2, [pc, #112]	@ (8006fec <TIM_ResetCallback+0x8c>)
 8006f7c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	4a1b      	ldr	r2, [pc, #108]	@ (8006ff0 <TIM_ResetCallback+0x90>)
 8006f84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	4a1a      	ldr	r2, [pc, #104]	@ (8006ff4 <TIM_ResetCallback+0x94>)
 8006f8c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	4a19      	ldr	r2, [pc, #100]	@ (8006ff8 <TIM_ResetCallback+0x98>)
 8006f94:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	4a18      	ldr	r2, [pc, #96]	@ (8006ffc <TIM_ResetCallback+0x9c>)
 8006f9c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	4a17      	ldr	r2, [pc, #92]	@ (8007000 <TIM_ResetCallback+0xa0>)
 8006fa4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	4a16      	ldr	r2, [pc, #88]	@ (8007004 <TIM_ResetCallback+0xa4>)
 8006fac:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	4a15      	ldr	r2, [pc, #84]	@ (8007008 <TIM_ResetCallback+0xa8>)
 8006fb4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	4a14      	ldr	r2, [pc, #80]	@ (800700c <TIM_ResetCallback+0xac>)
 8006fbc:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	4a13      	ldr	r2, [pc, #76]	@ (8007010 <TIM_ResetCallback+0xb0>)
 8006fc4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	4a12      	ldr	r2, [pc, #72]	@ (8007014 <TIM_ResetCallback+0xb4>)
 8006fcc:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	4a11      	ldr	r2, [pc, #68]	@ (8007018 <TIM_ResetCallback+0xb8>)
 8006fd4:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
}
 8006fd8:	bf00      	nop
 8006fda:	370c      	adds	r7, #12
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe2:	4770      	bx	lr
 8006fe4:	0800152d 	.word	0x0800152d
 8006fe8:	08006ad7 	.word	0x08006ad7
 8006fec:	08006b4f 	.word	0x08006b4f
 8006ff0:	08006b63 	.word	0x08006b63
 8006ff4:	08006aff 	.word	0x08006aff
 8006ff8:	08006b13 	.word	0x08006b13
 8006ffc:	08006aeb 	.word	0x08006aeb
 8007000:	08006b27 	.word	0x08006b27
 8007004:	08006b3b 	.word	0x08006b3b
 8007008:	08006b77 	.word	0x08006b77
 800700c:	0800701d 	.word	0x0800701d
 8007010:	08007031 	.word	0x08007031
 8007014:	08007045 	.word	0x08007045
 8007018:	08007059 	.word	0x08007059

0800701c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800701c:	b480      	push	{r7}
 800701e:	b083      	sub	sp, #12
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007024:	bf00      	nop
 8007026:	370c      	adds	r7, #12
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr

08007030 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007030:	b480      	push	{r7}
 8007032:	b083      	sub	sp, #12
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8007038:	bf00      	nop
 800703a:	370c      	adds	r7, #12
 800703c:	46bd      	mov	sp, r7
 800703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007042:	4770      	bx	lr

08007044 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007044:	b480      	push	{r7}
 8007046:	b083      	sub	sp, #12
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800704c:	bf00      	nop
 800704e:	370c      	adds	r7, #12
 8007050:	46bd      	mov	sp, r7
 8007052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007056:	4770      	bx	lr

08007058 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007058:	b480      	push	{r7}
 800705a:	b083      	sub	sp, #12
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007060:	bf00      	nop
 8007062:	370c      	adds	r7, #12
 8007064:	46bd      	mov	sp, r7
 8007066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706a:	4770      	bx	lr

0800706c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b082      	sub	sp, #8
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d101      	bne.n	800707e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800707a:	2301      	movs	r3, #1
 800707c:	e042      	b.n	8007104 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007084:	2b00      	cmp	r3, #0
 8007086:	d106      	bne.n	8007096 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2200      	movs	r2, #0
 800708c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f7fa fb4d 	bl	8001730 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2224      	movs	r2, #36	@ 0x24
 800709a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f022 0201 	bic.w	r2, r2, #1
 80070ac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d002      	beq.n	80070bc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f000 ff10 	bl	8007edc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f000 fc11 	bl	80078e4 <UART_SetConfig>
 80070c2:	4603      	mov	r3, r0
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	d101      	bne.n	80070cc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80070c8:	2301      	movs	r3, #1
 80070ca:	e01b      	b.n	8007104 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	685a      	ldr	r2, [r3, #4]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80070da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	689a      	ldr	r2, [r3, #8]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80070ea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f042 0201 	orr.w	r2, r2, #1
 80070fa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f000 ff8f 	bl	8008020 <UART_CheckIdleState>
 8007102:	4603      	mov	r3, r0
}
 8007104:	4618      	mov	r0, r3
 8007106:	3708      	adds	r7, #8
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}

0800710c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b08a      	sub	sp, #40	@ 0x28
 8007110:	af00      	add	r7, sp, #0
 8007112:	60f8      	str	r0, [r7, #12]
 8007114:	60b9      	str	r1, [r7, #8]
 8007116:	4613      	mov	r3, r2
 8007118:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007120:	2b20      	cmp	r3, #32
 8007122:	d167      	bne.n	80071f4 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d002      	beq.n	8007130 <HAL_UART_Transmit_DMA+0x24>
 800712a:	88fb      	ldrh	r3, [r7, #6]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d101      	bne.n	8007134 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8007130:	2301      	movs	r3, #1
 8007132:	e060      	b.n	80071f6 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	68ba      	ldr	r2, [r7, #8]
 8007138:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	88fa      	ldrh	r2, [r7, #6]
 800713e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	88fa      	ldrh	r2, [r7, #6]
 8007146:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2200      	movs	r2, #0
 800714e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2221      	movs	r2, #33	@ 0x21
 8007156:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800715e:	2b00      	cmp	r3, #0
 8007160:	d028      	beq.n	80071b4 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007166:	4a26      	ldr	r2, [pc, #152]	@ (8007200 <HAL_UART_Transmit_DMA+0xf4>)
 8007168:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800716e:	4a25      	ldr	r2, [pc, #148]	@ (8007204 <HAL_UART_Transmit_DMA+0xf8>)
 8007170:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007176:	4a24      	ldr	r2, [pc, #144]	@ (8007208 <HAL_UART_Transmit_DMA+0xfc>)
 8007178:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800717e:	2200      	movs	r2, #0
 8007180:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800718a:	4619      	mov	r1, r3
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	3328      	adds	r3, #40	@ 0x28
 8007192:	461a      	mov	r2, r3
 8007194:	88fb      	ldrh	r3, [r7, #6]
 8007196:	f7fa ff8d 	bl	80020b4 <HAL_DMA_Start_IT>
 800719a:	4603      	mov	r3, r0
 800719c:	2b00      	cmp	r3, #0
 800719e:	d009      	beq.n	80071b4 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2210      	movs	r2, #16
 80071a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2220      	movs	r2, #32
 80071ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80071b0:	2301      	movs	r3, #1
 80071b2:	e020      	b.n	80071f6 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	2240      	movs	r2, #64	@ 0x40
 80071ba:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	3308      	adds	r3, #8
 80071c2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c4:	697b      	ldr	r3, [r7, #20]
 80071c6:	e853 3f00 	ldrex	r3, [r3]
 80071ca:	613b      	str	r3, [r7, #16]
   return(result);
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	3308      	adds	r3, #8
 80071da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071dc:	623a      	str	r2, [r7, #32]
 80071de:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e0:	69f9      	ldr	r1, [r7, #28]
 80071e2:	6a3a      	ldr	r2, [r7, #32]
 80071e4:	e841 2300 	strex	r3, r2, [r1]
 80071e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80071ea:	69bb      	ldr	r3, [r7, #24]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d1e5      	bne.n	80071bc <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80071f0:	2300      	movs	r3, #0
 80071f2:	e000      	b.n	80071f6 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80071f4:	2302      	movs	r3, #2
  }
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3728      	adds	r7, #40	@ 0x28
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}
 80071fe:	bf00      	nop
 8007200:	0800839d 	.word	0x0800839d
 8007204:	08008437 	.word	0x08008437
 8007208:	08008453 	.word	0x08008453

0800720c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b0ba      	sub	sp, #232	@ 0xe8
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	69db      	ldr	r3, [r3, #28]
 800721a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007232:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007236:	f640 030f 	movw	r3, #2063	@ 0x80f
 800723a:	4013      	ands	r3, r2
 800723c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007240:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007244:	2b00      	cmp	r3, #0
 8007246:	d11b      	bne.n	8007280 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007248:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800724c:	f003 0320 	and.w	r3, r3, #32
 8007250:	2b00      	cmp	r3, #0
 8007252:	d015      	beq.n	8007280 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007254:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007258:	f003 0320 	and.w	r3, r3, #32
 800725c:	2b00      	cmp	r3, #0
 800725e:	d105      	bne.n	800726c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007260:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007264:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007268:	2b00      	cmp	r3, #0
 800726a:	d009      	beq.n	8007280 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007270:	2b00      	cmp	r3, #0
 8007272:	f000 8300 	beq.w	8007876 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	4798      	blx	r3
      }
      return;
 800727e:	e2fa      	b.n	8007876 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8007280:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007284:	2b00      	cmp	r3, #0
 8007286:	f000 8123 	beq.w	80074d0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800728a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800728e:	4b8d      	ldr	r3, [pc, #564]	@ (80074c4 <HAL_UART_IRQHandler+0x2b8>)
 8007290:	4013      	ands	r3, r2
 8007292:	2b00      	cmp	r3, #0
 8007294:	d106      	bne.n	80072a4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007296:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800729a:	4b8b      	ldr	r3, [pc, #556]	@ (80074c8 <HAL_UART_IRQHandler+0x2bc>)
 800729c:	4013      	ands	r3, r2
 800729e:	2b00      	cmp	r3, #0
 80072a0:	f000 8116 	beq.w	80074d0 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80072a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072a8:	f003 0301 	and.w	r3, r3, #1
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d011      	beq.n	80072d4 <HAL_UART_IRQHandler+0xc8>
 80072b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d00b      	beq.n	80072d4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	2201      	movs	r2, #1
 80072c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072ca:	f043 0201 	orr.w	r2, r3, #1
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072d8:	f003 0302 	and.w	r3, r3, #2
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d011      	beq.n	8007304 <HAL_UART_IRQHandler+0xf8>
 80072e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072e4:	f003 0301 	and.w	r3, r3, #1
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d00b      	beq.n	8007304 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2202      	movs	r2, #2
 80072f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072fa:	f043 0204 	orr.w	r2, r3, #4
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007308:	f003 0304 	and.w	r3, r3, #4
 800730c:	2b00      	cmp	r3, #0
 800730e:	d011      	beq.n	8007334 <HAL_UART_IRQHandler+0x128>
 8007310:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007314:	f003 0301 	and.w	r3, r3, #1
 8007318:	2b00      	cmp	r3, #0
 800731a:	d00b      	beq.n	8007334 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	2204      	movs	r2, #4
 8007322:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800732a:	f043 0202 	orr.w	r2, r3, #2
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007338:	f003 0308 	and.w	r3, r3, #8
 800733c:	2b00      	cmp	r3, #0
 800733e:	d017      	beq.n	8007370 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007344:	f003 0320 	and.w	r3, r3, #32
 8007348:	2b00      	cmp	r3, #0
 800734a:	d105      	bne.n	8007358 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800734c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007350:	4b5c      	ldr	r3, [pc, #368]	@ (80074c4 <HAL_UART_IRQHandler+0x2b8>)
 8007352:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007354:	2b00      	cmp	r3, #0
 8007356:	d00b      	beq.n	8007370 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	2208      	movs	r2, #8
 800735e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007366:	f043 0208 	orr.w	r2, r3, #8
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007370:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007374:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007378:	2b00      	cmp	r3, #0
 800737a:	d012      	beq.n	80073a2 <HAL_UART_IRQHandler+0x196>
 800737c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007380:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007384:	2b00      	cmp	r3, #0
 8007386:	d00c      	beq.n	80073a2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007390:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007398:	f043 0220 	orr.w	r2, r3, #32
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	f000 8266 	beq.w	800787a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80073ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073b2:	f003 0320 	and.w	r3, r3, #32
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d013      	beq.n	80073e2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80073ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073be:	f003 0320 	and.w	r3, r3, #32
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d105      	bne.n	80073d2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80073c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d007      	beq.n	80073e2 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d003      	beq.n	80073e2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073e8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	689b      	ldr	r3, [r3, #8]
 80073f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073f6:	2b40      	cmp	r3, #64	@ 0x40
 80073f8:	d005      	beq.n	8007406 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80073fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80073fe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007402:	2b00      	cmp	r3, #0
 8007404:	d054      	beq.n	80074b0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 ff62 	bl	80082d0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	689b      	ldr	r3, [r3, #8]
 8007412:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007416:	2b40      	cmp	r3, #64	@ 0x40
 8007418:	d146      	bne.n	80074a8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	3308      	adds	r3, #8
 8007420:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007424:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007428:	e853 3f00 	ldrex	r3, [r3]
 800742c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007430:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007434:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007438:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	3308      	adds	r3, #8
 8007442:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007446:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800744a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800744e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007452:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007456:	e841 2300 	strex	r3, r2, [r1]
 800745a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800745e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007462:	2b00      	cmp	r3, #0
 8007464:	d1d9      	bne.n	800741a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800746c:	2b00      	cmp	r3, #0
 800746e:	d017      	beq.n	80074a0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007476:	4a15      	ldr	r2, [pc, #84]	@ (80074cc <HAL_UART_IRQHandler+0x2c0>)
 8007478:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007480:	4618      	mov	r0, r3
 8007482:	f7fa feee 	bl	8002262 <HAL_DMA_Abort_IT>
 8007486:	4603      	mov	r3, r0
 8007488:	2b00      	cmp	r3, #0
 800748a:	d019      	beq.n	80074c0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007494:	687a      	ldr	r2, [r7, #4]
 8007496:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800749a:	4610      	mov	r0, r2
 800749c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800749e:	e00f      	b.n	80074c0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	f000 fa09 	bl	80078b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074a6:	e00b      	b.n	80074c0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80074a8:	6878      	ldr	r0, [r7, #4]
 80074aa:	f000 fa05 	bl	80078b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074ae:	e007      	b.n	80074c0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f000 fa01 	bl	80078b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2200      	movs	r2, #0
 80074ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80074be:	e1dc      	b.n	800787a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074c0:	bf00      	nop
    return;
 80074c2:	e1da      	b.n	800787a <HAL_UART_IRQHandler+0x66e>
 80074c4:	10000001 	.word	0x10000001
 80074c8:	04000120 	.word	0x04000120
 80074cc:	080084d3 	.word	0x080084d3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074d4:	2b01      	cmp	r3, #1
 80074d6:	f040 8170 	bne.w	80077ba <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80074da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074de:	f003 0310 	and.w	r3, r3, #16
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	f000 8169 	beq.w	80077ba <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80074e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074ec:	f003 0310 	and.w	r3, r3, #16
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	f000 8162 	beq.w	80077ba <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	2210      	movs	r2, #16
 80074fc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	689b      	ldr	r3, [r3, #8]
 8007504:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007508:	2b40      	cmp	r3, #64	@ 0x40
 800750a:	f040 80d8 	bne.w	80076be <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800751c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007520:	2b00      	cmp	r3, #0
 8007522:	f000 80af 	beq.w	8007684 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800752c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007530:	429a      	cmp	r2, r3
 8007532:	f080 80a7 	bcs.w	8007684 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800753c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f003 0320 	and.w	r3, r3, #32
 800754e:	2b00      	cmp	r3, #0
 8007550:	f040 8087 	bne.w	8007662 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007560:	e853 3f00 	ldrex	r3, [r3]
 8007564:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007568:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800756c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007570:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	461a      	mov	r2, r3
 800757a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800757e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007582:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007586:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800758a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800758e:	e841 2300 	strex	r3, r2, [r1]
 8007592:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007596:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800759a:	2b00      	cmp	r3, #0
 800759c:	d1da      	bne.n	8007554 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	3308      	adds	r3, #8
 80075a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80075a8:	e853 3f00 	ldrex	r3, [r3]
 80075ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80075ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075b0:	f023 0301 	bic.w	r3, r3, #1
 80075b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	3308      	adds	r3, #8
 80075be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80075c2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80075c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80075ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80075ce:	e841 2300 	strex	r3, r2, [r1]
 80075d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80075d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d1e1      	bne.n	800759e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	3308      	adds	r3, #8
 80075e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80075e4:	e853 3f00 	ldrex	r3, [r3]
 80075e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80075ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	3308      	adds	r3, #8
 80075fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80075fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007600:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007602:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007604:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007606:	e841 2300 	strex	r3, r2, [r1]
 800760a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800760c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1e3      	bne.n	80075da <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2220      	movs	r2, #32
 8007616:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2200      	movs	r2, #0
 800761e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007626:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007628:	e853 3f00 	ldrex	r3, [r3]
 800762c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800762e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007630:	f023 0310 	bic.w	r3, r3, #16
 8007634:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	461a      	mov	r2, r3
 800763e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007642:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007644:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007646:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007648:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800764a:	e841 2300 	strex	r3, r2, [r1]
 800764e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007650:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007652:	2b00      	cmp	r3, #0
 8007654:	d1e4      	bne.n	8007620 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800765c:	4618      	mov	r0, r3
 800765e:	f7fa fda4 	bl	80021aa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2202      	movs	r2, #2
 8007666:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007674:	b29b      	uxth	r3, r3
 8007676:	1ad3      	subs	r3, r2, r3
 8007678:	b29b      	uxth	r3, r3
 800767a:	4619      	mov	r1, r3
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	f000 f925 	bl	80078cc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007682:	e0fc      	b.n	800787e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800768a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800768e:	429a      	cmp	r2, r3
 8007690:	f040 80f5 	bne.w	800787e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f003 0320 	and.w	r3, r3, #32
 80076a2:	2b20      	cmp	r3, #32
 80076a4:	f040 80eb 	bne.w	800787e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2202      	movs	r2, #2
 80076ac:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80076b4:	4619      	mov	r1, r3
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 f908 	bl	80078cc <HAL_UARTEx_RxEventCallback>
      return;
 80076bc:	e0df      	b.n	800787e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	1ad3      	subs	r3, r2, r3
 80076ce:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80076d8:	b29b      	uxth	r3, r3
 80076da:	2b00      	cmp	r3, #0
 80076dc:	f000 80d1 	beq.w	8007882 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80076e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	f000 80cc 	beq.w	8007882 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076f2:	e853 3f00 	ldrex	r3, [r3]
 80076f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	461a      	mov	r2, r3
 8007708:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800770c:	647b      	str	r3, [r7, #68]	@ 0x44
 800770e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007710:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007712:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007714:	e841 2300 	strex	r3, r2, [r1]
 8007718:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800771a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800771c:	2b00      	cmp	r3, #0
 800771e:	d1e4      	bne.n	80076ea <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	3308      	adds	r3, #8
 8007726:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800772a:	e853 3f00 	ldrex	r3, [r3]
 800772e:	623b      	str	r3, [r7, #32]
   return(result);
 8007730:	6a3b      	ldr	r3, [r7, #32]
 8007732:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007736:	f023 0301 	bic.w	r3, r3, #1
 800773a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	3308      	adds	r3, #8
 8007744:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007748:	633a      	str	r2, [r7, #48]	@ 0x30
 800774a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800774e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007750:	e841 2300 	strex	r3, r2, [r1]
 8007754:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007758:	2b00      	cmp	r3, #0
 800775a:	d1e1      	bne.n	8007720 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2220      	movs	r2, #32
 8007760:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2200      	movs	r2, #0
 8007768:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2200      	movs	r2, #0
 800776e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	e853 3f00 	ldrex	r3, [r3]
 800777c:	60fb      	str	r3, [r7, #12]
   return(result);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	f023 0310 	bic.w	r3, r3, #16
 8007784:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	461a      	mov	r2, r3
 800778e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007792:	61fb      	str	r3, [r7, #28]
 8007794:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007796:	69b9      	ldr	r1, [r7, #24]
 8007798:	69fa      	ldr	r2, [r7, #28]
 800779a:	e841 2300 	strex	r3, r2, [r1]
 800779e:	617b      	str	r3, [r7, #20]
   return(result);
 80077a0:	697b      	ldr	r3, [r7, #20]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d1e4      	bne.n	8007770 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2202      	movs	r2, #2
 80077aa:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80077ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80077b0:	4619      	mov	r1, r3
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f000 f88a 	bl	80078cc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80077b8:	e063      	b.n	8007882 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80077ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d00e      	beq.n	80077e4 <HAL_UART_IRQHandler+0x5d8>
 80077c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d008      	beq.n	80077e4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80077da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f000 feb9 	bl	8008554 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80077e2:	e051      	b.n	8007888 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80077e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d014      	beq.n	800781a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80077f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d105      	bne.n	8007808 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80077fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007800:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007804:	2b00      	cmp	r3, #0
 8007806:	d008      	beq.n	800781a <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800780c:	2b00      	cmp	r3, #0
 800780e:	d03a      	beq.n	8007886 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	4798      	blx	r3
    }
    return;
 8007818:	e035      	b.n	8007886 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800781a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800781e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007822:	2b00      	cmp	r3, #0
 8007824:	d009      	beq.n	800783a <HAL_UART_IRQHandler+0x62e>
 8007826:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800782a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800782e:	2b00      	cmp	r3, #0
 8007830:	d003      	beq.n	800783a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f000 fe63 	bl	80084fe <UART_EndTransmit_IT>
    return;
 8007838:	e026      	b.n	8007888 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800783a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800783e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007842:	2b00      	cmp	r3, #0
 8007844:	d009      	beq.n	800785a <HAL_UART_IRQHandler+0x64e>
 8007846:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800784a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800784e:	2b00      	cmp	r3, #0
 8007850:	d003      	beq.n	800785a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f000 fe92 	bl	800857c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007858:	e016      	b.n	8007888 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800785a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800785e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007862:	2b00      	cmp	r3, #0
 8007864:	d010      	beq.n	8007888 <HAL_UART_IRQHandler+0x67c>
 8007866:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800786a:	2b00      	cmp	r3, #0
 800786c:	da0c      	bge.n	8007888 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f000 fe7a 	bl	8008568 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007874:	e008      	b.n	8007888 <HAL_UART_IRQHandler+0x67c>
      return;
 8007876:	bf00      	nop
 8007878:	e006      	b.n	8007888 <HAL_UART_IRQHandler+0x67c>
    return;
 800787a:	bf00      	nop
 800787c:	e004      	b.n	8007888 <HAL_UART_IRQHandler+0x67c>
      return;
 800787e:	bf00      	nop
 8007880:	e002      	b.n	8007888 <HAL_UART_IRQHandler+0x67c>
      return;
 8007882:	bf00      	nop
 8007884:	e000      	b.n	8007888 <HAL_UART_IRQHandler+0x67c>
    return;
 8007886:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8007888:	37e8      	adds	r7, #232	@ 0xe8
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}
 800788e:	bf00      	nop

08007890 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007890:	b480      	push	{r7}
 8007892:	b083      	sub	sp, #12
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007898:	bf00      	nop
 800789a:	370c      	adds	r7, #12
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr

080078a4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b083      	sub	sp, #12
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80078ac:	bf00      	nop
 80078ae:	370c      	adds	r7, #12
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr

080078b8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b083      	sub	sp, #12
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80078c0:	bf00      	nop
 80078c2:	370c      	adds	r7, #12
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr

080078cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
 80078d4:	460b      	mov	r3, r1
 80078d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80078d8:	bf00      	nop
 80078da:	370c      	adds	r7, #12
 80078dc:	46bd      	mov	sp, r7
 80078de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e2:	4770      	bx	lr

080078e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80078e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80078e8:	b08c      	sub	sp, #48	@ 0x30
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80078ee:	2300      	movs	r3, #0
 80078f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	689a      	ldr	r2, [r3, #8]
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	691b      	ldr	r3, [r3, #16]
 80078fc:	431a      	orrs	r2, r3
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	695b      	ldr	r3, [r3, #20]
 8007902:	431a      	orrs	r2, r3
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	69db      	ldr	r3, [r3, #28]
 8007908:	4313      	orrs	r3, r2
 800790a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	681a      	ldr	r2, [r3, #0]
 8007912:	4baa      	ldr	r3, [pc, #680]	@ (8007bbc <UART_SetConfig+0x2d8>)
 8007914:	4013      	ands	r3, r2
 8007916:	697a      	ldr	r2, [r7, #20]
 8007918:	6812      	ldr	r2, [r2, #0]
 800791a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800791c:	430b      	orrs	r3, r1
 800791e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	68da      	ldr	r2, [r3, #12]
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	430a      	orrs	r2, r1
 8007934:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007936:	697b      	ldr	r3, [r7, #20]
 8007938:	699b      	ldr	r3, [r3, #24]
 800793a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a9f      	ldr	r2, [pc, #636]	@ (8007bc0 <UART_SetConfig+0x2dc>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d004      	beq.n	8007950 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007946:	697b      	ldr	r3, [r7, #20]
 8007948:	6a1b      	ldr	r3, [r3, #32]
 800794a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800794c:	4313      	orrs	r3, r2
 800794e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800795a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800795e:	697a      	ldr	r2, [r7, #20]
 8007960:	6812      	ldr	r2, [r2, #0]
 8007962:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007964:	430b      	orrs	r3, r1
 8007966:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800796e:	f023 010f 	bic.w	r1, r3, #15
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	430a      	orrs	r2, r1
 800797c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	4a90      	ldr	r2, [pc, #576]	@ (8007bc4 <UART_SetConfig+0x2e0>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d125      	bne.n	80079d4 <UART_SetConfig+0xf0>
 8007988:	4b8f      	ldr	r3, [pc, #572]	@ (8007bc8 <UART_SetConfig+0x2e4>)
 800798a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800798e:	f003 0303 	and.w	r3, r3, #3
 8007992:	2b03      	cmp	r3, #3
 8007994:	d81a      	bhi.n	80079cc <UART_SetConfig+0xe8>
 8007996:	a201      	add	r2, pc, #4	@ (adr r2, 800799c <UART_SetConfig+0xb8>)
 8007998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800799c:	080079ad 	.word	0x080079ad
 80079a0:	080079bd 	.word	0x080079bd
 80079a4:	080079b5 	.word	0x080079b5
 80079a8:	080079c5 	.word	0x080079c5
 80079ac:	2301      	movs	r3, #1
 80079ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079b2:	e116      	b.n	8007be2 <UART_SetConfig+0x2fe>
 80079b4:	2302      	movs	r3, #2
 80079b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079ba:	e112      	b.n	8007be2 <UART_SetConfig+0x2fe>
 80079bc:	2304      	movs	r3, #4
 80079be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079c2:	e10e      	b.n	8007be2 <UART_SetConfig+0x2fe>
 80079c4:	2308      	movs	r3, #8
 80079c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079ca:	e10a      	b.n	8007be2 <UART_SetConfig+0x2fe>
 80079cc:	2310      	movs	r3, #16
 80079ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079d2:	e106      	b.n	8007be2 <UART_SetConfig+0x2fe>
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4a7c      	ldr	r2, [pc, #496]	@ (8007bcc <UART_SetConfig+0x2e8>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d138      	bne.n	8007a50 <UART_SetConfig+0x16c>
 80079de:	4b7a      	ldr	r3, [pc, #488]	@ (8007bc8 <UART_SetConfig+0x2e4>)
 80079e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079e4:	f003 030c 	and.w	r3, r3, #12
 80079e8:	2b0c      	cmp	r3, #12
 80079ea:	d82d      	bhi.n	8007a48 <UART_SetConfig+0x164>
 80079ec:	a201      	add	r2, pc, #4	@ (adr r2, 80079f4 <UART_SetConfig+0x110>)
 80079ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079f2:	bf00      	nop
 80079f4:	08007a29 	.word	0x08007a29
 80079f8:	08007a49 	.word	0x08007a49
 80079fc:	08007a49 	.word	0x08007a49
 8007a00:	08007a49 	.word	0x08007a49
 8007a04:	08007a39 	.word	0x08007a39
 8007a08:	08007a49 	.word	0x08007a49
 8007a0c:	08007a49 	.word	0x08007a49
 8007a10:	08007a49 	.word	0x08007a49
 8007a14:	08007a31 	.word	0x08007a31
 8007a18:	08007a49 	.word	0x08007a49
 8007a1c:	08007a49 	.word	0x08007a49
 8007a20:	08007a49 	.word	0x08007a49
 8007a24:	08007a41 	.word	0x08007a41
 8007a28:	2300      	movs	r3, #0
 8007a2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a2e:	e0d8      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007a30:	2302      	movs	r3, #2
 8007a32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a36:	e0d4      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007a38:	2304      	movs	r3, #4
 8007a3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a3e:	e0d0      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007a40:	2308      	movs	r3, #8
 8007a42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a46:	e0cc      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007a48:	2310      	movs	r3, #16
 8007a4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a4e:	e0c8      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4a5e      	ldr	r2, [pc, #376]	@ (8007bd0 <UART_SetConfig+0x2ec>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d125      	bne.n	8007aa6 <UART_SetConfig+0x1c2>
 8007a5a:	4b5b      	ldr	r3, [pc, #364]	@ (8007bc8 <UART_SetConfig+0x2e4>)
 8007a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a60:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007a64:	2b30      	cmp	r3, #48	@ 0x30
 8007a66:	d016      	beq.n	8007a96 <UART_SetConfig+0x1b2>
 8007a68:	2b30      	cmp	r3, #48	@ 0x30
 8007a6a:	d818      	bhi.n	8007a9e <UART_SetConfig+0x1ba>
 8007a6c:	2b20      	cmp	r3, #32
 8007a6e:	d00a      	beq.n	8007a86 <UART_SetConfig+0x1a2>
 8007a70:	2b20      	cmp	r3, #32
 8007a72:	d814      	bhi.n	8007a9e <UART_SetConfig+0x1ba>
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d002      	beq.n	8007a7e <UART_SetConfig+0x19a>
 8007a78:	2b10      	cmp	r3, #16
 8007a7a:	d008      	beq.n	8007a8e <UART_SetConfig+0x1aa>
 8007a7c:	e00f      	b.n	8007a9e <UART_SetConfig+0x1ba>
 8007a7e:	2300      	movs	r3, #0
 8007a80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a84:	e0ad      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007a86:	2302      	movs	r3, #2
 8007a88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a8c:	e0a9      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007a8e:	2304      	movs	r3, #4
 8007a90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a94:	e0a5      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007a96:	2308      	movs	r3, #8
 8007a98:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a9c:	e0a1      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007a9e:	2310      	movs	r3, #16
 8007aa0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007aa4:	e09d      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4a4a      	ldr	r2, [pc, #296]	@ (8007bd4 <UART_SetConfig+0x2f0>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d125      	bne.n	8007afc <UART_SetConfig+0x218>
 8007ab0:	4b45      	ldr	r3, [pc, #276]	@ (8007bc8 <UART_SetConfig+0x2e4>)
 8007ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ab6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007aba:	2bc0      	cmp	r3, #192	@ 0xc0
 8007abc:	d016      	beq.n	8007aec <UART_SetConfig+0x208>
 8007abe:	2bc0      	cmp	r3, #192	@ 0xc0
 8007ac0:	d818      	bhi.n	8007af4 <UART_SetConfig+0x210>
 8007ac2:	2b80      	cmp	r3, #128	@ 0x80
 8007ac4:	d00a      	beq.n	8007adc <UART_SetConfig+0x1f8>
 8007ac6:	2b80      	cmp	r3, #128	@ 0x80
 8007ac8:	d814      	bhi.n	8007af4 <UART_SetConfig+0x210>
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d002      	beq.n	8007ad4 <UART_SetConfig+0x1f0>
 8007ace:	2b40      	cmp	r3, #64	@ 0x40
 8007ad0:	d008      	beq.n	8007ae4 <UART_SetConfig+0x200>
 8007ad2:	e00f      	b.n	8007af4 <UART_SetConfig+0x210>
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ada:	e082      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007adc:	2302      	movs	r3, #2
 8007ade:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ae2:	e07e      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007ae4:	2304      	movs	r3, #4
 8007ae6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007aea:	e07a      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007aec:	2308      	movs	r3, #8
 8007aee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007af2:	e076      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007af4:	2310      	movs	r3, #16
 8007af6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007afa:	e072      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4a35      	ldr	r2, [pc, #212]	@ (8007bd8 <UART_SetConfig+0x2f4>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d12a      	bne.n	8007b5c <UART_SetConfig+0x278>
 8007b06:	4b30      	ldr	r3, [pc, #192]	@ (8007bc8 <UART_SetConfig+0x2e4>)
 8007b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b0c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b14:	d01a      	beq.n	8007b4c <UART_SetConfig+0x268>
 8007b16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b1a:	d81b      	bhi.n	8007b54 <UART_SetConfig+0x270>
 8007b1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b20:	d00c      	beq.n	8007b3c <UART_SetConfig+0x258>
 8007b22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b26:	d815      	bhi.n	8007b54 <UART_SetConfig+0x270>
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d003      	beq.n	8007b34 <UART_SetConfig+0x250>
 8007b2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b30:	d008      	beq.n	8007b44 <UART_SetConfig+0x260>
 8007b32:	e00f      	b.n	8007b54 <UART_SetConfig+0x270>
 8007b34:	2300      	movs	r3, #0
 8007b36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b3a:	e052      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007b3c:	2302      	movs	r3, #2
 8007b3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b42:	e04e      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007b44:	2304      	movs	r3, #4
 8007b46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b4a:	e04a      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007b4c:	2308      	movs	r3, #8
 8007b4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b52:	e046      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007b54:	2310      	movs	r3, #16
 8007b56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b5a:	e042      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a17      	ldr	r2, [pc, #92]	@ (8007bc0 <UART_SetConfig+0x2dc>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d13a      	bne.n	8007bdc <UART_SetConfig+0x2f8>
 8007b66:	4b18      	ldr	r3, [pc, #96]	@ (8007bc8 <UART_SetConfig+0x2e4>)
 8007b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b6c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007b70:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b74:	d01a      	beq.n	8007bac <UART_SetConfig+0x2c8>
 8007b76:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b7a:	d81b      	bhi.n	8007bb4 <UART_SetConfig+0x2d0>
 8007b7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b80:	d00c      	beq.n	8007b9c <UART_SetConfig+0x2b8>
 8007b82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b86:	d815      	bhi.n	8007bb4 <UART_SetConfig+0x2d0>
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d003      	beq.n	8007b94 <UART_SetConfig+0x2b0>
 8007b8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b90:	d008      	beq.n	8007ba4 <UART_SetConfig+0x2c0>
 8007b92:	e00f      	b.n	8007bb4 <UART_SetConfig+0x2d0>
 8007b94:	2300      	movs	r3, #0
 8007b96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b9a:	e022      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007b9c:	2302      	movs	r3, #2
 8007b9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ba2:	e01e      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007ba4:	2304      	movs	r3, #4
 8007ba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007baa:	e01a      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007bac:	2308      	movs	r3, #8
 8007bae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bb2:	e016      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007bb4:	2310      	movs	r3, #16
 8007bb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bba:	e012      	b.n	8007be2 <UART_SetConfig+0x2fe>
 8007bbc:	cfff69f3 	.word	0xcfff69f3
 8007bc0:	40008000 	.word	0x40008000
 8007bc4:	40013800 	.word	0x40013800
 8007bc8:	40021000 	.word	0x40021000
 8007bcc:	40004400 	.word	0x40004400
 8007bd0:	40004800 	.word	0x40004800
 8007bd4:	40004c00 	.word	0x40004c00
 8007bd8:	40005000 	.word	0x40005000
 8007bdc:	2310      	movs	r3, #16
 8007bde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	4aae      	ldr	r2, [pc, #696]	@ (8007ea0 <UART_SetConfig+0x5bc>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	f040 8097 	bne.w	8007d1c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007bee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007bf2:	2b08      	cmp	r3, #8
 8007bf4:	d823      	bhi.n	8007c3e <UART_SetConfig+0x35a>
 8007bf6:	a201      	add	r2, pc, #4	@ (adr r2, 8007bfc <UART_SetConfig+0x318>)
 8007bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bfc:	08007c21 	.word	0x08007c21
 8007c00:	08007c3f 	.word	0x08007c3f
 8007c04:	08007c29 	.word	0x08007c29
 8007c08:	08007c3f 	.word	0x08007c3f
 8007c0c:	08007c2f 	.word	0x08007c2f
 8007c10:	08007c3f 	.word	0x08007c3f
 8007c14:	08007c3f 	.word	0x08007c3f
 8007c18:	08007c3f 	.word	0x08007c3f
 8007c1c:	08007c37 	.word	0x08007c37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c20:	f7fd ff1c 	bl	8005a5c <HAL_RCC_GetPCLK1Freq>
 8007c24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007c26:	e010      	b.n	8007c4a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c28:	4b9e      	ldr	r3, [pc, #632]	@ (8007ea4 <UART_SetConfig+0x5c0>)
 8007c2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007c2c:	e00d      	b.n	8007c4a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c2e:	f7fd fe7d 	bl	800592c <HAL_RCC_GetSysClockFreq>
 8007c32:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007c34:	e009      	b.n	8007c4a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007c3c:	e005      	b.n	8007c4a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007c3e:	2300      	movs	r3, #0
 8007c40:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007c42:	2301      	movs	r3, #1
 8007c44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007c48:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	f000 8130 	beq.w	8007eb2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c56:	4a94      	ldr	r2, [pc, #592]	@ (8007ea8 <UART_SetConfig+0x5c4>)
 8007c58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c5c:	461a      	mov	r2, r3
 8007c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c60:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c64:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	685a      	ldr	r2, [r3, #4]
 8007c6a:	4613      	mov	r3, r2
 8007c6c:	005b      	lsls	r3, r3, #1
 8007c6e:	4413      	add	r3, r2
 8007c70:	69ba      	ldr	r2, [r7, #24]
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d305      	bcc.n	8007c82 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c7c:	69ba      	ldr	r2, [r7, #24]
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	d903      	bls.n	8007c8a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007c82:	2301      	movs	r3, #1
 8007c84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007c88:	e113      	b.n	8007eb2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	60bb      	str	r3, [r7, #8]
 8007c90:	60fa      	str	r2, [r7, #12]
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c96:	4a84      	ldr	r2, [pc, #528]	@ (8007ea8 <UART_SetConfig+0x5c4>)
 8007c98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c9c:	b29b      	uxth	r3, r3
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	603b      	str	r3, [r7, #0]
 8007ca2:	607a      	str	r2, [r7, #4]
 8007ca4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ca8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007cac:	f7f8 ff10 	bl	8000ad0 <__aeabi_uldivmod>
 8007cb0:	4602      	mov	r2, r0
 8007cb2:	460b      	mov	r3, r1
 8007cb4:	4610      	mov	r0, r2
 8007cb6:	4619      	mov	r1, r3
 8007cb8:	f04f 0200 	mov.w	r2, #0
 8007cbc:	f04f 0300 	mov.w	r3, #0
 8007cc0:	020b      	lsls	r3, r1, #8
 8007cc2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007cc6:	0202      	lsls	r2, r0, #8
 8007cc8:	6979      	ldr	r1, [r7, #20]
 8007cca:	6849      	ldr	r1, [r1, #4]
 8007ccc:	0849      	lsrs	r1, r1, #1
 8007cce:	2000      	movs	r0, #0
 8007cd0:	460c      	mov	r4, r1
 8007cd2:	4605      	mov	r5, r0
 8007cd4:	eb12 0804 	adds.w	r8, r2, r4
 8007cd8:	eb43 0905 	adc.w	r9, r3, r5
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	685b      	ldr	r3, [r3, #4]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	469a      	mov	sl, r3
 8007ce4:	4693      	mov	fp, r2
 8007ce6:	4652      	mov	r2, sl
 8007ce8:	465b      	mov	r3, fp
 8007cea:	4640      	mov	r0, r8
 8007cec:	4649      	mov	r1, r9
 8007cee:	f7f8 feef 	bl	8000ad0 <__aeabi_uldivmod>
 8007cf2:	4602      	mov	r2, r0
 8007cf4:	460b      	mov	r3, r1
 8007cf6:	4613      	mov	r3, r2
 8007cf8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007cfa:	6a3b      	ldr	r3, [r7, #32]
 8007cfc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d00:	d308      	bcc.n	8007d14 <UART_SetConfig+0x430>
 8007d02:	6a3b      	ldr	r3, [r7, #32]
 8007d04:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d08:	d204      	bcs.n	8007d14 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	6a3a      	ldr	r2, [r7, #32]
 8007d10:	60da      	str	r2, [r3, #12]
 8007d12:	e0ce      	b.n	8007eb2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007d14:	2301      	movs	r3, #1
 8007d16:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007d1a:	e0ca      	b.n	8007eb2 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d1c:	697b      	ldr	r3, [r7, #20]
 8007d1e:	69db      	ldr	r3, [r3, #28]
 8007d20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d24:	d166      	bne.n	8007df4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007d26:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007d2a:	2b08      	cmp	r3, #8
 8007d2c:	d827      	bhi.n	8007d7e <UART_SetConfig+0x49a>
 8007d2e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d34 <UART_SetConfig+0x450>)
 8007d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d34:	08007d59 	.word	0x08007d59
 8007d38:	08007d61 	.word	0x08007d61
 8007d3c:	08007d69 	.word	0x08007d69
 8007d40:	08007d7f 	.word	0x08007d7f
 8007d44:	08007d6f 	.word	0x08007d6f
 8007d48:	08007d7f 	.word	0x08007d7f
 8007d4c:	08007d7f 	.word	0x08007d7f
 8007d50:	08007d7f 	.word	0x08007d7f
 8007d54:	08007d77 	.word	0x08007d77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d58:	f7fd fe80 	bl	8005a5c <HAL_RCC_GetPCLK1Freq>
 8007d5c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d5e:	e014      	b.n	8007d8a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d60:	f7fd fe92 	bl	8005a88 <HAL_RCC_GetPCLK2Freq>
 8007d64:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d66:	e010      	b.n	8007d8a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d68:	4b4e      	ldr	r3, [pc, #312]	@ (8007ea4 <UART_SetConfig+0x5c0>)
 8007d6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d6c:	e00d      	b.n	8007d8a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d6e:	f7fd fddd 	bl	800592c <HAL_RCC_GetSysClockFreq>
 8007d72:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d74:	e009      	b.n	8007d8a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d7c:	e005      	b.n	8007d8a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007d82:	2301      	movs	r3, #1
 8007d84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007d88:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	f000 8090 	beq.w	8007eb2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d96:	4a44      	ldr	r2, [pc, #272]	@ (8007ea8 <UART_SetConfig+0x5c4>)
 8007d98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d9c:	461a      	mov	r2, r3
 8007d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da0:	fbb3 f3f2 	udiv	r3, r3, r2
 8007da4:	005a      	lsls	r2, r3, #1
 8007da6:	697b      	ldr	r3, [r7, #20]
 8007da8:	685b      	ldr	r3, [r3, #4]
 8007daa:	085b      	lsrs	r3, r3, #1
 8007dac:	441a      	add	r2, r3
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007db6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007db8:	6a3b      	ldr	r3, [r7, #32]
 8007dba:	2b0f      	cmp	r3, #15
 8007dbc:	d916      	bls.n	8007dec <UART_SetConfig+0x508>
 8007dbe:	6a3b      	ldr	r3, [r7, #32]
 8007dc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007dc4:	d212      	bcs.n	8007dec <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007dc6:	6a3b      	ldr	r3, [r7, #32]
 8007dc8:	b29b      	uxth	r3, r3
 8007dca:	f023 030f 	bic.w	r3, r3, #15
 8007dce:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007dd0:	6a3b      	ldr	r3, [r7, #32]
 8007dd2:	085b      	lsrs	r3, r3, #1
 8007dd4:	b29b      	uxth	r3, r3
 8007dd6:	f003 0307 	and.w	r3, r3, #7
 8007dda:	b29a      	uxth	r2, r3
 8007ddc:	8bfb      	ldrh	r3, [r7, #30]
 8007dde:	4313      	orrs	r3, r2
 8007de0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	8bfa      	ldrh	r2, [r7, #30]
 8007de8:	60da      	str	r2, [r3, #12]
 8007dea:	e062      	b.n	8007eb2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007dec:	2301      	movs	r3, #1
 8007dee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007df2:	e05e      	b.n	8007eb2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007df4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007df8:	2b08      	cmp	r3, #8
 8007dfa:	d828      	bhi.n	8007e4e <UART_SetConfig+0x56a>
 8007dfc:	a201      	add	r2, pc, #4	@ (adr r2, 8007e04 <UART_SetConfig+0x520>)
 8007dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e02:	bf00      	nop
 8007e04:	08007e29 	.word	0x08007e29
 8007e08:	08007e31 	.word	0x08007e31
 8007e0c:	08007e39 	.word	0x08007e39
 8007e10:	08007e4f 	.word	0x08007e4f
 8007e14:	08007e3f 	.word	0x08007e3f
 8007e18:	08007e4f 	.word	0x08007e4f
 8007e1c:	08007e4f 	.word	0x08007e4f
 8007e20:	08007e4f 	.word	0x08007e4f
 8007e24:	08007e47 	.word	0x08007e47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e28:	f7fd fe18 	bl	8005a5c <HAL_RCC_GetPCLK1Freq>
 8007e2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007e2e:	e014      	b.n	8007e5a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e30:	f7fd fe2a 	bl	8005a88 <HAL_RCC_GetPCLK2Freq>
 8007e34:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007e36:	e010      	b.n	8007e5a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e38:	4b1a      	ldr	r3, [pc, #104]	@ (8007ea4 <UART_SetConfig+0x5c0>)
 8007e3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007e3c:	e00d      	b.n	8007e5a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e3e:	f7fd fd75 	bl	800592c <HAL_RCC_GetSysClockFreq>
 8007e42:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007e44:	e009      	b.n	8007e5a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007e4c:	e005      	b.n	8007e5a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007e52:	2301      	movs	r3, #1
 8007e54:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007e58:	bf00      	nop
    }

    if (pclk != 0U)
 8007e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d028      	beq.n	8007eb2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e60:	697b      	ldr	r3, [r7, #20]
 8007e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e64:	4a10      	ldr	r2, [pc, #64]	@ (8007ea8 <UART_SetConfig+0x5c4>)
 8007e66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e6a:	461a      	mov	r2, r3
 8007e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e6e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	085b      	lsrs	r3, r3, #1
 8007e78:	441a      	add	r2, r3
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	685b      	ldr	r3, [r3, #4]
 8007e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e82:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e84:	6a3b      	ldr	r3, [r7, #32]
 8007e86:	2b0f      	cmp	r3, #15
 8007e88:	d910      	bls.n	8007eac <UART_SetConfig+0x5c8>
 8007e8a:	6a3b      	ldr	r3, [r7, #32]
 8007e8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e90:	d20c      	bcs.n	8007eac <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007e92:	6a3b      	ldr	r3, [r7, #32]
 8007e94:	b29a      	uxth	r2, r3
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	60da      	str	r2, [r3, #12]
 8007e9c:	e009      	b.n	8007eb2 <UART_SetConfig+0x5ce>
 8007e9e:	bf00      	nop
 8007ea0:	40008000 	.word	0x40008000
 8007ea4:	00f42400 	.word	0x00f42400
 8007ea8:	0801463c 	.word	0x0801463c
      }
      else
      {
        ret = HAL_ERROR;
 8007eac:	2301      	movs	r3, #1
 8007eae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	2201      	movs	r2, #1
 8007eb6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007ec8:	697b      	ldr	r3, [r7, #20]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007ece:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3730      	adds	r7, #48	@ 0x30
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007edc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b083      	sub	sp, #12
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ee8:	f003 0308 	and.w	r3, r3, #8
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d00a      	beq.n	8007f06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	685b      	ldr	r3, [r3, #4]
 8007ef6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	430a      	orrs	r2, r1
 8007f04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f0a:	f003 0301 	and.w	r3, r3, #1
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d00a      	beq.n	8007f28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	430a      	orrs	r2, r1
 8007f26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f2c:	f003 0302 	and.w	r3, r3, #2
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d00a      	beq.n	8007f4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	685b      	ldr	r3, [r3, #4]
 8007f3a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	430a      	orrs	r2, r1
 8007f48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f4e:	f003 0304 	and.w	r3, r3, #4
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d00a      	beq.n	8007f6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	430a      	orrs	r2, r1
 8007f6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f70:	f003 0310 	and.w	r3, r3, #16
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d00a      	beq.n	8007f8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	689b      	ldr	r3, [r3, #8]
 8007f7e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	430a      	orrs	r2, r1
 8007f8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f92:	f003 0320 	and.w	r3, r3, #32
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d00a      	beq.n	8007fb0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	689b      	ldr	r3, [r3, #8]
 8007fa0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	430a      	orrs	r2, r1
 8007fae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d01a      	beq.n	8007ff2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	685b      	ldr	r3, [r3, #4]
 8007fc2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	430a      	orrs	r2, r1
 8007fd0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fd6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007fda:	d10a      	bne.n	8007ff2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	430a      	orrs	r2, r1
 8007ff0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ff6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d00a      	beq.n	8008014 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	430a      	orrs	r2, r1
 8008012:	605a      	str	r2, [r3, #4]
  }
}
 8008014:	bf00      	nop
 8008016:	370c      	adds	r7, #12
 8008018:	46bd      	mov	sp, r7
 800801a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801e:	4770      	bx	lr

08008020 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b098      	sub	sp, #96	@ 0x60
 8008024:	af02      	add	r7, sp, #8
 8008026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2200      	movs	r2, #0
 800802c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008030:	f7f9 fe5a 	bl	8001ce8 <HAL_GetTick>
 8008034:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f003 0308 	and.w	r3, r3, #8
 8008040:	2b08      	cmp	r3, #8
 8008042:	d12f      	bne.n	80080a4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008044:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008048:	9300      	str	r3, [sp, #0]
 800804a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800804c:	2200      	movs	r2, #0
 800804e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f000 f88e 	bl	8008174 <UART_WaitOnFlagUntilTimeout>
 8008058:	4603      	mov	r3, r0
 800805a:	2b00      	cmp	r3, #0
 800805c:	d022      	beq.n	80080a4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008066:	e853 3f00 	ldrex	r3, [r3]
 800806a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800806c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800806e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008072:	653b      	str	r3, [r7, #80]	@ 0x50
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	461a      	mov	r2, r3
 800807a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800807c:	647b      	str	r3, [r7, #68]	@ 0x44
 800807e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008080:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008082:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008084:	e841 2300 	strex	r3, r2, [r1]
 8008088:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800808a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800808c:	2b00      	cmp	r3, #0
 800808e:	d1e6      	bne.n	800805e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2220      	movs	r2, #32
 8008094:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2200      	movs	r2, #0
 800809c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80080a0:	2303      	movs	r3, #3
 80080a2:	e063      	b.n	800816c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f003 0304 	and.w	r3, r3, #4
 80080ae:	2b04      	cmp	r3, #4
 80080b0:	d149      	bne.n	8008146 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80080b2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80080b6:	9300      	str	r3, [sp, #0]
 80080b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080ba:	2200      	movs	r2, #0
 80080bc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f000 f857 	bl	8008174 <UART_WaitOnFlagUntilTimeout>
 80080c6:	4603      	mov	r3, r0
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d03c      	beq.n	8008146 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d4:	e853 3f00 	ldrex	r3, [r3]
 80080d8:	623b      	str	r3, [r7, #32]
   return(result);
 80080da:	6a3b      	ldr	r3, [r7, #32]
 80080dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80080e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	461a      	mov	r2, r3
 80080e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80080ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80080f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080f2:	e841 2300 	strex	r3, r2, [r1]
 80080f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80080f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d1e6      	bne.n	80080cc <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	3308      	adds	r3, #8
 8008104:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	e853 3f00 	ldrex	r3, [r3]
 800810c:	60fb      	str	r3, [r7, #12]
   return(result);
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	f023 0301 	bic.w	r3, r3, #1
 8008114:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	3308      	adds	r3, #8
 800811c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800811e:	61fa      	str	r2, [r7, #28]
 8008120:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008122:	69b9      	ldr	r1, [r7, #24]
 8008124:	69fa      	ldr	r2, [r7, #28]
 8008126:	e841 2300 	strex	r3, r2, [r1]
 800812a:	617b      	str	r3, [r7, #20]
   return(result);
 800812c:	697b      	ldr	r3, [r7, #20]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d1e5      	bne.n	80080fe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2220      	movs	r2, #32
 8008136:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2200      	movs	r2, #0
 800813e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008142:	2303      	movs	r3, #3
 8008144:	e012      	b.n	800816c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2220      	movs	r2, #32
 800814a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2220      	movs	r2, #32
 8008152:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2200      	movs	r2, #0
 800815a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2200      	movs	r2, #0
 8008160:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2200      	movs	r2, #0
 8008166:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800816a:	2300      	movs	r3, #0
}
 800816c:	4618      	mov	r0, r3
 800816e:	3758      	adds	r7, #88	@ 0x58
 8008170:	46bd      	mov	sp, r7
 8008172:	bd80      	pop	{r7, pc}

08008174 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b084      	sub	sp, #16
 8008178:	af00      	add	r7, sp, #0
 800817a:	60f8      	str	r0, [r7, #12]
 800817c:	60b9      	str	r1, [r7, #8]
 800817e:	603b      	str	r3, [r7, #0]
 8008180:	4613      	mov	r3, r2
 8008182:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008184:	e04f      	b.n	8008226 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008186:	69bb      	ldr	r3, [r7, #24]
 8008188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800818c:	d04b      	beq.n	8008226 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800818e:	f7f9 fdab 	bl	8001ce8 <HAL_GetTick>
 8008192:	4602      	mov	r2, r0
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	1ad3      	subs	r3, r2, r3
 8008198:	69ba      	ldr	r2, [r7, #24]
 800819a:	429a      	cmp	r2, r3
 800819c:	d302      	bcc.n	80081a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800819e:	69bb      	ldr	r3, [r7, #24]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d101      	bne.n	80081a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80081a4:	2303      	movs	r3, #3
 80081a6:	e04e      	b.n	8008246 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f003 0304 	and.w	r3, r3, #4
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d037      	beq.n	8008226 <UART_WaitOnFlagUntilTimeout+0xb2>
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	2b80      	cmp	r3, #128	@ 0x80
 80081ba:	d034      	beq.n	8008226 <UART_WaitOnFlagUntilTimeout+0xb2>
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	2b40      	cmp	r3, #64	@ 0x40
 80081c0:	d031      	beq.n	8008226 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	69db      	ldr	r3, [r3, #28]
 80081c8:	f003 0308 	and.w	r3, r3, #8
 80081cc:	2b08      	cmp	r3, #8
 80081ce:	d110      	bne.n	80081f2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	2208      	movs	r2, #8
 80081d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80081d8:	68f8      	ldr	r0, [r7, #12]
 80081da:	f000 f879 	bl	80082d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	2208      	movs	r2, #8
 80081e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2200      	movs	r2, #0
 80081ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80081ee:	2301      	movs	r3, #1
 80081f0:	e029      	b.n	8008246 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	69db      	ldr	r3, [r3, #28]
 80081f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80081fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008200:	d111      	bne.n	8008226 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800820a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800820c:	68f8      	ldr	r0, [r7, #12]
 800820e:	f000 f85f 	bl	80082d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	2220      	movs	r2, #32
 8008216:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	2200      	movs	r2, #0
 800821e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008222:	2303      	movs	r3, #3
 8008224:	e00f      	b.n	8008246 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	69da      	ldr	r2, [r3, #28]
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	4013      	ands	r3, r2
 8008230:	68ba      	ldr	r2, [r7, #8]
 8008232:	429a      	cmp	r2, r3
 8008234:	bf0c      	ite	eq
 8008236:	2301      	moveq	r3, #1
 8008238:	2300      	movne	r3, #0
 800823a:	b2db      	uxtb	r3, r3
 800823c:	461a      	mov	r2, r3
 800823e:	79fb      	ldrb	r3, [r7, #7]
 8008240:	429a      	cmp	r2, r3
 8008242:	d0a0      	beq.n	8008186 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008244:	2300      	movs	r3, #0
}
 8008246:	4618      	mov	r0, r3
 8008248:	3710      	adds	r7, #16
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}

0800824e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800824e:	b480      	push	{r7}
 8008250:	b08f      	sub	sp, #60	@ 0x3c
 8008252:	af00      	add	r7, sp, #0
 8008254:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800825c:	6a3b      	ldr	r3, [r7, #32]
 800825e:	e853 3f00 	ldrex	r3, [r3]
 8008262:	61fb      	str	r3, [r7, #28]
   return(result);
 8008264:	69fb      	ldr	r3, [r7, #28]
 8008266:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800826a:	637b      	str	r3, [r7, #52]	@ 0x34
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	461a      	mov	r2, r3
 8008272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008274:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008276:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008278:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800827a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800827c:	e841 2300 	strex	r3, r2, [r1]
 8008280:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008284:	2b00      	cmp	r3, #0
 8008286:	d1e6      	bne.n	8008256 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	3308      	adds	r3, #8
 800828e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	e853 3f00 	ldrex	r3, [r3]
 8008296:	60bb      	str	r3, [r7, #8]
   return(result);
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800829e:	633b      	str	r3, [r7, #48]	@ 0x30
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	3308      	adds	r3, #8
 80082a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082a8:	61ba      	str	r2, [r7, #24]
 80082aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ac:	6979      	ldr	r1, [r7, #20]
 80082ae:	69ba      	ldr	r2, [r7, #24]
 80082b0:	e841 2300 	strex	r3, r2, [r1]
 80082b4:	613b      	str	r3, [r7, #16]
   return(result);
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d1e5      	bne.n	8008288 <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2220      	movs	r2, #32
 80082c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80082c4:	bf00      	nop
 80082c6:	373c      	adds	r7, #60	@ 0x3c
 80082c8:	46bd      	mov	sp, r7
 80082ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ce:	4770      	bx	lr

080082d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80082d0:	b480      	push	{r7}
 80082d2:	b095      	sub	sp, #84	@ 0x54
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082e0:	e853 3f00 	ldrex	r3, [r3]
 80082e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80082e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80082ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	461a      	mov	r2, r3
 80082f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80082f8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80082fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80082fe:	e841 2300 	strex	r3, r2, [r1]
 8008302:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008306:	2b00      	cmp	r3, #0
 8008308:	d1e6      	bne.n	80082d8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	3308      	adds	r3, #8
 8008310:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008312:	6a3b      	ldr	r3, [r7, #32]
 8008314:	e853 3f00 	ldrex	r3, [r3]
 8008318:	61fb      	str	r3, [r7, #28]
   return(result);
 800831a:	69fb      	ldr	r3, [r7, #28]
 800831c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008320:	f023 0301 	bic.w	r3, r3, #1
 8008324:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	3308      	adds	r3, #8
 800832c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800832e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008330:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008332:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008334:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008336:	e841 2300 	strex	r3, r2, [r1]
 800833a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800833c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800833e:	2b00      	cmp	r3, #0
 8008340:	d1e3      	bne.n	800830a <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008346:	2b01      	cmp	r3, #1
 8008348:	d118      	bne.n	800837c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	e853 3f00 	ldrex	r3, [r3]
 8008356:	60bb      	str	r3, [r7, #8]
   return(result);
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	f023 0310 	bic.w	r3, r3, #16
 800835e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	461a      	mov	r2, r3
 8008366:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008368:	61bb      	str	r3, [r7, #24]
 800836a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800836c:	6979      	ldr	r1, [r7, #20]
 800836e:	69ba      	ldr	r2, [r7, #24]
 8008370:	e841 2300 	strex	r3, r2, [r1]
 8008374:	613b      	str	r3, [r7, #16]
   return(result);
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d1e6      	bne.n	800834a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2220      	movs	r2, #32
 8008380:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2200      	movs	r2, #0
 8008388:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008390:	bf00      	nop
 8008392:	3754      	adds	r7, #84	@ 0x54
 8008394:	46bd      	mov	sp, r7
 8008396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839a:	4770      	bx	lr

0800839c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b090      	sub	sp, #64	@ 0x40
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083a8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f003 0320 	and.w	r3, r3, #32
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d137      	bne.n	8008428 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80083b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083ba:	2200      	movs	r2, #0
 80083bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80083c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	3308      	adds	r3, #8
 80083c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ca:	e853 3f00 	ldrex	r3, [r3]
 80083ce:	623b      	str	r3, [r7, #32]
   return(result);
 80083d0:	6a3b      	ldr	r3, [r7, #32]
 80083d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80083d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80083d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	3308      	adds	r3, #8
 80083de:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80083e0:	633a      	str	r2, [r7, #48]	@ 0x30
 80083e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083e8:	e841 2300 	strex	r3, r2, [r1]
 80083ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80083ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d1e5      	bne.n	80083c0 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80083f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083fa:	693b      	ldr	r3, [r7, #16]
 80083fc:	e853 3f00 	ldrex	r3, [r3]
 8008400:	60fb      	str	r3, [r7, #12]
   return(result);
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008408:	637b      	str	r3, [r7, #52]	@ 0x34
 800840a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	461a      	mov	r2, r3
 8008410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008412:	61fb      	str	r3, [r7, #28]
 8008414:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008416:	69b9      	ldr	r1, [r7, #24]
 8008418:	69fa      	ldr	r2, [r7, #28]
 800841a:	e841 2300 	strex	r3, r2, [r1]
 800841e:	617b      	str	r3, [r7, #20]
   return(result);
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d1e6      	bne.n	80083f4 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008426:	e002      	b.n	800842e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008428:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800842a:	f7ff fa31 	bl	8007890 <HAL_UART_TxCpltCallback>
}
 800842e:	bf00      	nop
 8008430:	3740      	adds	r7, #64	@ 0x40
 8008432:	46bd      	mov	sp, r7
 8008434:	bd80      	pop	{r7, pc}

08008436 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008436:	b580      	push	{r7, lr}
 8008438:	b084      	sub	sp, #16
 800843a:	af00      	add	r7, sp, #0
 800843c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008442:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008444:	68f8      	ldr	r0, [r7, #12]
 8008446:	f7ff fa2d 	bl	80078a4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800844a:	bf00      	nop
 800844c:	3710      	adds	r7, #16
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}

08008452 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008452:	b580      	push	{r7, lr}
 8008454:	b086      	sub	sp, #24
 8008456:	af00      	add	r7, sp, #0
 8008458:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800845e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008460:	697b      	ldr	r3, [r7, #20]
 8008462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008466:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008468:	697b      	ldr	r3, [r7, #20]
 800846a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800846e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	689b      	ldr	r3, [r3, #8]
 8008476:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800847a:	2b80      	cmp	r3, #128	@ 0x80
 800847c:	d109      	bne.n	8008492 <UART_DMAError+0x40>
 800847e:	693b      	ldr	r3, [r7, #16]
 8008480:	2b21      	cmp	r3, #33	@ 0x21
 8008482:	d106      	bne.n	8008492 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	2200      	movs	r2, #0
 8008488:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800848c:	6978      	ldr	r0, [r7, #20]
 800848e:	f7ff fede 	bl	800824e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	689b      	ldr	r3, [r3, #8]
 8008498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800849c:	2b40      	cmp	r3, #64	@ 0x40
 800849e:	d109      	bne.n	80084b4 <UART_DMAError+0x62>
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	2b22      	cmp	r3, #34	@ 0x22
 80084a4:	d106      	bne.n	80084b4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	2200      	movs	r2, #0
 80084aa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80084ae:	6978      	ldr	r0, [r7, #20]
 80084b0:	f7ff ff0e 	bl	80082d0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80084b4:	697b      	ldr	r3, [r7, #20]
 80084b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084ba:	f043 0210 	orr.w	r2, r3, #16
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80084c4:	6978      	ldr	r0, [r7, #20]
 80084c6:	f7ff f9f7 	bl	80078b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084ca:	bf00      	nop
 80084cc:	3718      	adds	r7, #24
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}

080084d2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80084d2:	b580      	push	{r7, lr}
 80084d4:	b084      	sub	sp, #16
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084de:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2200      	movs	r2, #0
 80084e4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	2200      	movs	r2, #0
 80084ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80084f0:	68f8      	ldr	r0, [r7, #12]
 80084f2:	f7ff f9e1 	bl	80078b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084f6:	bf00      	nop
 80084f8:	3710      	adds	r7, #16
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bd80      	pop	{r7, pc}

080084fe <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80084fe:	b580      	push	{r7, lr}
 8008500:	b088      	sub	sp, #32
 8008502:	af00      	add	r7, sp, #0
 8008504:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	e853 3f00 	ldrex	r3, [r3]
 8008512:	60bb      	str	r3, [r7, #8]
   return(result);
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800851a:	61fb      	str	r3, [r7, #28]
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	461a      	mov	r2, r3
 8008522:	69fb      	ldr	r3, [r7, #28]
 8008524:	61bb      	str	r3, [r7, #24]
 8008526:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008528:	6979      	ldr	r1, [r7, #20]
 800852a:	69ba      	ldr	r2, [r7, #24]
 800852c:	e841 2300 	strex	r3, r2, [r1]
 8008530:	613b      	str	r3, [r7, #16]
   return(result);
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d1e6      	bne.n	8008506 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2220      	movs	r2, #32
 800853c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2200      	movs	r2, #0
 8008544:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008546:	6878      	ldr	r0, [r7, #4]
 8008548:	f7ff f9a2 	bl	8007890 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800854c:	bf00      	nop
 800854e:	3720      	adds	r7, #32
 8008550:	46bd      	mov	sp, r7
 8008552:	bd80      	pop	{r7, pc}

08008554 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008554:	b480      	push	{r7}
 8008556:	b083      	sub	sp, #12
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800855c:	bf00      	nop
 800855e:	370c      	adds	r7, #12
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr

08008568 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008568:	b480      	push	{r7}
 800856a:	b083      	sub	sp, #12
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008570:	bf00      	nop
 8008572:	370c      	adds	r7, #12
 8008574:	46bd      	mov	sp, r7
 8008576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857a:	4770      	bx	lr

0800857c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800857c:	b480      	push	{r7}
 800857e:	b083      	sub	sp, #12
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008584:	bf00      	nop
 8008586:	370c      	adds	r7, #12
 8008588:	46bd      	mov	sp, r7
 800858a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858e:	4770      	bx	lr

08008590 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008590:	b480      	push	{r7}
 8008592:	b085      	sub	sp, #20
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800859e:	2b01      	cmp	r3, #1
 80085a0:	d101      	bne.n	80085a6 <HAL_UARTEx_DisableFifoMode+0x16>
 80085a2:	2302      	movs	r3, #2
 80085a4:	e027      	b.n	80085f6 <HAL_UARTEx_DisableFifoMode+0x66>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2201      	movs	r2, #1
 80085aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2224      	movs	r2, #36	@ 0x24
 80085b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	681a      	ldr	r2, [r3, #0]
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f022 0201 	bic.w	r2, r2, #1
 80085cc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80085d4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2200      	movs	r2, #0
 80085da:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	68fa      	ldr	r2, [r7, #12]
 80085e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2220      	movs	r2, #32
 80085e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2200      	movs	r2, #0
 80085f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80085f4:	2300      	movs	r3, #0
}
 80085f6:	4618      	mov	r0, r3
 80085f8:	3714      	adds	r7, #20
 80085fa:	46bd      	mov	sp, r7
 80085fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008600:	4770      	bx	lr

08008602 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008602:	b580      	push	{r7, lr}
 8008604:	b084      	sub	sp, #16
 8008606:	af00      	add	r7, sp, #0
 8008608:	6078      	str	r0, [r7, #4]
 800860a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008612:	2b01      	cmp	r3, #1
 8008614:	d101      	bne.n	800861a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008616:	2302      	movs	r3, #2
 8008618:	e02d      	b.n	8008676 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2201      	movs	r2, #1
 800861e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2224      	movs	r2, #36	@ 0x24
 8008626:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	681a      	ldr	r2, [r3, #0]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f022 0201 	bic.w	r2, r2, #1
 8008640:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	689b      	ldr	r3, [r3, #8]
 8008648:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	683a      	ldr	r2, [r7, #0]
 8008652:	430a      	orrs	r2, r1
 8008654:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f000 f850 	bl	80086fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	68fa      	ldr	r2, [r7, #12]
 8008662:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2220      	movs	r2, #32
 8008668:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2200      	movs	r2, #0
 8008670:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008674:	2300      	movs	r3, #0
}
 8008676:	4618      	mov	r0, r3
 8008678:	3710      	adds	r7, #16
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}

0800867e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800867e:	b580      	push	{r7, lr}
 8008680:	b084      	sub	sp, #16
 8008682:	af00      	add	r7, sp, #0
 8008684:	6078      	str	r0, [r7, #4]
 8008686:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800868e:	2b01      	cmp	r3, #1
 8008690:	d101      	bne.n	8008696 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008692:	2302      	movs	r3, #2
 8008694:	e02d      	b.n	80086f2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2201      	movs	r2, #1
 800869a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2224      	movs	r2, #36	@ 0x24
 80086a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	681a      	ldr	r2, [r3, #0]
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f022 0201 	bic.w	r2, r2, #1
 80086bc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	689b      	ldr	r3, [r3, #8]
 80086c4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	683a      	ldr	r2, [r7, #0]
 80086ce:	430a      	orrs	r2, r1
 80086d0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f000 f812 	bl	80086fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	68fa      	ldr	r2, [r7, #12]
 80086de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2220      	movs	r2, #32
 80086e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2200      	movs	r2, #0
 80086ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80086f0:	2300      	movs	r3, #0
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	3710      	adds	r7, #16
 80086f6:	46bd      	mov	sp, r7
 80086f8:	bd80      	pop	{r7, pc}
	...

080086fc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b085      	sub	sp, #20
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008708:	2b00      	cmp	r3, #0
 800870a:	d108      	bne.n	800871e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2201      	movs	r2, #1
 8008710:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2201      	movs	r2, #1
 8008718:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800871c:	e031      	b.n	8008782 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800871e:	2308      	movs	r3, #8
 8008720:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008722:	2308      	movs	r3, #8
 8008724:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	689b      	ldr	r3, [r3, #8]
 800872c:	0e5b      	lsrs	r3, r3, #25
 800872e:	b2db      	uxtb	r3, r3
 8008730:	f003 0307 	and.w	r3, r3, #7
 8008734:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	689b      	ldr	r3, [r3, #8]
 800873c:	0f5b      	lsrs	r3, r3, #29
 800873e:	b2db      	uxtb	r3, r3
 8008740:	f003 0307 	and.w	r3, r3, #7
 8008744:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008746:	7bbb      	ldrb	r3, [r7, #14]
 8008748:	7b3a      	ldrb	r2, [r7, #12]
 800874a:	4911      	ldr	r1, [pc, #68]	@ (8008790 <UARTEx_SetNbDataToProcess+0x94>)
 800874c:	5c8a      	ldrb	r2, [r1, r2]
 800874e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008752:	7b3a      	ldrb	r2, [r7, #12]
 8008754:	490f      	ldr	r1, [pc, #60]	@ (8008794 <UARTEx_SetNbDataToProcess+0x98>)
 8008756:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008758:	fb93 f3f2 	sdiv	r3, r3, r2
 800875c:	b29a      	uxth	r2, r3
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008764:	7bfb      	ldrb	r3, [r7, #15]
 8008766:	7b7a      	ldrb	r2, [r7, #13]
 8008768:	4909      	ldr	r1, [pc, #36]	@ (8008790 <UARTEx_SetNbDataToProcess+0x94>)
 800876a:	5c8a      	ldrb	r2, [r1, r2]
 800876c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008770:	7b7a      	ldrb	r2, [r7, #13]
 8008772:	4908      	ldr	r1, [pc, #32]	@ (8008794 <UARTEx_SetNbDataToProcess+0x98>)
 8008774:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008776:	fb93 f3f2 	sdiv	r3, r3, r2
 800877a:	b29a      	uxth	r2, r3
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008782:	bf00      	nop
 8008784:	3714      	adds	r7, #20
 8008786:	46bd      	mov	sp, r7
 8008788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878c:	4770      	bx	lr
 800878e:	bf00      	nop
 8008790:	08014654 	.word	0x08014654
 8008794:	0801465c 	.word	0x0801465c

08008798 <__NVIC_SetPriority>:
{
 8008798:	b480      	push	{r7}
 800879a:	b083      	sub	sp, #12
 800879c:	af00      	add	r7, sp, #0
 800879e:	4603      	mov	r3, r0
 80087a0:	6039      	str	r1, [r7, #0]
 80087a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80087a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	db0a      	blt.n	80087c2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	b2da      	uxtb	r2, r3
 80087b0:	490c      	ldr	r1, [pc, #48]	@ (80087e4 <__NVIC_SetPriority+0x4c>)
 80087b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80087b6:	0112      	lsls	r2, r2, #4
 80087b8:	b2d2      	uxtb	r2, r2
 80087ba:	440b      	add	r3, r1
 80087bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80087c0:	e00a      	b.n	80087d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	b2da      	uxtb	r2, r3
 80087c6:	4908      	ldr	r1, [pc, #32]	@ (80087e8 <__NVIC_SetPriority+0x50>)
 80087c8:	79fb      	ldrb	r3, [r7, #7]
 80087ca:	f003 030f 	and.w	r3, r3, #15
 80087ce:	3b04      	subs	r3, #4
 80087d0:	0112      	lsls	r2, r2, #4
 80087d2:	b2d2      	uxtb	r2, r2
 80087d4:	440b      	add	r3, r1
 80087d6:	761a      	strb	r2, [r3, #24]
}
 80087d8:	bf00      	nop
 80087da:	370c      	adds	r7, #12
 80087dc:	46bd      	mov	sp, r7
 80087de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e2:	4770      	bx	lr
 80087e4:	e000e100 	.word	0xe000e100
 80087e8:	e000ed00 	.word	0xe000ed00

080087ec <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80087ec:	b580      	push	{r7, lr}
 80087ee:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80087f0:	4b05      	ldr	r3, [pc, #20]	@ (8008808 <SysTick_Handler+0x1c>)
 80087f2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80087f4:	f002 fcb8 	bl	800b168 <xTaskGetSchedulerState>
 80087f8:	4603      	mov	r3, r0
 80087fa:	2b01      	cmp	r3, #1
 80087fc:	d001      	beq.n	8008802 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80087fe:	f003 fdcb 	bl	800c398 <xPortSysTickHandler>
  }
}
 8008802:	bf00      	nop
 8008804:	bd80      	pop	{r7, pc}
 8008806:	bf00      	nop
 8008808:	e000e010 	.word	0xe000e010

0800880c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800880c:	b580      	push	{r7, lr}
 800880e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008810:	2100      	movs	r1, #0
 8008812:	f06f 0004 	mvn.w	r0, #4
 8008816:	f7ff ffbf 	bl	8008798 <__NVIC_SetPriority>
#endif
}
 800881a:	bf00      	nop
 800881c:	bd80      	pop	{r7, pc}
	...

08008820 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008820:	b480      	push	{r7}
 8008822:	b083      	sub	sp, #12
 8008824:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008826:	f3ef 8305 	mrs	r3, IPSR
 800882a:	603b      	str	r3, [r7, #0]
  return(result);
 800882c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800882e:	2b00      	cmp	r3, #0
 8008830:	d003      	beq.n	800883a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008832:	f06f 0305 	mvn.w	r3, #5
 8008836:	607b      	str	r3, [r7, #4]
 8008838:	e00c      	b.n	8008854 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800883a:	4b0a      	ldr	r3, [pc, #40]	@ (8008864 <osKernelInitialize+0x44>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d105      	bne.n	800884e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008842:	4b08      	ldr	r3, [pc, #32]	@ (8008864 <osKernelInitialize+0x44>)
 8008844:	2201      	movs	r2, #1
 8008846:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008848:	2300      	movs	r3, #0
 800884a:	607b      	str	r3, [r7, #4]
 800884c:	e002      	b.n	8008854 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800884e:	f04f 33ff 	mov.w	r3, #4294967295
 8008852:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008854:	687b      	ldr	r3, [r7, #4]
}
 8008856:	4618      	mov	r0, r3
 8008858:	370c      	adds	r7, #12
 800885a:	46bd      	mov	sp, r7
 800885c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008860:	4770      	bx	lr
 8008862:	bf00      	nop
 8008864:	200006dc 	.word	0x200006dc

08008868 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008868:	b580      	push	{r7, lr}
 800886a:	b082      	sub	sp, #8
 800886c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800886e:	f3ef 8305 	mrs	r3, IPSR
 8008872:	603b      	str	r3, [r7, #0]
  return(result);
 8008874:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008876:	2b00      	cmp	r3, #0
 8008878:	d003      	beq.n	8008882 <osKernelStart+0x1a>
    stat = osErrorISR;
 800887a:	f06f 0305 	mvn.w	r3, #5
 800887e:	607b      	str	r3, [r7, #4]
 8008880:	e010      	b.n	80088a4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008882:	4b0b      	ldr	r3, [pc, #44]	@ (80088b0 <osKernelStart+0x48>)
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	2b01      	cmp	r3, #1
 8008888:	d109      	bne.n	800889e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800888a:	f7ff ffbf 	bl	800880c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800888e:	4b08      	ldr	r3, [pc, #32]	@ (80088b0 <osKernelStart+0x48>)
 8008890:	2202      	movs	r2, #2
 8008892:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008894:	f001 ff68 	bl	800a768 <vTaskStartScheduler>
      stat = osOK;
 8008898:	2300      	movs	r3, #0
 800889a:	607b      	str	r3, [r7, #4]
 800889c:	e002      	b.n	80088a4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800889e:	f04f 33ff 	mov.w	r3, #4294967295
 80088a2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80088a4:	687b      	ldr	r3, [r7, #4]
}
 80088a6:	4618      	mov	r0, r3
 80088a8:	3708      	adds	r7, #8
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bd80      	pop	{r7, pc}
 80088ae:	bf00      	nop
 80088b0:	200006dc 	.word	0x200006dc

080088b4 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b082      	sub	sp, #8
 80088b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80088ba:	f3ef 8305 	mrs	r3, IPSR
 80088be:	603b      	str	r3, [r7, #0]
  return(result);
 80088c0:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d003      	beq.n	80088ce <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 80088c6:	f002 f895 	bl	800a9f4 <xTaskGetTickCountFromISR>
 80088ca:	6078      	str	r0, [r7, #4]
 80088cc:	e002      	b.n	80088d4 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 80088ce:	f002 f881 	bl	800a9d4 <xTaskGetTickCount>
 80088d2:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 80088d4:	687b      	ldr	r3, [r7, #4]
}
 80088d6:	4618      	mov	r0, r3
 80088d8:	3708      	adds	r7, #8
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}

080088de <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80088de:	b580      	push	{r7, lr}
 80088e0:	b08e      	sub	sp, #56	@ 0x38
 80088e2:	af04      	add	r7, sp, #16
 80088e4:	60f8      	str	r0, [r7, #12]
 80088e6:	60b9      	str	r1, [r7, #8]
 80088e8:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80088ea:	2300      	movs	r3, #0
 80088ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80088ee:	f3ef 8305 	mrs	r3, IPSR
 80088f2:	617b      	str	r3, [r7, #20]
  return(result);
 80088f4:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d17e      	bne.n	80089f8 <osThreadNew+0x11a>
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d07b      	beq.n	80089f8 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008900:	2380      	movs	r3, #128	@ 0x80
 8008902:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008904:	2318      	movs	r3, #24
 8008906:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008908:	2300      	movs	r3, #0
 800890a:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800890c:	f04f 33ff 	mov.w	r3, #4294967295
 8008910:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d045      	beq.n	80089a4 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d002      	beq.n	8008926 <osThreadNew+0x48>
        name = attr->name;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	699b      	ldr	r3, [r3, #24]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d002      	beq.n	8008934 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	699b      	ldr	r3, [r3, #24]
 8008932:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008934:	69fb      	ldr	r3, [r7, #28]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d008      	beq.n	800894c <osThreadNew+0x6e>
 800893a:	69fb      	ldr	r3, [r7, #28]
 800893c:	2b38      	cmp	r3, #56	@ 0x38
 800893e:	d805      	bhi.n	800894c <osThreadNew+0x6e>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	685b      	ldr	r3, [r3, #4]
 8008944:	f003 0301 	and.w	r3, r3, #1
 8008948:	2b00      	cmp	r3, #0
 800894a:	d001      	beq.n	8008950 <osThreadNew+0x72>
        return (NULL);
 800894c:	2300      	movs	r3, #0
 800894e:	e054      	b.n	80089fa <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	695b      	ldr	r3, [r3, #20]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d003      	beq.n	8008960 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	695b      	ldr	r3, [r3, #20]
 800895c:	089b      	lsrs	r3, r3, #2
 800895e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	689b      	ldr	r3, [r3, #8]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d00e      	beq.n	8008986 <osThreadNew+0xa8>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	68db      	ldr	r3, [r3, #12]
 800896c:	2bab      	cmp	r3, #171	@ 0xab
 800896e:	d90a      	bls.n	8008986 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008974:	2b00      	cmp	r3, #0
 8008976:	d006      	beq.n	8008986 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	695b      	ldr	r3, [r3, #20]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d002      	beq.n	8008986 <osThreadNew+0xa8>
        mem = 1;
 8008980:	2301      	movs	r3, #1
 8008982:	61bb      	str	r3, [r7, #24]
 8008984:	e010      	b.n	80089a8 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	689b      	ldr	r3, [r3, #8]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d10c      	bne.n	80089a8 <osThreadNew+0xca>
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	68db      	ldr	r3, [r3, #12]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d108      	bne.n	80089a8 <osThreadNew+0xca>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	691b      	ldr	r3, [r3, #16]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d104      	bne.n	80089a8 <osThreadNew+0xca>
          mem = 0;
 800899e:	2300      	movs	r3, #0
 80089a0:	61bb      	str	r3, [r7, #24]
 80089a2:	e001      	b.n	80089a8 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80089a4:	2300      	movs	r3, #0
 80089a6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80089a8:	69bb      	ldr	r3, [r7, #24]
 80089aa:	2b01      	cmp	r3, #1
 80089ac:	d110      	bne.n	80089d0 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80089b2:	687a      	ldr	r2, [r7, #4]
 80089b4:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80089b6:	9202      	str	r2, [sp, #8]
 80089b8:	9301      	str	r3, [sp, #4]
 80089ba:	69fb      	ldr	r3, [r7, #28]
 80089bc:	9300      	str	r3, [sp, #0]
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	6a3a      	ldr	r2, [r7, #32]
 80089c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80089c4:	68f8      	ldr	r0, [r7, #12]
 80089c6:	f001 fbc5 	bl	800a154 <xTaskCreateStatic>
 80089ca:	4603      	mov	r3, r0
 80089cc:	613b      	str	r3, [r7, #16]
 80089ce:	e013      	b.n	80089f8 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80089d0:	69bb      	ldr	r3, [r7, #24]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d110      	bne.n	80089f8 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80089d6:	6a3b      	ldr	r3, [r7, #32]
 80089d8:	b29a      	uxth	r2, r3
 80089da:	f107 0310 	add.w	r3, r7, #16
 80089de:	9301      	str	r3, [sp, #4]
 80089e0:	69fb      	ldr	r3, [r7, #28]
 80089e2:	9300      	str	r3, [sp, #0]
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80089e8:	68f8      	ldr	r0, [r7, #12]
 80089ea:	f001 fc13 	bl	800a214 <xTaskCreate>
 80089ee:	4603      	mov	r3, r0
 80089f0:	2b01      	cmp	r3, #1
 80089f2:	d001      	beq.n	80089f8 <osThreadNew+0x11a>
            hTask = NULL;
 80089f4:	2300      	movs	r3, #0
 80089f6:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80089f8:	693b      	ldr	r3, [r7, #16]
}
 80089fa:	4618      	mov	r0, r3
 80089fc:	3728      	adds	r7, #40	@ 0x28
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd80      	pop	{r7, pc}

08008a02 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 8008a02:	b580      	push	{r7, lr}
 8008a04:	b086      	sub	sp, #24
 8008a06:	af00      	add	r7, sp, #0
 8008a08:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a0e:	f3ef 8305 	mrs	r3, IPSR
 8008a12:	60bb      	str	r3, [r7, #8]
  return(result);
 8008a14:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d003      	beq.n	8008a22 <osThreadTerminate+0x20>
    stat = osErrorISR;
 8008a1a:	f06f 0305 	mvn.w	r3, #5
 8008a1e:	617b      	str	r3, [r7, #20]
 8008a20:	e017      	b.n	8008a52 <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d103      	bne.n	8008a30 <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 8008a28:	f06f 0303 	mvn.w	r3, #3
 8008a2c:	617b      	str	r3, [r7, #20]
 8008a2e:	e010      	b.n	8008a52 <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 8008a30:	6938      	ldr	r0, [r7, #16]
 8008a32:	f001 fe31 	bl	800a698 <eTaskGetState>
 8008a36:	4603      	mov	r3, r0
 8008a38:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 8008a3a:	7bfb      	ldrb	r3, [r7, #15]
 8008a3c:	2b04      	cmp	r3, #4
 8008a3e:	d005      	beq.n	8008a4c <osThreadTerminate+0x4a>
      stat = osOK;
 8008a40:	2300      	movs	r3, #0
 8008a42:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 8008a44:	6938      	ldr	r0, [r7, #16]
 8008a46:	f001 fd63 	bl	800a510 <vTaskDelete>
 8008a4a:	e002      	b.n	8008a52 <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 8008a4c:	f06f 0302 	mvn.w	r3, #2
 8008a50:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 8008a52:	697b      	ldr	r3, [r7, #20]
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3718      	adds	r7, #24
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}

08008a5c <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b088      	sub	sp, #32
 8008a60:	af02      	add	r7, sp, #8
 8008a62:	6078      	str	r0, [r7, #4]
 8008a64:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d002      	beq.n	8008a76 <osThreadFlagsSet+0x1a>
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	da03      	bge.n	8008a7e <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8008a76:	f06f 0303 	mvn.w	r3, #3
 8008a7a:	60fb      	str	r3, [r7, #12]
 8008a7c:	e035      	b.n	8008aea <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8008a7e:	f04f 33ff 	mov.w	r3, #4294967295
 8008a82:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a84:	f3ef 8305 	mrs	r3, IPSR
 8008a88:	613b      	str	r3, [r7, #16]
  return(result);
 8008a8a:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d01f      	beq.n	8008ad0 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8008a90:	2300      	movs	r3, #0
 8008a92:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8008a94:	f107 0308 	add.w	r3, r7, #8
 8008a98:	9300      	str	r3, [sp, #0]
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	6839      	ldr	r1, [r7, #0]
 8008aa0:	6978      	ldr	r0, [r7, #20]
 8008aa2:	f002 fe21 	bl	800b6e8 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8008aa6:	f107 030c 	add.w	r3, r7, #12
 8008aaa:	2200      	movs	r2, #0
 8008aac:	9200      	str	r2, [sp, #0]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	2100      	movs	r1, #0
 8008ab2:	6978      	ldr	r0, [r7, #20]
 8008ab4:	f002 fe18 	bl	800b6e8 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d015      	beq.n	8008aea <osThreadFlagsSet+0x8e>
 8008abe:	4b0d      	ldr	r3, [pc, #52]	@ (8008af4 <osThreadFlagsSet+0x98>)
 8008ac0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ac4:	601a      	str	r2, [r3, #0]
 8008ac6:	f3bf 8f4f 	dsb	sy
 8008aca:	f3bf 8f6f 	isb	sy
 8008ace:	e00c      	b.n	8008aea <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	6839      	ldr	r1, [r7, #0]
 8008ad6:	6978      	ldr	r0, [r7, #20]
 8008ad8:	f002 fd40 	bl	800b55c <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8008adc:	f107 030c 	add.w	r3, r7, #12
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	2100      	movs	r1, #0
 8008ae4:	6978      	ldr	r0, [r7, #20]
 8008ae6:	f002 fd39 	bl	800b55c <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8008aea:	68fb      	ldr	r3, [r7, #12]
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	3718      	adds	r7, #24
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}
 8008af4:	e000ed04 	.word	0xe000ed04

08008af8 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b08c      	sub	sp, #48	@ 0x30
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	60f8      	str	r0, [r7, #12]
 8008b00:	60b9      	str	r1, [r7, #8]
 8008b02:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b04:	f3ef 8305 	mrs	r3, IPSR
 8008b08:	617b      	str	r3, [r7, #20]
  return(result);
 8008b0a:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d003      	beq.n	8008b18 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8008b10:	f06f 0305 	mvn.w	r3, #5
 8008b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b16:	e06b      	b.n	8008bf0 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	da03      	bge.n	8008b26 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8008b1e:	f06f 0303 	mvn.w	r3, #3
 8008b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b24:	e064      	b.n	8008bf0 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8008b26:	68bb      	ldr	r3, [r7, #8]
 8008b28:	f003 0302 	and.w	r3, r3, #2
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d002      	beq.n	8008b36 <osThreadFlagsWait+0x3e>
      clear = 0U;
 8008b30:	2300      	movs	r3, #0
 8008b32:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008b34:	e001      	b.n	8008b3a <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 8008b42:	f001 ff47 	bl	800a9d4 <xTaskGetTickCount>
 8008b46:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8008b48:	f107 0210 	add.w	r2, r7, #16
 8008b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b50:	2000      	movs	r0, #0
 8008b52:	f002 fca3 	bl	800b49c <xTaskNotifyWait>
 8008b56:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8008b58:	69fb      	ldr	r3, [r7, #28]
 8008b5a:	2b01      	cmp	r3, #1
 8008b5c:	d137      	bne.n	8008bce <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8008b5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	4013      	ands	r3, r2
 8008b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 8008b66:	693b      	ldr	r3, [r7, #16]
 8008b68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	f003 0301 	and.w	r3, r3, #1
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d00c      	beq.n	8008b92 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8008b78:	68fa      	ldr	r2, [r7, #12]
 8008b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b7c:	4013      	ands	r3, r2
 8008b7e:	68fa      	ldr	r2, [r7, #12]
 8008b80:	429a      	cmp	r2, r3
 8008b82:	d032      	beq.n	8008bea <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d10f      	bne.n	8008baa <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8008b8a:	f06f 0302 	mvn.w	r3, #2
 8008b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8008b90:	e02e      	b.n	8008bf0 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8008b92:	68fa      	ldr	r2, [r7, #12]
 8008b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b96:	4013      	ands	r3, r2
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d128      	bne.n	8008bee <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d103      	bne.n	8008baa <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8008ba2:	f06f 0302 	mvn.w	r3, #2
 8008ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8008ba8:	e022      	b.n	8008bf0 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8008baa:	f001 ff13 	bl	800a9d4 <xTaskGetTickCount>
 8008bae:	4602      	mov	r2, r0
 8008bb0:	6a3b      	ldr	r3, [r7, #32]
 8008bb2:	1ad3      	subs	r3, r2, r3
 8008bb4:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8008bb6:	69ba      	ldr	r2, [r7, #24]
 8008bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bba:	429a      	cmp	r2, r3
 8008bbc:	d902      	bls.n	8008bc4 <osThreadFlagsWait+0xcc>
          tout  = 0;
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008bc2:	e00e      	b.n	8008be2 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8008bc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bc6:	69bb      	ldr	r3, [r7, #24]
 8008bc8:	1ad3      	subs	r3, r2, r3
 8008bca:	627b      	str	r3, [r7, #36]	@ 0x24
 8008bcc:	e009      	b.n	8008be2 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d103      	bne.n	8008bdc <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8008bd4:	f06f 0302 	mvn.w	r3, #2
 8008bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008bda:	e002      	b.n	8008be2 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8008bdc:	f06f 0301 	mvn.w	r3, #1
 8008be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8008be2:	69fb      	ldr	r3, [r7, #28]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d1af      	bne.n	8008b48 <osThreadFlagsWait+0x50>
 8008be8:	e002      	b.n	8008bf0 <osThreadFlagsWait+0xf8>
            break;
 8008bea:	bf00      	nop
 8008bec:	e000      	b.n	8008bf0 <osThreadFlagsWait+0xf8>
            break;
 8008bee:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8008bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	3730      	adds	r7, #48	@ 0x30
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	bd80      	pop	{r7, pc}

08008bfa <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008bfa:	b580      	push	{r7, lr}
 8008bfc:	b084      	sub	sp, #16
 8008bfe:	af00      	add	r7, sp, #0
 8008c00:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c02:	f3ef 8305 	mrs	r3, IPSR
 8008c06:	60bb      	str	r3, [r7, #8]
  return(result);
 8008c08:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d003      	beq.n	8008c16 <osDelay+0x1c>
    stat = osErrorISR;
 8008c0e:	f06f 0305 	mvn.w	r3, #5
 8008c12:	60fb      	str	r3, [r7, #12]
 8008c14:	e007      	b.n	8008c26 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008c16:	2300      	movs	r3, #0
 8008c18:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d002      	beq.n	8008c26 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f001 fd03 	bl	800a62c <vTaskDelay>
    }
  }

  return (stat);
 8008c26:	68fb      	ldr	r3, [r7, #12]
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	3710      	adds	r7, #16
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	bd80      	pop	{r7, pc}

08008c30 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b08a      	sub	sp, #40	@ 0x28
 8008c34:	af02      	add	r7, sp, #8
 8008c36:	60f8      	str	r0, [r7, #12]
 8008c38:	60b9      	str	r1, [r7, #8]
 8008c3a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c40:	f3ef 8305 	mrs	r3, IPSR
 8008c44:	613b      	str	r3, [r7, #16]
  return(result);
 8008c46:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d175      	bne.n	8008d38 <osSemaphoreNew+0x108>
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d072      	beq.n	8008d38 <osSemaphoreNew+0x108>
 8008c52:	68ba      	ldr	r2, [r7, #8]
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	429a      	cmp	r2, r3
 8008c58:	d86e      	bhi.n	8008d38 <osSemaphoreNew+0x108>
    mem = -1;
 8008c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8008c5e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d015      	beq.n	8008c92 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	689b      	ldr	r3, [r3, #8]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d006      	beq.n	8008c7c <osSemaphoreNew+0x4c>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	68db      	ldr	r3, [r3, #12]
 8008c72:	2b4f      	cmp	r3, #79	@ 0x4f
 8008c74:	d902      	bls.n	8008c7c <osSemaphoreNew+0x4c>
        mem = 1;
 8008c76:	2301      	movs	r3, #1
 8008c78:	61bb      	str	r3, [r7, #24]
 8008c7a:	e00c      	b.n	8008c96 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	689b      	ldr	r3, [r3, #8]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d108      	bne.n	8008c96 <osSemaphoreNew+0x66>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	68db      	ldr	r3, [r3, #12]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d104      	bne.n	8008c96 <osSemaphoreNew+0x66>
          mem = 0;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	61bb      	str	r3, [r7, #24]
 8008c90:	e001      	b.n	8008c96 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8008c92:	2300      	movs	r3, #0
 8008c94:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8008c96:	69bb      	ldr	r3, [r7, #24]
 8008c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c9c:	d04c      	beq.n	8008d38 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	2b01      	cmp	r3, #1
 8008ca2:	d128      	bne.n	8008cf6 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8008ca4:	69bb      	ldr	r3, [r7, #24]
 8008ca6:	2b01      	cmp	r3, #1
 8008ca8:	d10a      	bne.n	8008cc0 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	689b      	ldr	r3, [r3, #8]
 8008cae:	2203      	movs	r2, #3
 8008cb0:	9200      	str	r2, [sp, #0]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	2100      	movs	r1, #0
 8008cb6:	2001      	movs	r0, #1
 8008cb8:	f000 fa4c 	bl	8009154 <xQueueGenericCreateStatic>
 8008cbc:	61f8      	str	r0, [r7, #28]
 8008cbe:	e005      	b.n	8008ccc <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8008cc0:	2203      	movs	r2, #3
 8008cc2:	2100      	movs	r1, #0
 8008cc4:	2001      	movs	r0, #1
 8008cc6:	f000 fac2 	bl	800924e <xQueueGenericCreate>
 8008cca:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008ccc:	69fb      	ldr	r3, [r7, #28]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d022      	beq.n	8008d18 <osSemaphoreNew+0xe8>
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d01f      	beq.n	8008d18 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008cd8:	2300      	movs	r3, #0
 8008cda:	2200      	movs	r2, #0
 8008cdc:	2100      	movs	r1, #0
 8008cde:	69f8      	ldr	r0, [r7, #28]
 8008ce0:	f000 fb82 	bl	80093e8 <xQueueGenericSend>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	2b01      	cmp	r3, #1
 8008ce8:	d016      	beq.n	8008d18 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8008cea:	69f8      	ldr	r0, [r7, #28]
 8008cec:	f001 f85e 	bl	8009dac <vQueueDelete>
            hSemaphore = NULL;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	61fb      	str	r3, [r7, #28]
 8008cf4:	e010      	b.n	8008d18 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8008cf6:	69bb      	ldr	r3, [r7, #24]
 8008cf8:	2b01      	cmp	r3, #1
 8008cfa:	d108      	bne.n	8008d0e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	689b      	ldr	r3, [r3, #8]
 8008d00:	461a      	mov	r2, r3
 8008d02:	68b9      	ldr	r1, [r7, #8]
 8008d04:	68f8      	ldr	r0, [r7, #12]
 8008d06:	f000 fb00 	bl	800930a <xQueueCreateCountingSemaphoreStatic>
 8008d0a:	61f8      	str	r0, [r7, #28]
 8008d0c:	e004      	b.n	8008d18 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008d0e:	68b9      	ldr	r1, [r7, #8]
 8008d10:	68f8      	ldr	r0, [r7, #12]
 8008d12:	f000 fb33 	bl	800937c <xQueueCreateCountingSemaphore>
 8008d16:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008d18:	69fb      	ldr	r3, [r7, #28]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d00c      	beq.n	8008d38 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d003      	beq.n	8008d2c <osSemaphoreNew+0xfc>
          name = attr->name;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	617b      	str	r3, [r7, #20]
 8008d2a:	e001      	b.n	8008d30 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008d30:	6979      	ldr	r1, [r7, #20]
 8008d32:	69f8      	ldr	r0, [r7, #28]
 8008d34:	f001 f986 	bl	800a044 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8008d38:	69fb      	ldr	r3, [r7, #28]
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	3720      	adds	r7, #32
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	bd80      	pop	{r7, pc}
	...

08008d44 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b086      	sub	sp, #24
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
 8008d4c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008d52:	2300      	movs	r3, #0
 8008d54:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008d56:	693b      	ldr	r3, [r7, #16]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d103      	bne.n	8008d64 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8008d5c:	f06f 0303 	mvn.w	r3, #3
 8008d60:	617b      	str	r3, [r7, #20]
 8008d62:	e039      	b.n	8008dd8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d64:	f3ef 8305 	mrs	r3, IPSR
 8008d68:	60fb      	str	r3, [r7, #12]
  return(result);
 8008d6a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d022      	beq.n	8008db6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d003      	beq.n	8008d7e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8008d76:	f06f 0303 	mvn.w	r3, #3
 8008d7a:	617b      	str	r3, [r7, #20]
 8008d7c:	e02c      	b.n	8008dd8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8008d7e:	2300      	movs	r3, #0
 8008d80:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8008d82:	f107 0308 	add.w	r3, r7, #8
 8008d86:	461a      	mov	r2, r3
 8008d88:	2100      	movs	r1, #0
 8008d8a:	6938      	ldr	r0, [r7, #16]
 8008d8c:	f000 ff4e 	bl	8009c2c <xQueueReceiveFromISR>
 8008d90:	4603      	mov	r3, r0
 8008d92:	2b01      	cmp	r3, #1
 8008d94:	d003      	beq.n	8008d9e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8008d96:	f06f 0302 	mvn.w	r3, #2
 8008d9a:	617b      	str	r3, [r7, #20]
 8008d9c:	e01c      	b.n	8008dd8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d019      	beq.n	8008dd8 <osSemaphoreAcquire+0x94>
 8008da4:	4b0f      	ldr	r3, [pc, #60]	@ (8008de4 <osSemaphoreAcquire+0xa0>)
 8008da6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008daa:	601a      	str	r2, [r3, #0]
 8008dac:	f3bf 8f4f 	dsb	sy
 8008db0:	f3bf 8f6f 	isb	sy
 8008db4:	e010      	b.n	8008dd8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8008db6:	6839      	ldr	r1, [r7, #0]
 8008db8:	6938      	ldr	r0, [r7, #16]
 8008dba:	f000 fe27 	bl	8009a0c <xQueueSemaphoreTake>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	2b01      	cmp	r3, #1
 8008dc2:	d009      	beq.n	8008dd8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d003      	beq.n	8008dd2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8008dca:	f06f 0301 	mvn.w	r3, #1
 8008dce:	617b      	str	r3, [r7, #20]
 8008dd0:	e002      	b.n	8008dd8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8008dd2:	f06f 0302 	mvn.w	r3, #2
 8008dd6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008dd8:	697b      	ldr	r3, [r7, #20]
}
 8008dda:	4618      	mov	r0, r3
 8008ddc:	3718      	adds	r7, #24
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bd80      	pop	{r7, pc}
 8008de2:	bf00      	nop
 8008de4:	e000ed04 	.word	0xe000ed04

08008de8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b086      	sub	sp, #24
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008df4:	2300      	movs	r3, #0
 8008df6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008df8:	693b      	ldr	r3, [r7, #16]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d103      	bne.n	8008e06 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8008dfe:	f06f 0303 	mvn.w	r3, #3
 8008e02:	617b      	str	r3, [r7, #20]
 8008e04:	e02c      	b.n	8008e60 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e06:	f3ef 8305 	mrs	r3, IPSR
 8008e0a:	60fb      	str	r3, [r7, #12]
  return(result);
 8008e0c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d01a      	beq.n	8008e48 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8008e12:	2300      	movs	r3, #0
 8008e14:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8008e16:	f107 0308 	add.w	r3, r7, #8
 8008e1a:	4619      	mov	r1, r3
 8008e1c:	6938      	ldr	r0, [r7, #16]
 8008e1e:	f000 fc83 	bl	8009728 <xQueueGiveFromISR>
 8008e22:	4603      	mov	r3, r0
 8008e24:	2b01      	cmp	r3, #1
 8008e26:	d003      	beq.n	8008e30 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8008e28:	f06f 0302 	mvn.w	r3, #2
 8008e2c:	617b      	str	r3, [r7, #20]
 8008e2e:	e017      	b.n	8008e60 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d014      	beq.n	8008e60 <osSemaphoreRelease+0x78>
 8008e36:	4b0d      	ldr	r3, [pc, #52]	@ (8008e6c <osSemaphoreRelease+0x84>)
 8008e38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e3c:	601a      	str	r2, [r3, #0]
 8008e3e:	f3bf 8f4f 	dsb	sy
 8008e42:	f3bf 8f6f 	isb	sy
 8008e46:	e00b      	b.n	8008e60 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008e48:	2300      	movs	r3, #0
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	2100      	movs	r1, #0
 8008e4e:	6938      	ldr	r0, [r7, #16]
 8008e50:	f000 faca 	bl	80093e8 <xQueueGenericSend>
 8008e54:	4603      	mov	r3, r0
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	d002      	beq.n	8008e60 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8008e5a:	f06f 0302 	mvn.w	r3, #2
 8008e5e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8008e60:	697b      	ldr	r3, [r7, #20]
}
 8008e62:	4618      	mov	r0, r3
 8008e64:	3718      	adds	r7, #24
 8008e66:	46bd      	mov	sp, r7
 8008e68:	bd80      	pop	{r7, pc}
 8008e6a:	bf00      	nop
 8008e6c:	e000ed04 	.word	0xe000ed04

08008e70 <osSemaphoreGetCount>:

uint32_t osSemaphoreGetCount (osSemaphoreId_t semaphore_id) {
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b086      	sub	sp, #24
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	613b      	str	r3, [r7, #16]
  uint32_t count;

  if (hSemaphore == NULL) {
 8008e7c:	693b      	ldr	r3, [r7, #16]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d102      	bne.n	8008e88 <osSemaphoreGetCount+0x18>
    count = 0U;
 8008e82:	2300      	movs	r3, #0
 8008e84:	617b      	str	r3, [r7, #20]
 8008e86:	e00e      	b.n	8008ea6 <osSemaphoreGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e88:	f3ef 8305 	mrs	r3, IPSR
 8008e8c:	60fb      	str	r3, [r7, #12]
  return(result);
 8008e8e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d004      	beq.n	8008e9e <osSemaphoreGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hSemaphore);
 8008e94:	6938      	ldr	r0, [r7, #16]
 8008e96:	f000 ff6a 	bl	8009d6e <uxQueueMessagesWaitingFromISR>
 8008e9a:	6178      	str	r0, [r7, #20]
 8008e9c:	e003      	b.n	8008ea6 <osSemaphoreGetCount+0x36>
  } else {
    count = (uint32_t)uxSemaphoreGetCount (hSemaphore);
 8008e9e:	6938      	ldr	r0, [r7, #16]
 8008ea0:	f000 ff46 	bl	8009d30 <uxQueueMessagesWaiting>
 8008ea4:	6178      	str	r0, [r7, #20]
  }

  return (count);
 8008ea6:	697b      	ldr	r3, [r7, #20]
}
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	3718      	adds	r7, #24
 8008eac:	46bd      	mov	sp, r7
 8008eae:	bd80      	pop	{r7, pc}

08008eb0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008eb0:	b480      	push	{r7}
 8008eb2:	b085      	sub	sp, #20
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	60f8      	str	r0, [r7, #12]
 8008eb8:	60b9      	str	r1, [r7, #8]
 8008eba:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	4a07      	ldr	r2, [pc, #28]	@ (8008edc <vApplicationGetIdleTaskMemory+0x2c>)
 8008ec0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	4a06      	ldr	r2, [pc, #24]	@ (8008ee0 <vApplicationGetIdleTaskMemory+0x30>)
 8008ec6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2280      	movs	r2, #128	@ 0x80
 8008ecc:	601a      	str	r2, [r3, #0]
}
 8008ece:	bf00      	nop
 8008ed0:	3714      	adds	r7, #20
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed8:	4770      	bx	lr
 8008eda:	bf00      	nop
 8008edc:	200006e0 	.word	0x200006e0
 8008ee0:	2000078c 	.word	0x2000078c

08008ee4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008ee4:	b480      	push	{r7}
 8008ee6:	b085      	sub	sp, #20
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	60f8      	str	r0, [r7, #12]
 8008eec:	60b9      	str	r1, [r7, #8]
 8008eee:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	4a07      	ldr	r2, [pc, #28]	@ (8008f10 <vApplicationGetTimerTaskMemory+0x2c>)
 8008ef4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	4a06      	ldr	r2, [pc, #24]	@ (8008f14 <vApplicationGetTimerTaskMemory+0x30>)
 8008efa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008f02:	601a      	str	r2, [r3, #0]
}
 8008f04:	bf00      	nop
 8008f06:	3714      	adds	r7, #20
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0e:	4770      	bx	lr
 8008f10:	2000098c 	.word	0x2000098c
 8008f14:	20000a38 	.word	0x20000a38

08008f18 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b083      	sub	sp, #12
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f103 0208 	add.w	r2, r3, #8
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f04f 32ff 	mov.w	r2, #4294967295
 8008f30:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	f103 0208 	add.w	r2, r3, #8
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f103 0208 	add.w	r2, r3, #8
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	2200      	movs	r2, #0
 8008f4a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008f4c:	bf00      	nop
 8008f4e:	370c      	adds	r7, #12
 8008f50:	46bd      	mov	sp, r7
 8008f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f56:	4770      	bx	lr

08008f58 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b083      	sub	sp, #12
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2200      	movs	r2, #0
 8008f64:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008f66:	bf00      	nop
 8008f68:	370c      	adds	r7, #12
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f70:	4770      	bx	lr

08008f72 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008f72:	b480      	push	{r7}
 8008f74:	b085      	sub	sp, #20
 8008f76:	af00      	add	r7, sp, #0
 8008f78:	6078      	str	r0, [r7, #4]
 8008f7a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	685b      	ldr	r3, [r3, #4]
 8008f80:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	68fa      	ldr	r2, [r7, #12]
 8008f86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	689a      	ldr	r2, [r3, #8]
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	689b      	ldr	r3, [r3, #8]
 8008f94:	683a      	ldr	r2, [r7, #0]
 8008f96:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	683a      	ldr	r2, [r7, #0]
 8008f9c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	687a      	ldr	r2, [r7, #4]
 8008fa2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	1c5a      	adds	r2, r3, #1
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	601a      	str	r2, [r3, #0]
}
 8008fae:	bf00      	nop
 8008fb0:	3714      	adds	r7, #20
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb8:	4770      	bx	lr

08008fba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008fba:	b480      	push	{r7}
 8008fbc:	b085      	sub	sp, #20
 8008fbe:	af00      	add	r7, sp, #0
 8008fc0:	6078      	str	r0, [r7, #4]
 8008fc2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fd0:	d103      	bne.n	8008fda <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	691b      	ldr	r3, [r3, #16]
 8008fd6:	60fb      	str	r3, [r7, #12]
 8008fd8:	e00c      	b.n	8008ff4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	3308      	adds	r3, #8
 8008fde:	60fb      	str	r3, [r7, #12]
 8008fe0:	e002      	b.n	8008fe8 <vListInsert+0x2e>
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	685b      	ldr	r3, [r3, #4]
 8008fe6:	60fb      	str	r3, [r7, #12]
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	685b      	ldr	r3, [r3, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	68ba      	ldr	r2, [r7, #8]
 8008ff0:	429a      	cmp	r2, r3
 8008ff2:	d2f6      	bcs.n	8008fe2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	685a      	ldr	r2, [r3, #4]
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	685b      	ldr	r3, [r3, #4]
 8009000:	683a      	ldr	r2, [r7, #0]
 8009002:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	68fa      	ldr	r2, [r7, #12]
 8009008:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	683a      	ldr	r2, [r7, #0]
 800900e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	687a      	ldr	r2, [r7, #4]
 8009014:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	1c5a      	adds	r2, r3, #1
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	601a      	str	r2, [r3, #0]
}
 8009020:	bf00      	nop
 8009022:	3714      	adds	r7, #20
 8009024:	46bd      	mov	sp, r7
 8009026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902a:	4770      	bx	lr

0800902c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800902c:	b480      	push	{r7}
 800902e:	b085      	sub	sp, #20
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	691b      	ldr	r3, [r3, #16]
 8009038:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	685b      	ldr	r3, [r3, #4]
 800903e:	687a      	ldr	r2, [r7, #4]
 8009040:	6892      	ldr	r2, [r2, #8]
 8009042:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	689b      	ldr	r3, [r3, #8]
 8009048:	687a      	ldr	r2, [r7, #4]
 800904a:	6852      	ldr	r2, [r2, #4]
 800904c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	685b      	ldr	r3, [r3, #4]
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	429a      	cmp	r2, r3
 8009056:	d103      	bne.n	8009060 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	689a      	ldr	r2, [r3, #8]
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2200      	movs	r2, #0
 8009064:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	1e5a      	subs	r2, r3, #1
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
}
 8009074:	4618      	mov	r0, r3
 8009076:	3714      	adds	r7, #20
 8009078:	46bd      	mov	sp, r7
 800907a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907e:	4770      	bx	lr

08009080 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b084      	sub	sp, #16
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]
 8009088:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d10b      	bne.n	80090ac <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009098:	f383 8811 	msr	BASEPRI, r3
 800909c:	f3bf 8f6f 	isb	sy
 80090a0:	f3bf 8f4f 	dsb	sy
 80090a4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80090a6:	bf00      	nop
 80090a8:	bf00      	nop
 80090aa:	e7fd      	b.n	80090a8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80090ac:	f003 f8e4 	bl	800c278 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681a      	ldr	r2, [r3, #0]
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090b8:	68f9      	ldr	r1, [r7, #12]
 80090ba:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80090bc:	fb01 f303 	mul.w	r3, r1, r3
 80090c0:	441a      	add	r2, r3
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2200      	movs	r2, #0
 80090ca:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681a      	ldr	r2, [r3, #0]
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681a      	ldr	r2, [r3, #0]
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090dc:	3b01      	subs	r3, #1
 80090de:	68f9      	ldr	r1, [r7, #12]
 80090e0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80090e2:	fb01 f303 	mul.w	r3, r1, r3
 80090e6:	441a      	add	r2, r3
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	22ff      	movs	r2, #255	@ 0xff
 80090f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	22ff      	movs	r2, #255	@ 0xff
 80090f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d114      	bne.n	800912c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	691b      	ldr	r3, [r3, #16]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d01a      	beq.n	8009140 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	3310      	adds	r3, #16
 800910e:	4618      	mov	r0, r3
 8009110:	f001 fe28 	bl	800ad64 <xTaskRemoveFromEventList>
 8009114:	4603      	mov	r3, r0
 8009116:	2b00      	cmp	r3, #0
 8009118:	d012      	beq.n	8009140 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800911a:	4b0d      	ldr	r3, [pc, #52]	@ (8009150 <xQueueGenericReset+0xd0>)
 800911c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009120:	601a      	str	r2, [r3, #0]
 8009122:	f3bf 8f4f 	dsb	sy
 8009126:	f3bf 8f6f 	isb	sy
 800912a:	e009      	b.n	8009140 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	3310      	adds	r3, #16
 8009130:	4618      	mov	r0, r3
 8009132:	f7ff fef1 	bl	8008f18 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	3324      	adds	r3, #36	@ 0x24
 800913a:	4618      	mov	r0, r3
 800913c:	f7ff feec 	bl	8008f18 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009140:	f003 f8cc 	bl	800c2dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009144:	2301      	movs	r3, #1
}
 8009146:	4618      	mov	r0, r3
 8009148:	3710      	adds	r7, #16
 800914a:	46bd      	mov	sp, r7
 800914c:	bd80      	pop	{r7, pc}
 800914e:	bf00      	nop
 8009150:	e000ed04 	.word	0xe000ed04

08009154 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009154:	b580      	push	{r7, lr}
 8009156:	b08e      	sub	sp, #56	@ 0x38
 8009158:	af02      	add	r7, sp, #8
 800915a:	60f8      	str	r0, [r7, #12]
 800915c:	60b9      	str	r1, [r7, #8]
 800915e:	607a      	str	r2, [r7, #4]
 8009160:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d10b      	bne.n	8009180 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800916c:	f383 8811 	msr	BASEPRI, r3
 8009170:	f3bf 8f6f 	isb	sy
 8009174:	f3bf 8f4f 	dsb	sy
 8009178:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800917a:	bf00      	nop
 800917c:	bf00      	nop
 800917e:	e7fd      	b.n	800917c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d10b      	bne.n	800919e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800918a:	f383 8811 	msr	BASEPRI, r3
 800918e:	f3bf 8f6f 	isb	sy
 8009192:	f3bf 8f4f 	dsb	sy
 8009196:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009198:	bf00      	nop
 800919a:	bf00      	nop
 800919c:	e7fd      	b.n	800919a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d002      	beq.n	80091aa <xQueueGenericCreateStatic+0x56>
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d001      	beq.n	80091ae <xQueueGenericCreateStatic+0x5a>
 80091aa:	2301      	movs	r3, #1
 80091ac:	e000      	b.n	80091b0 <xQueueGenericCreateStatic+0x5c>
 80091ae:	2300      	movs	r3, #0
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d10b      	bne.n	80091cc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80091b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b8:	f383 8811 	msr	BASEPRI, r3
 80091bc:	f3bf 8f6f 	isb	sy
 80091c0:	f3bf 8f4f 	dsb	sy
 80091c4:	623b      	str	r3, [r7, #32]
}
 80091c6:	bf00      	nop
 80091c8:	bf00      	nop
 80091ca:	e7fd      	b.n	80091c8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d102      	bne.n	80091d8 <xQueueGenericCreateStatic+0x84>
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d101      	bne.n	80091dc <xQueueGenericCreateStatic+0x88>
 80091d8:	2301      	movs	r3, #1
 80091da:	e000      	b.n	80091de <xQueueGenericCreateStatic+0x8a>
 80091dc:	2300      	movs	r3, #0
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d10b      	bne.n	80091fa <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80091e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091e6:	f383 8811 	msr	BASEPRI, r3
 80091ea:	f3bf 8f6f 	isb	sy
 80091ee:	f3bf 8f4f 	dsb	sy
 80091f2:	61fb      	str	r3, [r7, #28]
}
 80091f4:	bf00      	nop
 80091f6:	bf00      	nop
 80091f8:	e7fd      	b.n	80091f6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80091fa:	2350      	movs	r3, #80	@ 0x50
 80091fc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80091fe:	697b      	ldr	r3, [r7, #20]
 8009200:	2b50      	cmp	r3, #80	@ 0x50
 8009202:	d00b      	beq.n	800921c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009208:	f383 8811 	msr	BASEPRI, r3
 800920c:	f3bf 8f6f 	isb	sy
 8009210:	f3bf 8f4f 	dsb	sy
 8009214:	61bb      	str	r3, [r7, #24]
}
 8009216:	bf00      	nop
 8009218:	bf00      	nop
 800921a:	e7fd      	b.n	8009218 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800921c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009224:	2b00      	cmp	r3, #0
 8009226:	d00d      	beq.n	8009244 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800922a:	2201      	movs	r2, #1
 800922c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009230:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009236:	9300      	str	r3, [sp, #0]
 8009238:	4613      	mov	r3, r2
 800923a:	687a      	ldr	r2, [r7, #4]
 800923c:	68b9      	ldr	r1, [r7, #8]
 800923e:	68f8      	ldr	r0, [r7, #12]
 8009240:	f000 f840 	bl	80092c4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009246:	4618      	mov	r0, r3
 8009248:	3730      	adds	r7, #48	@ 0x30
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}

0800924e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800924e:	b580      	push	{r7, lr}
 8009250:	b08a      	sub	sp, #40	@ 0x28
 8009252:	af02      	add	r7, sp, #8
 8009254:	60f8      	str	r0, [r7, #12]
 8009256:	60b9      	str	r1, [r7, #8]
 8009258:	4613      	mov	r3, r2
 800925a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d10b      	bne.n	800927a <xQueueGenericCreate+0x2c>
	__asm volatile
 8009262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009266:	f383 8811 	msr	BASEPRI, r3
 800926a:	f3bf 8f6f 	isb	sy
 800926e:	f3bf 8f4f 	dsb	sy
 8009272:	613b      	str	r3, [r7, #16]
}
 8009274:	bf00      	nop
 8009276:	bf00      	nop
 8009278:	e7fd      	b.n	8009276 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	68ba      	ldr	r2, [r7, #8]
 800927e:	fb02 f303 	mul.w	r3, r2, r3
 8009282:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009284:	69fb      	ldr	r3, [r7, #28]
 8009286:	3350      	adds	r3, #80	@ 0x50
 8009288:	4618      	mov	r0, r3
 800928a:	f003 f917 	bl	800c4bc <pvPortMalloc>
 800928e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009290:	69bb      	ldr	r3, [r7, #24]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d011      	beq.n	80092ba <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009296:	69bb      	ldr	r3, [r7, #24]
 8009298:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	3350      	adds	r3, #80	@ 0x50
 800929e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80092a0:	69bb      	ldr	r3, [r7, #24]
 80092a2:	2200      	movs	r2, #0
 80092a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80092a8:	79fa      	ldrb	r2, [r7, #7]
 80092aa:	69bb      	ldr	r3, [r7, #24]
 80092ac:	9300      	str	r3, [sp, #0]
 80092ae:	4613      	mov	r3, r2
 80092b0:	697a      	ldr	r2, [r7, #20]
 80092b2:	68b9      	ldr	r1, [r7, #8]
 80092b4:	68f8      	ldr	r0, [r7, #12]
 80092b6:	f000 f805 	bl	80092c4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80092ba:	69bb      	ldr	r3, [r7, #24]
	}
 80092bc:	4618      	mov	r0, r3
 80092be:	3720      	adds	r7, #32
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b084      	sub	sp, #16
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	60f8      	str	r0, [r7, #12]
 80092cc:	60b9      	str	r1, [r7, #8]
 80092ce:	607a      	str	r2, [r7, #4]
 80092d0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80092d2:	68bb      	ldr	r3, [r7, #8]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d103      	bne.n	80092e0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80092d8:	69bb      	ldr	r3, [r7, #24]
 80092da:	69ba      	ldr	r2, [r7, #24]
 80092dc:	601a      	str	r2, [r3, #0]
 80092de:	e002      	b.n	80092e6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80092e0:	69bb      	ldr	r3, [r7, #24]
 80092e2:	687a      	ldr	r2, [r7, #4]
 80092e4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80092e6:	69bb      	ldr	r3, [r7, #24]
 80092e8:	68fa      	ldr	r2, [r7, #12]
 80092ea:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80092ec:	69bb      	ldr	r3, [r7, #24]
 80092ee:	68ba      	ldr	r2, [r7, #8]
 80092f0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80092f2:	2101      	movs	r1, #1
 80092f4:	69b8      	ldr	r0, [r7, #24]
 80092f6:	f7ff fec3 	bl	8009080 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80092fa:	69bb      	ldr	r3, [r7, #24]
 80092fc:	78fa      	ldrb	r2, [r7, #3]
 80092fe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009302:	bf00      	nop
 8009304:	3710      	adds	r7, #16
 8009306:	46bd      	mov	sp, r7
 8009308:	bd80      	pop	{r7, pc}

0800930a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800930a:	b580      	push	{r7, lr}
 800930c:	b08a      	sub	sp, #40	@ 0x28
 800930e:	af02      	add	r7, sp, #8
 8009310:	60f8      	str	r0, [r7, #12]
 8009312:	60b9      	str	r1, [r7, #8]
 8009314:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d10b      	bne.n	8009334 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800931c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009320:	f383 8811 	msr	BASEPRI, r3
 8009324:	f3bf 8f6f 	isb	sy
 8009328:	f3bf 8f4f 	dsb	sy
 800932c:	61bb      	str	r3, [r7, #24]
}
 800932e:	bf00      	nop
 8009330:	bf00      	nop
 8009332:	e7fd      	b.n	8009330 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009334:	68ba      	ldr	r2, [r7, #8]
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	429a      	cmp	r2, r3
 800933a:	d90b      	bls.n	8009354 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800933c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009340:	f383 8811 	msr	BASEPRI, r3
 8009344:	f3bf 8f6f 	isb	sy
 8009348:	f3bf 8f4f 	dsb	sy
 800934c:	617b      	str	r3, [r7, #20]
}
 800934e:	bf00      	nop
 8009350:	bf00      	nop
 8009352:	e7fd      	b.n	8009350 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009354:	2302      	movs	r3, #2
 8009356:	9300      	str	r3, [sp, #0]
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2200      	movs	r2, #0
 800935c:	2100      	movs	r1, #0
 800935e:	68f8      	ldr	r0, [r7, #12]
 8009360:	f7ff fef8 	bl	8009154 <xQueueGenericCreateStatic>
 8009364:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8009366:	69fb      	ldr	r3, [r7, #28]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d002      	beq.n	8009372 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800936c:	69fb      	ldr	r3, [r7, #28]
 800936e:	68ba      	ldr	r2, [r7, #8]
 8009370:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009372:	69fb      	ldr	r3, [r7, #28]
	}
 8009374:	4618      	mov	r0, r3
 8009376:	3720      	adds	r7, #32
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}

0800937c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800937c:	b580      	push	{r7, lr}
 800937e:	b086      	sub	sp, #24
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
 8009384:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d10b      	bne.n	80093a4 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800938c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009390:	f383 8811 	msr	BASEPRI, r3
 8009394:	f3bf 8f6f 	isb	sy
 8009398:	f3bf 8f4f 	dsb	sy
 800939c:	613b      	str	r3, [r7, #16]
}
 800939e:	bf00      	nop
 80093a0:	bf00      	nop
 80093a2:	e7fd      	b.n	80093a0 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80093a4:	683a      	ldr	r2, [r7, #0]
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	429a      	cmp	r2, r3
 80093aa:	d90b      	bls.n	80093c4 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80093ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093b0:	f383 8811 	msr	BASEPRI, r3
 80093b4:	f3bf 8f6f 	isb	sy
 80093b8:	f3bf 8f4f 	dsb	sy
 80093bc:	60fb      	str	r3, [r7, #12]
}
 80093be:	bf00      	nop
 80093c0:	bf00      	nop
 80093c2:	e7fd      	b.n	80093c0 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80093c4:	2202      	movs	r2, #2
 80093c6:	2100      	movs	r1, #0
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	f7ff ff40 	bl	800924e <xQueueGenericCreate>
 80093ce:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80093d0:	697b      	ldr	r3, [r7, #20]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d002      	beq.n	80093dc <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80093d6:	697b      	ldr	r3, [r7, #20]
 80093d8:	683a      	ldr	r2, [r7, #0]
 80093da:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80093dc:	697b      	ldr	r3, [r7, #20]
	}
 80093de:	4618      	mov	r0, r3
 80093e0:	3718      	adds	r7, #24
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bd80      	pop	{r7, pc}
	...

080093e8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b08e      	sub	sp, #56	@ 0x38
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	60f8      	str	r0, [r7, #12]
 80093f0:	60b9      	str	r1, [r7, #8]
 80093f2:	607a      	str	r2, [r7, #4]
 80093f4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80093f6:	2300      	movs	r3, #0
 80093f8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80093fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009400:	2b00      	cmp	r3, #0
 8009402:	d10b      	bne.n	800941c <xQueueGenericSend+0x34>
	__asm volatile
 8009404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009408:	f383 8811 	msr	BASEPRI, r3
 800940c:	f3bf 8f6f 	isb	sy
 8009410:	f3bf 8f4f 	dsb	sy
 8009414:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009416:	bf00      	nop
 8009418:	bf00      	nop
 800941a:	e7fd      	b.n	8009418 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d103      	bne.n	800942a <xQueueGenericSend+0x42>
 8009422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009426:	2b00      	cmp	r3, #0
 8009428:	d101      	bne.n	800942e <xQueueGenericSend+0x46>
 800942a:	2301      	movs	r3, #1
 800942c:	e000      	b.n	8009430 <xQueueGenericSend+0x48>
 800942e:	2300      	movs	r3, #0
 8009430:	2b00      	cmp	r3, #0
 8009432:	d10b      	bne.n	800944c <xQueueGenericSend+0x64>
	__asm volatile
 8009434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009438:	f383 8811 	msr	BASEPRI, r3
 800943c:	f3bf 8f6f 	isb	sy
 8009440:	f3bf 8f4f 	dsb	sy
 8009444:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009446:	bf00      	nop
 8009448:	bf00      	nop
 800944a:	e7fd      	b.n	8009448 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	2b02      	cmp	r3, #2
 8009450:	d103      	bne.n	800945a <xQueueGenericSend+0x72>
 8009452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009454:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009456:	2b01      	cmp	r3, #1
 8009458:	d101      	bne.n	800945e <xQueueGenericSend+0x76>
 800945a:	2301      	movs	r3, #1
 800945c:	e000      	b.n	8009460 <xQueueGenericSend+0x78>
 800945e:	2300      	movs	r3, #0
 8009460:	2b00      	cmp	r3, #0
 8009462:	d10b      	bne.n	800947c <xQueueGenericSend+0x94>
	__asm volatile
 8009464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009468:	f383 8811 	msr	BASEPRI, r3
 800946c:	f3bf 8f6f 	isb	sy
 8009470:	f3bf 8f4f 	dsb	sy
 8009474:	623b      	str	r3, [r7, #32]
}
 8009476:	bf00      	nop
 8009478:	bf00      	nop
 800947a:	e7fd      	b.n	8009478 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800947c:	f001 fe74 	bl	800b168 <xTaskGetSchedulerState>
 8009480:	4603      	mov	r3, r0
 8009482:	2b00      	cmp	r3, #0
 8009484:	d102      	bne.n	800948c <xQueueGenericSend+0xa4>
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d101      	bne.n	8009490 <xQueueGenericSend+0xa8>
 800948c:	2301      	movs	r3, #1
 800948e:	e000      	b.n	8009492 <xQueueGenericSend+0xaa>
 8009490:	2300      	movs	r3, #0
 8009492:	2b00      	cmp	r3, #0
 8009494:	d10b      	bne.n	80094ae <xQueueGenericSend+0xc6>
	__asm volatile
 8009496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800949a:	f383 8811 	msr	BASEPRI, r3
 800949e:	f3bf 8f6f 	isb	sy
 80094a2:	f3bf 8f4f 	dsb	sy
 80094a6:	61fb      	str	r3, [r7, #28]
}
 80094a8:	bf00      	nop
 80094aa:	bf00      	nop
 80094ac:	e7fd      	b.n	80094aa <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80094ae:	f002 fee3 	bl	800c278 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80094b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094ba:	429a      	cmp	r2, r3
 80094bc:	d302      	bcc.n	80094c4 <xQueueGenericSend+0xdc>
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	2b02      	cmp	r3, #2
 80094c2:	d129      	bne.n	8009518 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80094c4:	683a      	ldr	r2, [r7, #0]
 80094c6:	68b9      	ldr	r1, [r7, #8]
 80094c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80094ca:	f000 fcab 	bl	8009e24 <prvCopyDataToQueue>
 80094ce:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80094d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d010      	beq.n	80094fa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80094d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094da:	3324      	adds	r3, #36	@ 0x24
 80094dc:	4618      	mov	r0, r3
 80094de:	f001 fc41 	bl	800ad64 <xTaskRemoveFromEventList>
 80094e2:	4603      	mov	r3, r0
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d013      	beq.n	8009510 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80094e8:	4b3f      	ldr	r3, [pc, #252]	@ (80095e8 <xQueueGenericSend+0x200>)
 80094ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094ee:	601a      	str	r2, [r3, #0]
 80094f0:	f3bf 8f4f 	dsb	sy
 80094f4:	f3bf 8f6f 	isb	sy
 80094f8:	e00a      	b.n	8009510 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80094fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d007      	beq.n	8009510 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009500:	4b39      	ldr	r3, [pc, #228]	@ (80095e8 <xQueueGenericSend+0x200>)
 8009502:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009506:	601a      	str	r2, [r3, #0]
 8009508:	f3bf 8f4f 	dsb	sy
 800950c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009510:	f002 fee4 	bl	800c2dc <vPortExitCritical>
				return pdPASS;
 8009514:	2301      	movs	r3, #1
 8009516:	e063      	b.n	80095e0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d103      	bne.n	8009526 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800951e:	f002 fedd 	bl	800c2dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009522:	2300      	movs	r3, #0
 8009524:	e05c      	b.n	80095e0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009526:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009528:	2b00      	cmp	r3, #0
 800952a:	d106      	bne.n	800953a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800952c:	f107 0314 	add.w	r3, r7, #20
 8009530:	4618      	mov	r0, r3
 8009532:	f001 fc7f 	bl	800ae34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009536:	2301      	movs	r3, #1
 8009538:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800953a:	f002 fecf 	bl	800c2dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800953e:	f001 f999 	bl	800a874 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009542:	f002 fe99 	bl	800c278 <vPortEnterCritical>
 8009546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009548:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800954c:	b25b      	sxtb	r3, r3
 800954e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009552:	d103      	bne.n	800955c <xQueueGenericSend+0x174>
 8009554:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009556:	2200      	movs	r2, #0
 8009558:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800955c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800955e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009562:	b25b      	sxtb	r3, r3
 8009564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009568:	d103      	bne.n	8009572 <xQueueGenericSend+0x18a>
 800956a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800956c:	2200      	movs	r2, #0
 800956e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009572:	f002 feb3 	bl	800c2dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009576:	1d3a      	adds	r2, r7, #4
 8009578:	f107 0314 	add.w	r3, r7, #20
 800957c:	4611      	mov	r1, r2
 800957e:	4618      	mov	r0, r3
 8009580:	f001 fc6e 	bl	800ae60 <xTaskCheckForTimeOut>
 8009584:	4603      	mov	r3, r0
 8009586:	2b00      	cmp	r3, #0
 8009588:	d124      	bne.n	80095d4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800958a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800958c:	f000 fd42 	bl	800a014 <prvIsQueueFull>
 8009590:	4603      	mov	r3, r0
 8009592:	2b00      	cmp	r3, #0
 8009594:	d018      	beq.n	80095c8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009598:	3310      	adds	r3, #16
 800959a:	687a      	ldr	r2, [r7, #4]
 800959c:	4611      	mov	r1, r2
 800959e:	4618      	mov	r0, r3
 80095a0:	f001 fb8e 	bl	800acc0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80095a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80095a6:	f000 fccd 	bl	8009f44 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80095aa:	f001 f971 	bl	800a890 <xTaskResumeAll>
 80095ae:	4603      	mov	r3, r0
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	f47f af7c 	bne.w	80094ae <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80095b6:	4b0c      	ldr	r3, [pc, #48]	@ (80095e8 <xQueueGenericSend+0x200>)
 80095b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095bc:	601a      	str	r2, [r3, #0]
 80095be:	f3bf 8f4f 	dsb	sy
 80095c2:	f3bf 8f6f 	isb	sy
 80095c6:	e772      	b.n	80094ae <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80095c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80095ca:	f000 fcbb 	bl	8009f44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80095ce:	f001 f95f 	bl	800a890 <xTaskResumeAll>
 80095d2:	e76c      	b.n	80094ae <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80095d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80095d6:	f000 fcb5 	bl	8009f44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80095da:	f001 f959 	bl	800a890 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80095de:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80095e0:	4618      	mov	r0, r3
 80095e2:	3738      	adds	r7, #56	@ 0x38
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}
 80095e8:	e000ed04 	.word	0xe000ed04

080095ec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b090      	sub	sp, #64	@ 0x40
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	60f8      	str	r0, [r7, #12]
 80095f4:	60b9      	str	r1, [r7, #8]
 80095f6:	607a      	str	r2, [r7, #4]
 80095f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80095fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009600:	2b00      	cmp	r3, #0
 8009602:	d10b      	bne.n	800961c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009608:	f383 8811 	msr	BASEPRI, r3
 800960c:	f3bf 8f6f 	isb	sy
 8009610:	f3bf 8f4f 	dsb	sy
 8009614:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009616:	bf00      	nop
 8009618:	bf00      	nop
 800961a:	e7fd      	b.n	8009618 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d103      	bne.n	800962a <xQueueGenericSendFromISR+0x3e>
 8009622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009626:	2b00      	cmp	r3, #0
 8009628:	d101      	bne.n	800962e <xQueueGenericSendFromISR+0x42>
 800962a:	2301      	movs	r3, #1
 800962c:	e000      	b.n	8009630 <xQueueGenericSendFromISR+0x44>
 800962e:	2300      	movs	r3, #0
 8009630:	2b00      	cmp	r3, #0
 8009632:	d10b      	bne.n	800964c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009638:	f383 8811 	msr	BASEPRI, r3
 800963c:	f3bf 8f6f 	isb	sy
 8009640:	f3bf 8f4f 	dsb	sy
 8009644:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009646:	bf00      	nop
 8009648:	bf00      	nop
 800964a:	e7fd      	b.n	8009648 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	2b02      	cmp	r3, #2
 8009650:	d103      	bne.n	800965a <xQueueGenericSendFromISR+0x6e>
 8009652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009656:	2b01      	cmp	r3, #1
 8009658:	d101      	bne.n	800965e <xQueueGenericSendFromISR+0x72>
 800965a:	2301      	movs	r3, #1
 800965c:	e000      	b.n	8009660 <xQueueGenericSendFromISR+0x74>
 800965e:	2300      	movs	r3, #0
 8009660:	2b00      	cmp	r3, #0
 8009662:	d10b      	bne.n	800967c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009668:	f383 8811 	msr	BASEPRI, r3
 800966c:	f3bf 8f6f 	isb	sy
 8009670:	f3bf 8f4f 	dsb	sy
 8009674:	623b      	str	r3, [r7, #32]
}
 8009676:	bf00      	nop
 8009678:	bf00      	nop
 800967a:	e7fd      	b.n	8009678 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800967c:	f002 fedc 	bl	800c438 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009680:	f3ef 8211 	mrs	r2, BASEPRI
 8009684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009688:	f383 8811 	msr	BASEPRI, r3
 800968c:	f3bf 8f6f 	isb	sy
 8009690:	f3bf 8f4f 	dsb	sy
 8009694:	61fa      	str	r2, [r7, #28]
 8009696:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009698:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800969a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800969c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800969e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80096a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096a4:	429a      	cmp	r2, r3
 80096a6:	d302      	bcc.n	80096ae <xQueueGenericSendFromISR+0xc2>
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	2b02      	cmp	r3, #2
 80096ac:	d12f      	bne.n	800970e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80096ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80096b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80096b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80096be:	683a      	ldr	r2, [r7, #0]
 80096c0:	68b9      	ldr	r1, [r7, #8]
 80096c2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80096c4:	f000 fbae 	bl	8009e24 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80096c8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80096cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096d0:	d112      	bne.n	80096f8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80096d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d016      	beq.n	8009708 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80096da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096dc:	3324      	adds	r3, #36	@ 0x24
 80096de:	4618      	mov	r0, r3
 80096e0:	f001 fb40 	bl	800ad64 <xTaskRemoveFromEventList>
 80096e4:	4603      	mov	r3, r0
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d00e      	beq.n	8009708 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d00b      	beq.n	8009708 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2201      	movs	r2, #1
 80096f4:	601a      	str	r2, [r3, #0]
 80096f6:	e007      	b.n	8009708 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80096f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80096fc:	3301      	adds	r3, #1
 80096fe:	b2db      	uxtb	r3, r3
 8009700:	b25a      	sxtb	r2, r3
 8009702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009704:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009708:	2301      	movs	r3, #1
 800970a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800970c:	e001      	b.n	8009712 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800970e:	2300      	movs	r3, #0
 8009710:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009712:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009714:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800971c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800971e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009720:	4618      	mov	r0, r3
 8009722:	3740      	adds	r7, #64	@ 0x40
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}

08009728 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b08e      	sub	sp, #56	@ 0x38
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
 8009730:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009738:	2b00      	cmp	r3, #0
 800973a:	d10b      	bne.n	8009754 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800973c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009740:	f383 8811 	msr	BASEPRI, r3
 8009744:	f3bf 8f6f 	isb	sy
 8009748:	f3bf 8f4f 	dsb	sy
 800974c:	623b      	str	r3, [r7, #32]
}
 800974e:	bf00      	nop
 8009750:	bf00      	nop
 8009752:	e7fd      	b.n	8009750 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009758:	2b00      	cmp	r3, #0
 800975a:	d00b      	beq.n	8009774 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800975c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009760:	f383 8811 	msr	BASEPRI, r3
 8009764:	f3bf 8f6f 	isb	sy
 8009768:	f3bf 8f4f 	dsb	sy
 800976c:	61fb      	str	r3, [r7, #28]
}
 800976e:	bf00      	nop
 8009770:	bf00      	nop
 8009772:	e7fd      	b.n	8009770 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d103      	bne.n	8009784 <xQueueGiveFromISR+0x5c>
 800977c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800977e:	689b      	ldr	r3, [r3, #8]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d101      	bne.n	8009788 <xQueueGiveFromISR+0x60>
 8009784:	2301      	movs	r3, #1
 8009786:	e000      	b.n	800978a <xQueueGiveFromISR+0x62>
 8009788:	2300      	movs	r3, #0
 800978a:	2b00      	cmp	r3, #0
 800978c:	d10b      	bne.n	80097a6 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800978e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009792:	f383 8811 	msr	BASEPRI, r3
 8009796:	f3bf 8f6f 	isb	sy
 800979a:	f3bf 8f4f 	dsb	sy
 800979e:	61bb      	str	r3, [r7, #24]
}
 80097a0:	bf00      	nop
 80097a2:	bf00      	nop
 80097a4:	e7fd      	b.n	80097a2 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80097a6:	f002 fe47 	bl	800c438 <vPortValidateInterruptPriority>
	__asm volatile
 80097aa:	f3ef 8211 	mrs	r2, BASEPRI
 80097ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097b2:	f383 8811 	msr	BASEPRI, r3
 80097b6:	f3bf 8f6f 	isb	sy
 80097ba:	f3bf 8f4f 	dsb	sy
 80097be:	617a      	str	r2, [r7, #20]
 80097c0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80097c2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80097c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80097c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097ca:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80097cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80097d2:	429a      	cmp	r2, r3
 80097d4:	d22b      	bcs.n	800982e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80097d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80097dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80097e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097e2:	1c5a      	adds	r2, r3, #1
 80097e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097e6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80097e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80097ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097f0:	d112      	bne.n	8009818 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80097f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d016      	beq.n	8009828 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80097fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097fc:	3324      	adds	r3, #36	@ 0x24
 80097fe:	4618      	mov	r0, r3
 8009800:	f001 fab0 	bl	800ad64 <xTaskRemoveFromEventList>
 8009804:	4603      	mov	r3, r0
 8009806:	2b00      	cmp	r3, #0
 8009808:	d00e      	beq.n	8009828 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d00b      	beq.n	8009828 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	2201      	movs	r2, #1
 8009814:	601a      	str	r2, [r3, #0]
 8009816:	e007      	b.n	8009828 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009818:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800981c:	3301      	adds	r3, #1
 800981e:	b2db      	uxtb	r3, r3
 8009820:	b25a      	sxtb	r2, r3
 8009822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009824:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009828:	2301      	movs	r3, #1
 800982a:	637b      	str	r3, [r7, #52]	@ 0x34
 800982c:	e001      	b.n	8009832 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800982e:	2300      	movs	r3, #0
 8009830:	637b      	str	r3, [r7, #52]	@ 0x34
 8009832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009834:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	f383 8811 	msr	BASEPRI, r3
}
 800983c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800983e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009840:	4618      	mov	r0, r3
 8009842:	3738      	adds	r7, #56	@ 0x38
 8009844:	46bd      	mov	sp, r7
 8009846:	bd80      	pop	{r7, pc}

08009848 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b08c      	sub	sp, #48	@ 0x30
 800984c:	af00      	add	r7, sp, #0
 800984e:	60f8      	str	r0, [r7, #12]
 8009850:	60b9      	str	r1, [r7, #8]
 8009852:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009854:	2300      	movs	r3, #0
 8009856:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800985c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800985e:	2b00      	cmp	r3, #0
 8009860:	d10b      	bne.n	800987a <xQueueReceive+0x32>
	__asm volatile
 8009862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009866:	f383 8811 	msr	BASEPRI, r3
 800986a:	f3bf 8f6f 	isb	sy
 800986e:	f3bf 8f4f 	dsb	sy
 8009872:	623b      	str	r3, [r7, #32]
}
 8009874:	bf00      	nop
 8009876:	bf00      	nop
 8009878:	e7fd      	b.n	8009876 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800987a:	68bb      	ldr	r3, [r7, #8]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d103      	bne.n	8009888 <xQueueReceive+0x40>
 8009880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009884:	2b00      	cmp	r3, #0
 8009886:	d101      	bne.n	800988c <xQueueReceive+0x44>
 8009888:	2301      	movs	r3, #1
 800988a:	e000      	b.n	800988e <xQueueReceive+0x46>
 800988c:	2300      	movs	r3, #0
 800988e:	2b00      	cmp	r3, #0
 8009890:	d10b      	bne.n	80098aa <xQueueReceive+0x62>
	__asm volatile
 8009892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009896:	f383 8811 	msr	BASEPRI, r3
 800989a:	f3bf 8f6f 	isb	sy
 800989e:	f3bf 8f4f 	dsb	sy
 80098a2:	61fb      	str	r3, [r7, #28]
}
 80098a4:	bf00      	nop
 80098a6:	bf00      	nop
 80098a8:	e7fd      	b.n	80098a6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80098aa:	f001 fc5d 	bl	800b168 <xTaskGetSchedulerState>
 80098ae:	4603      	mov	r3, r0
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d102      	bne.n	80098ba <xQueueReceive+0x72>
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d101      	bne.n	80098be <xQueueReceive+0x76>
 80098ba:	2301      	movs	r3, #1
 80098bc:	e000      	b.n	80098c0 <xQueueReceive+0x78>
 80098be:	2300      	movs	r3, #0
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d10b      	bne.n	80098dc <xQueueReceive+0x94>
	__asm volatile
 80098c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098c8:	f383 8811 	msr	BASEPRI, r3
 80098cc:	f3bf 8f6f 	isb	sy
 80098d0:	f3bf 8f4f 	dsb	sy
 80098d4:	61bb      	str	r3, [r7, #24]
}
 80098d6:	bf00      	nop
 80098d8:	bf00      	nop
 80098da:	e7fd      	b.n	80098d8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80098dc:	f002 fccc 	bl	800c278 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80098e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098e4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80098e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d01f      	beq.n	800992c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80098ec:	68b9      	ldr	r1, [r7, #8]
 80098ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80098f0:	f000 fb02 	bl	8009ef8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80098f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098f6:	1e5a      	subs	r2, r3, #1
 80098f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098fa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80098fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098fe:	691b      	ldr	r3, [r3, #16]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d00f      	beq.n	8009924 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009906:	3310      	adds	r3, #16
 8009908:	4618      	mov	r0, r3
 800990a:	f001 fa2b 	bl	800ad64 <xTaskRemoveFromEventList>
 800990e:	4603      	mov	r3, r0
 8009910:	2b00      	cmp	r3, #0
 8009912:	d007      	beq.n	8009924 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009914:	4b3c      	ldr	r3, [pc, #240]	@ (8009a08 <xQueueReceive+0x1c0>)
 8009916:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800991a:	601a      	str	r2, [r3, #0]
 800991c:	f3bf 8f4f 	dsb	sy
 8009920:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009924:	f002 fcda 	bl	800c2dc <vPortExitCritical>
				return pdPASS;
 8009928:	2301      	movs	r3, #1
 800992a:	e069      	b.n	8009a00 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d103      	bne.n	800993a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009932:	f002 fcd3 	bl	800c2dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009936:	2300      	movs	r3, #0
 8009938:	e062      	b.n	8009a00 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800993a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800993c:	2b00      	cmp	r3, #0
 800993e:	d106      	bne.n	800994e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009940:	f107 0310 	add.w	r3, r7, #16
 8009944:	4618      	mov	r0, r3
 8009946:	f001 fa75 	bl	800ae34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800994a:	2301      	movs	r3, #1
 800994c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800994e:	f002 fcc5 	bl	800c2dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009952:	f000 ff8f 	bl	800a874 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009956:	f002 fc8f 	bl	800c278 <vPortEnterCritical>
 800995a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800995c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009960:	b25b      	sxtb	r3, r3
 8009962:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009966:	d103      	bne.n	8009970 <xQueueReceive+0x128>
 8009968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800996a:	2200      	movs	r2, #0
 800996c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009972:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009976:	b25b      	sxtb	r3, r3
 8009978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800997c:	d103      	bne.n	8009986 <xQueueReceive+0x13e>
 800997e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009980:	2200      	movs	r2, #0
 8009982:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009986:	f002 fca9 	bl	800c2dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800998a:	1d3a      	adds	r2, r7, #4
 800998c:	f107 0310 	add.w	r3, r7, #16
 8009990:	4611      	mov	r1, r2
 8009992:	4618      	mov	r0, r3
 8009994:	f001 fa64 	bl	800ae60 <xTaskCheckForTimeOut>
 8009998:	4603      	mov	r3, r0
 800999a:	2b00      	cmp	r3, #0
 800999c:	d123      	bne.n	80099e6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800999e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80099a0:	f000 fb22 	bl	8009fe8 <prvIsQueueEmpty>
 80099a4:	4603      	mov	r3, r0
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d017      	beq.n	80099da <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80099aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099ac:	3324      	adds	r3, #36	@ 0x24
 80099ae:	687a      	ldr	r2, [r7, #4]
 80099b0:	4611      	mov	r1, r2
 80099b2:	4618      	mov	r0, r3
 80099b4:	f001 f984 	bl	800acc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80099b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80099ba:	f000 fac3 	bl	8009f44 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80099be:	f000 ff67 	bl	800a890 <xTaskResumeAll>
 80099c2:	4603      	mov	r3, r0
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d189      	bne.n	80098dc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80099c8:	4b0f      	ldr	r3, [pc, #60]	@ (8009a08 <xQueueReceive+0x1c0>)
 80099ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80099ce:	601a      	str	r2, [r3, #0]
 80099d0:	f3bf 8f4f 	dsb	sy
 80099d4:	f3bf 8f6f 	isb	sy
 80099d8:	e780      	b.n	80098dc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80099da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80099dc:	f000 fab2 	bl	8009f44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80099e0:	f000 ff56 	bl	800a890 <xTaskResumeAll>
 80099e4:	e77a      	b.n	80098dc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80099e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80099e8:	f000 faac 	bl	8009f44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80099ec:	f000 ff50 	bl	800a890 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80099f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80099f2:	f000 faf9 	bl	8009fe8 <prvIsQueueEmpty>
 80099f6:	4603      	mov	r3, r0
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	f43f af6f 	beq.w	80098dc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80099fe:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3730      	adds	r7, #48	@ 0x30
 8009a04:	46bd      	mov	sp, r7
 8009a06:	bd80      	pop	{r7, pc}
 8009a08:	e000ed04 	.word	0xe000ed04

08009a0c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b08e      	sub	sp, #56	@ 0x38
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
 8009a14:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009a16:	2300      	movs	r3, #0
 8009a18:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009a1e:	2300      	movs	r3, #0
 8009a20:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d10b      	bne.n	8009a40 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a2c:	f383 8811 	msr	BASEPRI, r3
 8009a30:	f3bf 8f6f 	isb	sy
 8009a34:	f3bf 8f4f 	dsb	sy
 8009a38:	623b      	str	r3, [r7, #32]
}
 8009a3a:	bf00      	nop
 8009a3c:	bf00      	nop
 8009a3e:	e7fd      	b.n	8009a3c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d00b      	beq.n	8009a60 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a4c:	f383 8811 	msr	BASEPRI, r3
 8009a50:	f3bf 8f6f 	isb	sy
 8009a54:	f3bf 8f4f 	dsb	sy
 8009a58:	61fb      	str	r3, [r7, #28]
}
 8009a5a:	bf00      	nop
 8009a5c:	bf00      	nop
 8009a5e:	e7fd      	b.n	8009a5c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009a60:	f001 fb82 	bl	800b168 <xTaskGetSchedulerState>
 8009a64:	4603      	mov	r3, r0
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d102      	bne.n	8009a70 <xQueueSemaphoreTake+0x64>
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d101      	bne.n	8009a74 <xQueueSemaphoreTake+0x68>
 8009a70:	2301      	movs	r3, #1
 8009a72:	e000      	b.n	8009a76 <xQueueSemaphoreTake+0x6a>
 8009a74:	2300      	movs	r3, #0
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d10b      	bne.n	8009a92 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8009a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a7e:	f383 8811 	msr	BASEPRI, r3
 8009a82:	f3bf 8f6f 	isb	sy
 8009a86:	f3bf 8f4f 	dsb	sy
 8009a8a:	61bb      	str	r3, [r7, #24]
}
 8009a8c:	bf00      	nop
 8009a8e:	bf00      	nop
 8009a90:	e7fd      	b.n	8009a8e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009a92:	f002 fbf1 	bl	800c278 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009a96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a9a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d024      	beq.n	8009aec <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aa4:	1e5a      	subs	r2, r3, #1
 8009aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009aa8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009aaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d104      	bne.n	8009abc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009ab2:	f001 fcdf 	bl	800b474 <pvTaskIncrementMutexHeldCount>
 8009ab6:	4602      	mov	r2, r0
 8009ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009aba:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009abe:	691b      	ldr	r3, [r3, #16]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d00f      	beq.n	8009ae4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ac6:	3310      	adds	r3, #16
 8009ac8:	4618      	mov	r0, r3
 8009aca:	f001 f94b 	bl	800ad64 <xTaskRemoveFromEventList>
 8009ace:	4603      	mov	r3, r0
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d007      	beq.n	8009ae4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009ad4:	4b54      	ldr	r3, [pc, #336]	@ (8009c28 <xQueueSemaphoreTake+0x21c>)
 8009ad6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ada:	601a      	str	r2, [r3, #0]
 8009adc:	f3bf 8f4f 	dsb	sy
 8009ae0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009ae4:	f002 fbfa 	bl	800c2dc <vPortExitCritical>
				return pdPASS;
 8009ae8:	2301      	movs	r3, #1
 8009aea:	e098      	b.n	8009c1e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d112      	bne.n	8009b18 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d00b      	beq.n	8009b10 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009afc:	f383 8811 	msr	BASEPRI, r3
 8009b00:	f3bf 8f6f 	isb	sy
 8009b04:	f3bf 8f4f 	dsb	sy
 8009b08:	617b      	str	r3, [r7, #20]
}
 8009b0a:	bf00      	nop
 8009b0c:	bf00      	nop
 8009b0e:	e7fd      	b.n	8009b0c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009b10:	f002 fbe4 	bl	800c2dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009b14:	2300      	movs	r3, #0
 8009b16:	e082      	b.n	8009c1e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009b18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d106      	bne.n	8009b2c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009b1e:	f107 030c 	add.w	r3, r7, #12
 8009b22:	4618      	mov	r0, r3
 8009b24:	f001 f986 	bl	800ae34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009b28:	2301      	movs	r3, #1
 8009b2a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009b2c:	f002 fbd6 	bl	800c2dc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009b30:	f000 fea0 	bl	800a874 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009b34:	f002 fba0 	bl	800c278 <vPortEnterCritical>
 8009b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b3a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009b3e:	b25b      	sxtb	r3, r3
 8009b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b44:	d103      	bne.n	8009b4e <xQueueSemaphoreTake+0x142>
 8009b46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b48:	2200      	movs	r2, #0
 8009b4a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b50:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009b54:	b25b      	sxtb	r3, r3
 8009b56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b5a:	d103      	bne.n	8009b64 <xQueueSemaphoreTake+0x158>
 8009b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b5e:	2200      	movs	r2, #0
 8009b60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009b64:	f002 fbba 	bl	800c2dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009b68:	463a      	mov	r2, r7
 8009b6a:	f107 030c 	add.w	r3, r7, #12
 8009b6e:	4611      	mov	r1, r2
 8009b70:	4618      	mov	r0, r3
 8009b72:	f001 f975 	bl	800ae60 <xTaskCheckForTimeOut>
 8009b76:	4603      	mov	r3, r0
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d132      	bne.n	8009be2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b7c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009b7e:	f000 fa33 	bl	8009fe8 <prvIsQueueEmpty>
 8009b82:	4603      	mov	r3, r0
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d026      	beq.n	8009bd6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d109      	bne.n	8009ba4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8009b90:	f002 fb72 	bl	800c278 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b96:	689b      	ldr	r3, [r3, #8]
 8009b98:	4618      	mov	r0, r3
 8009b9a:	f001 fb03 	bl	800b1a4 <xTaskPriorityInherit>
 8009b9e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8009ba0:	f002 fb9c 	bl	800c2dc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ba6:	3324      	adds	r3, #36	@ 0x24
 8009ba8:	683a      	ldr	r2, [r7, #0]
 8009baa:	4611      	mov	r1, r2
 8009bac:	4618      	mov	r0, r3
 8009bae:	f001 f887 	bl	800acc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009bb2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009bb4:	f000 f9c6 	bl	8009f44 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009bb8:	f000 fe6a 	bl	800a890 <xTaskResumeAll>
 8009bbc:	4603      	mov	r3, r0
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	f47f af67 	bne.w	8009a92 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009bc4:	4b18      	ldr	r3, [pc, #96]	@ (8009c28 <xQueueSemaphoreTake+0x21c>)
 8009bc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009bca:	601a      	str	r2, [r3, #0]
 8009bcc:	f3bf 8f4f 	dsb	sy
 8009bd0:	f3bf 8f6f 	isb	sy
 8009bd4:	e75d      	b.n	8009a92 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009bd6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009bd8:	f000 f9b4 	bl	8009f44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009bdc:	f000 fe58 	bl	800a890 <xTaskResumeAll>
 8009be0:	e757      	b.n	8009a92 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009be2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009be4:	f000 f9ae 	bl	8009f44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009be8:	f000 fe52 	bl	800a890 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009bec:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009bee:	f000 f9fb 	bl	8009fe8 <prvIsQueueEmpty>
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	f43f af4c 	beq.w	8009a92 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d00d      	beq.n	8009c1c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8009c00:	f002 fb3a 	bl	800c278 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009c04:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009c06:	f000 f8f5 	bl	8009df4 <prvGetDisinheritPriorityAfterTimeout>
 8009c0a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c0e:	689b      	ldr	r3, [r3, #8]
 8009c10:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009c12:	4618      	mov	r0, r3
 8009c14:	f001 fba6 	bl	800b364 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009c18:	f002 fb60 	bl	800c2dc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009c1c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3738      	adds	r7, #56	@ 0x38
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}
 8009c26:	bf00      	nop
 8009c28:	e000ed04 	.word	0xe000ed04

08009c2c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b08e      	sub	sp, #56	@ 0x38
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	60f8      	str	r0, [r7, #12]
 8009c34:	60b9      	str	r1, [r7, #8]
 8009c36:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d10b      	bne.n	8009c5a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8009c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c46:	f383 8811 	msr	BASEPRI, r3
 8009c4a:	f3bf 8f6f 	isb	sy
 8009c4e:	f3bf 8f4f 	dsb	sy
 8009c52:	623b      	str	r3, [r7, #32]
}
 8009c54:	bf00      	nop
 8009c56:	bf00      	nop
 8009c58:	e7fd      	b.n	8009c56 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d103      	bne.n	8009c68 <xQueueReceiveFromISR+0x3c>
 8009c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d101      	bne.n	8009c6c <xQueueReceiveFromISR+0x40>
 8009c68:	2301      	movs	r3, #1
 8009c6a:	e000      	b.n	8009c6e <xQueueReceiveFromISR+0x42>
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d10b      	bne.n	8009c8a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8009c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c76:	f383 8811 	msr	BASEPRI, r3
 8009c7a:	f3bf 8f6f 	isb	sy
 8009c7e:	f3bf 8f4f 	dsb	sy
 8009c82:	61fb      	str	r3, [r7, #28]
}
 8009c84:	bf00      	nop
 8009c86:	bf00      	nop
 8009c88:	e7fd      	b.n	8009c86 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009c8a:	f002 fbd5 	bl	800c438 <vPortValidateInterruptPriority>
	__asm volatile
 8009c8e:	f3ef 8211 	mrs	r2, BASEPRI
 8009c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c96:	f383 8811 	msr	BASEPRI, r3
 8009c9a:	f3bf 8f6f 	isb	sy
 8009c9e:	f3bf 8f4f 	dsb	sy
 8009ca2:	61ba      	str	r2, [r7, #24]
 8009ca4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009ca6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009ca8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cae:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d02f      	beq.n	8009d16 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cb8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009cbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009cc0:	68b9      	ldr	r1, [r7, #8]
 8009cc2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009cc4:	f000 f918 	bl	8009ef8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cca:	1e5a      	subs	r2, r3, #1
 8009ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cce:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009cd0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cd8:	d112      	bne.n	8009d00 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cdc:	691b      	ldr	r3, [r3, #16]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d016      	beq.n	8009d10 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ce4:	3310      	adds	r3, #16
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	f001 f83c 	bl	800ad64 <xTaskRemoveFromEventList>
 8009cec:	4603      	mov	r3, r0
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d00e      	beq.n	8009d10 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d00b      	beq.n	8009d10 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2201      	movs	r2, #1
 8009cfc:	601a      	str	r2, [r3, #0]
 8009cfe:	e007      	b.n	8009d10 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009d00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d04:	3301      	adds	r3, #1
 8009d06:	b2db      	uxtb	r3, r3
 8009d08:	b25a      	sxtb	r2, r3
 8009d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8009d10:	2301      	movs	r3, #1
 8009d12:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d14:	e001      	b.n	8009d1a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8009d16:	2300      	movs	r3, #0
 8009d18:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d1c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009d1e:	693b      	ldr	r3, [r7, #16]
 8009d20:	f383 8811 	msr	BASEPRI, r3
}
 8009d24:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009d26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009d28:	4618      	mov	r0, r3
 8009d2a:	3738      	adds	r7, #56	@ 0x38
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	bd80      	pop	{r7, pc}

08009d30 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b084      	sub	sp, #16
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d10b      	bne.n	8009d56 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 8009d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d42:	f383 8811 	msr	BASEPRI, r3
 8009d46:	f3bf 8f6f 	isb	sy
 8009d4a:	f3bf 8f4f 	dsb	sy
 8009d4e:	60bb      	str	r3, [r7, #8]
}
 8009d50:	bf00      	nop
 8009d52:	bf00      	nop
 8009d54:	e7fd      	b.n	8009d52 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8009d56:	f002 fa8f 	bl	800c278 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d5e:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8009d60:	f002 fabc 	bl	800c2dc <vPortExitCritical>

	return uxReturn;
 8009d64:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8009d66:	4618      	mov	r0, r3
 8009d68:	3710      	adds	r7, #16
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}

08009d6e <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8009d6e:	b480      	push	{r7}
 8009d70:	b087      	sub	sp, #28
 8009d72:	af00      	add	r7, sp, #0
 8009d74:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8009d7a:	697b      	ldr	r3, [r7, #20]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d10b      	bne.n	8009d98 <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 8009d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d84:	f383 8811 	msr	BASEPRI, r3
 8009d88:	f3bf 8f6f 	isb	sy
 8009d8c:	f3bf 8f4f 	dsb	sy
 8009d90:	60fb      	str	r3, [r7, #12]
}
 8009d92:	bf00      	nop
 8009d94:	bf00      	nop
 8009d96:	e7fd      	b.n	8009d94 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8009d98:	697b      	ldr	r3, [r7, #20]
 8009d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d9c:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8009d9e:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8009da0:	4618      	mov	r0, r3
 8009da2:	371c      	adds	r7, #28
 8009da4:	46bd      	mov	sp, r7
 8009da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009daa:	4770      	bx	lr

08009dac <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b084      	sub	sp, #16
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d10b      	bne.n	8009dd6 <vQueueDelete+0x2a>
	__asm volatile
 8009dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dc2:	f383 8811 	msr	BASEPRI, r3
 8009dc6:	f3bf 8f6f 	isb	sy
 8009dca:	f3bf 8f4f 	dsb	sy
 8009dce:	60bb      	str	r3, [r7, #8]
}
 8009dd0:	bf00      	nop
 8009dd2:	bf00      	nop
 8009dd4:	e7fd      	b.n	8009dd2 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8009dd6:	68f8      	ldr	r0, [r7, #12]
 8009dd8:	f000 f95e 	bl	800a098 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d102      	bne.n	8009dec <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8009de6:	68f8      	ldr	r0, [r7, #12]
 8009de8:	f002 fc36 	bl	800c658 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8009dec:	bf00      	nop
 8009dee:	3710      	adds	r7, #16
 8009df0:	46bd      	mov	sp, r7
 8009df2:	bd80      	pop	{r7, pc}

08009df4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009df4:	b480      	push	{r7}
 8009df6:	b085      	sub	sp, #20
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d006      	beq.n	8009e12 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8009e0e:	60fb      	str	r3, [r7, #12]
 8009e10:	e001      	b.n	8009e16 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009e12:	2300      	movs	r3, #0
 8009e14:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009e16:	68fb      	ldr	r3, [r7, #12]
	}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	3714      	adds	r7, #20
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e22:	4770      	bx	lr

08009e24 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009e24:	b580      	push	{r7, lr}
 8009e26:	b086      	sub	sp, #24
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	60f8      	str	r0, [r7, #12]
 8009e2c:	60b9      	str	r1, [r7, #8]
 8009e2e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009e30:	2300      	movs	r3, #0
 8009e32:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e38:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d10d      	bne.n	8009e5e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d14d      	bne.n	8009ee6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	689b      	ldr	r3, [r3, #8]
 8009e4e:	4618      	mov	r0, r3
 8009e50:	f001 fa14 	bl	800b27c <xTaskPriorityDisinherit>
 8009e54:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	2200      	movs	r2, #0
 8009e5a:	609a      	str	r2, [r3, #8]
 8009e5c:	e043      	b.n	8009ee6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d119      	bne.n	8009e98 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	6858      	ldr	r0, [r3, #4]
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e6c:	461a      	mov	r2, r3
 8009e6e:	68b9      	ldr	r1, [r7, #8]
 8009e70:	f009 ff2a 	bl	8013cc8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	685a      	ldr	r2, [r3, #4]
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e7c:	441a      	add	r2, r3
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	685a      	ldr	r2, [r3, #4]
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	689b      	ldr	r3, [r3, #8]
 8009e8a:	429a      	cmp	r2, r3
 8009e8c:	d32b      	bcc.n	8009ee6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	681a      	ldr	r2, [r3, #0]
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	605a      	str	r2, [r3, #4]
 8009e96:	e026      	b.n	8009ee6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	68d8      	ldr	r0, [r3, #12]
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ea0:	461a      	mov	r2, r3
 8009ea2:	68b9      	ldr	r1, [r7, #8]
 8009ea4:	f009 ff10 	bl	8013cc8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	68da      	ldr	r2, [r3, #12]
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009eb0:	425b      	negs	r3, r3
 8009eb2:	441a      	add	r2, r3
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	68da      	ldr	r2, [r3, #12]
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	429a      	cmp	r2, r3
 8009ec2:	d207      	bcs.n	8009ed4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	689a      	ldr	r2, [r3, #8]
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ecc:	425b      	negs	r3, r3
 8009ece:	441a      	add	r2, r3
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2b02      	cmp	r3, #2
 8009ed8:	d105      	bne.n	8009ee6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d002      	beq.n	8009ee6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009ee0:	693b      	ldr	r3, [r7, #16]
 8009ee2:	3b01      	subs	r3, #1
 8009ee4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	1c5a      	adds	r2, r3, #1
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009eee:	697b      	ldr	r3, [r7, #20]
}
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	3718      	adds	r7, #24
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	bd80      	pop	{r7, pc}

08009ef8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b082      	sub	sp, #8
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
 8009f00:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d018      	beq.n	8009f3c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	68da      	ldr	r2, [r3, #12]
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f12:	441a      	add	r2, r3
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	68da      	ldr	r2, [r3, #12]
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	689b      	ldr	r3, [r3, #8]
 8009f20:	429a      	cmp	r2, r3
 8009f22:	d303      	bcc.n	8009f2c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681a      	ldr	r2, [r3, #0]
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	68d9      	ldr	r1, [r3, #12]
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f34:	461a      	mov	r2, r3
 8009f36:	6838      	ldr	r0, [r7, #0]
 8009f38:	f009 fec6 	bl	8013cc8 <memcpy>
	}
}
 8009f3c:	bf00      	nop
 8009f3e:	3708      	adds	r7, #8
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bd80      	pop	{r7, pc}

08009f44 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b084      	sub	sp, #16
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009f4c:	f002 f994 	bl	800c278 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009f56:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009f58:	e011      	b.n	8009f7e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d012      	beq.n	8009f88 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	3324      	adds	r3, #36	@ 0x24
 8009f66:	4618      	mov	r0, r3
 8009f68:	f000 fefc 	bl	800ad64 <xTaskRemoveFromEventList>
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d001      	beq.n	8009f76 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009f72:	f000 ffd9 	bl	800af28 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009f76:	7bfb      	ldrb	r3, [r7, #15]
 8009f78:	3b01      	subs	r3, #1
 8009f7a:	b2db      	uxtb	r3, r3
 8009f7c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009f7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	dce9      	bgt.n	8009f5a <prvUnlockQueue+0x16>
 8009f86:	e000      	b.n	8009f8a <prvUnlockQueue+0x46>
					break;
 8009f88:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	22ff      	movs	r2, #255	@ 0xff
 8009f8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009f92:	f002 f9a3 	bl	800c2dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009f96:	f002 f96f 	bl	800c278 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009fa0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009fa2:	e011      	b.n	8009fc8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	691b      	ldr	r3, [r3, #16]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d012      	beq.n	8009fd2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	3310      	adds	r3, #16
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	f000 fed7 	bl	800ad64 <xTaskRemoveFromEventList>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d001      	beq.n	8009fc0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009fbc:	f000 ffb4 	bl	800af28 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009fc0:	7bbb      	ldrb	r3, [r7, #14]
 8009fc2:	3b01      	subs	r3, #1
 8009fc4:	b2db      	uxtb	r3, r3
 8009fc6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009fc8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	dce9      	bgt.n	8009fa4 <prvUnlockQueue+0x60>
 8009fd0:	e000      	b.n	8009fd4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009fd2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	22ff      	movs	r2, #255	@ 0xff
 8009fd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009fdc:	f002 f97e 	bl	800c2dc <vPortExitCritical>
}
 8009fe0:	bf00      	nop
 8009fe2:	3710      	adds	r7, #16
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	bd80      	pop	{r7, pc}

08009fe8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b084      	sub	sp, #16
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009ff0:	f002 f942 	bl	800c278 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d102      	bne.n	800a002 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009ffc:	2301      	movs	r3, #1
 8009ffe:	60fb      	str	r3, [r7, #12]
 800a000:	e001      	b.n	800a006 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a002:	2300      	movs	r3, #0
 800a004:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a006:	f002 f969 	bl	800c2dc <vPortExitCritical>

	return xReturn;
 800a00a:	68fb      	ldr	r3, [r7, #12]
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3710      	adds	r7, #16
 800a010:	46bd      	mov	sp, r7
 800a012:	bd80      	pop	{r7, pc}

0800a014 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b084      	sub	sp, #16
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a01c:	f002 f92c 	bl	800c278 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a028:	429a      	cmp	r2, r3
 800a02a:	d102      	bne.n	800a032 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a02c:	2301      	movs	r3, #1
 800a02e:	60fb      	str	r3, [r7, #12]
 800a030:	e001      	b.n	800a036 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a032:	2300      	movs	r3, #0
 800a034:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a036:	f002 f951 	bl	800c2dc <vPortExitCritical>

	return xReturn;
 800a03a:	68fb      	ldr	r3, [r7, #12]
}
 800a03c:	4618      	mov	r0, r3
 800a03e:	3710      	adds	r7, #16
 800a040:	46bd      	mov	sp, r7
 800a042:	bd80      	pop	{r7, pc}

0800a044 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a044:	b480      	push	{r7}
 800a046:	b085      	sub	sp, #20
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
 800a04c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a04e:	2300      	movs	r3, #0
 800a050:	60fb      	str	r3, [r7, #12]
 800a052:	e014      	b.n	800a07e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a054:	4a0f      	ldr	r2, [pc, #60]	@ (800a094 <vQueueAddToRegistry+0x50>)
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d10b      	bne.n	800a078 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a060:	490c      	ldr	r1, [pc, #48]	@ (800a094 <vQueueAddToRegistry+0x50>)
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	683a      	ldr	r2, [r7, #0]
 800a066:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a06a:	4a0a      	ldr	r2, [pc, #40]	@ (800a094 <vQueueAddToRegistry+0x50>)
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	00db      	lsls	r3, r3, #3
 800a070:	4413      	add	r3, r2
 800a072:	687a      	ldr	r2, [r7, #4]
 800a074:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a076:	e006      	b.n	800a086 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	3301      	adds	r3, #1
 800a07c:	60fb      	str	r3, [r7, #12]
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	2b07      	cmp	r3, #7
 800a082:	d9e7      	bls.n	800a054 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a084:	bf00      	nop
 800a086:	bf00      	nop
 800a088:	3714      	adds	r7, #20
 800a08a:	46bd      	mov	sp, r7
 800a08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a090:	4770      	bx	lr
 800a092:	bf00      	nop
 800a094:	20000e38 	.word	0x20000e38

0800a098 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a098:	b480      	push	{r7}
 800a09a:	b085      	sub	sp, #20
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	60fb      	str	r3, [r7, #12]
 800a0a4:	e016      	b.n	800a0d4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a0a6:	4a10      	ldr	r2, [pc, #64]	@ (800a0e8 <vQueueUnregisterQueue+0x50>)
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	00db      	lsls	r3, r3, #3
 800a0ac:	4413      	add	r3, r2
 800a0ae:	685b      	ldr	r3, [r3, #4]
 800a0b0:	687a      	ldr	r2, [r7, #4]
 800a0b2:	429a      	cmp	r2, r3
 800a0b4:	d10b      	bne.n	800a0ce <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a0b6:	4a0c      	ldr	r2, [pc, #48]	@ (800a0e8 <vQueueUnregisterQueue+0x50>)
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	2100      	movs	r1, #0
 800a0bc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a0c0:	4a09      	ldr	r2, [pc, #36]	@ (800a0e8 <vQueueUnregisterQueue+0x50>)
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	00db      	lsls	r3, r3, #3
 800a0c6:	4413      	add	r3, r2
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	605a      	str	r2, [r3, #4]
				break;
 800a0cc:	e006      	b.n	800a0dc <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	3301      	adds	r3, #1
 800a0d2:	60fb      	str	r3, [r7, #12]
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	2b07      	cmp	r3, #7
 800a0d8:	d9e5      	bls.n	800a0a6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a0da:	bf00      	nop
 800a0dc:	bf00      	nop
 800a0de:	3714      	adds	r7, #20
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e6:	4770      	bx	lr
 800a0e8:	20000e38 	.word	0x20000e38

0800a0ec <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b086      	sub	sp, #24
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	60f8      	str	r0, [r7, #12]
 800a0f4:	60b9      	str	r1, [r7, #8]
 800a0f6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a0fc:	f002 f8bc 	bl	800c278 <vPortEnterCritical>
 800a100:	697b      	ldr	r3, [r7, #20]
 800a102:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a106:	b25b      	sxtb	r3, r3
 800a108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a10c:	d103      	bne.n	800a116 <vQueueWaitForMessageRestricted+0x2a>
 800a10e:	697b      	ldr	r3, [r7, #20]
 800a110:	2200      	movs	r2, #0
 800a112:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a116:	697b      	ldr	r3, [r7, #20]
 800a118:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a11c:	b25b      	sxtb	r3, r3
 800a11e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a122:	d103      	bne.n	800a12c <vQueueWaitForMessageRestricted+0x40>
 800a124:	697b      	ldr	r3, [r7, #20]
 800a126:	2200      	movs	r2, #0
 800a128:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a12c:	f002 f8d6 	bl	800c2dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a130:	697b      	ldr	r3, [r7, #20]
 800a132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a134:	2b00      	cmp	r3, #0
 800a136:	d106      	bne.n	800a146 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a138:	697b      	ldr	r3, [r7, #20]
 800a13a:	3324      	adds	r3, #36	@ 0x24
 800a13c:	687a      	ldr	r2, [r7, #4]
 800a13e:	68b9      	ldr	r1, [r7, #8]
 800a140:	4618      	mov	r0, r3
 800a142:	f000 fde3 	bl	800ad0c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a146:	6978      	ldr	r0, [r7, #20]
 800a148:	f7ff fefc 	bl	8009f44 <prvUnlockQueue>
	}
 800a14c:	bf00      	nop
 800a14e:	3718      	adds	r7, #24
 800a150:	46bd      	mov	sp, r7
 800a152:	bd80      	pop	{r7, pc}

0800a154 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a154:	b580      	push	{r7, lr}
 800a156:	b08e      	sub	sp, #56	@ 0x38
 800a158:	af04      	add	r7, sp, #16
 800a15a:	60f8      	str	r0, [r7, #12]
 800a15c:	60b9      	str	r1, [r7, #8]
 800a15e:	607a      	str	r2, [r7, #4]
 800a160:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a164:	2b00      	cmp	r3, #0
 800a166:	d10b      	bne.n	800a180 <xTaskCreateStatic+0x2c>
	__asm volatile
 800a168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a16c:	f383 8811 	msr	BASEPRI, r3
 800a170:	f3bf 8f6f 	isb	sy
 800a174:	f3bf 8f4f 	dsb	sy
 800a178:	623b      	str	r3, [r7, #32]
}
 800a17a:	bf00      	nop
 800a17c:	bf00      	nop
 800a17e:	e7fd      	b.n	800a17c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a182:	2b00      	cmp	r3, #0
 800a184:	d10b      	bne.n	800a19e <xTaskCreateStatic+0x4a>
	__asm volatile
 800a186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a18a:	f383 8811 	msr	BASEPRI, r3
 800a18e:	f3bf 8f6f 	isb	sy
 800a192:	f3bf 8f4f 	dsb	sy
 800a196:	61fb      	str	r3, [r7, #28]
}
 800a198:	bf00      	nop
 800a19a:	bf00      	nop
 800a19c:	e7fd      	b.n	800a19a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a19e:	23ac      	movs	r3, #172	@ 0xac
 800a1a0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a1a2:	693b      	ldr	r3, [r7, #16]
 800a1a4:	2bac      	cmp	r3, #172	@ 0xac
 800a1a6:	d00b      	beq.n	800a1c0 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a1a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1ac:	f383 8811 	msr	BASEPRI, r3
 800a1b0:	f3bf 8f6f 	isb	sy
 800a1b4:	f3bf 8f4f 	dsb	sy
 800a1b8:	61bb      	str	r3, [r7, #24]
}
 800a1ba:	bf00      	nop
 800a1bc:	bf00      	nop
 800a1be:	e7fd      	b.n	800a1bc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a1c0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a1c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d01e      	beq.n	800a206 <xTaskCreateStatic+0xb2>
 800a1c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d01b      	beq.n	800a206 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a1ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1d0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a1d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a1d6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1da:	2202      	movs	r2, #2
 800a1dc:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	9303      	str	r3, [sp, #12]
 800a1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1e6:	9302      	str	r3, [sp, #8]
 800a1e8:	f107 0314 	add.w	r3, r7, #20
 800a1ec:	9301      	str	r3, [sp, #4]
 800a1ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1f0:	9300      	str	r3, [sp, #0]
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	687a      	ldr	r2, [r7, #4]
 800a1f6:	68b9      	ldr	r1, [r7, #8]
 800a1f8:	68f8      	ldr	r0, [r7, #12]
 800a1fa:	f000 f851 	bl	800a2a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a1fe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a200:	f000 f8f8 	bl	800a3f4 <prvAddNewTaskToReadyList>
 800a204:	e001      	b.n	800a20a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a206:	2300      	movs	r3, #0
 800a208:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a20a:	697b      	ldr	r3, [r7, #20]
	}
 800a20c:	4618      	mov	r0, r3
 800a20e:	3728      	adds	r7, #40	@ 0x28
 800a210:	46bd      	mov	sp, r7
 800a212:	bd80      	pop	{r7, pc}

0800a214 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a214:	b580      	push	{r7, lr}
 800a216:	b08c      	sub	sp, #48	@ 0x30
 800a218:	af04      	add	r7, sp, #16
 800a21a:	60f8      	str	r0, [r7, #12]
 800a21c:	60b9      	str	r1, [r7, #8]
 800a21e:	603b      	str	r3, [r7, #0]
 800a220:	4613      	mov	r3, r2
 800a222:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a224:	88fb      	ldrh	r3, [r7, #6]
 800a226:	009b      	lsls	r3, r3, #2
 800a228:	4618      	mov	r0, r3
 800a22a:	f002 f947 	bl	800c4bc <pvPortMalloc>
 800a22e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a230:	697b      	ldr	r3, [r7, #20]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d00e      	beq.n	800a254 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a236:	20ac      	movs	r0, #172	@ 0xac
 800a238:	f002 f940 	bl	800c4bc <pvPortMalloc>
 800a23c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a23e:	69fb      	ldr	r3, [r7, #28]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d003      	beq.n	800a24c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a244:	69fb      	ldr	r3, [r7, #28]
 800a246:	697a      	ldr	r2, [r7, #20]
 800a248:	631a      	str	r2, [r3, #48]	@ 0x30
 800a24a:	e005      	b.n	800a258 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a24c:	6978      	ldr	r0, [r7, #20]
 800a24e:	f002 fa03 	bl	800c658 <vPortFree>
 800a252:	e001      	b.n	800a258 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a254:	2300      	movs	r3, #0
 800a256:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a258:	69fb      	ldr	r3, [r7, #28]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d017      	beq.n	800a28e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a25e:	69fb      	ldr	r3, [r7, #28]
 800a260:	2200      	movs	r2, #0
 800a262:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a266:	88fa      	ldrh	r2, [r7, #6]
 800a268:	2300      	movs	r3, #0
 800a26a:	9303      	str	r3, [sp, #12]
 800a26c:	69fb      	ldr	r3, [r7, #28]
 800a26e:	9302      	str	r3, [sp, #8]
 800a270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a272:	9301      	str	r3, [sp, #4]
 800a274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a276:	9300      	str	r3, [sp, #0]
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	68b9      	ldr	r1, [r7, #8]
 800a27c:	68f8      	ldr	r0, [r7, #12]
 800a27e:	f000 f80f 	bl	800a2a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a282:	69f8      	ldr	r0, [r7, #28]
 800a284:	f000 f8b6 	bl	800a3f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a288:	2301      	movs	r3, #1
 800a28a:	61bb      	str	r3, [r7, #24]
 800a28c:	e002      	b.n	800a294 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a28e:	f04f 33ff 	mov.w	r3, #4294967295
 800a292:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a294:	69bb      	ldr	r3, [r7, #24]
	}
 800a296:	4618      	mov	r0, r3
 800a298:	3720      	adds	r7, #32
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bd80      	pop	{r7, pc}
	...

0800a2a0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b088      	sub	sp, #32
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	60f8      	str	r0, [r7, #12]
 800a2a8:	60b9      	str	r1, [r7, #8]
 800a2aa:	607a      	str	r2, [r7, #4]
 800a2ac:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a2ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2b0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	009b      	lsls	r3, r3, #2
 800a2b6:	461a      	mov	r2, r3
 800a2b8:	21a5      	movs	r1, #165	@ 0xa5
 800a2ba:	f009 fc71 	bl	8013ba0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a2be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a2c8:	3b01      	subs	r3, #1
 800a2ca:	009b      	lsls	r3, r3, #2
 800a2cc:	4413      	add	r3, r2
 800a2ce:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a2d0:	69bb      	ldr	r3, [r7, #24]
 800a2d2:	f023 0307 	bic.w	r3, r3, #7
 800a2d6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a2d8:	69bb      	ldr	r3, [r7, #24]
 800a2da:	f003 0307 	and.w	r3, r3, #7
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d00b      	beq.n	800a2fa <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a2e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2e6:	f383 8811 	msr	BASEPRI, r3
 800a2ea:	f3bf 8f6f 	isb	sy
 800a2ee:	f3bf 8f4f 	dsb	sy
 800a2f2:	617b      	str	r3, [r7, #20]
}
 800a2f4:	bf00      	nop
 800a2f6:	bf00      	nop
 800a2f8:	e7fd      	b.n	800a2f6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a2fa:	68bb      	ldr	r3, [r7, #8]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d01f      	beq.n	800a340 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a300:	2300      	movs	r3, #0
 800a302:	61fb      	str	r3, [r7, #28]
 800a304:	e012      	b.n	800a32c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a306:	68ba      	ldr	r2, [r7, #8]
 800a308:	69fb      	ldr	r3, [r7, #28]
 800a30a:	4413      	add	r3, r2
 800a30c:	7819      	ldrb	r1, [r3, #0]
 800a30e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a310:	69fb      	ldr	r3, [r7, #28]
 800a312:	4413      	add	r3, r2
 800a314:	3334      	adds	r3, #52	@ 0x34
 800a316:	460a      	mov	r2, r1
 800a318:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a31a:	68ba      	ldr	r2, [r7, #8]
 800a31c:	69fb      	ldr	r3, [r7, #28]
 800a31e:	4413      	add	r3, r2
 800a320:	781b      	ldrb	r3, [r3, #0]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d006      	beq.n	800a334 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a326:	69fb      	ldr	r3, [r7, #28]
 800a328:	3301      	adds	r3, #1
 800a32a:	61fb      	str	r3, [r7, #28]
 800a32c:	69fb      	ldr	r3, [r7, #28]
 800a32e:	2b0f      	cmp	r3, #15
 800a330:	d9e9      	bls.n	800a306 <prvInitialiseNewTask+0x66>
 800a332:	e000      	b.n	800a336 <prvInitialiseNewTask+0x96>
			{
				break;
 800a334:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a338:	2200      	movs	r2, #0
 800a33a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a33e:	e003      	b.n	800a348 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a342:	2200      	movs	r2, #0
 800a344:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a34a:	2b37      	cmp	r3, #55	@ 0x37
 800a34c:	d901      	bls.n	800a352 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a34e:	2337      	movs	r3, #55	@ 0x37
 800a350:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a354:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a356:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a35a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a35c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a35e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a360:	2200      	movs	r2, #0
 800a362:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a366:	3304      	adds	r3, #4
 800a368:	4618      	mov	r0, r3
 800a36a:	f7fe fdf5 	bl	8008f58 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a36e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a370:	3318      	adds	r3, #24
 800a372:	4618      	mov	r0, r3
 800a374:	f7fe fdf0 	bl	8008f58 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a37a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a37c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a37e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a380:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a386:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a38a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a38c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800a38e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a390:	2200      	movs	r2, #0
 800a392:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a396:	2200      	movs	r2, #0
 800a398:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a39c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a39e:	2200      	movs	r2, #0
 800a3a0:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a3a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3a6:	3358      	adds	r3, #88	@ 0x58
 800a3a8:	224c      	movs	r2, #76	@ 0x4c
 800a3aa:	2100      	movs	r1, #0
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	f009 fbf7 	bl	8013ba0 <memset>
 800a3b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3b4:	4a0c      	ldr	r2, [pc, #48]	@ (800a3e8 <prvInitialiseNewTask+0x148>)
 800a3b6:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a3b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ba:	4a0c      	ldr	r2, [pc, #48]	@ (800a3ec <prvInitialiseNewTask+0x14c>)
 800a3bc:	661a      	str	r2, [r3, #96]	@ 0x60
 800a3be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3c0:	4a0b      	ldr	r2, [pc, #44]	@ (800a3f0 <prvInitialiseNewTask+0x150>)
 800a3c2:	665a      	str	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a3c4:	683a      	ldr	r2, [r7, #0]
 800a3c6:	68f9      	ldr	r1, [r7, #12]
 800a3c8:	69b8      	ldr	r0, [r7, #24]
 800a3ca:	f001 fe25 	bl	800c018 <pxPortInitialiseStack>
 800a3ce:	4602      	mov	r2, r0
 800a3d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3d2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a3d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d002      	beq.n	800a3e0 <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a3da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a3de:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a3e0:	bf00      	nop
 800a3e2:	3720      	adds	r7, #32
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	bd80      	pop	{r7, pc}
 800a3e8:	20002600 	.word	0x20002600
 800a3ec:	20002668 	.word	0x20002668
 800a3f0:	200026d0 	.word	0x200026d0

0800a3f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a3f4:	b5b0      	push	{r4, r5, r7, lr}
 800a3f6:	b084      	sub	sp, #16
 800a3f8:	af02      	add	r7, sp, #8
 800a3fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a3fc:	f001 ff3c 	bl	800c278 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a400:	4b3c      	ldr	r3, [pc, #240]	@ (800a4f4 <prvAddNewTaskToReadyList+0x100>)
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	3301      	adds	r3, #1
 800a406:	4a3b      	ldr	r2, [pc, #236]	@ (800a4f4 <prvAddNewTaskToReadyList+0x100>)
 800a408:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a40a:	4b3b      	ldr	r3, [pc, #236]	@ (800a4f8 <prvAddNewTaskToReadyList+0x104>)
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d109      	bne.n	800a426 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a412:	4a39      	ldr	r2, [pc, #228]	@ (800a4f8 <prvAddNewTaskToReadyList+0x104>)
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a418:	4b36      	ldr	r3, [pc, #216]	@ (800a4f4 <prvAddNewTaskToReadyList+0x100>)
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	2b01      	cmp	r3, #1
 800a41e:	d110      	bne.n	800a442 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a420:	f000 fda6 	bl	800af70 <prvInitialiseTaskLists>
 800a424:	e00d      	b.n	800a442 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a426:	4b35      	ldr	r3, [pc, #212]	@ (800a4fc <prvAddNewTaskToReadyList+0x108>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d109      	bne.n	800a442 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a42e:	4b32      	ldr	r3, [pc, #200]	@ (800a4f8 <prvAddNewTaskToReadyList+0x104>)
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a438:	429a      	cmp	r2, r3
 800a43a:	d802      	bhi.n	800a442 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a43c:	4a2e      	ldr	r2, [pc, #184]	@ (800a4f8 <prvAddNewTaskToReadyList+0x104>)
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a442:	4b2f      	ldr	r3, [pc, #188]	@ (800a500 <prvAddNewTaskToReadyList+0x10c>)
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	3301      	adds	r3, #1
 800a448:	4a2d      	ldr	r2, [pc, #180]	@ (800a500 <prvAddNewTaskToReadyList+0x10c>)
 800a44a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a44c:	4b2c      	ldr	r3, [pc, #176]	@ (800a500 <prvAddNewTaskToReadyList+0x10c>)
 800a44e:	681a      	ldr	r2, [r3, #0]
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d016      	beq.n	800a488 <prvAddNewTaskToReadyList+0x94>
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	4618      	mov	r0, r3
 800a45e:	f003 fb7d 	bl	800db5c <SEGGER_SYSVIEW_OnTaskCreate>
 800a462:	6878      	ldr	r0, [r7, #4]
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a472:	461d      	mov	r5, r3
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	461c      	mov	r4, r3
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a47e:	1ae3      	subs	r3, r4, r3
 800a480:	9300      	str	r3, [sp, #0]
 800a482:	462b      	mov	r3, r5
 800a484:	f003 fe5c 	bl	800e140 <SYSVIEW_AddTask>

		prvAddTaskToReadyList( pxNewTCB );
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	4618      	mov	r0, r3
 800a48c:	f003 fbea 	bl	800dc64 <SEGGER_SYSVIEW_OnTaskStartReady>
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a494:	4b1b      	ldr	r3, [pc, #108]	@ (800a504 <prvAddNewTaskToReadyList+0x110>)
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	429a      	cmp	r2, r3
 800a49a:	d903      	bls.n	800a4a4 <prvAddNewTaskToReadyList+0xb0>
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4a0:	4a18      	ldr	r2, [pc, #96]	@ (800a504 <prvAddNewTaskToReadyList+0x110>)
 800a4a2:	6013      	str	r3, [r2, #0]
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4a8:	4613      	mov	r3, r2
 800a4aa:	009b      	lsls	r3, r3, #2
 800a4ac:	4413      	add	r3, r2
 800a4ae:	009b      	lsls	r3, r3, #2
 800a4b0:	4a15      	ldr	r2, [pc, #84]	@ (800a508 <prvAddNewTaskToReadyList+0x114>)
 800a4b2:	441a      	add	r2, r3
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	3304      	adds	r3, #4
 800a4b8:	4619      	mov	r1, r3
 800a4ba:	4610      	mov	r0, r2
 800a4bc:	f7fe fd59 	bl	8008f72 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a4c0:	f001 ff0c 	bl	800c2dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a4c4:	4b0d      	ldr	r3, [pc, #52]	@ (800a4fc <prvAddNewTaskToReadyList+0x108>)
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d00e      	beq.n	800a4ea <prvAddNewTaskToReadyList+0xf6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a4cc:	4b0a      	ldr	r3, [pc, #40]	@ (800a4f8 <prvAddNewTaskToReadyList+0x104>)
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4d6:	429a      	cmp	r2, r3
 800a4d8:	d207      	bcs.n	800a4ea <prvAddNewTaskToReadyList+0xf6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a4da:	4b0c      	ldr	r3, [pc, #48]	@ (800a50c <prvAddNewTaskToReadyList+0x118>)
 800a4dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a4e0:	601a      	str	r2, [r3, #0]
 800a4e2:	f3bf 8f4f 	dsb	sy
 800a4e6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a4ea:	bf00      	nop
 800a4ec:	3708      	adds	r7, #8
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	bdb0      	pop	{r4, r5, r7, pc}
 800a4f2:	bf00      	nop
 800a4f4:	2000134c 	.word	0x2000134c
 800a4f8:	20000e78 	.word	0x20000e78
 800a4fc:	20001358 	.word	0x20001358
 800a500:	20001368 	.word	0x20001368
 800a504:	20001354 	.word	0x20001354
 800a508:	20000e7c 	.word	0x20000e7c
 800a50c:	e000ed04 	.word	0xe000ed04

0800a510 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800a510:	b580      	push	{r7, lr}
 800a512:	b084      	sub	sp, #16
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800a518:	f001 feae 	bl	800c278 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d102      	bne.n	800a528 <vTaskDelete+0x18>
 800a522:	4b3a      	ldr	r3, [pc, #232]	@ (800a60c <vTaskDelete+0xfc>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	e000      	b.n	800a52a <vTaskDelete+0x1a>
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	3304      	adds	r3, #4
 800a530:	4618      	mov	r0, r3
 800a532:	f7fe fd7b 	bl	800902c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d004      	beq.n	800a548 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	3318      	adds	r3, #24
 800a542:	4618      	mov	r0, r3
 800a544:	f7fe fd72 	bl	800902c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800a548:	4b31      	ldr	r3, [pc, #196]	@ (800a610 <vTaskDelete+0x100>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	3301      	adds	r3, #1
 800a54e:	4a30      	ldr	r2, [pc, #192]	@ (800a610 <vTaskDelete+0x100>)
 800a550:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800a552:	4b2e      	ldr	r3, [pc, #184]	@ (800a60c <vTaskDelete+0xfc>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	68fa      	ldr	r2, [r7, #12]
 800a558:	429a      	cmp	r2, r3
 800a55a:	d118      	bne.n	800a58e <vTaskDelete+0x7e>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	3304      	adds	r3, #4
 800a560:	4619      	mov	r1, r3
 800a562:	482c      	ldr	r0, [pc, #176]	@ (800a614 <vTaskDelete+0x104>)
 800a564:	f7fe fd05 	bl	8008f72 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800a568:	4b2b      	ldr	r3, [pc, #172]	@ (800a618 <vTaskDelete+0x108>)
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	3301      	adds	r3, #1
 800a56e:	4a2a      	ldr	r2, [pc, #168]	@ (800a618 <vTaskDelete+0x108>)
 800a570:	6013      	str	r3, [r2, #0]

				/* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
				portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
				traceTASK_DELETE( pxTCB );
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	4618      	mov	r0, r3
 800a576:	f003 fbb7 	bl	800dce8 <SEGGER_SYSVIEW_ShrinkId>
 800a57a:	4603      	mov	r3, r0
 800a57c:	4619      	mov	r1, r3
 800a57e:	20c3      	movs	r0, #195	@ 0xc3
 800a580:	f002 ff14 	bl	800d3ac <SEGGER_SYSVIEW_RecordU32>
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	4618      	mov	r0, r3
 800a588:	f003 fe42 	bl	800e210 <SYSVIEW_DeleteTask>
 800a58c:	e016      	b.n	800a5bc <vTaskDelete+0xac>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800a58e:	4b23      	ldr	r3, [pc, #140]	@ (800a61c <vTaskDelete+0x10c>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	3b01      	subs	r3, #1
 800a594:	4a21      	ldr	r2, [pc, #132]	@ (800a61c <vTaskDelete+0x10c>)
 800a596:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	4618      	mov	r0, r3
 800a59c:	f003 fba4 	bl	800dce8 <SEGGER_SYSVIEW_ShrinkId>
 800a5a0:	4603      	mov	r3, r0
 800a5a2:	4619      	mov	r1, r3
 800a5a4:	20c3      	movs	r0, #195	@ 0xc3
 800a5a6:	f002 ff01 	bl	800d3ac <SEGGER_SYSVIEW_RecordU32>
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	f003 fe2f 	bl	800e210 <SYSVIEW_DeleteTask>
				prvDeleteTCB( pxTCB );
 800a5b2:	68f8      	ldr	r0, [r7, #12]
 800a5b4:	f000 fd82 	bl	800b0bc <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800a5b8:	f000 fdb6 	bl	800b128 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800a5bc:	f001 fe8e 	bl	800c2dc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800a5c0:	4b17      	ldr	r3, [pc, #92]	@ (800a620 <vTaskDelete+0x110>)
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d01c      	beq.n	800a602 <vTaskDelete+0xf2>
		{
			if( pxTCB == pxCurrentTCB )
 800a5c8:	4b10      	ldr	r3, [pc, #64]	@ (800a60c <vTaskDelete+0xfc>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	68fa      	ldr	r2, [r7, #12]
 800a5ce:	429a      	cmp	r2, r3
 800a5d0:	d117      	bne.n	800a602 <vTaskDelete+0xf2>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800a5d2:	4b14      	ldr	r3, [pc, #80]	@ (800a624 <vTaskDelete+0x114>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d00b      	beq.n	800a5f2 <vTaskDelete+0xe2>
	__asm volatile
 800a5da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5de:	f383 8811 	msr	BASEPRI, r3
 800a5e2:	f3bf 8f6f 	isb	sy
 800a5e6:	f3bf 8f4f 	dsb	sy
 800a5ea:	60bb      	str	r3, [r7, #8]
}
 800a5ec:	bf00      	nop
 800a5ee:	bf00      	nop
 800a5f0:	e7fd      	b.n	800a5ee <vTaskDelete+0xde>
				portYIELD_WITHIN_API();
 800a5f2:	4b0d      	ldr	r3, [pc, #52]	@ (800a628 <vTaskDelete+0x118>)
 800a5f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5f8:	601a      	str	r2, [r3, #0]
 800a5fa:	f3bf 8f4f 	dsb	sy
 800a5fe:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a602:	bf00      	nop
 800a604:	3710      	adds	r7, #16
 800a606:	46bd      	mov	sp, r7
 800a608:	bd80      	pop	{r7, pc}
 800a60a:	bf00      	nop
 800a60c:	20000e78 	.word	0x20000e78
 800a610:	20001368 	.word	0x20001368
 800a614:	20001320 	.word	0x20001320
 800a618:	20001334 	.word	0x20001334
 800a61c:	2000134c 	.word	0x2000134c
 800a620:	20001358 	.word	0x20001358
 800a624:	20001374 	.word	0x20001374
 800a628:	e000ed04 	.word	0xe000ed04

0800a62c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b084      	sub	sp, #16
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a634:	2300      	movs	r3, #0
 800a636:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d018      	beq.n	800a670 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a63e:	4b14      	ldr	r3, [pc, #80]	@ (800a690 <vTaskDelay+0x64>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d00b      	beq.n	800a65e <vTaskDelay+0x32>
	__asm volatile
 800a646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a64a:	f383 8811 	msr	BASEPRI, r3
 800a64e:	f3bf 8f6f 	isb	sy
 800a652:	f3bf 8f4f 	dsb	sy
 800a656:	60bb      	str	r3, [r7, #8]
}
 800a658:	bf00      	nop
 800a65a:	bf00      	nop
 800a65c:	e7fd      	b.n	800a65a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a65e:	f000 f909 	bl	800a874 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a662:	2100      	movs	r1, #0
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	f001 f929 	bl	800b8bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a66a:	f000 f911 	bl	800a890 <xTaskResumeAll>
 800a66e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	2b00      	cmp	r3, #0
 800a674:	d107      	bne.n	800a686 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a676:	4b07      	ldr	r3, [pc, #28]	@ (800a694 <vTaskDelay+0x68>)
 800a678:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a67c:	601a      	str	r2, [r3, #0]
 800a67e:	f3bf 8f4f 	dsb	sy
 800a682:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a686:	bf00      	nop
 800a688:	3710      	adds	r7, #16
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bd80      	pop	{r7, pc}
 800a68e:	bf00      	nop
 800a690:	20001374 	.word	0x20001374
 800a694:	e000ed04 	.word	0xe000ed04

0800a698 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b088      	sub	sp, #32
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 800a6a4:	69bb      	ldr	r3, [r7, #24]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d10b      	bne.n	800a6c2 <eTaskGetState+0x2a>
	__asm volatile
 800a6aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6ae:	f383 8811 	msr	BASEPRI, r3
 800a6b2:	f3bf 8f6f 	isb	sy
 800a6b6:	f3bf 8f4f 	dsb	sy
 800a6ba:	60bb      	str	r3, [r7, #8]
}
 800a6bc:	bf00      	nop
 800a6be:	bf00      	nop
 800a6c0:	e7fd      	b.n	800a6be <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 800a6c2:	4b24      	ldr	r3, [pc, #144]	@ (800a754 <eTaskGetState+0xbc>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	69ba      	ldr	r2, [r7, #24]
 800a6c8:	429a      	cmp	r2, r3
 800a6ca:	d102      	bne.n	800a6d2 <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	77fb      	strb	r3, [r7, #31]
 800a6d0:	e03a      	b.n	800a748 <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 800a6d2:	f001 fdd1 	bl	800c278 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800a6d6:	69bb      	ldr	r3, [r7, #24]
 800a6d8:	695b      	ldr	r3, [r3, #20]
 800a6da:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 800a6dc:	4b1e      	ldr	r3, [pc, #120]	@ (800a758 <eTaskGetState+0xc0>)
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 800a6e2:	4b1e      	ldr	r3, [pc, #120]	@ (800a75c <eTaskGetState+0xc4>)
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 800a6e8:	f001 fdf8 	bl	800c2dc <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 800a6ec:	697a      	ldr	r2, [r7, #20]
 800a6ee:	693b      	ldr	r3, [r7, #16]
 800a6f0:	429a      	cmp	r2, r3
 800a6f2:	d003      	beq.n	800a6fc <eTaskGetState+0x64>
 800a6f4:	697a      	ldr	r2, [r7, #20]
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	429a      	cmp	r2, r3
 800a6fa:	d102      	bne.n	800a702 <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 800a6fc:	2302      	movs	r3, #2
 800a6fe:	77fb      	strb	r3, [r7, #31]
 800a700:	e022      	b.n	800a748 <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 800a702:	697b      	ldr	r3, [r7, #20]
 800a704:	4a16      	ldr	r2, [pc, #88]	@ (800a760 <eTaskGetState+0xc8>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d112      	bne.n	800a730 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800a70a:	69bb      	ldr	r3, [r7, #24]
 800a70c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d10b      	bne.n	800a72a <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800a712:	69bb      	ldr	r3, [r7, #24]
 800a714:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800a718:	b2db      	uxtb	r3, r3
 800a71a:	2b01      	cmp	r3, #1
 800a71c:	d102      	bne.n	800a724 <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 800a71e:	2302      	movs	r3, #2
 800a720:	77fb      	strb	r3, [r7, #31]
 800a722:	e011      	b.n	800a748 <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 800a724:	2303      	movs	r3, #3
 800a726:	77fb      	strb	r3, [r7, #31]
 800a728:	e00e      	b.n	800a748 <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 800a72a:	2302      	movs	r3, #2
 800a72c:	77fb      	strb	r3, [r7, #31]
 800a72e:	e00b      	b.n	800a748 <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800a730:	697b      	ldr	r3, [r7, #20]
 800a732:	4a0c      	ldr	r2, [pc, #48]	@ (800a764 <eTaskGetState+0xcc>)
 800a734:	4293      	cmp	r3, r2
 800a736:	d002      	beq.n	800a73e <eTaskGetState+0xa6>
 800a738:	697b      	ldr	r3, [r7, #20]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d102      	bne.n	800a744 <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 800a73e:	2304      	movs	r3, #4
 800a740:	77fb      	strb	r3, [r7, #31]
 800a742:	e001      	b.n	800a748 <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 800a744:	2301      	movs	r3, #1
 800a746:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 800a748:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800a74a:	4618      	mov	r0, r3
 800a74c:	3720      	adds	r7, #32
 800a74e:	46bd      	mov	sp, r7
 800a750:	bd80      	pop	{r7, pc}
 800a752:	bf00      	nop
 800a754:	20000e78 	.word	0x20000e78
 800a758:	20001304 	.word	0x20001304
 800a75c:	20001308 	.word	0x20001308
 800a760:	20001338 	.word	0x20001338
 800a764:	20001320 	.word	0x20001320

0800a768 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b08a      	sub	sp, #40	@ 0x28
 800a76c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a76e:	2300      	movs	r3, #0
 800a770:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a772:	2300      	movs	r3, #0
 800a774:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a776:	463a      	mov	r2, r7
 800a778:	1d39      	adds	r1, r7, #4
 800a77a:	f107 0308 	add.w	r3, r7, #8
 800a77e:	4618      	mov	r0, r3
 800a780:	f7fe fb96 	bl	8008eb0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a784:	6839      	ldr	r1, [r7, #0]
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	68ba      	ldr	r2, [r7, #8]
 800a78a:	9202      	str	r2, [sp, #8]
 800a78c:	9301      	str	r3, [sp, #4]
 800a78e:	2300      	movs	r3, #0
 800a790:	9300      	str	r3, [sp, #0]
 800a792:	2300      	movs	r3, #0
 800a794:	460a      	mov	r2, r1
 800a796:	492f      	ldr	r1, [pc, #188]	@ (800a854 <vTaskStartScheduler+0xec>)
 800a798:	482f      	ldr	r0, [pc, #188]	@ (800a858 <vTaskStartScheduler+0xf0>)
 800a79a:	f7ff fcdb 	bl	800a154 <xTaskCreateStatic>
 800a79e:	4603      	mov	r3, r0
 800a7a0:	4a2e      	ldr	r2, [pc, #184]	@ (800a85c <vTaskStartScheduler+0xf4>)
 800a7a2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a7a4:	4b2d      	ldr	r3, [pc, #180]	@ (800a85c <vTaskStartScheduler+0xf4>)
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d002      	beq.n	800a7b2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a7ac:	2301      	movs	r3, #1
 800a7ae:	617b      	str	r3, [r7, #20]
 800a7b0:	e001      	b.n	800a7b6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	d102      	bne.n	800a7c2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a7bc:	f001 f8d2 	bl	800b964 <xTimerCreateTimerTask>
 800a7c0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a7c2:	697b      	ldr	r3, [r7, #20]
 800a7c4:	2b01      	cmp	r3, #1
 800a7c6:	d130      	bne.n	800a82a <vTaskStartScheduler+0xc2>
	__asm volatile
 800a7c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7cc:	f383 8811 	msr	BASEPRI, r3
 800a7d0:	f3bf 8f6f 	isb	sy
 800a7d4:	f3bf 8f4f 	dsb	sy
 800a7d8:	613b      	str	r3, [r7, #16]
}
 800a7da:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a7dc:	4b20      	ldr	r3, [pc, #128]	@ (800a860 <vTaskStartScheduler+0xf8>)
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	3358      	adds	r3, #88	@ 0x58
 800a7e2:	4a20      	ldr	r2, [pc, #128]	@ (800a864 <vTaskStartScheduler+0xfc>)
 800a7e4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a7e6:	4b20      	ldr	r3, [pc, #128]	@ (800a868 <vTaskStartScheduler+0x100>)
 800a7e8:	f04f 32ff 	mov.w	r2, #4294967295
 800a7ec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a7ee:	4b1f      	ldr	r3, [pc, #124]	@ (800a86c <vTaskStartScheduler+0x104>)
 800a7f0:	2201      	movs	r2, #1
 800a7f2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a7f4:	4b1e      	ldr	r3, [pc, #120]	@ (800a870 <vTaskStartScheduler+0x108>)
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800a7fa:	f7f6 faff 	bl	8000dfc <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();
 800a7fe:	4b18      	ldr	r3, [pc, #96]	@ (800a860 <vTaskStartScheduler+0xf8>)
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	3334      	adds	r3, #52	@ 0x34
 800a804:	2205      	movs	r2, #5
 800a806:	4913      	ldr	r1, [pc, #76]	@ (800a854 <vTaskStartScheduler+0xec>)
 800a808:	4618      	mov	r0, r3
 800a80a:	f009 f9b9 	bl	8013b80 <memcmp>
 800a80e:	4603      	mov	r3, r0
 800a810:	2b00      	cmp	r3, #0
 800a812:	d005      	beq.n	800a820 <vTaskStartScheduler+0xb8>
 800a814:	4b12      	ldr	r3, [pc, #72]	@ (800a860 <vTaskStartScheduler+0xf8>)
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	4618      	mov	r0, r3
 800a81a:	f003 f9e1 	bl	800dbe0 <SEGGER_SYSVIEW_OnTaskStartExec>
 800a81e:	e001      	b.n	800a824 <vTaskStartScheduler+0xbc>
 800a820:	f003 f980 	bl	800db24 <SEGGER_SYSVIEW_OnIdle>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a824:	f001 fc84 	bl	800c130 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a828:	e00f      	b.n	800a84a <vTaskStartScheduler+0xe2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a82a:	697b      	ldr	r3, [r7, #20]
 800a82c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a830:	d10b      	bne.n	800a84a <vTaskStartScheduler+0xe2>
	__asm volatile
 800a832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a836:	f383 8811 	msr	BASEPRI, r3
 800a83a:	f3bf 8f6f 	isb	sy
 800a83e:	f3bf 8f4f 	dsb	sy
 800a842:	60fb      	str	r3, [r7, #12]
}
 800a844:	bf00      	nop
 800a846:	bf00      	nop
 800a848:	e7fd      	b.n	800a846 <vTaskStartScheduler+0xde>
}
 800a84a:	bf00      	nop
 800a84c:	3718      	adds	r7, #24
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}
 800a852:	bf00      	nop
 800a854:	08013e74 	.word	0x08013e74
 800a858:	0800af41 	.word	0x0800af41
 800a85c:	20001370 	.word	0x20001370
 800a860:	20000e78 	.word	0x20000e78
 800a864:	2000031c 	.word	0x2000031c
 800a868:	2000136c 	.word	0x2000136c
 800a86c:	20001358 	.word	0x20001358
 800a870:	20001350 	.word	0x20001350

0800a874 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a874:	b480      	push	{r7}
 800a876:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a878:	4b04      	ldr	r3, [pc, #16]	@ (800a88c <vTaskSuspendAll+0x18>)
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	3301      	adds	r3, #1
 800a87e:	4a03      	ldr	r2, [pc, #12]	@ (800a88c <vTaskSuspendAll+0x18>)
 800a880:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a882:	bf00      	nop
 800a884:	46bd      	mov	sp, r7
 800a886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88a:	4770      	bx	lr
 800a88c:	20001374 	.word	0x20001374

0800a890 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b084      	sub	sp, #16
 800a894:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a896:	2300      	movs	r3, #0
 800a898:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a89a:	2300      	movs	r3, #0
 800a89c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a89e:	4b44      	ldr	r3, [pc, #272]	@ (800a9b0 <xTaskResumeAll+0x120>)
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d10b      	bne.n	800a8be <xTaskResumeAll+0x2e>
	__asm volatile
 800a8a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8aa:	f383 8811 	msr	BASEPRI, r3
 800a8ae:	f3bf 8f6f 	isb	sy
 800a8b2:	f3bf 8f4f 	dsb	sy
 800a8b6:	603b      	str	r3, [r7, #0]
}
 800a8b8:	bf00      	nop
 800a8ba:	bf00      	nop
 800a8bc:	e7fd      	b.n	800a8ba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a8be:	f001 fcdb 	bl	800c278 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a8c2:	4b3b      	ldr	r3, [pc, #236]	@ (800a9b0 <xTaskResumeAll+0x120>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	3b01      	subs	r3, #1
 800a8c8:	4a39      	ldr	r2, [pc, #228]	@ (800a9b0 <xTaskResumeAll+0x120>)
 800a8ca:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a8cc:	4b38      	ldr	r3, [pc, #224]	@ (800a9b0 <xTaskResumeAll+0x120>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d166      	bne.n	800a9a2 <xTaskResumeAll+0x112>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a8d4:	4b37      	ldr	r3, [pc, #220]	@ (800a9b4 <xTaskResumeAll+0x124>)
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d062      	beq.n	800a9a2 <xTaskResumeAll+0x112>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a8dc:	e033      	b.n	800a946 <xTaskResumeAll+0xb6>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8de:	4b36      	ldr	r3, [pc, #216]	@ (800a9b8 <xTaskResumeAll+0x128>)
 800a8e0:	68db      	ldr	r3, [r3, #12]
 800a8e2:	68db      	ldr	r3, [r3, #12]
 800a8e4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	3318      	adds	r3, #24
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	f7fe fb9e 	bl	800902c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	3304      	adds	r3, #4
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	f7fe fb99 	bl	800902c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	f003 f9b1 	bl	800dc64 <SEGGER_SYSVIEW_OnTaskStartReady>
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a906:	4b2d      	ldr	r3, [pc, #180]	@ (800a9bc <xTaskResumeAll+0x12c>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	429a      	cmp	r2, r3
 800a90c:	d903      	bls.n	800a916 <xTaskResumeAll+0x86>
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a912:	4a2a      	ldr	r2, [pc, #168]	@ (800a9bc <xTaskResumeAll+0x12c>)
 800a914:	6013      	str	r3, [r2, #0]
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a91a:	4613      	mov	r3, r2
 800a91c:	009b      	lsls	r3, r3, #2
 800a91e:	4413      	add	r3, r2
 800a920:	009b      	lsls	r3, r3, #2
 800a922:	4a27      	ldr	r2, [pc, #156]	@ (800a9c0 <xTaskResumeAll+0x130>)
 800a924:	441a      	add	r2, r3
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	3304      	adds	r3, #4
 800a92a:	4619      	mov	r1, r3
 800a92c:	4610      	mov	r0, r2
 800a92e:	f7fe fb20 	bl	8008f72 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a936:	4b23      	ldr	r3, [pc, #140]	@ (800a9c4 <xTaskResumeAll+0x134>)
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a93c:	429a      	cmp	r2, r3
 800a93e:	d302      	bcc.n	800a946 <xTaskResumeAll+0xb6>
					{
						xYieldPending = pdTRUE;
 800a940:	4b21      	ldr	r3, [pc, #132]	@ (800a9c8 <xTaskResumeAll+0x138>)
 800a942:	2201      	movs	r2, #1
 800a944:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a946:	4b1c      	ldr	r3, [pc, #112]	@ (800a9b8 <xTaskResumeAll+0x128>)
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d1c7      	bne.n	800a8de <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d001      	beq.n	800a958 <xTaskResumeAll+0xc8>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a954:	f000 fbe8 	bl	800b128 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a958:	4b1c      	ldr	r3, [pc, #112]	@ (800a9cc <xTaskResumeAll+0x13c>)
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d010      	beq.n	800a986 <xTaskResumeAll+0xf6>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a964:	f000 f858 	bl	800aa18 <xTaskIncrementTick>
 800a968:	4603      	mov	r3, r0
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d002      	beq.n	800a974 <xTaskResumeAll+0xe4>
							{
								xYieldPending = pdTRUE;
 800a96e:	4b16      	ldr	r3, [pc, #88]	@ (800a9c8 <xTaskResumeAll+0x138>)
 800a970:	2201      	movs	r2, #1
 800a972:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	3b01      	subs	r3, #1
 800a978:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d1f1      	bne.n	800a964 <xTaskResumeAll+0xd4>

						xPendedTicks = 0;
 800a980:	4b12      	ldr	r3, [pc, #72]	@ (800a9cc <xTaskResumeAll+0x13c>)
 800a982:	2200      	movs	r2, #0
 800a984:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a986:	4b10      	ldr	r3, [pc, #64]	@ (800a9c8 <xTaskResumeAll+0x138>)
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d009      	beq.n	800a9a2 <xTaskResumeAll+0x112>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a98e:	2301      	movs	r3, #1
 800a990:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a992:	4b0f      	ldr	r3, [pc, #60]	@ (800a9d0 <xTaskResumeAll+0x140>)
 800a994:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a998:	601a      	str	r2, [r3, #0]
 800a99a:	f3bf 8f4f 	dsb	sy
 800a99e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a9a2:	f001 fc9b 	bl	800c2dc <vPortExitCritical>

	return xAlreadyYielded;
 800a9a6:	68bb      	ldr	r3, [r7, #8]
}
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	3710      	adds	r7, #16
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	bd80      	pop	{r7, pc}
 800a9b0:	20001374 	.word	0x20001374
 800a9b4:	2000134c 	.word	0x2000134c
 800a9b8:	2000130c 	.word	0x2000130c
 800a9bc:	20001354 	.word	0x20001354
 800a9c0:	20000e7c 	.word	0x20000e7c
 800a9c4:	20000e78 	.word	0x20000e78
 800a9c8:	20001360 	.word	0x20001360
 800a9cc:	2000135c 	.word	0x2000135c
 800a9d0:	e000ed04 	.word	0xe000ed04

0800a9d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b083      	sub	sp, #12
 800a9d8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a9da:	4b05      	ldr	r3, [pc, #20]	@ (800a9f0 <xTaskGetTickCount+0x1c>)
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a9e0:	687b      	ldr	r3, [r7, #4]
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	370c      	adds	r7, #12
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ec:	4770      	bx	lr
 800a9ee:	bf00      	nop
 800a9f0:	20001350 	.word	0x20001350

0800a9f4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b082      	sub	sp, #8
 800a9f8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a9fa:	f001 fd1d 	bl	800c438 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800a9fe:	2300      	movs	r3, #0
 800aa00:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800aa02:	4b04      	ldr	r3, [pc, #16]	@ (800aa14 <xTaskGetTickCountFromISR+0x20>)
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800aa08:	683b      	ldr	r3, [r7, #0]
}
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	3708      	adds	r7, #8
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	bd80      	pop	{r7, pc}
 800aa12:	bf00      	nop
 800aa14:	20001350 	.word	0x20001350

0800aa18 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b086      	sub	sp, #24
 800aa1c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa22:	4b51      	ldr	r3, [pc, #324]	@ (800ab68 <xTaskIncrementTick+0x150>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	f040 8094 	bne.w	800ab54 <xTaskIncrementTick+0x13c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800aa2c:	4b4f      	ldr	r3, [pc, #316]	@ (800ab6c <xTaskIncrementTick+0x154>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	3301      	adds	r3, #1
 800aa32:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800aa34:	4a4d      	ldr	r2, [pc, #308]	@ (800ab6c <xTaskIncrementTick+0x154>)
 800aa36:	693b      	ldr	r3, [r7, #16]
 800aa38:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800aa3a:	693b      	ldr	r3, [r7, #16]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d121      	bne.n	800aa84 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800aa40:	4b4b      	ldr	r3, [pc, #300]	@ (800ab70 <xTaskIncrementTick+0x158>)
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d00b      	beq.n	800aa62 <xTaskIncrementTick+0x4a>
	__asm volatile
 800aa4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa4e:	f383 8811 	msr	BASEPRI, r3
 800aa52:	f3bf 8f6f 	isb	sy
 800aa56:	f3bf 8f4f 	dsb	sy
 800aa5a:	603b      	str	r3, [r7, #0]
}
 800aa5c:	bf00      	nop
 800aa5e:	bf00      	nop
 800aa60:	e7fd      	b.n	800aa5e <xTaskIncrementTick+0x46>
 800aa62:	4b43      	ldr	r3, [pc, #268]	@ (800ab70 <xTaskIncrementTick+0x158>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	60fb      	str	r3, [r7, #12]
 800aa68:	4b42      	ldr	r3, [pc, #264]	@ (800ab74 <xTaskIncrementTick+0x15c>)
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	4a40      	ldr	r2, [pc, #256]	@ (800ab70 <xTaskIncrementTick+0x158>)
 800aa6e:	6013      	str	r3, [r2, #0]
 800aa70:	4a40      	ldr	r2, [pc, #256]	@ (800ab74 <xTaskIncrementTick+0x15c>)
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	6013      	str	r3, [r2, #0]
 800aa76:	4b40      	ldr	r3, [pc, #256]	@ (800ab78 <xTaskIncrementTick+0x160>)
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	3301      	adds	r3, #1
 800aa7c:	4a3e      	ldr	r2, [pc, #248]	@ (800ab78 <xTaskIncrementTick+0x160>)
 800aa7e:	6013      	str	r3, [r2, #0]
 800aa80:	f000 fb52 	bl	800b128 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800aa84:	4b3d      	ldr	r3, [pc, #244]	@ (800ab7c <xTaskIncrementTick+0x164>)
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	693a      	ldr	r2, [r7, #16]
 800aa8a:	429a      	cmp	r2, r3
 800aa8c:	d34d      	bcc.n	800ab2a <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aa8e:	4b38      	ldr	r3, [pc, #224]	@ (800ab70 <xTaskIncrementTick+0x158>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d104      	bne.n	800aaa2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa98:	4b38      	ldr	r3, [pc, #224]	@ (800ab7c <xTaskIncrementTick+0x164>)
 800aa9a:	f04f 32ff 	mov.w	r2, #4294967295
 800aa9e:	601a      	str	r2, [r3, #0]
					break;
 800aaa0:	e043      	b.n	800ab2a <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aaa2:	4b33      	ldr	r3, [pc, #204]	@ (800ab70 <xTaskIncrementTick+0x158>)
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	68db      	ldr	r3, [r3, #12]
 800aaa8:	68db      	ldr	r3, [r3, #12]
 800aaaa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	685b      	ldr	r3, [r3, #4]
 800aab0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800aab2:	693a      	ldr	r2, [r7, #16]
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	429a      	cmp	r2, r3
 800aab8:	d203      	bcs.n	800aac2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800aaba:	4a30      	ldr	r2, [pc, #192]	@ (800ab7c <xTaskIncrementTick+0x164>)
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800aac0:	e033      	b.n	800ab2a <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aac2:	68bb      	ldr	r3, [r7, #8]
 800aac4:	3304      	adds	r3, #4
 800aac6:	4618      	mov	r0, r3
 800aac8:	f7fe fab0 	bl	800902c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800aacc:	68bb      	ldr	r3, [r7, #8]
 800aace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d004      	beq.n	800aade <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aad4:	68bb      	ldr	r3, [r7, #8]
 800aad6:	3318      	adds	r3, #24
 800aad8:	4618      	mov	r0, r3
 800aada:	f7fe faa7 	bl	800902c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800aade:	68bb      	ldr	r3, [r7, #8]
 800aae0:	4618      	mov	r0, r3
 800aae2:	f003 f8bf 	bl	800dc64 <SEGGER_SYSVIEW_OnTaskStartReady>
 800aae6:	68bb      	ldr	r3, [r7, #8]
 800aae8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aaea:	4b25      	ldr	r3, [pc, #148]	@ (800ab80 <xTaskIncrementTick+0x168>)
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	429a      	cmp	r2, r3
 800aaf0:	d903      	bls.n	800aafa <xTaskIncrementTick+0xe2>
 800aaf2:	68bb      	ldr	r3, [r7, #8]
 800aaf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaf6:	4a22      	ldr	r2, [pc, #136]	@ (800ab80 <xTaskIncrementTick+0x168>)
 800aaf8:	6013      	str	r3, [r2, #0]
 800aafa:	68bb      	ldr	r3, [r7, #8]
 800aafc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aafe:	4613      	mov	r3, r2
 800ab00:	009b      	lsls	r3, r3, #2
 800ab02:	4413      	add	r3, r2
 800ab04:	009b      	lsls	r3, r3, #2
 800ab06:	4a1f      	ldr	r2, [pc, #124]	@ (800ab84 <xTaskIncrementTick+0x16c>)
 800ab08:	441a      	add	r2, r3
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	3304      	adds	r3, #4
 800ab0e:	4619      	mov	r1, r3
 800ab10:	4610      	mov	r0, r2
 800ab12:	f7fe fa2e 	bl	8008f72 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab1a:	4b1b      	ldr	r3, [pc, #108]	@ (800ab88 <xTaskIncrementTick+0x170>)
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab20:	429a      	cmp	r2, r3
 800ab22:	d3b4      	bcc.n	800aa8e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800ab24:	2301      	movs	r3, #1
 800ab26:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ab28:	e7b1      	b.n	800aa8e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ab2a:	4b17      	ldr	r3, [pc, #92]	@ (800ab88 <xTaskIncrementTick+0x170>)
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab30:	4914      	ldr	r1, [pc, #80]	@ (800ab84 <xTaskIncrementTick+0x16c>)
 800ab32:	4613      	mov	r3, r2
 800ab34:	009b      	lsls	r3, r3, #2
 800ab36:	4413      	add	r3, r2
 800ab38:	009b      	lsls	r3, r3, #2
 800ab3a:	440b      	add	r3, r1
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	2b01      	cmp	r3, #1
 800ab40:	d901      	bls.n	800ab46 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800ab42:	2301      	movs	r3, #1
 800ab44:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ab46:	4b11      	ldr	r3, [pc, #68]	@ (800ab8c <xTaskIncrementTick+0x174>)
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d007      	beq.n	800ab5e <xTaskIncrementTick+0x146>
			{
				xSwitchRequired = pdTRUE;
 800ab4e:	2301      	movs	r3, #1
 800ab50:	617b      	str	r3, [r7, #20]
 800ab52:	e004      	b.n	800ab5e <xTaskIncrementTick+0x146>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ab54:	4b0e      	ldr	r3, [pc, #56]	@ (800ab90 <xTaskIncrementTick+0x178>)
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	3301      	adds	r3, #1
 800ab5a:	4a0d      	ldr	r2, [pc, #52]	@ (800ab90 <xTaskIncrementTick+0x178>)
 800ab5c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ab5e:	697b      	ldr	r3, [r7, #20]
}
 800ab60:	4618      	mov	r0, r3
 800ab62:	3718      	adds	r7, #24
 800ab64:	46bd      	mov	sp, r7
 800ab66:	bd80      	pop	{r7, pc}
 800ab68:	20001374 	.word	0x20001374
 800ab6c:	20001350 	.word	0x20001350
 800ab70:	20001304 	.word	0x20001304
 800ab74:	20001308 	.word	0x20001308
 800ab78:	20001364 	.word	0x20001364
 800ab7c:	2000136c 	.word	0x2000136c
 800ab80:	20001354 	.word	0x20001354
 800ab84:	20000e7c 	.word	0x20000e7c
 800ab88:	20000e78 	.word	0x20000e78
 800ab8c:	20001360 	.word	0x20001360
 800ab90:	2000135c 	.word	0x2000135c

0800ab94 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b084      	sub	sp, #16
 800ab98:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ab9a:	4b40      	ldr	r3, [pc, #256]	@ (800ac9c <vTaskSwitchContext+0x108>)
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d003      	beq.n	800abaa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800aba2:	4b3f      	ldr	r3, [pc, #252]	@ (800aca0 <vTaskSwitchContext+0x10c>)
 800aba4:	2201      	movs	r2, #1
 800aba6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800aba8:	e073      	b.n	800ac92 <vTaskSwitchContext+0xfe>
		xYieldPending = pdFALSE;
 800abaa:	4b3d      	ldr	r3, [pc, #244]	@ (800aca0 <vTaskSwitchContext+0x10c>)
 800abac:	2200      	movs	r2, #0
 800abae:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800abb0:	f7f6 f92b 	bl	8000e0a <getRunTimeCounterValue>
 800abb4:	4603      	mov	r3, r0
 800abb6:	4a3b      	ldr	r2, [pc, #236]	@ (800aca4 <vTaskSwitchContext+0x110>)
 800abb8:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800abba:	4b3a      	ldr	r3, [pc, #232]	@ (800aca4 <vTaskSwitchContext+0x110>)
 800abbc:	681a      	ldr	r2, [r3, #0]
 800abbe:	4b3a      	ldr	r3, [pc, #232]	@ (800aca8 <vTaskSwitchContext+0x114>)
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	429a      	cmp	r2, r3
 800abc4:	d909      	bls.n	800abda <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800abc6:	4b39      	ldr	r3, [pc, #228]	@ (800acac <vTaskSwitchContext+0x118>)
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800abcc:	4a35      	ldr	r2, [pc, #212]	@ (800aca4 <vTaskSwitchContext+0x110>)
 800abce:	6810      	ldr	r0, [r2, #0]
 800abd0:	4a35      	ldr	r2, [pc, #212]	@ (800aca8 <vTaskSwitchContext+0x114>)
 800abd2:	6812      	ldr	r2, [r2, #0]
 800abd4:	1a82      	subs	r2, r0, r2
 800abd6:	440a      	add	r2, r1
 800abd8:	655a      	str	r2, [r3, #84]	@ 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 800abda:	4b32      	ldr	r3, [pc, #200]	@ (800aca4 <vTaskSwitchContext+0x110>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	4a32      	ldr	r2, [pc, #200]	@ (800aca8 <vTaskSwitchContext+0x114>)
 800abe0:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800abe2:	4b33      	ldr	r3, [pc, #204]	@ (800acb0 <vTaskSwitchContext+0x11c>)
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	60fb      	str	r3, [r7, #12]
 800abe8:	e011      	b.n	800ac0e <vTaskSwitchContext+0x7a>
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	2b00      	cmp	r3, #0
 800abee:	d10b      	bne.n	800ac08 <vTaskSwitchContext+0x74>
	__asm volatile
 800abf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abf4:	f383 8811 	msr	BASEPRI, r3
 800abf8:	f3bf 8f6f 	isb	sy
 800abfc:	f3bf 8f4f 	dsb	sy
 800ac00:	607b      	str	r3, [r7, #4]
}
 800ac02:	bf00      	nop
 800ac04:	bf00      	nop
 800ac06:	e7fd      	b.n	800ac04 <vTaskSwitchContext+0x70>
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	3b01      	subs	r3, #1
 800ac0c:	60fb      	str	r3, [r7, #12]
 800ac0e:	4929      	ldr	r1, [pc, #164]	@ (800acb4 <vTaskSwitchContext+0x120>)
 800ac10:	68fa      	ldr	r2, [r7, #12]
 800ac12:	4613      	mov	r3, r2
 800ac14:	009b      	lsls	r3, r3, #2
 800ac16:	4413      	add	r3, r2
 800ac18:	009b      	lsls	r3, r3, #2
 800ac1a:	440b      	add	r3, r1
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d0e3      	beq.n	800abea <vTaskSwitchContext+0x56>
 800ac22:	68fa      	ldr	r2, [r7, #12]
 800ac24:	4613      	mov	r3, r2
 800ac26:	009b      	lsls	r3, r3, #2
 800ac28:	4413      	add	r3, r2
 800ac2a:	009b      	lsls	r3, r3, #2
 800ac2c:	4a21      	ldr	r2, [pc, #132]	@ (800acb4 <vTaskSwitchContext+0x120>)
 800ac2e:	4413      	add	r3, r2
 800ac30:	60bb      	str	r3, [r7, #8]
 800ac32:	68bb      	ldr	r3, [r7, #8]
 800ac34:	685b      	ldr	r3, [r3, #4]
 800ac36:	685a      	ldr	r2, [r3, #4]
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	605a      	str	r2, [r3, #4]
 800ac3c:	68bb      	ldr	r3, [r7, #8]
 800ac3e:	685a      	ldr	r2, [r3, #4]
 800ac40:	68bb      	ldr	r3, [r7, #8]
 800ac42:	3308      	adds	r3, #8
 800ac44:	429a      	cmp	r2, r3
 800ac46:	d104      	bne.n	800ac52 <vTaskSwitchContext+0xbe>
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	685b      	ldr	r3, [r3, #4]
 800ac4c:	685a      	ldr	r2, [r3, #4]
 800ac4e:	68bb      	ldr	r3, [r7, #8]
 800ac50:	605a      	str	r2, [r3, #4]
 800ac52:	68bb      	ldr	r3, [r7, #8]
 800ac54:	685b      	ldr	r3, [r3, #4]
 800ac56:	68db      	ldr	r3, [r3, #12]
 800ac58:	4a14      	ldr	r2, [pc, #80]	@ (800acac <vTaskSwitchContext+0x118>)
 800ac5a:	6013      	str	r3, [r2, #0]
 800ac5c:	4a14      	ldr	r2, [pc, #80]	@ (800acb0 <vTaskSwitchContext+0x11c>)
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 800ac62:	4b12      	ldr	r3, [pc, #72]	@ (800acac <vTaskSwitchContext+0x118>)
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	3334      	adds	r3, #52	@ 0x34
 800ac68:	2205      	movs	r2, #5
 800ac6a:	4913      	ldr	r1, [pc, #76]	@ (800acb8 <vTaskSwitchContext+0x124>)
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	f008 ff87 	bl	8013b80 <memcmp>
 800ac72:	4603      	mov	r3, r0
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d005      	beq.n	800ac84 <vTaskSwitchContext+0xf0>
 800ac78:	4b0c      	ldr	r3, [pc, #48]	@ (800acac <vTaskSwitchContext+0x118>)
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	f002 ffaf 	bl	800dbe0 <SEGGER_SYSVIEW_OnTaskStartExec>
 800ac82:	e001      	b.n	800ac88 <vTaskSwitchContext+0xf4>
 800ac84:	f002 ff4e 	bl	800db24 <SEGGER_SYSVIEW_OnIdle>
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ac88:	4b08      	ldr	r3, [pc, #32]	@ (800acac <vTaskSwitchContext+0x118>)
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	3358      	adds	r3, #88	@ 0x58
 800ac8e:	4a0b      	ldr	r2, [pc, #44]	@ (800acbc <vTaskSwitchContext+0x128>)
 800ac90:	6013      	str	r3, [r2, #0]
}
 800ac92:	bf00      	nop
 800ac94:	3710      	adds	r7, #16
 800ac96:	46bd      	mov	sp, r7
 800ac98:	bd80      	pop	{r7, pc}
 800ac9a:	bf00      	nop
 800ac9c:	20001374 	.word	0x20001374
 800aca0:	20001360 	.word	0x20001360
 800aca4:	2000137c 	.word	0x2000137c
 800aca8:	20001378 	.word	0x20001378
 800acac:	20000e78 	.word	0x20000e78
 800acb0:	20001354 	.word	0x20001354
 800acb4:	20000e7c 	.word	0x20000e7c
 800acb8:	08013e74 	.word	0x08013e74
 800acbc:	2000031c 	.word	0x2000031c

0800acc0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b084      	sub	sp, #16
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	6078      	str	r0, [r7, #4]
 800acc8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d10b      	bne.n	800ace8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800acd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acd4:	f383 8811 	msr	BASEPRI, r3
 800acd8:	f3bf 8f6f 	isb	sy
 800acdc:	f3bf 8f4f 	dsb	sy
 800ace0:	60fb      	str	r3, [r7, #12]
}
 800ace2:	bf00      	nop
 800ace4:	bf00      	nop
 800ace6:	e7fd      	b.n	800ace4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ace8:	4b07      	ldr	r3, [pc, #28]	@ (800ad08 <vTaskPlaceOnEventList+0x48>)
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	3318      	adds	r3, #24
 800acee:	4619      	mov	r1, r3
 800acf0:	6878      	ldr	r0, [r7, #4]
 800acf2:	f7fe f962 	bl	8008fba <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800acf6:	2101      	movs	r1, #1
 800acf8:	6838      	ldr	r0, [r7, #0]
 800acfa:	f000 fddf 	bl	800b8bc <prvAddCurrentTaskToDelayedList>
}
 800acfe:	bf00      	nop
 800ad00:	3710      	adds	r7, #16
 800ad02:	46bd      	mov	sp, r7
 800ad04:	bd80      	pop	{r7, pc}
 800ad06:	bf00      	nop
 800ad08:	20000e78 	.word	0x20000e78

0800ad0c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b086      	sub	sp, #24
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	60f8      	str	r0, [r7, #12]
 800ad14:	60b9      	str	r1, [r7, #8]
 800ad16:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d10b      	bne.n	800ad36 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800ad1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad22:	f383 8811 	msr	BASEPRI, r3
 800ad26:	f3bf 8f6f 	isb	sy
 800ad2a:	f3bf 8f4f 	dsb	sy
 800ad2e:	617b      	str	r3, [r7, #20]
}
 800ad30:	bf00      	nop
 800ad32:	bf00      	nop
 800ad34:	e7fd      	b.n	800ad32 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ad36:	4b0a      	ldr	r3, [pc, #40]	@ (800ad60 <vTaskPlaceOnEventListRestricted+0x54>)
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	3318      	adds	r3, #24
 800ad3c:	4619      	mov	r1, r3
 800ad3e:	68f8      	ldr	r0, [r7, #12]
 800ad40:	f7fe f917 	bl	8008f72 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d002      	beq.n	800ad50 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800ad4a:	f04f 33ff 	mov.w	r3, #4294967295
 800ad4e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ad50:	6879      	ldr	r1, [r7, #4]
 800ad52:	68b8      	ldr	r0, [r7, #8]
 800ad54:	f000 fdb2 	bl	800b8bc <prvAddCurrentTaskToDelayedList>
	}
 800ad58:	bf00      	nop
 800ad5a:	3718      	adds	r7, #24
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}
 800ad60:	20000e78 	.word	0x20000e78

0800ad64 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b086      	sub	sp, #24
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	68db      	ldr	r3, [r3, #12]
 800ad70:	68db      	ldr	r3, [r3, #12]
 800ad72:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ad74:	693b      	ldr	r3, [r7, #16]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d10b      	bne.n	800ad92 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ad7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad7e:	f383 8811 	msr	BASEPRI, r3
 800ad82:	f3bf 8f6f 	isb	sy
 800ad86:	f3bf 8f4f 	dsb	sy
 800ad8a:	60fb      	str	r3, [r7, #12]
}
 800ad8c:	bf00      	nop
 800ad8e:	bf00      	nop
 800ad90:	e7fd      	b.n	800ad8e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ad92:	693b      	ldr	r3, [r7, #16]
 800ad94:	3318      	adds	r3, #24
 800ad96:	4618      	mov	r0, r3
 800ad98:	f7fe f948 	bl	800902c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ad9c:	4b1f      	ldr	r3, [pc, #124]	@ (800ae1c <xTaskRemoveFromEventList+0xb8>)
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d121      	bne.n	800ade8 <xTaskRemoveFromEventList+0x84>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ada4:	693b      	ldr	r3, [r7, #16]
 800ada6:	3304      	adds	r3, #4
 800ada8:	4618      	mov	r0, r3
 800adaa:	f7fe f93f 	bl	800902c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800adae:	693b      	ldr	r3, [r7, #16]
 800adb0:	4618      	mov	r0, r3
 800adb2:	f002 ff57 	bl	800dc64 <SEGGER_SYSVIEW_OnTaskStartReady>
 800adb6:	693b      	ldr	r3, [r7, #16]
 800adb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adba:	4b19      	ldr	r3, [pc, #100]	@ (800ae20 <xTaskRemoveFromEventList+0xbc>)
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	429a      	cmp	r2, r3
 800adc0:	d903      	bls.n	800adca <xTaskRemoveFromEventList+0x66>
 800adc2:	693b      	ldr	r3, [r7, #16]
 800adc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adc6:	4a16      	ldr	r2, [pc, #88]	@ (800ae20 <xTaskRemoveFromEventList+0xbc>)
 800adc8:	6013      	str	r3, [r2, #0]
 800adca:	693b      	ldr	r3, [r7, #16]
 800adcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adce:	4613      	mov	r3, r2
 800add0:	009b      	lsls	r3, r3, #2
 800add2:	4413      	add	r3, r2
 800add4:	009b      	lsls	r3, r3, #2
 800add6:	4a13      	ldr	r2, [pc, #76]	@ (800ae24 <xTaskRemoveFromEventList+0xc0>)
 800add8:	441a      	add	r2, r3
 800adda:	693b      	ldr	r3, [r7, #16]
 800addc:	3304      	adds	r3, #4
 800adde:	4619      	mov	r1, r3
 800ade0:	4610      	mov	r0, r2
 800ade2:	f7fe f8c6 	bl	8008f72 <vListInsertEnd>
 800ade6:	e005      	b.n	800adf4 <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ade8:	693b      	ldr	r3, [r7, #16]
 800adea:	3318      	adds	r3, #24
 800adec:	4619      	mov	r1, r3
 800adee:	480e      	ldr	r0, [pc, #56]	@ (800ae28 <xTaskRemoveFromEventList+0xc4>)
 800adf0:	f7fe f8bf 	bl	8008f72 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800adf4:	693b      	ldr	r3, [r7, #16]
 800adf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adf8:	4b0c      	ldr	r3, [pc, #48]	@ (800ae2c <xTaskRemoveFromEventList+0xc8>)
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adfe:	429a      	cmp	r2, r3
 800ae00:	d905      	bls.n	800ae0e <xTaskRemoveFromEventList+0xaa>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ae02:	2301      	movs	r3, #1
 800ae04:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ae06:	4b0a      	ldr	r3, [pc, #40]	@ (800ae30 <xTaskRemoveFromEventList+0xcc>)
 800ae08:	2201      	movs	r2, #1
 800ae0a:	601a      	str	r2, [r3, #0]
 800ae0c:	e001      	b.n	800ae12 <xTaskRemoveFromEventList+0xae>
	}
	else
	{
		xReturn = pdFALSE;
 800ae0e:	2300      	movs	r3, #0
 800ae10:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ae12:	697b      	ldr	r3, [r7, #20]
}
 800ae14:	4618      	mov	r0, r3
 800ae16:	3718      	adds	r7, #24
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	bd80      	pop	{r7, pc}
 800ae1c:	20001374 	.word	0x20001374
 800ae20:	20001354 	.word	0x20001354
 800ae24:	20000e7c 	.word	0x20000e7c
 800ae28:	2000130c 	.word	0x2000130c
 800ae2c:	20000e78 	.word	0x20000e78
 800ae30:	20001360 	.word	0x20001360

0800ae34 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ae34:	b480      	push	{r7}
 800ae36:	b083      	sub	sp, #12
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ae3c:	4b06      	ldr	r3, [pc, #24]	@ (800ae58 <vTaskInternalSetTimeOutState+0x24>)
 800ae3e:	681a      	ldr	r2, [r3, #0]
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ae44:	4b05      	ldr	r3, [pc, #20]	@ (800ae5c <vTaskInternalSetTimeOutState+0x28>)
 800ae46:	681a      	ldr	r2, [r3, #0]
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	605a      	str	r2, [r3, #4]
}
 800ae4c:	bf00      	nop
 800ae4e:	370c      	adds	r7, #12
 800ae50:	46bd      	mov	sp, r7
 800ae52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae56:	4770      	bx	lr
 800ae58:	20001364 	.word	0x20001364
 800ae5c:	20001350 	.word	0x20001350

0800ae60 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ae60:	b580      	push	{r7, lr}
 800ae62:	b088      	sub	sp, #32
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
 800ae68:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d10b      	bne.n	800ae88 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800ae70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae74:	f383 8811 	msr	BASEPRI, r3
 800ae78:	f3bf 8f6f 	isb	sy
 800ae7c:	f3bf 8f4f 	dsb	sy
 800ae80:	613b      	str	r3, [r7, #16]
}
 800ae82:	bf00      	nop
 800ae84:	bf00      	nop
 800ae86:	e7fd      	b.n	800ae84 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d10b      	bne.n	800aea6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ae8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae92:	f383 8811 	msr	BASEPRI, r3
 800ae96:	f3bf 8f6f 	isb	sy
 800ae9a:	f3bf 8f4f 	dsb	sy
 800ae9e:	60fb      	str	r3, [r7, #12]
}
 800aea0:	bf00      	nop
 800aea2:	bf00      	nop
 800aea4:	e7fd      	b.n	800aea2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800aea6:	f001 f9e7 	bl	800c278 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800aeaa:	4b1d      	ldr	r3, [pc, #116]	@ (800af20 <xTaskCheckForTimeOut+0xc0>)
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	685b      	ldr	r3, [r3, #4]
 800aeb4:	69ba      	ldr	r2, [r7, #24]
 800aeb6:	1ad3      	subs	r3, r2, r3
 800aeb8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aec2:	d102      	bne.n	800aeca <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800aec4:	2300      	movs	r3, #0
 800aec6:	61fb      	str	r3, [r7, #28]
 800aec8:	e023      	b.n	800af12 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681a      	ldr	r2, [r3, #0]
 800aece:	4b15      	ldr	r3, [pc, #84]	@ (800af24 <xTaskCheckForTimeOut+0xc4>)
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	429a      	cmp	r2, r3
 800aed4:	d007      	beq.n	800aee6 <xTaskCheckForTimeOut+0x86>
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	685b      	ldr	r3, [r3, #4]
 800aeda:	69ba      	ldr	r2, [r7, #24]
 800aedc:	429a      	cmp	r2, r3
 800aede:	d302      	bcc.n	800aee6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800aee0:	2301      	movs	r3, #1
 800aee2:	61fb      	str	r3, [r7, #28]
 800aee4:	e015      	b.n	800af12 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	697a      	ldr	r2, [r7, #20]
 800aeec:	429a      	cmp	r2, r3
 800aeee:	d20b      	bcs.n	800af08 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	681a      	ldr	r2, [r3, #0]
 800aef4:	697b      	ldr	r3, [r7, #20]
 800aef6:	1ad2      	subs	r2, r2, r3
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800aefc:	6878      	ldr	r0, [r7, #4]
 800aefe:	f7ff ff99 	bl	800ae34 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800af02:	2300      	movs	r3, #0
 800af04:	61fb      	str	r3, [r7, #28]
 800af06:	e004      	b.n	800af12 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	2200      	movs	r2, #0
 800af0c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800af0e:	2301      	movs	r3, #1
 800af10:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800af12:	f001 f9e3 	bl	800c2dc <vPortExitCritical>

	return xReturn;
 800af16:	69fb      	ldr	r3, [r7, #28]
}
 800af18:	4618      	mov	r0, r3
 800af1a:	3720      	adds	r7, #32
 800af1c:	46bd      	mov	sp, r7
 800af1e:	bd80      	pop	{r7, pc}
 800af20:	20001350 	.word	0x20001350
 800af24:	20001364 	.word	0x20001364

0800af28 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800af28:	b480      	push	{r7}
 800af2a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800af2c:	4b03      	ldr	r3, [pc, #12]	@ (800af3c <vTaskMissedYield+0x14>)
 800af2e:	2201      	movs	r2, #1
 800af30:	601a      	str	r2, [r3, #0]
}
 800af32:	bf00      	nop
 800af34:	46bd      	mov	sp, r7
 800af36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af3a:	4770      	bx	lr
 800af3c:	20001360 	.word	0x20001360

0800af40 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800af40:	b580      	push	{r7, lr}
 800af42:	b082      	sub	sp, #8
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800af48:	f000 f852 	bl	800aff0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800af4c:	4b06      	ldr	r3, [pc, #24]	@ (800af68 <prvIdleTask+0x28>)
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	2b01      	cmp	r3, #1
 800af52:	d9f9      	bls.n	800af48 <prvIdleTask+0x8>
			{
				taskYIELD();
 800af54:	4b05      	ldr	r3, [pc, #20]	@ (800af6c <prvIdleTask+0x2c>)
 800af56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af5a:	601a      	str	r2, [r3, #0]
 800af5c:	f3bf 8f4f 	dsb	sy
 800af60:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800af64:	e7f0      	b.n	800af48 <prvIdleTask+0x8>
 800af66:	bf00      	nop
 800af68:	20000e7c 	.word	0x20000e7c
 800af6c:	e000ed04 	.word	0xe000ed04

0800af70 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b082      	sub	sp, #8
 800af74:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800af76:	2300      	movs	r3, #0
 800af78:	607b      	str	r3, [r7, #4]
 800af7a:	e00c      	b.n	800af96 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800af7c:	687a      	ldr	r2, [r7, #4]
 800af7e:	4613      	mov	r3, r2
 800af80:	009b      	lsls	r3, r3, #2
 800af82:	4413      	add	r3, r2
 800af84:	009b      	lsls	r3, r3, #2
 800af86:	4a12      	ldr	r2, [pc, #72]	@ (800afd0 <prvInitialiseTaskLists+0x60>)
 800af88:	4413      	add	r3, r2
 800af8a:	4618      	mov	r0, r3
 800af8c:	f7fd ffc4 	bl	8008f18 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	3301      	adds	r3, #1
 800af94:	607b      	str	r3, [r7, #4]
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2b37      	cmp	r3, #55	@ 0x37
 800af9a:	d9ef      	bls.n	800af7c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800af9c:	480d      	ldr	r0, [pc, #52]	@ (800afd4 <prvInitialiseTaskLists+0x64>)
 800af9e:	f7fd ffbb 	bl	8008f18 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800afa2:	480d      	ldr	r0, [pc, #52]	@ (800afd8 <prvInitialiseTaskLists+0x68>)
 800afa4:	f7fd ffb8 	bl	8008f18 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800afa8:	480c      	ldr	r0, [pc, #48]	@ (800afdc <prvInitialiseTaskLists+0x6c>)
 800afaa:	f7fd ffb5 	bl	8008f18 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800afae:	480c      	ldr	r0, [pc, #48]	@ (800afe0 <prvInitialiseTaskLists+0x70>)
 800afb0:	f7fd ffb2 	bl	8008f18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800afb4:	480b      	ldr	r0, [pc, #44]	@ (800afe4 <prvInitialiseTaskLists+0x74>)
 800afb6:	f7fd ffaf 	bl	8008f18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800afba:	4b0b      	ldr	r3, [pc, #44]	@ (800afe8 <prvInitialiseTaskLists+0x78>)
 800afbc:	4a05      	ldr	r2, [pc, #20]	@ (800afd4 <prvInitialiseTaskLists+0x64>)
 800afbe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800afc0:	4b0a      	ldr	r3, [pc, #40]	@ (800afec <prvInitialiseTaskLists+0x7c>)
 800afc2:	4a05      	ldr	r2, [pc, #20]	@ (800afd8 <prvInitialiseTaskLists+0x68>)
 800afc4:	601a      	str	r2, [r3, #0]
}
 800afc6:	bf00      	nop
 800afc8:	3708      	adds	r7, #8
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}
 800afce:	bf00      	nop
 800afd0:	20000e7c 	.word	0x20000e7c
 800afd4:	200012dc 	.word	0x200012dc
 800afd8:	200012f0 	.word	0x200012f0
 800afdc:	2000130c 	.word	0x2000130c
 800afe0:	20001320 	.word	0x20001320
 800afe4:	20001338 	.word	0x20001338
 800afe8:	20001304 	.word	0x20001304
 800afec:	20001308 	.word	0x20001308

0800aff0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b082      	sub	sp, #8
 800aff4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aff6:	e019      	b.n	800b02c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800aff8:	f001 f93e 	bl	800c278 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800affc:	4b10      	ldr	r3, [pc, #64]	@ (800b040 <prvCheckTasksWaitingTermination+0x50>)
 800affe:	68db      	ldr	r3, [r3, #12]
 800b000:	68db      	ldr	r3, [r3, #12]
 800b002:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	3304      	adds	r3, #4
 800b008:	4618      	mov	r0, r3
 800b00a:	f7fe f80f 	bl	800902c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b00e:	4b0d      	ldr	r3, [pc, #52]	@ (800b044 <prvCheckTasksWaitingTermination+0x54>)
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	3b01      	subs	r3, #1
 800b014:	4a0b      	ldr	r2, [pc, #44]	@ (800b044 <prvCheckTasksWaitingTermination+0x54>)
 800b016:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b018:	4b0b      	ldr	r3, [pc, #44]	@ (800b048 <prvCheckTasksWaitingTermination+0x58>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	3b01      	subs	r3, #1
 800b01e:	4a0a      	ldr	r2, [pc, #40]	@ (800b048 <prvCheckTasksWaitingTermination+0x58>)
 800b020:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b022:	f001 f95b 	bl	800c2dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b026:	6878      	ldr	r0, [r7, #4]
 800b028:	f000 f848 	bl	800b0bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b02c:	4b06      	ldr	r3, [pc, #24]	@ (800b048 <prvCheckTasksWaitingTermination+0x58>)
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d1e1      	bne.n	800aff8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b034:	bf00      	nop
 800b036:	bf00      	nop
 800b038:	3708      	adds	r7, #8
 800b03a:	46bd      	mov	sp, r7
 800b03c:	bd80      	pop	{r7, pc}
 800b03e:	bf00      	nop
 800b040:	20001320 	.word	0x20001320
 800b044:	2000134c 	.word	0x2000134c
 800b048:	20001334 	.word	0x20001334

0800b04c <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800b04c:	b480      	push	{r7}
 800b04e:	b085      	sub	sp, #20
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800b054:	2300      	movs	r3, #0
 800b056:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800b058:	e005      	b.n	800b066 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	3301      	adds	r3, #1
 800b05e:	607b      	str	r3, [r7, #4]
			ulCount++;
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	3301      	adds	r3, #1
 800b064:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	781b      	ldrb	r3, [r3, #0]
 800b06a:	2ba5      	cmp	r3, #165	@ 0xa5
 800b06c:	d0f5      	beq.n	800b05a <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	089b      	lsrs	r3, r3, #2
 800b072:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	b29b      	uxth	r3, r3
	}
 800b078:	4618      	mov	r0, r3
 800b07a:	3714      	adds	r7, #20
 800b07c:	46bd      	mov	sp, r7
 800b07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b082:	4770      	bx	lr

0800b084 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 800b084:	b580      	push	{r7, lr}
 800b086:	b086      	sub	sp, #24
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d102      	bne.n	800b098 <uxTaskGetStackHighWaterMark+0x14>
 800b092:	4b09      	ldr	r3, [pc, #36]	@ (800b0b8 <uxTaskGetStackHighWaterMark+0x34>)
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	e000      	b.n	800b09a <uxTaskGetStackHighWaterMark+0x16>
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800b09c:	697b      	ldr	r3, [r7, #20]
 800b09e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0a0:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800b0a2:	6938      	ldr	r0, [r7, #16]
 800b0a4:	f7ff ffd2 	bl	800b04c <prvTaskCheckFreeStackSpace>
 800b0a8:	4603      	mov	r3, r0
 800b0aa:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
	}
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	3718      	adds	r7, #24
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	bd80      	pop	{r7, pc}
 800b0b6:	bf00      	nop
 800b0b8:	20000e78 	.word	0x20000e78

0800b0bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b084      	sub	sp, #16
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	3358      	adds	r3, #88	@ 0x58
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	f008 fd71 	bl	8013bb0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d108      	bne.n	800b0ea <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0dc:	4618      	mov	r0, r3
 800b0de:	f001 fabb 	bl	800c658 <vPortFree>
				vPortFree( pxTCB );
 800b0e2:	6878      	ldr	r0, [r7, #4]
 800b0e4:	f001 fab8 	bl	800c658 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b0e8:	e019      	b.n	800b11e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800b0f0:	2b01      	cmp	r3, #1
 800b0f2:	d103      	bne.n	800b0fc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b0f4:	6878      	ldr	r0, [r7, #4]
 800b0f6:	f001 faaf 	bl	800c658 <vPortFree>
	}
 800b0fa:	e010      	b.n	800b11e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800b102:	2b02      	cmp	r3, #2
 800b104:	d00b      	beq.n	800b11e <prvDeleteTCB+0x62>
	__asm volatile
 800b106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b10a:	f383 8811 	msr	BASEPRI, r3
 800b10e:	f3bf 8f6f 	isb	sy
 800b112:	f3bf 8f4f 	dsb	sy
 800b116:	60fb      	str	r3, [r7, #12]
}
 800b118:	bf00      	nop
 800b11a:	bf00      	nop
 800b11c:	e7fd      	b.n	800b11a <prvDeleteTCB+0x5e>
	}
 800b11e:	bf00      	nop
 800b120:	3710      	adds	r7, #16
 800b122:	46bd      	mov	sp, r7
 800b124:	bd80      	pop	{r7, pc}
	...

0800b128 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b128:	b480      	push	{r7}
 800b12a:	b083      	sub	sp, #12
 800b12c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b12e:	4b0c      	ldr	r3, [pc, #48]	@ (800b160 <prvResetNextTaskUnblockTime+0x38>)
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d104      	bne.n	800b142 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b138:	4b0a      	ldr	r3, [pc, #40]	@ (800b164 <prvResetNextTaskUnblockTime+0x3c>)
 800b13a:	f04f 32ff 	mov.w	r2, #4294967295
 800b13e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b140:	e008      	b.n	800b154 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b142:	4b07      	ldr	r3, [pc, #28]	@ (800b160 <prvResetNextTaskUnblockTime+0x38>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	68db      	ldr	r3, [r3, #12]
 800b148:	68db      	ldr	r3, [r3, #12]
 800b14a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	685b      	ldr	r3, [r3, #4]
 800b150:	4a04      	ldr	r2, [pc, #16]	@ (800b164 <prvResetNextTaskUnblockTime+0x3c>)
 800b152:	6013      	str	r3, [r2, #0]
}
 800b154:	bf00      	nop
 800b156:	370c      	adds	r7, #12
 800b158:	46bd      	mov	sp, r7
 800b15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15e:	4770      	bx	lr
 800b160:	20001304 	.word	0x20001304
 800b164:	2000136c 	.word	0x2000136c

0800b168 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b168:	b480      	push	{r7}
 800b16a:	b083      	sub	sp, #12
 800b16c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b16e:	4b0b      	ldr	r3, [pc, #44]	@ (800b19c <xTaskGetSchedulerState+0x34>)
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	2b00      	cmp	r3, #0
 800b174:	d102      	bne.n	800b17c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b176:	2301      	movs	r3, #1
 800b178:	607b      	str	r3, [r7, #4]
 800b17a:	e008      	b.n	800b18e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b17c:	4b08      	ldr	r3, [pc, #32]	@ (800b1a0 <xTaskGetSchedulerState+0x38>)
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d102      	bne.n	800b18a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b184:	2302      	movs	r3, #2
 800b186:	607b      	str	r3, [r7, #4]
 800b188:	e001      	b.n	800b18e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b18a:	2300      	movs	r3, #0
 800b18c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b18e:	687b      	ldr	r3, [r7, #4]
	}
 800b190:	4618      	mov	r0, r3
 800b192:	370c      	adds	r7, #12
 800b194:	46bd      	mov	sp, r7
 800b196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19a:	4770      	bx	lr
 800b19c:	20001358 	.word	0x20001358
 800b1a0:	20001374 	.word	0x20001374

0800b1a4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b084      	sub	sp, #16
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d055      	beq.n	800b266 <xTaskPriorityInherit+0xc2>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b1ba:	68bb      	ldr	r3, [r7, #8]
 800b1bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1be:	4b2c      	ldr	r3, [pc, #176]	@ (800b270 <xTaskPriorityInherit+0xcc>)
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1c4:	429a      	cmp	r2, r3
 800b1c6:	d245      	bcs.n	800b254 <xTaskPriorityInherit+0xb0>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b1c8:	68bb      	ldr	r3, [r7, #8]
 800b1ca:	699b      	ldr	r3, [r3, #24]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	db06      	blt.n	800b1de <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b1d0:	4b27      	ldr	r3, [pc, #156]	@ (800b270 <xTaskPriorityInherit+0xcc>)
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1d6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b1da:	68bb      	ldr	r3, [r7, #8]
 800b1dc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b1de:	68bb      	ldr	r3, [r7, #8]
 800b1e0:	6959      	ldr	r1, [r3, #20]
 800b1e2:	68bb      	ldr	r3, [r7, #8]
 800b1e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1e6:	4613      	mov	r3, r2
 800b1e8:	009b      	lsls	r3, r3, #2
 800b1ea:	4413      	add	r3, r2
 800b1ec:	009b      	lsls	r3, r3, #2
 800b1ee:	4a21      	ldr	r2, [pc, #132]	@ (800b274 <xTaskPriorityInherit+0xd0>)
 800b1f0:	4413      	add	r3, r2
 800b1f2:	4299      	cmp	r1, r3
 800b1f4:	d126      	bne.n	800b244 <xTaskPriorityInherit+0xa0>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b1f6:	68bb      	ldr	r3, [r7, #8]
 800b1f8:	3304      	adds	r3, #4
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	f7fd ff16 	bl	800902c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b200:	4b1b      	ldr	r3, [pc, #108]	@ (800b270 <xTaskPriorityInherit+0xcc>)
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b206:	68bb      	ldr	r3, [r7, #8]
 800b208:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	4618      	mov	r0, r3
 800b20e:	f002 fd29 	bl	800dc64 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b212:	68bb      	ldr	r3, [r7, #8]
 800b214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b216:	4b18      	ldr	r3, [pc, #96]	@ (800b278 <xTaskPriorityInherit+0xd4>)
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	429a      	cmp	r2, r3
 800b21c:	d903      	bls.n	800b226 <xTaskPriorityInherit+0x82>
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b222:	4a15      	ldr	r2, [pc, #84]	@ (800b278 <xTaskPriorityInherit+0xd4>)
 800b224:	6013      	str	r3, [r2, #0]
 800b226:	68bb      	ldr	r3, [r7, #8]
 800b228:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b22a:	4613      	mov	r3, r2
 800b22c:	009b      	lsls	r3, r3, #2
 800b22e:	4413      	add	r3, r2
 800b230:	009b      	lsls	r3, r3, #2
 800b232:	4a10      	ldr	r2, [pc, #64]	@ (800b274 <xTaskPriorityInherit+0xd0>)
 800b234:	441a      	add	r2, r3
 800b236:	68bb      	ldr	r3, [r7, #8]
 800b238:	3304      	adds	r3, #4
 800b23a:	4619      	mov	r1, r3
 800b23c:	4610      	mov	r0, r2
 800b23e:	f7fd fe98 	bl	8008f72 <vListInsertEnd>
 800b242:	e004      	b.n	800b24e <xTaskPriorityInherit+0xaa>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b244:	4b0a      	ldr	r3, [pc, #40]	@ (800b270 <xTaskPriorityInherit+0xcc>)
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b24a:	68bb      	ldr	r3, [r7, #8]
 800b24c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b24e:	2301      	movs	r3, #1
 800b250:	60fb      	str	r3, [r7, #12]
 800b252:	e008      	b.n	800b266 <xTaskPriorityInherit+0xc2>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b254:	68bb      	ldr	r3, [r7, #8]
 800b256:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b258:	4b05      	ldr	r3, [pc, #20]	@ (800b270 <xTaskPriorityInherit+0xcc>)
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b25e:	429a      	cmp	r2, r3
 800b260:	d201      	bcs.n	800b266 <xTaskPriorityInherit+0xc2>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b262:	2301      	movs	r3, #1
 800b264:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b266:	68fb      	ldr	r3, [r7, #12]
	}
 800b268:	4618      	mov	r0, r3
 800b26a:	3710      	adds	r7, #16
 800b26c:	46bd      	mov	sp, r7
 800b26e:	bd80      	pop	{r7, pc}
 800b270:	20000e78 	.word	0x20000e78
 800b274:	20000e7c 	.word	0x20000e7c
 800b278:	20001354 	.word	0x20001354

0800b27c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b086      	sub	sp, #24
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b288:	2300      	movs	r3, #0
 800b28a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d05c      	beq.n	800b34c <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b292:	4b31      	ldr	r3, [pc, #196]	@ (800b358 <xTaskPriorityDisinherit+0xdc>)
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	693a      	ldr	r2, [r7, #16]
 800b298:	429a      	cmp	r2, r3
 800b29a:	d00b      	beq.n	800b2b4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b29c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2a0:	f383 8811 	msr	BASEPRI, r3
 800b2a4:	f3bf 8f6f 	isb	sy
 800b2a8:	f3bf 8f4f 	dsb	sy
 800b2ac:	60fb      	str	r3, [r7, #12]
}
 800b2ae:	bf00      	nop
 800b2b0:	bf00      	nop
 800b2b2:	e7fd      	b.n	800b2b0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b2b4:	693b      	ldr	r3, [r7, #16]
 800b2b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d10b      	bne.n	800b2d4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b2bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2c0:	f383 8811 	msr	BASEPRI, r3
 800b2c4:	f3bf 8f6f 	isb	sy
 800b2c8:	f3bf 8f4f 	dsb	sy
 800b2cc:	60bb      	str	r3, [r7, #8]
}
 800b2ce:	bf00      	nop
 800b2d0:	bf00      	nop
 800b2d2:	e7fd      	b.n	800b2d0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2d8:	1e5a      	subs	r2, r3, #1
 800b2da:	693b      	ldr	r3, [r7, #16]
 800b2dc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b2de:	693b      	ldr	r3, [r7, #16]
 800b2e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b2e6:	429a      	cmp	r2, r3
 800b2e8:	d030      	beq.n	800b34c <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b2ea:	693b      	ldr	r3, [r7, #16]
 800b2ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d12c      	bne.n	800b34c <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b2f2:	693b      	ldr	r3, [r7, #16]
 800b2f4:	3304      	adds	r3, #4
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	f7fd fe98 	bl	800902c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b2fc:	693b      	ldr	r3, [r7, #16]
 800b2fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b300:	693b      	ldr	r3, [r7, #16]
 800b302:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b304:	693b      	ldr	r3, [r7, #16]
 800b306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b308:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b30c:	693b      	ldr	r3, [r7, #16]
 800b30e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b310:	693b      	ldr	r3, [r7, #16]
 800b312:	4618      	mov	r0, r3
 800b314:	f002 fca6 	bl	800dc64 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b318:	693b      	ldr	r3, [r7, #16]
 800b31a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b31c:	4b0f      	ldr	r3, [pc, #60]	@ (800b35c <xTaskPriorityDisinherit+0xe0>)
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	429a      	cmp	r2, r3
 800b322:	d903      	bls.n	800b32c <xTaskPriorityDisinherit+0xb0>
 800b324:	693b      	ldr	r3, [r7, #16]
 800b326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b328:	4a0c      	ldr	r2, [pc, #48]	@ (800b35c <xTaskPriorityDisinherit+0xe0>)
 800b32a:	6013      	str	r3, [r2, #0]
 800b32c:	693b      	ldr	r3, [r7, #16]
 800b32e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b330:	4613      	mov	r3, r2
 800b332:	009b      	lsls	r3, r3, #2
 800b334:	4413      	add	r3, r2
 800b336:	009b      	lsls	r3, r3, #2
 800b338:	4a09      	ldr	r2, [pc, #36]	@ (800b360 <xTaskPriorityDisinherit+0xe4>)
 800b33a:	441a      	add	r2, r3
 800b33c:	693b      	ldr	r3, [r7, #16]
 800b33e:	3304      	adds	r3, #4
 800b340:	4619      	mov	r1, r3
 800b342:	4610      	mov	r0, r2
 800b344:	f7fd fe15 	bl	8008f72 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b348:	2301      	movs	r3, #1
 800b34a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b34c:	697b      	ldr	r3, [r7, #20]
	}
 800b34e:	4618      	mov	r0, r3
 800b350:	3718      	adds	r7, #24
 800b352:	46bd      	mov	sp, r7
 800b354:	bd80      	pop	{r7, pc}
 800b356:	bf00      	nop
 800b358:	20000e78 	.word	0x20000e78
 800b35c:	20001354 	.word	0x20001354
 800b360:	20000e7c 	.word	0x20000e7c

0800b364 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b364:	b580      	push	{r7, lr}
 800b366:	b088      	sub	sp, #32
 800b368:	af00      	add	r7, sp, #0
 800b36a:	6078      	str	r0, [r7, #4]
 800b36c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b372:	2301      	movs	r3, #1
 800b374:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d070      	beq.n	800b45e <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b37c:	69bb      	ldr	r3, [r7, #24]
 800b37e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b380:	2b00      	cmp	r3, #0
 800b382:	d10b      	bne.n	800b39c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800b384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b388:	f383 8811 	msr	BASEPRI, r3
 800b38c:	f3bf 8f6f 	isb	sy
 800b390:	f3bf 8f4f 	dsb	sy
 800b394:	60fb      	str	r3, [r7, #12]
}
 800b396:	bf00      	nop
 800b398:	bf00      	nop
 800b39a:	e7fd      	b.n	800b398 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b39c:	69bb      	ldr	r3, [r7, #24]
 800b39e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b3a0:	683a      	ldr	r2, [r7, #0]
 800b3a2:	429a      	cmp	r2, r3
 800b3a4:	d902      	bls.n	800b3ac <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b3a6:	683b      	ldr	r3, [r7, #0]
 800b3a8:	61fb      	str	r3, [r7, #28]
 800b3aa:	e002      	b.n	800b3b2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b3ac:	69bb      	ldr	r3, [r7, #24]
 800b3ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b3b0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b3b2:	69bb      	ldr	r3, [r7, #24]
 800b3b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3b6:	69fa      	ldr	r2, [r7, #28]
 800b3b8:	429a      	cmp	r2, r3
 800b3ba:	d050      	beq.n	800b45e <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b3bc:	69bb      	ldr	r3, [r7, #24]
 800b3be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3c0:	697a      	ldr	r2, [r7, #20]
 800b3c2:	429a      	cmp	r2, r3
 800b3c4:	d14b      	bne.n	800b45e <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b3c6:	4b28      	ldr	r3, [pc, #160]	@ (800b468 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	69ba      	ldr	r2, [r7, #24]
 800b3cc:	429a      	cmp	r2, r3
 800b3ce:	d10b      	bne.n	800b3e8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800b3d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3d4:	f383 8811 	msr	BASEPRI, r3
 800b3d8:	f3bf 8f6f 	isb	sy
 800b3dc:	f3bf 8f4f 	dsb	sy
 800b3e0:	60bb      	str	r3, [r7, #8]
}
 800b3e2:	bf00      	nop
 800b3e4:	bf00      	nop
 800b3e6:	e7fd      	b.n	800b3e4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b3e8:	69bb      	ldr	r3, [r7, #24]
 800b3ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3ec:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b3ee:	69bb      	ldr	r3, [r7, #24]
 800b3f0:	69fa      	ldr	r2, [r7, #28]
 800b3f2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b3f4:	69bb      	ldr	r3, [r7, #24]
 800b3f6:	699b      	ldr	r3, [r3, #24]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	db04      	blt.n	800b406 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b3fc:	69fb      	ldr	r3, [r7, #28]
 800b3fe:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b402:	69bb      	ldr	r3, [r7, #24]
 800b404:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b406:	69bb      	ldr	r3, [r7, #24]
 800b408:	6959      	ldr	r1, [r3, #20]
 800b40a:	693a      	ldr	r2, [r7, #16]
 800b40c:	4613      	mov	r3, r2
 800b40e:	009b      	lsls	r3, r3, #2
 800b410:	4413      	add	r3, r2
 800b412:	009b      	lsls	r3, r3, #2
 800b414:	4a15      	ldr	r2, [pc, #84]	@ (800b46c <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800b416:	4413      	add	r3, r2
 800b418:	4299      	cmp	r1, r3
 800b41a:	d120      	bne.n	800b45e <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b41c:	69bb      	ldr	r3, [r7, #24]
 800b41e:	3304      	adds	r3, #4
 800b420:	4618      	mov	r0, r3
 800b422:	f7fd fe03 	bl	800902c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b426:	69bb      	ldr	r3, [r7, #24]
 800b428:	4618      	mov	r0, r3
 800b42a:	f002 fc1b 	bl	800dc64 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b42e:	69bb      	ldr	r3, [r7, #24]
 800b430:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b432:	4b0f      	ldr	r3, [pc, #60]	@ (800b470 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	429a      	cmp	r2, r3
 800b438:	d903      	bls.n	800b442 <vTaskPriorityDisinheritAfterTimeout+0xde>
 800b43a:	69bb      	ldr	r3, [r7, #24]
 800b43c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b43e:	4a0c      	ldr	r2, [pc, #48]	@ (800b470 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 800b440:	6013      	str	r3, [r2, #0]
 800b442:	69bb      	ldr	r3, [r7, #24]
 800b444:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b446:	4613      	mov	r3, r2
 800b448:	009b      	lsls	r3, r3, #2
 800b44a:	4413      	add	r3, r2
 800b44c:	009b      	lsls	r3, r3, #2
 800b44e:	4a07      	ldr	r2, [pc, #28]	@ (800b46c <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800b450:	441a      	add	r2, r3
 800b452:	69bb      	ldr	r3, [r7, #24]
 800b454:	3304      	adds	r3, #4
 800b456:	4619      	mov	r1, r3
 800b458:	4610      	mov	r0, r2
 800b45a:	f7fd fd8a 	bl	8008f72 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b45e:	bf00      	nop
 800b460:	3720      	adds	r7, #32
 800b462:	46bd      	mov	sp, r7
 800b464:	bd80      	pop	{r7, pc}
 800b466:	bf00      	nop
 800b468:	20000e78 	.word	0x20000e78
 800b46c:	20000e7c 	.word	0x20000e7c
 800b470:	20001354 	.word	0x20001354

0800b474 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b474:	b480      	push	{r7}
 800b476:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b478:	4b07      	ldr	r3, [pc, #28]	@ (800b498 <pvTaskIncrementMutexHeldCount+0x24>)
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d004      	beq.n	800b48a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b480:	4b05      	ldr	r3, [pc, #20]	@ (800b498 <pvTaskIncrementMutexHeldCount+0x24>)
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b486:	3201      	adds	r2, #1
 800b488:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800b48a:	4b03      	ldr	r3, [pc, #12]	@ (800b498 <pvTaskIncrementMutexHeldCount+0x24>)
 800b48c:	681b      	ldr	r3, [r3, #0]
	}
 800b48e:	4618      	mov	r0, r3
 800b490:	46bd      	mov	sp, r7
 800b492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b496:	4770      	bx	lr
 800b498:	20000e78 	.word	0x20000e78

0800b49c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b086      	sub	sp, #24
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	60f8      	str	r0, [r7, #12]
 800b4a4:	60b9      	str	r1, [r7, #8]
 800b4a6:	607a      	str	r2, [r7, #4]
 800b4a8:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800b4aa:	f000 fee5 	bl	800c278 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b4ae:	4b29      	ldr	r3, [pc, #164]	@ (800b554 <xTaskNotifyWait+0xb8>)
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800b4b6:	b2db      	uxtb	r3, r3
 800b4b8:	2b02      	cmp	r3, #2
 800b4ba:	d01c      	beq.n	800b4f6 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800b4bc:	4b25      	ldr	r3, [pc, #148]	@ (800b554 <xTaskNotifyWait+0xb8>)
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 800b4c4:	68fa      	ldr	r2, [r7, #12]
 800b4c6:	43d2      	mvns	r2, r2
 800b4c8:	400a      	ands	r2, r1
 800b4ca:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800b4ce:	4b21      	ldr	r3, [pc, #132]	@ (800b554 <xTaskNotifyWait+0xb8>)
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	2201      	movs	r2, #1
 800b4d4:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8

				if( xTicksToWait > ( TickType_t ) 0 )
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d00b      	beq.n	800b4f6 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b4de:	2101      	movs	r1, #1
 800b4e0:	6838      	ldr	r0, [r7, #0]
 800b4e2:	f000 f9eb 	bl	800b8bc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800b4e6:	4b1c      	ldr	r3, [pc, #112]	@ (800b558 <xTaskNotifyWait+0xbc>)
 800b4e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4ec:	601a      	str	r2, [r3, #0]
 800b4ee:	f3bf 8f4f 	dsb	sy
 800b4f2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b4f6:	f000 fef1 	bl	800c2dc <vPortExitCritical>

		taskENTER_CRITICAL();
 800b4fa:	f000 febd 	bl	800c278 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d005      	beq.n	800b510 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800b504:	4b13      	ldr	r3, [pc, #76]	@ (800b554 <xTaskNotifyWait+0xb8>)
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b510:	4b10      	ldr	r3, [pc, #64]	@ (800b554 <xTaskNotifyWait+0xb8>)
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800b518:	b2db      	uxtb	r3, r3
 800b51a:	2b02      	cmp	r3, #2
 800b51c:	d002      	beq.n	800b524 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800b51e:	2300      	movs	r3, #0
 800b520:	617b      	str	r3, [r7, #20]
 800b522:	e00a      	b.n	800b53a <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800b524:	4b0b      	ldr	r3, [pc, #44]	@ (800b554 <xTaskNotifyWait+0xb8>)
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 800b52c:	68ba      	ldr	r2, [r7, #8]
 800b52e:	43d2      	mvns	r2, r2
 800b530:	400a      	ands	r2, r1
 800b532:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
				xReturn = pdTRUE;
 800b536:	2301      	movs	r3, #1
 800b538:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b53a:	4b06      	ldr	r3, [pc, #24]	@ (800b554 <xTaskNotifyWait+0xb8>)
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	2200      	movs	r2, #0
 800b540:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
		}
		taskEXIT_CRITICAL();
 800b544:	f000 feca 	bl	800c2dc <vPortExitCritical>

		return xReturn;
 800b548:	697b      	ldr	r3, [r7, #20]
	}
 800b54a:	4618      	mov	r0, r3
 800b54c:	3718      	adds	r7, #24
 800b54e:	46bd      	mov	sp, r7
 800b550:	bd80      	pop	{r7, pc}
 800b552:	bf00      	nop
 800b554:	20000e78 	.word	0x20000e78
 800b558:	e000ed04 	.word	0xe000ed04

0800b55c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b08a      	sub	sp, #40	@ 0x28
 800b560:	af00      	add	r7, sp, #0
 800b562:	60f8      	str	r0, [r7, #12]
 800b564:	60b9      	str	r1, [r7, #8]
 800b566:	603b      	str	r3, [r7, #0]
 800b568:	4613      	mov	r3, r2
 800b56a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800b56c:	2301      	movs	r3, #1
 800b56e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d10b      	bne.n	800b58e <xTaskGenericNotify+0x32>
	__asm volatile
 800b576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b57a:	f383 8811 	msr	BASEPRI, r3
 800b57e:	f3bf 8f6f 	isb	sy
 800b582:	f3bf 8f4f 	dsb	sy
 800b586:	61bb      	str	r3, [r7, #24]
}
 800b588:	bf00      	nop
 800b58a:	bf00      	nop
 800b58c:	e7fd      	b.n	800b58a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800b592:	f000 fe71 	bl	800c278 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d004      	beq.n	800b5a6 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b59c:	6a3b      	ldr	r3, [r7, #32]
 800b59e:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800b5a2:	683b      	ldr	r3, [r7, #0]
 800b5a4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b5a6:	6a3b      	ldr	r3, [r7, #32]
 800b5a8:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800b5ac:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b5ae:	6a3b      	ldr	r3, [r7, #32]
 800b5b0:	2202      	movs	r2, #2
 800b5b2:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8

			switch( eAction )
 800b5b6:	79fb      	ldrb	r3, [r7, #7]
 800b5b8:	2b04      	cmp	r3, #4
 800b5ba:	d82e      	bhi.n	800b61a <xTaskGenericNotify+0xbe>
 800b5bc:	a201      	add	r2, pc, #4	@ (adr r2, 800b5c4 <xTaskGenericNotify+0x68>)
 800b5be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5c2:	bf00      	nop
 800b5c4:	0800b63f 	.word	0x0800b63f
 800b5c8:	0800b5d9 	.word	0x0800b5d9
 800b5cc:	0800b5eb 	.word	0x0800b5eb
 800b5d0:	0800b5fb 	.word	0x0800b5fb
 800b5d4:	0800b605 	.word	0x0800b605
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800b5d8:	6a3b      	ldr	r3, [r7, #32]
 800b5da:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800b5de:	68bb      	ldr	r3, [r7, #8]
 800b5e0:	431a      	orrs	r2, r3
 800b5e2:	6a3b      	ldr	r3, [r7, #32]
 800b5e4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 800b5e8:	e02c      	b.n	800b644 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800b5ea:	6a3b      	ldr	r3, [r7, #32]
 800b5ec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b5f0:	1c5a      	adds	r2, r3, #1
 800b5f2:	6a3b      	ldr	r3, [r7, #32]
 800b5f4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 800b5f8:	e024      	b.n	800b644 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800b5fa:	6a3b      	ldr	r3, [r7, #32]
 800b5fc:	68ba      	ldr	r2, [r7, #8]
 800b5fe:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 800b602:	e01f      	b.n	800b644 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b604:	7ffb      	ldrb	r3, [r7, #31]
 800b606:	2b02      	cmp	r3, #2
 800b608:	d004      	beq.n	800b614 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800b60a:	6a3b      	ldr	r3, [r7, #32]
 800b60c:	68ba      	ldr	r2, [r7, #8]
 800b60e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800b612:	e017      	b.n	800b644 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800b614:	2300      	movs	r3, #0
 800b616:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800b618:	e014      	b.n	800b644 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800b61a:	6a3b      	ldr	r3, [r7, #32]
 800b61c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b620:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b624:	d00d      	beq.n	800b642 <xTaskGenericNotify+0xe6>
	__asm volatile
 800b626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b62a:	f383 8811 	msr	BASEPRI, r3
 800b62e:	f3bf 8f6f 	isb	sy
 800b632:	f3bf 8f4f 	dsb	sy
 800b636:	617b      	str	r3, [r7, #20]
}
 800b638:	bf00      	nop
 800b63a:	bf00      	nop
 800b63c:	e7fd      	b.n	800b63a <xTaskGenericNotify+0xde>
					break;
 800b63e:	bf00      	nop
 800b640:	e000      	b.n	800b644 <xTaskGenericNotify+0xe8>

					break;
 800b642:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b644:	7ffb      	ldrb	r3, [r7, #31]
 800b646:	2b01      	cmp	r3, #1
 800b648:	d13f      	bne.n	800b6ca <xTaskGenericNotify+0x16e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b64a:	6a3b      	ldr	r3, [r7, #32]
 800b64c:	3304      	adds	r3, #4
 800b64e:	4618      	mov	r0, r3
 800b650:	f7fd fcec 	bl	800902c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800b654:	6a3b      	ldr	r3, [r7, #32]
 800b656:	4618      	mov	r0, r3
 800b658:	f002 fb04 	bl	800dc64 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b65c:	6a3b      	ldr	r3, [r7, #32]
 800b65e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b660:	4b1d      	ldr	r3, [pc, #116]	@ (800b6d8 <xTaskGenericNotify+0x17c>)
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	429a      	cmp	r2, r3
 800b666:	d903      	bls.n	800b670 <xTaskGenericNotify+0x114>
 800b668:	6a3b      	ldr	r3, [r7, #32]
 800b66a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b66c:	4a1a      	ldr	r2, [pc, #104]	@ (800b6d8 <xTaskGenericNotify+0x17c>)
 800b66e:	6013      	str	r3, [r2, #0]
 800b670:	6a3b      	ldr	r3, [r7, #32]
 800b672:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b674:	4613      	mov	r3, r2
 800b676:	009b      	lsls	r3, r3, #2
 800b678:	4413      	add	r3, r2
 800b67a:	009b      	lsls	r3, r3, #2
 800b67c:	4a17      	ldr	r2, [pc, #92]	@ (800b6dc <xTaskGenericNotify+0x180>)
 800b67e:	441a      	add	r2, r3
 800b680:	6a3b      	ldr	r3, [r7, #32]
 800b682:	3304      	adds	r3, #4
 800b684:	4619      	mov	r1, r3
 800b686:	4610      	mov	r0, r2
 800b688:	f7fd fc73 	bl	8008f72 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b68c:	6a3b      	ldr	r3, [r7, #32]
 800b68e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b690:	2b00      	cmp	r3, #0
 800b692:	d00b      	beq.n	800b6ac <xTaskGenericNotify+0x150>
	__asm volatile
 800b694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b698:	f383 8811 	msr	BASEPRI, r3
 800b69c:	f3bf 8f6f 	isb	sy
 800b6a0:	f3bf 8f4f 	dsb	sy
 800b6a4:	613b      	str	r3, [r7, #16]
}
 800b6a6:	bf00      	nop
 800b6a8:	bf00      	nop
 800b6aa:	e7fd      	b.n	800b6a8 <xTaskGenericNotify+0x14c>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b6ac:	6a3b      	ldr	r3, [r7, #32]
 800b6ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6b0:	4b0b      	ldr	r3, [pc, #44]	@ (800b6e0 <xTaskGenericNotify+0x184>)
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6b6:	429a      	cmp	r2, r3
 800b6b8:	d907      	bls.n	800b6ca <xTaskGenericNotify+0x16e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800b6ba:	4b0a      	ldr	r3, [pc, #40]	@ (800b6e4 <xTaskGenericNotify+0x188>)
 800b6bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b6c0:	601a      	str	r2, [r3, #0]
 800b6c2:	f3bf 8f4f 	dsb	sy
 800b6c6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b6ca:	f000 fe07 	bl	800c2dc <vPortExitCritical>

		return xReturn;
 800b6ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	3728      	adds	r7, #40	@ 0x28
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	bd80      	pop	{r7, pc}
 800b6d8:	20001354 	.word	0x20001354
 800b6dc:	20000e7c 	.word	0x20000e7c
 800b6e0:	20000e78 	.word	0x20000e78
 800b6e4:	e000ed04 	.word	0xe000ed04

0800b6e8 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b08e      	sub	sp, #56	@ 0x38
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	60f8      	str	r0, [r7, #12]
 800b6f0:	60b9      	str	r1, [r7, #8]
 800b6f2:	603b      	str	r3, [r7, #0]
 800b6f4:	4613      	mov	r3, r2
 800b6f6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800b6f8:	2301      	movs	r3, #1
 800b6fa:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d10b      	bne.n	800b71a <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800b702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b706:	f383 8811 	msr	BASEPRI, r3
 800b70a:	f3bf 8f6f 	isb	sy
 800b70e:	f3bf 8f4f 	dsb	sy
 800b712:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b714:	bf00      	nop
 800b716:	bf00      	nop
 800b718:	e7fd      	b.n	800b716 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b71a:	f000 fe8d 	bl	800c438 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800b722:	f3ef 8211 	mrs	r2, BASEPRI
 800b726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b72a:	f383 8811 	msr	BASEPRI, r3
 800b72e:	f3bf 8f6f 	isb	sy
 800b732:	f3bf 8f4f 	dsb	sy
 800b736:	623a      	str	r2, [r7, #32]
 800b738:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800b73a:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b73c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	2b00      	cmp	r3, #0
 800b742:	d004      	beq.n	800b74e <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b746:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b74e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b750:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800b754:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b75a:	2202      	movs	r2, #2
 800b75c:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8

			switch( eAction )
 800b760:	79fb      	ldrb	r3, [r7, #7]
 800b762:	2b04      	cmp	r3, #4
 800b764:	d82e      	bhi.n	800b7c4 <xTaskGenericNotifyFromISR+0xdc>
 800b766:	a201      	add	r2, pc, #4	@ (adr r2, 800b76c <xTaskGenericNotifyFromISR+0x84>)
 800b768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b76c:	0800b7e9 	.word	0x0800b7e9
 800b770:	0800b781 	.word	0x0800b781
 800b774:	0800b793 	.word	0x0800b793
 800b778:	0800b7a3 	.word	0x0800b7a3
 800b77c:	0800b7ad 	.word	0x0800b7ad
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800b780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b782:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800b786:	68bb      	ldr	r3, [r7, #8]
 800b788:	431a      	orrs	r2, r3
 800b78a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b78c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 800b790:	e02d      	b.n	800b7ee <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800b792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b794:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b798:	1c5a      	adds	r2, r3, #1
 800b79a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b79c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 800b7a0:	e025      	b.n	800b7ee <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800b7a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7a4:	68ba      	ldr	r2, [r7, #8]
 800b7a6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 800b7aa:	e020      	b.n	800b7ee <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b7ac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b7b0:	2b02      	cmp	r3, #2
 800b7b2:	d004      	beq.n	800b7be <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800b7b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7b6:	68ba      	ldr	r2, [r7, #8]
 800b7b8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800b7bc:	e017      	b.n	800b7ee <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 800b7be:	2300      	movs	r3, #0
 800b7c0:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800b7c2:	e014      	b.n	800b7ee <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800b7c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7c6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b7ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7ce:	d00d      	beq.n	800b7ec <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 800b7d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7d4:	f383 8811 	msr	BASEPRI, r3
 800b7d8:	f3bf 8f6f 	isb	sy
 800b7dc:	f3bf 8f4f 	dsb	sy
 800b7e0:	61bb      	str	r3, [r7, #24]
}
 800b7e2:	bf00      	nop
 800b7e4:	bf00      	nop
 800b7e6:	e7fd      	b.n	800b7e4 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800b7e8:	bf00      	nop
 800b7ea:	e000      	b.n	800b7ee <xTaskGenericNotifyFromISR+0x106>
					break;
 800b7ec:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b7ee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b7f2:	2b01      	cmp	r3, #1
 800b7f4:	d14b      	bne.n	800b88e <xTaskGenericNotifyFromISR+0x1a6>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b7f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d00b      	beq.n	800b816 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 800b7fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b802:	f383 8811 	msr	BASEPRI, r3
 800b806:	f3bf 8f6f 	isb	sy
 800b80a:	f3bf 8f4f 	dsb	sy
 800b80e:	617b      	str	r3, [r7, #20]
}
 800b810:	bf00      	nop
 800b812:	bf00      	nop
 800b814:	e7fd      	b.n	800b812 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b816:	4b23      	ldr	r3, [pc, #140]	@ (800b8a4 <xTaskGenericNotifyFromISR+0x1bc>)
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d121      	bne.n	800b862 <xTaskGenericNotifyFromISR+0x17a>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b81e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b820:	3304      	adds	r3, #4
 800b822:	4618      	mov	r0, r3
 800b824:	f7fd fc02 	bl	800902c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b82a:	4618      	mov	r0, r3
 800b82c:	f002 fa1a 	bl	800dc64 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b832:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b834:	4b1c      	ldr	r3, [pc, #112]	@ (800b8a8 <xTaskGenericNotifyFromISR+0x1c0>)
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	429a      	cmp	r2, r3
 800b83a:	d903      	bls.n	800b844 <xTaskGenericNotifyFromISR+0x15c>
 800b83c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b83e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b840:	4a19      	ldr	r2, [pc, #100]	@ (800b8a8 <xTaskGenericNotifyFromISR+0x1c0>)
 800b842:	6013      	str	r3, [r2, #0]
 800b844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b846:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b848:	4613      	mov	r3, r2
 800b84a:	009b      	lsls	r3, r3, #2
 800b84c:	4413      	add	r3, r2
 800b84e:	009b      	lsls	r3, r3, #2
 800b850:	4a16      	ldr	r2, [pc, #88]	@ (800b8ac <xTaskGenericNotifyFromISR+0x1c4>)
 800b852:	441a      	add	r2, r3
 800b854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b856:	3304      	adds	r3, #4
 800b858:	4619      	mov	r1, r3
 800b85a:	4610      	mov	r0, r2
 800b85c:	f7fd fb89 	bl	8008f72 <vListInsertEnd>
 800b860:	e005      	b.n	800b86e <xTaskGenericNotifyFromISR+0x186>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800b862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b864:	3318      	adds	r3, #24
 800b866:	4619      	mov	r1, r3
 800b868:	4811      	ldr	r0, [pc, #68]	@ (800b8b0 <xTaskGenericNotifyFromISR+0x1c8>)
 800b86a:	f7fd fb82 	bl	8008f72 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b86e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b870:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b872:	4b10      	ldr	r3, [pc, #64]	@ (800b8b4 <xTaskGenericNotifyFromISR+0x1cc>)
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b878:	429a      	cmp	r2, r3
 800b87a:	d908      	bls.n	800b88e <xTaskGenericNotifyFromISR+0x1a6>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800b87c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d002      	beq.n	800b888 <xTaskGenericNotifyFromISR+0x1a0>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800b882:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b884:	2201      	movs	r2, #1
 800b886:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800b888:	4b0b      	ldr	r3, [pc, #44]	@ (800b8b8 <xTaskGenericNotifyFromISR+0x1d0>)
 800b88a:	2201      	movs	r2, #1
 800b88c:	601a      	str	r2, [r3, #0]
 800b88e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b890:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b892:	693b      	ldr	r3, [r7, #16]
 800b894:	f383 8811 	msr	BASEPRI, r3
}
 800b898:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800b89a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 800b89c:	4618      	mov	r0, r3
 800b89e:	3738      	adds	r7, #56	@ 0x38
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	bd80      	pop	{r7, pc}
 800b8a4:	20001374 	.word	0x20001374
 800b8a8:	20001354 	.word	0x20001354
 800b8ac:	20000e7c 	.word	0x20000e7c
 800b8b0:	2000130c 	.word	0x2000130c
 800b8b4:	20000e78 	.word	0x20000e78
 800b8b8:	20001360 	.word	0x20001360

0800b8bc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b084      	sub	sp, #16
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
 800b8c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b8c6:	4b21      	ldr	r3, [pc, #132]	@ (800b94c <prvAddCurrentTaskToDelayedList+0x90>)
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b8cc:	4b20      	ldr	r3, [pc, #128]	@ (800b950 <prvAddCurrentTaskToDelayedList+0x94>)
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	3304      	adds	r3, #4
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	f7fd fbaa 	bl	800902c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8de:	d10a      	bne.n	800b8f6 <prvAddCurrentTaskToDelayedList+0x3a>
 800b8e0:	683b      	ldr	r3, [r7, #0]
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d007      	beq.n	800b8f6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b8e6:	4b1a      	ldr	r3, [pc, #104]	@ (800b950 <prvAddCurrentTaskToDelayedList+0x94>)
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	3304      	adds	r3, #4
 800b8ec:	4619      	mov	r1, r3
 800b8ee:	4819      	ldr	r0, [pc, #100]	@ (800b954 <prvAddCurrentTaskToDelayedList+0x98>)
 800b8f0:	f7fd fb3f 	bl	8008f72 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b8f4:	e026      	b.n	800b944 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b8f6:	68fa      	ldr	r2, [r7, #12]
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	4413      	add	r3, r2
 800b8fc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b8fe:	4b14      	ldr	r3, [pc, #80]	@ (800b950 <prvAddCurrentTaskToDelayedList+0x94>)
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	68ba      	ldr	r2, [r7, #8]
 800b904:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b906:	68ba      	ldr	r2, [r7, #8]
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	429a      	cmp	r2, r3
 800b90c:	d209      	bcs.n	800b922 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b90e:	4b12      	ldr	r3, [pc, #72]	@ (800b958 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b910:	681a      	ldr	r2, [r3, #0]
 800b912:	4b0f      	ldr	r3, [pc, #60]	@ (800b950 <prvAddCurrentTaskToDelayedList+0x94>)
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	3304      	adds	r3, #4
 800b918:	4619      	mov	r1, r3
 800b91a:	4610      	mov	r0, r2
 800b91c:	f7fd fb4d 	bl	8008fba <vListInsert>
}
 800b920:	e010      	b.n	800b944 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b922:	4b0e      	ldr	r3, [pc, #56]	@ (800b95c <prvAddCurrentTaskToDelayedList+0xa0>)
 800b924:	681a      	ldr	r2, [r3, #0]
 800b926:	4b0a      	ldr	r3, [pc, #40]	@ (800b950 <prvAddCurrentTaskToDelayedList+0x94>)
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	3304      	adds	r3, #4
 800b92c:	4619      	mov	r1, r3
 800b92e:	4610      	mov	r0, r2
 800b930:	f7fd fb43 	bl	8008fba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b934:	4b0a      	ldr	r3, [pc, #40]	@ (800b960 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	68ba      	ldr	r2, [r7, #8]
 800b93a:	429a      	cmp	r2, r3
 800b93c:	d202      	bcs.n	800b944 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b93e:	4a08      	ldr	r2, [pc, #32]	@ (800b960 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b940:	68bb      	ldr	r3, [r7, #8]
 800b942:	6013      	str	r3, [r2, #0]
}
 800b944:	bf00      	nop
 800b946:	3710      	adds	r7, #16
 800b948:	46bd      	mov	sp, r7
 800b94a:	bd80      	pop	{r7, pc}
 800b94c:	20001350 	.word	0x20001350
 800b950:	20000e78 	.word	0x20000e78
 800b954:	20001338 	.word	0x20001338
 800b958:	20001308 	.word	0x20001308
 800b95c:	20001304 	.word	0x20001304
 800b960:	2000136c 	.word	0x2000136c

0800b964 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b964:	b580      	push	{r7, lr}
 800b966:	b08a      	sub	sp, #40	@ 0x28
 800b968:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b96a:	2300      	movs	r3, #0
 800b96c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b96e:	f000 fb13 	bl	800bf98 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b972:	4b1d      	ldr	r3, [pc, #116]	@ (800b9e8 <xTimerCreateTimerTask+0x84>)
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d021      	beq.n	800b9be <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b97a:	2300      	movs	r3, #0
 800b97c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b97e:	2300      	movs	r3, #0
 800b980:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b982:	1d3a      	adds	r2, r7, #4
 800b984:	f107 0108 	add.w	r1, r7, #8
 800b988:	f107 030c 	add.w	r3, r7, #12
 800b98c:	4618      	mov	r0, r3
 800b98e:	f7fd faa9 	bl	8008ee4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b992:	6879      	ldr	r1, [r7, #4]
 800b994:	68bb      	ldr	r3, [r7, #8]
 800b996:	68fa      	ldr	r2, [r7, #12]
 800b998:	9202      	str	r2, [sp, #8]
 800b99a:	9301      	str	r3, [sp, #4]
 800b99c:	2302      	movs	r3, #2
 800b99e:	9300      	str	r3, [sp, #0]
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	460a      	mov	r2, r1
 800b9a4:	4911      	ldr	r1, [pc, #68]	@ (800b9ec <xTimerCreateTimerTask+0x88>)
 800b9a6:	4812      	ldr	r0, [pc, #72]	@ (800b9f0 <xTimerCreateTimerTask+0x8c>)
 800b9a8:	f7fe fbd4 	bl	800a154 <xTaskCreateStatic>
 800b9ac:	4603      	mov	r3, r0
 800b9ae:	4a11      	ldr	r2, [pc, #68]	@ (800b9f4 <xTimerCreateTimerTask+0x90>)
 800b9b0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b9b2:	4b10      	ldr	r3, [pc, #64]	@ (800b9f4 <xTimerCreateTimerTask+0x90>)
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d001      	beq.n	800b9be <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b9be:	697b      	ldr	r3, [r7, #20]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d10b      	bne.n	800b9dc <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b9c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9c8:	f383 8811 	msr	BASEPRI, r3
 800b9cc:	f3bf 8f6f 	isb	sy
 800b9d0:	f3bf 8f4f 	dsb	sy
 800b9d4:	613b      	str	r3, [r7, #16]
}
 800b9d6:	bf00      	nop
 800b9d8:	bf00      	nop
 800b9da:	e7fd      	b.n	800b9d8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b9dc:	697b      	ldr	r3, [r7, #20]
}
 800b9de:	4618      	mov	r0, r3
 800b9e0:	3718      	adds	r7, #24
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	bd80      	pop	{r7, pc}
 800b9e6:	bf00      	nop
 800b9e8:	200013b0 	.word	0x200013b0
 800b9ec:	08013ea4 	.word	0x08013ea4
 800b9f0:	0800bb31 	.word	0x0800bb31
 800b9f4:	200013b4 	.word	0x200013b4

0800b9f8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b08a      	sub	sp, #40	@ 0x28
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	60f8      	str	r0, [r7, #12]
 800ba00:	60b9      	str	r1, [r7, #8]
 800ba02:	607a      	str	r2, [r7, #4]
 800ba04:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ba06:	2300      	movs	r3, #0
 800ba08:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d10b      	bne.n	800ba28 <xTimerGenericCommand+0x30>
	__asm volatile
 800ba10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba14:	f383 8811 	msr	BASEPRI, r3
 800ba18:	f3bf 8f6f 	isb	sy
 800ba1c:	f3bf 8f4f 	dsb	sy
 800ba20:	623b      	str	r3, [r7, #32]
}
 800ba22:	bf00      	nop
 800ba24:	bf00      	nop
 800ba26:	e7fd      	b.n	800ba24 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ba28:	4b19      	ldr	r3, [pc, #100]	@ (800ba90 <xTimerGenericCommand+0x98>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d02a      	beq.n	800ba86 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ba30:	68bb      	ldr	r3, [r7, #8]
 800ba32:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ba3c:	68bb      	ldr	r3, [r7, #8]
 800ba3e:	2b05      	cmp	r3, #5
 800ba40:	dc18      	bgt.n	800ba74 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ba42:	f7ff fb91 	bl	800b168 <xTaskGetSchedulerState>
 800ba46:	4603      	mov	r3, r0
 800ba48:	2b02      	cmp	r3, #2
 800ba4a:	d109      	bne.n	800ba60 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ba4c:	4b10      	ldr	r3, [pc, #64]	@ (800ba90 <xTimerGenericCommand+0x98>)
 800ba4e:	6818      	ldr	r0, [r3, #0]
 800ba50:	f107 0110 	add.w	r1, r7, #16
 800ba54:	2300      	movs	r3, #0
 800ba56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba58:	f7fd fcc6 	bl	80093e8 <xQueueGenericSend>
 800ba5c:	6278      	str	r0, [r7, #36]	@ 0x24
 800ba5e:	e012      	b.n	800ba86 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ba60:	4b0b      	ldr	r3, [pc, #44]	@ (800ba90 <xTimerGenericCommand+0x98>)
 800ba62:	6818      	ldr	r0, [r3, #0]
 800ba64:	f107 0110 	add.w	r1, r7, #16
 800ba68:	2300      	movs	r3, #0
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	f7fd fcbc 	bl	80093e8 <xQueueGenericSend>
 800ba70:	6278      	str	r0, [r7, #36]	@ 0x24
 800ba72:	e008      	b.n	800ba86 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ba74:	4b06      	ldr	r3, [pc, #24]	@ (800ba90 <xTimerGenericCommand+0x98>)
 800ba76:	6818      	ldr	r0, [r3, #0]
 800ba78:	f107 0110 	add.w	r1, r7, #16
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	683a      	ldr	r2, [r7, #0]
 800ba80:	f7fd fdb4 	bl	80095ec <xQueueGenericSendFromISR>
 800ba84:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ba86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ba88:	4618      	mov	r0, r3
 800ba8a:	3728      	adds	r7, #40	@ 0x28
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	bd80      	pop	{r7, pc}
 800ba90:	200013b0 	.word	0x200013b0

0800ba94 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b088      	sub	sp, #32
 800ba98:	af02      	add	r7, sp, #8
 800ba9a:	6078      	str	r0, [r7, #4]
 800ba9c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba9e:	4b23      	ldr	r3, [pc, #140]	@ (800bb2c <prvProcessExpiredTimer+0x98>)
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	68db      	ldr	r3, [r3, #12]
 800baa4:	68db      	ldr	r3, [r3, #12]
 800baa6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800baa8:	697b      	ldr	r3, [r7, #20]
 800baaa:	3304      	adds	r3, #4
 800baac:	4618      	mov	r0, r3
 800baae:	f7fd fabd 	bl	800902c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bab2:	697b      	ldr	r3, [r7, #20]
 800bab4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bab8:	f003 0304 	and.w	r3, r3, #4
 800babc:	2b00      	cmp	r3, #0
 800babe:	d023      	beq.n	800bb08 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bac0:	697b      	ldr	r3, [r7, #20]
 800bac2:	699a      	ldr	r2, [r3, #24]
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	18d1      	adds	r1, r2, r3
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	683a      	ldr	r2, [r7, #0]
 800bacc:	6978      	ldr	r0, [r7, #20]
 800bace:	f000 f8d5 	bl	800bc7c <prvInsertTimerInActiveList>
 800bad2:	4603      	mov	r3, r0
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d020      	beq.n	800bb1a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bad8:	2300      	movs	r3, #0
 800bada:	9300      	str	r3, [sp, #0]
 800badc:	2300      	movs	r3, #0
 800bade:	687a      	ldr	r2, [r7, #4]
 800bae0:	2100      	movs	r1, #0
 800bae2:	6978      	ldr	r0, [r7, #20]
 800bae4:	f7ff ff88 	bl	800b9f8 <xTimerGenericCommand>
 800bae8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800baea:	693b      	ldr	r3, [r7, #16]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d114      	bne.n	800bb1a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800baf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baf4:	f383 8811 	msr	BASEPRI, r3
 800baf8:	f3bf 8f6f 	isb	sy
 800bafc:	f3bf 8f4f 	dsb	sy
 800bb00:	60fb      	str	r3, [r7, #12]
}
 800bb02:	bf00      	nop
 800bb04:	bf00      	nop
 800bb06:	e7fd      	b.n	800bb04 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bb08:	697b      	ldr	r3, [r7, #20]
 800bb0a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bb0e:	f023 0301 	bic.w	r3, r3, #1
 800bb12:	b2da      	uxtb	r2, r3
 800bb14:	697b      	ldr	r3, [r7, #20]
 800bb16:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bb1a:	697b      	ldr	r3, [r7, #20]
 800bb1c:	6a1b      	ldr	r3, [r3, #32]
 800bb1e:	6978      	ldr	r0, [r7, #20]
 800bb20:	4798      	blx	r3
}
 800bb22:	bf00      	nop
 800bb24:	3718      	adds	r7, #24
 800bb26:	46bd      	mov	sp, r7
 800bb28:	bd80      	pop	{r7, pc}
 800bb2a:	bf00      	nop
 800bb2c:	200013a8 	.word	0x200013a8

0800bb30 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b084      	sub	sp, #16
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bb38:	f107 0308 	add.w	r3, r7, #8
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	f000 f859 	bl	800bbf4 <prvGetNextExpireTime>
 800bb42:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bb44:	68bb      	ldr	r3, [r7, #8]
 800bb46:	4619      	mov	r1, r3
 800bb48:	68f8      	ldr	r0, [r7, #12]
 800bb4a:	f000 f805 	bl	800bb58 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bb4e:	f000 f8d7 	bl	800bd00 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bb52:	bf00      	nop
 800bb54:	e7f0      	b.n	800bb38 <prvTimerTask+0x8>
	...

0800bb58 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b084      	sub	sp, #16
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	6078      	str	r0, [r7, #4]
 800bb60:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bb62:	f7fe fe87 	bl	800a874 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bb66:	f107 0308 	add.w	r3, r7, #8
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	f000 f866 	bl	800bc3c <prvSampleTimeNow>
 800bb70:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bb72:	68bb      	ldr	r3, [r7, #8]
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d130      	bne.n	800bbda <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bb78:	683b      	ldr	r3, [r7, #0]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d10a      	bne.n	800bb94 <prvProcessTimerOrBlockTask+0x3c>
 800bb7e:	687a      	ldr	r2, [r7, #4]
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	429a      	cmp	r2, r3
 800bb84:	d806      	bhi.n	800bb94 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bb86:	f7fe fe83 	bl	800a890 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bb8a:	68f9      	ldr	r1, [r7, #12]
 800bb8c:	6878      	ldr	r0, [r7, #4]
 800bb8e:	f7ff ff81 	bl	800ba94 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bb92:	e024      	b.n	800bbde <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d008      	beq.n	800bbac <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bb9a:	4b13      	ldr	r3, [pc, #76]	@ (800bbe8 <prvProcessTimerOrBlockTask+0x90>)
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d101      	bne.n	800bba8 <prvProcessTimerOrBlockTask+0x50>
 800bba4:	2301      	movs	r3, #1
 800bba6:	e000      	b.n	800bbaa <prvProcessTimerOrBlockTask+0x52>
 800bba8:	2300      	movs	r3, #0
 800bbaa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bbac:	4b0f      	ldr	r3, [pc, #60]	@ (800bbec <prvProcessTimerOrBlockTask+0x94>)
 800bbae:	6818      	ldr	r0, [r3, #0]
 800bbb0:	687a      	ldr	r2, [r7, #4]
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	1ad3      	subs	r3, r2, r3
 800bbb6:	683a      	ldr	r2, [r7, #0]
 800bbb8:	4619      	mov	r1, r3
 800bbba:	f7fe fa97 	bl	800a0ec <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bbbe:	f7fe fe67 	bl	800a890 <xTaskResumeAll>
 800bbc2:	4603      	mov	r3, r0
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d10a      	bne.n	800bbde <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bbc8:	4b09      	ldr	r3, [pc, #36]	@ (800bbf0 <prvProcessTimerOrBlockTask+0x98>)
 800bbca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bbce:	601a      	str	r2, [r3, #0]
 800bbd0:	f3bf 8f4f 	dsb	sy
 800bbd4:	f3bf 8f6f 	isb	sy
}
 800bbd8:	e001      	b.n	800bbde <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bbda:	f7fe fe59 	bl	800a890 <xTaskResumeAll>
}
 800bbde:	bf00      	nop
 800bbe0:	3710      	adds	r7, #16
 800bbe2:	46bd      	mov	sp, r7
 800bbe4:	bd80      	pop	{r7, pc}
 800bbe6:	bf00      	nop
 800bbe8:	200013ac 	.word	0x200013ac
 800bbec:	200013b0 	.word	0x200013b0
 800bbf0:	e000ed04 	.word	0xe000ed04

0800bbf4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bbf4:	b480      	push	{r7}
 800bbf6:	b085      	sub	sp, #20
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bbfc:	4b0e      	ldr	r3, [pc, #56]	@ (800bc38 <prvGetNextExpireTime+0x44>)
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d101      	bne.n	800bc0a <prvGetNextExpireTime+0x16>
 800bc06:	2201      	movs	r2, #1
 800bc08:	e000      	b.n	800bc0c <prvGetNextExpireTime+0x18>
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d105      	bne.n	800bc24 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bc18:	4b07      	ldr	r3, [pc, #28]	@ (800bc38 <prvGetNextExpireTime+0x44>)
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	68db      	ldr	r3, [r3, #12]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	60fb      	str	r3, [r7, #12]
 800bc22:	e001      	b.n	800bc28 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bc24:	2300      	movs	r3, #0
 800bc26:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bc28:	68fb      	ldr	r3, [r7, #12]
}
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	3714      	adds	r7, #20
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc34:	4770      	bx	lr
 800bc36:	bf00      	nop
 800bc38:	200013a8 	.word	0x200013a8

0800bc3c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bc3c:	b580      	push	{r7, lr}
 800bc3e:	b084      	sub	sp, #16
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bc44:	f7fe fec6 	bl	800a9d4 <xTaskGetTickCount>
 800bc48:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bc4a:	4b0b      	ldr	r3, [pc, #44]	@ (800bc78 <prvSampleTimeNow+0x3c>)
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	68fa      	ldr	r2, [r7, #12]
 800bc50:	429a      	cmp	r2, r3
 800bc52:	d205      	bcs.n	800bc60 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bc54:	f000 f93a 	bl	800becc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	2201      	movs	r2, #1
 800bc5c:	601a      	str	r2, [r3, #0]
 800bc5e:	e002      	b.n	800bc66 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	2200      	movs	r2, #0
 800bc64:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bc66:	4a04      	ldr	r2, [pc, #16]	@ (800bc78 <prvSampleTimeNow+0x3c>)
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bc6c:	68fb      	ldr	r3, [r7, #12]
}
 800bc6e:	4618      	mov	r0, r3
 800bc70:	3710      	adds	r7, #16
 800bc72:	46bd      	mov	sp, r7
 800bc74:	bd80      	pop	{r7, pc}
 800bc76:	bf00      	nop
 800bc78:	200013b8 	.word	0x200013b8

0800bc7c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b086      	sub	sp, #24
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	60f8      	str	r0, [r7, #12]
 800bc84:	60b9      	str	r1, [r7, #8]
 800bc86:	607a      	str	r2, [r7, #4]
 800bc88:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	68ba      	ldr	r2, [r7, #8]
 800bc92:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	68fa      	ldr	r2, [r7, #12]
 800bc98:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bc9a:	68ba      	ldr	r2, [r7, #8]
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	429a      	cmp	r2, r3
 800bca0:	d812      	bhi.n	800bcc8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bca2:	687a      	ldr	r2, [r7, #4]
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	1ad2      	subs	r2, r2, r3
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	699b      	ldr	r3, [r3, #24]
 800bcac:	429a      	cmp	r2, r3
 800bcae:	d302      	bcc.n	800bcb6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bcb0:	2301      	movs	r3, #1
 800bcb2:	617b      	str	r3, [r7, #20]
 800bcb4:	e01b      	b.n	800bcee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bcb6:	4b10      	ldr	r3, [pc, #64]	@ (800bcf8 <prvInsertTimerInActiveList+0x7c>)
 800bcb8:	681a      	ldr	r2, [r3, #0]
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	3304      	adds	r3, #4
 800bcbe:	4619      	mov	r1, r3
 800bcc0:	4610      	mov	r0, r2
 800bcc2:	f7fd f97a 	bl	8008fba <vListInsert>
 800bcc6:	e012      	b.n	800bcee <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bcc8:	687a      	ldr	r2, [r7, #4]
 800bcca:	683b      	ldr	r3, [r7, #0]
 800bccc:	429a      	cmp	r2, r3
 800bcce:	d206      	bcs.n	800bcde <prvInsertTimerInActiveList+0x62>
 800bcd0:	68ba      	ldr	r2, [r7, #8]
 800bcd2:	683b      	ldr	r3, [r7, #0]
 800bcd4:	429a      	cmp	r2, r3
 800bcd6:	d302      	bcc.n	800bcde <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bcd8:	2301      	movs	r3, #1
 800bcda:	617b      	str	r3, [r7, #20]
 800bcdc:	e007      	b.n	800bcee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bcde:	4b07      	ldr	r3, [pc, #28]	@ (800bcfc <prvInsertTimerInActiveList+0x80>)
 800bce0:	681a      	ldr	r2, [r3, #0]
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	3304      	adds	r3, #4
 800bce6:	4619      	mov	r1, r3
 800bce8:	4610      	mov	r0, r2
 800bcea:	f7fd f966 	bl	8008fba <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bcee:	697b      	ldr	r3, [r7, #20]
}
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	3718      	adds	r7, #24
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bd80      	pop	{r7, pc}
 800bcf8:	200013ac 	.word	0x200013ac
 800bcfc:	200013a8 	.word	0x200013a8

0800bd00 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b08e      	sub	sp, #56	@ 0x38
 800bd04:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bd06:	e0ce      	b.n	800bea6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	da19      	bge.n	800bd42 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bd0e:	1d3b      	adds	r3, r7, #4
 800bd10:	3304      	adds	r3, #4
 800bd12:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bd14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d10b      	bne.n	800bd32 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800bd1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd1e:	f383 8811 	msr	BASEPRI, r3
 800bd22:	f3bf 8f6f 	isb	sy
 800bd26:	f3bf 8f4f 	dsb	sy
 800bd2a:	61fb      	str	r3, [r7, #28]
}
 800bd2c:	bf00      	nop
 800bd2e:	bf00      	nop
 800bd30:	e7fd      	b.n	800bd2e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bd32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bd38:	6850      	ldr	r0, [r2, #4]
 800bd3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bd3c:	6892      	ldr	r2, [r2, #8]
 800bd3e:	4611      	mov	r1, r2
 800bd40:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	f2c0 80ae 	blt.w	800bea6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bd4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd50:	695b      	ldr	r3, [r3, #20]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d004      	beq.n	800bd60 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bd56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd58:	3304      	adds	r3, #4
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	f7fd f966 	bl	800902c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bd60:	463b      	mov	r3, r7
 800bd62:	4618      	mov	r0, r3
 800bd64:	f7ff ff6a 	bl	800bc3c <prvSampleTimeNow>
 800bd68:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	2b09      	cmp	r3, #9
 800bd6e:	f200 8097 	bhi.w	800bea0 <prvProcessReceivedCommands+0x1a0>
 800bd72:	a201      	add	r2, pc, #4	@ (adr r2, 800bd78 <prvProcessReceivedCommands+0x78>)
 800bd74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd78:	0800bda1 	.word	0x0800bda1
 800bd7c:	0800bda1 	.word	0x0800bda1
 800bd80:	0800bda1 	.word	0x0800bda1
 800bd84:	0800be17 	.word	0x0800be17
 800bd88:	0800be2b 	.word	0x0800be2b
 800bd8c:	0800be77 	.word	0x0800be77
 800bd90:	0800bda1 	.word	0x0800bda1
 800bd94:	0800bda1 	.word	0x0800bda1
 800bd98:	0800be17 	.word	0x0800be17
 800bd9c:	0800be2b 	.word	0x0800be2b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bda0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bda2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bda6:	f043 0301 	orr.w	r3, r3, #1
 800bdaa:	b2da      	uxtb	r2, r3
 800bdac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bdb2:	68ba      	ldr	r2, [r7, #8]
 800bdb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdb6:	699b      	ldr	r3, [r3, #24]
 800bdb8:	18d1      	adds	r1, r2, r3
 800bdba:	68bb      	ldr	r3, [r7, #8]
 800bdbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bdc0:	f7ff ff5c 	bl	800bc7c <prvInsertTimerInActiveList>
 800bdc4:	4603      	mov	r3, r0
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d06c      	beq.n	800bea4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bdca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdcc:	6a1b      	ldr	r3, [r3, #32]
 800bdce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bdd0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bdd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdd4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bdd8:	f003 0304 	and.w	r3, r3, #4
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d061      	beq.n	800bea4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bde0:	68ba      	ldr	r2, [r7, #8]
 800bde2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bde4:	699b      	ldr	r3, [r3, #24]
 800bde6:	441a      	add	r2, r3
 800bde8:	2300      	movs	r3, #0
 800bdea:	9300      	str	r3, [sp, #0]
 800bdec:	2300      	movs	r3, #0
 800bdee:	2100      	movs	r1, #0
 800bdf0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bdf2:	f7ff fe01 	bl	800b9f8 <xTimerGenericCommand>
 800bdf6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bdf8:	6a3b      	ldr	r3, [r7, #32]
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d152      	bne.n	800bea4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800bdfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be02:	f383 8811 	msr	BASEPRI, r3
 800be06:	f3bf 8f6f 	isb	sy
 800be0a:	f3bf 8f4f 	dsb	sy
 800be0e:	61bb      	str	r3, [r7, #24]
}
 800be10:	bf00      	nop
 800be12:	bf00      	nop
 800be14:	e7fd      	b.n	800be12 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800be16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800be1c:	f023 0301 	bic.w	r3, r3, #1
 800be20:	b2da      	uxtb	r2, r3
 800be22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be24:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800be28:	e03d      	b.n	800bea6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800be2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800be30:	f043 0301 	orr.w	r3, r3, #1
 800be34:	b2da      	uxtb	r2, r3
 800be36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be38:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800be3c:	68ba      	ldr	r2, [r7, #8]
 800be3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be40:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800be42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be44:	699b      	ldr	r3, [r3, #24]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d10b      	bne.n	800be62 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800be4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be4e:	f383 8811 	msr	BASEPRI, r3
 800be52:	f3bf 8f6f 	isb	sy
 800be56:	f3bf 8f4f 	dsb	sy
 800be5a:	617b      	str	r3, [r7, #20]
}
 800be5c:	bf00      	nop
 800be5e:	bf00      	nop
 800be60:	e7fd      	b.n	800be5e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800be62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be64:	699a      	ldr	r2, [r3, #24]
 800be66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be68:	18d1      	adds	r1, r2, r3
 800be6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800be70:	f7ff ff04 	bl	800bc7c <prvInsertTimerInActiveList>
					break;
 800be74:	e017      	b.n	800bea6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800be76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800be7c:	f003 0302 	and.w	r3, r3, #2
 800be80:	2b00      	cmp	r3, #0
 800be82:	d103      	bne.n	800be8c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800be84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800be86:	f000 fbe7 	bl	800c658 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800be8a:	e00c      	b.n	800bea6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800be8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be8e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800be92:	f023 0301 	bic.w	r3, r3, #1
 800be96:	b2da      	uxtb	r2, r3
 800be98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800be9e:	e002      	b.n	800bea6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800bea0:	bf00      	nop
 800bea2:	e000      	b.n	800bea6 <prvProcessReceivedCommands+0x1a6>
					break;
 800bea4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bea6:	4b08      	ldr	r3, [pc, #32]	@ (800bec8 <prvProcessReceivedCommands+0x1c8>)
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	1d39      	adds	r1, r7, #4
 800beac:	2200      	movs	r2, #0
 800beae:	4618      	mov	r0, r3
 800beb0:	f7fd fcca 	bl	8009848 <xQueueReceive>
 800beb4:	4603      	mov	r3, r0
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	f47f af26 	bne.w	800bd08 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800bebc:	bf00      	nop
 800bebe:	bf00      	nop
 800bec0:	3730      	adds	r7, #48	@ 0x30
 800bec2:	46bd      	mov	sp, r7
 800bec4:	bd80      	pop	{r7, pc}
 800bec6:	bf00      	nop
 800bec8:	200013b0 	.word	0x200013b0

0800becc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b088      	sub	sp, #32
 800bed0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bed2:	e049      	b.n	800bf68 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bed4:	4b2e      	ldr	r3, [pc, #184]	@ (800bf90 <prvSwitchTimerLists+0xc4>)
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	68db      	ldr	r3, [r3, #12]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bede:	4b2c      	ldr	r3, [pc, #176]	@ (800bf90 <prvSwitchTimerLists+0xc4>)
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	68db      	ldr	r3, [r3, #12]
 800bee4:	68db      	ldr	r3, [r3, #12]
 800bee6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	3304      	adds	r3, #4
 800beec:	4618      	mov	r0, r3
 800beee:	f7fd f89d 	bl	800902c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	6a1b      	ldr	r3, [r3, #32]
 800bef6:	68f8      	ldr	r0, [r7, #12]
 800bef8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bf00:	f003 0304 	and.w	r3, r3, #4
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d02f      	beq.n	800bf68 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	699b      	ldr	r3, [r3, #24]
 800bf0c:	693a      	ldr	r2, [r7, #16]
 800bf0e:	4413      	add	r3, r2
 800bf10:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bf12:	68ba      	ldr	r2, [r7, #8]
 800bf14:	693b      	ldr	r3, [r7, #16]
 800bf16:	429a      	cmp	r2, r3
 800bf18:	d90e      	bls.n	800bf38 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	68ba      	ldr	r2, [r7, #8]
 800bf1e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	68fa      	ldr	r2, [r7, #12]
 800bf24:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bf26:	4b1a      	ldr	r3, [pc, #104]	@ (800bf90 <prvSwitchTimerLists+0xc4>)
 800bf28:	681a      	ldr	r2, [r3, #0]
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	3304      	adds	r3, #4
 800bf2e:	4619      	mov	r1, r3
 800bf30:	4610      	mov	r0, r2
 800bf32:	f7fd f842 	bl	8008fba <vListInsert>
 800bf36:	e017      	b.n	800bf68 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bf38:	2300      	movs	r3, #0
 800bf3a:	9300      	str	r3, [sp, #0]
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	693a      	ldr	r2, [r7, #16]
 800bf40:	2100      	movs	r1, #0
 800bf42:	68f8      	ldr	r0, [r7, #12]
 800bf44:	f7ff fd58 	bl	800b9f8 <xTimerGenericCommand>
 800bf48:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d10b      	bne.n	800bf68 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800bf50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf54:	f383 8811 	msr	BASEPRI, r3
 800bf58:	f3bf 8f6f 	isb	sy
 800bf5c:	f3bf 8f4f 	dsb	sy
 800bf60:	603b      	str	r3, [r7, #0]
}
 800bf62:	bf00      	nop
 800bf64:	bf00      	nop
 800bf66:	e7fd      	b.n	800bf64 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bf68:	4b09      	ldr	r3, [pc, #36]	@ (800bf90 <prvSwitchTimerLists+0xc4>)
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d1b0      	bne.n	800bed4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bf72:	4b07      	ldr	r3, [pc, #28]	@ (800bf90 <prvSwitchTimerLists+0xc4>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bf78:	4b06      	ldr	r3, [pc, #24]	@ (800bf94 <prvSwitchTimerLists+0xc8>)
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	4a04      	ldr	r2, [pc, #16]	@ (800bf90 <prvSwitchTimerLists+0xc4>)
 800bf7e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bf80:	4a04      	ldr	r2, [pc, #16]	@ (800bf94 <prvSwitchTimerLists+0xc8>)
 800bf82:	697b      	ldr	r3, [r7, #20]
 800bf84:	6013      	str	r3, [r2, #0]
}
 800bf86:	bf00      	nop
 800bf88:	3718      	adds	r7, #24
 800bf8a:	46bd      	mov	sp, r7
 800bf8c:	bd80      	pop	{r7, pc}
 800bf8e:	bf00      	nop
 800bf90:	200013a8 	.word	0x200013a8
 800bf94:	200013ac 	.word	0x200013ac

0800bf98 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b082      	sub	sp, #8
 800bf9c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bf9e:	f000 f96b 	bl	800c278 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bfa2:	4b15      	ldr	r3, [pc, #84]	@ (800bff8 <prvCheckForValidListAndQueue+0x60>)
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d120      	bne.n	800bfec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bfaa:	4814      	ldr	r0, [pc, #80]	@ (800bffc <prvCheckForValidListAndQueue+0x64>)
 800bfac:	f7fc ffb4 	bl	8008f18 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bfb0:	4813      	ldr	r0, [pc, #76]	@ (800c000 <prvCheckForValidListAndQueue+0x68>)
 800bfb2:	f7fc ffb1 	bl	8008f18 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bfb6:	4b13      	ldr	r3, [pc, #76]	@ (800c004 <prvCheckForValidListAndQueue+0x6c>)
 800bfb8:	4a10      	ldr	r2, [pc, #64]	@ (800bffc <prvCheckForValidListAndQueue+0x64>)
 800bfba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bfbc:	4b12      	ldr	r3, [pc, #72]	@ (800c008 <prvCheckForValidListAndQueue+0x70>)
 800bfbe:	4a10      	ldr	r2, [pc, #64]	@ (800c000 <prvCheckForValidListAndQueue+0x68>)
 800bfc0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	9300      	str	r3, [sp, #0]
 800bfc6:	4b11      	ldr	r3, [pc, #68]	@ (800c00c <prvCheckForValidListAndQueue+0x74>)
 800bfc8:	4a11      	ldr	r2, [pc, #68]	@ (800c010 <prvCheckForValidListAndQueue+0x78>)
 800bfca:	2110      	movs	r1, #16
 800bfcc:	200a      	movs	r0, #10
 800bfce:	f7fd f8c1 	bl	8009154 <xQueueGenericCreateStatic>
 800bfd2:	4603      	mov	r3, r0
 800bfd4:	4a08      	ldr	r2, [pc, #32]	@ (800bff8 <prvCheckForValidListAndQueue+0x60>)
 800bfd6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bfd8:	4b07      	ldr	r3, [pc, #28]	@ (800bff8 <prvCheckForValidListAndQueue+0x60>)
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d005      	beq.n	800bfec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bfe0:	4b05      	ldr	r3, [pc, #20]	@ (800bff8 <prvCheckForValidListAndQueue+0x60>)
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	490b      	ldr	r1, [pc, #44]	@ (800c014 <prvCheckForValidListAndQueue+0x7c>)
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	f7fe f82c 	bl	800a044 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bfec:	f000 f976 	bl	800c2dc <vPortExitCritical>
}
 800bff0:	bf00      	nop
 800bff2:	46bd      	mov	sp, r7
 800bff4:	bd80      	pop	{r7, pc}
 800bff6:	bf00      	nop
 800bff8:	200013b0 	.word	0x200013b0
 800bffc:	20001380 	.word	0x20001380
 800c000:	20001394 	.word	0x20001394
 800c004:	200013a8 	.word	0x200013a8
 800c008:	200013ac 	.word	0x200013ac
 800c00c:	2000145c 	.word	0x2000145c
 800c010:	200013bc 	.word	0x200013bc
 800c014:	08013eac 	.word	0x08013eac

0800c018 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c018:	b480      	push	{r7}
 800c01a:	b085      	sub	sp, #20
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	60f8      	str	r0, [r7, #12]
 800c020:	60b9      	str	r1, [r7, #8]
 800c022:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	3b04      	subs	r3, #4
 800c028:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c030:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	3b04      	subs	r3, #4
 800c036:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c038:	68bb      	ldr	r3, [r7, #8]
 800c03a:	f023 0201 	bic.w	r2, r3, #1
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	3b04      	subs	r3, #4
 800c046:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c048:	4a0c      	ldr	r2, [pc, #48]	@ (800c07c <pxPortInitialiseStack+0x64>)
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	3b14      	subs	r3, #20
 800c052:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c054:	687a      	ldr	r2, [r7, #4]
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	3b04      	subs	r3, #4
 800c05e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	f06f 0202 	mvn.w	r2, #2
 800c066:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	3b20      	subs	r3, #32
 800c06c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c06e:	68fb      	ldr	r3, [r7, #12]
}
 800c070:	4618      	mov	r0, r3
 800c072:	3714      	adds	r7, #20
 800c074:	46bd      	mov	sp, r7
 800c076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c07a:	4770      	bx	lr
 800c07c:	0800c081 	.word	0x0800c081

0800c080 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c080:	b480      	push	{r7}
 800c082:	b085      	sub	sp, #20
 800c084:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c086:	2300      	movs	r3, #0
 800c088:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c08a:	4b13      	ldr	r3, [pc, #76]	@ (800c0d8 <prvTaskExitError+0x58>)
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c092:	d00b      	beq.n	800c0ac <prvTaskExitError+0x2c>
	__asm volatile
 800c094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c098:	f383 8811 	msr	BASEPRI, r3
 800c09c:	f3bf 8f6f 	isb	sy
 800c0a0:	f3bf 8f4f 	dsb	sy
 800c0a4:	60fb      	str	r3, [r7, #12]
}
 800c0a6:	bf00      	nop
 800c0a8:	bf00      	nop
 800c0aa:	e7fd      	b.n	800c0a8 <prvTaskExitError+0x28>
	__asm volatile
 800c0ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0b0:	f383 8811 	msr	BASEPRI, r3
 800c0b4:	f3bf 8f6f 	isb	sy
 800c0b8:	f3bf 8f4f 	dsb	sy
 800c0bc:	60bb      	str	r3, [r7, #8]
}
 800c0be:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c0c0:	bf00      	nop
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d0fc      	beq.n	800c0c2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c0c8:	bf00      	nop
 800c0ca:	bf00      	nop
 800c0cc:	3714      	adds	r7, #20
 800c0ce:	46bd      	mov	sp, r7
 800c0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d4:	4770      	bx	lr
 800c0d6:	bf00      	nop
 800c0d8:	20000034 	.word	0x20000034
 800c0dc:	00000000 	.word	0x00000000

0800c0e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c0e0:	4b07      	ldr	r3, [pc, #28]	@ (800c100 <pxCurrentTCBConst2>)
 800c0e2:	6819      	ldr	r1, [r3, #0]
 800c0e4:	6808      	ldr	r0, [r1, #0]
 800c0e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0ea:	f380 8809 	msr	PSP, r0
 800c0ee:	f3bf 8f6f 	isb	sy
 800c0f2:	f04f 0000 	mov.w	r0, #0
 800c0f6:	f380 8811 	msr	BASEPRI, r0
 800c0fa:	4770      	bx	lr
 800c0fc:	f3af 8000 	nop.w

0800c100 <pxCurrentTCBConst2>:
 800c100:	20000e78 	.word	0x20000e78
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c104:	bf00      	nop
 800c106:	bf00      	nop

0800c108 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c108:	4808      	ldr	r0, [pc, #32]	@ (800c12c <prvPortStartFirstTask+0x24>)
 800c10a:	6800      	ldr	r0, [r0, #0]
 800c10c:	6800      	ldr	r0, [r0, #0]
 800c10e:	f380 8808 	msr	MSP, r0
 800c112:	f04f 0000 	mov.w	r0, #0
 800c116:	f380 8814 	msr	CONTROL, r0
 800c11a:	b662      	cpsie	i
 800c11c:	b661      	cpsie	f
 800c11e:	f3bf 8f4f 	dsb	sy
 800c122:	f3bf 8f6f 	isb	sy
 800c126:	df00      	svc	0
 800c128:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c12a:	bf00      	nop
 800c12c:	e000ed08 	.word	0xe000ed08

0800c130 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c130:	b580      	push	{r7, lr}
 800c132:	b086      	sub	sp, #24
 800c134:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c136:	4b47      	ldr	r3, [pc, #284]	@ (800c254 <xPortStartScheduler+0x124>)
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	4a47      	ldr	r2, [pc, #284]	@ (800c258 <xPortStartScheduler+0x128>)
 800c13c:	4293      	cmp	r3, r2
 800c13e:	d10b      	bne.n	800c158 <xPortStartScheduler+0x28>
	__asm volatile
 800c140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c144:	f383 8811 	msr	BASEPRI, r3
 800c148:	f3bf 8f6f 	isb	sy
 800c14c:	f3bf 8f4f 	dsb	sy
 800c150:	60fb      	str	r3, [r7, #12]
}
 800c152:	bf00      	nop
 800c154:	bf00      	nop
 800c156:	e7fd      	b.n	800c154 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c158:	4b3e      	ldr	r3, [pc, #248]	@ (800c254 <xPortStartScheduler+0x124>)
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	4a3f      	ldr	r2, [pc, #252]	@ (800c25c <xPortStartScheduler+0x12c>)
 800c15e:	4293      	cmp	r3, r2
 800c160:	d10b      	bne.n	800c17a <xPortStartScheduler+0x4a>
	__asm volatile
 800c162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c166:	f383 8811 	msr	BASEPRI, r3
 800c16a:	f3bf 8f6f 	isb	sy
 800c16e:	f3bf 8f4f 	dsb	sy
 800c172:	613b      	str	r3, [r7, #16]
}
 800c174:	bf00      	nop
 800c176:	bf00      	nop
 800c178:	e7fd      	b.n	800c176 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c17a:	4b39      	ldr	r3, [pc, #228]	@ (800c260 <xPortStartScheduler+0x130>)
 800c17c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c17e:	697b      	ldr	r3, [r7, #20]
 800c180:	781b      	ldrb	r3, [r3, #0]
 800c182:	b2db      	uxtb	r3, r3
 800c184:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c186:	697b      	ldr	r3, [r7, #20]
 800c188:	22ff      	movs	r2, #255	@ 0xff
 800c18a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c18c:	697b      	ldr	r3, [r7, #20]
 800c18e:	781b      	ldrb	r3, [r3, #0]
 800c190:	b2db      	uxtb	r3, r3
 800c192:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c194:	78fb      	ldrb	r3, [r7, #3]
 800c196:	b2db      	uxtb	r3, r3
 800c198:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c19c:	b2da      	uxtb	r2, r3
 800c19e:	4b31      	ldr	r3, [pc, #196]	@ (800c264 <xPortStartScheduler+0x134>)
 800c1a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c1a2:	4b31      	ldr	r3, [pc, #196]	@ (800c268 <xPortStartScheduler+0x138>)
 800c1a4:	2207      	movs	r2, #7
 800c1a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c1a8:	e009      	b.n	800c1be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c1aa:	4b2f      	ldr	r3, [pc, #188]	@ (800c268 <xPortStartScheduler+0x138>)
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	3b01      	subs	r3, #1
 800c1b0:	4a2d      	ldr	r2, [pc, #180]	@ (800c268 <xPortStartScheduler+0x138>)
 800c1b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c1b4:	78fb      	ldrb	r3, [r7, #3]
 800c1b6:	b2db      	uxtb	r3, r3
 800c1b8:	005b      	lsls	r3, r3, #1
 800c1ba:	b2db      	uxtb	r3, r3
 800c1bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c1be:	78fb      	ldrb	r3, [r7, #3]
 800c1c0:	b2db      	uxtb	r3, r3
 800c1c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c1c6:	2b80      	cmp	r3, #128	@ 0x80
 800c1c8:	d0ef      	beq.n	800c1aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c1ca:	4b27      	ldr	r3, [pc, #156]	@ (800c268 <xPortStartScheduler+0x138>)
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	f1c3 0307 	rsb	r3, r3, #7
 800c1d2:	2b04      	cmp	r3, #4
 800c1d4:	d00b      	beq.n	800c1ee <xPortStartScheduler+0xbe>
	__asm volatile
 800c1d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1da:	f383 8811 	msr	BASEPRI, r3
 800c1de:	f3bf 8f6f 	isb	sy
 800c1e2:	f3bf 8f4f 	dsb	sy
 800c1e6:	60bb      	str	r3, [r7, #8]
}
 800c1e8:	bf00      	nop
 800c1ea:	bf00      	nop
 800c1ec:	e7fd      	b.n	800c1ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c1ee:	4b1e      	ldr	r3, [pc, #120]	@ (800c268 <xPortStartScheduler+0x138>)
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	021b      	lsls	r3, r3, #8
 800c1f4:	4a1c      	ldr	r2, [pc, #112]	@ (800c268 <xPortStartScheduler+0x138>)
 800c1f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c1f8:	4b1b      	ldr	r3, [pc, #108]	@ (800c268 <xPortStartScheduler+0x138>)
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c200:	4a19      	ldr	r2, [pc, #100]	@ (800c268 <xPortStartScheduler+0x138>)
 800c202:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	b2da      	uxtb	r2, r3
 800c208:	697b      	ldr	r3, [r7, #20]
 800c20a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c20c:	4b17      	ldr	r3, [pc, #92]	@ (800c26c <xPortStartScheduler+0x13c>)
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	4a16      	ldr	r2, [pc, #88]	@ (800c26c <xPortStartScheduler+0x13c>)
 800c212:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c216:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c218:	4b14      	ldr	r3, [pc, #80]	@ (800c26c <xPortStartScheduler+0x13c>)
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	4a13      	ldr	r2, [pc, #76]	@ (800c26c <xPortStartScheduler+0x13c>)
 800c21e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c222:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c224:	f000 f8da 	bl	800c3dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c228:	4b11      	ldr	r3, [pc, #68]	@ (800c270 <xPortStartScheduler+0x140>)
 800c22a:	2200      	movs	r2, #0
 800c22c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c22e:	f000 f8f9 	bl	800c424 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c232:	4b10      	ldr	r3, [pc, #64]	@ (800c274 <xPortStartScheduler+0x144>)
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	4a0f      	ldr	r2, [pc, #60]	@ (800c274 <xPortStartScheduler+0x144>)
 800c238:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c23c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c23e:	f7ff ff63 	bl	800c108 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c242:	f7fe fca7 	bl	800ab94 <vTaskSwitchContext>
	prvTaskExitError();
 800c246:	f7ff ff1b 	bl	800c080 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c24a:	2300      	movs	r3, #0
}
 800c24c:	4618      	mov	r0, r3
 800c24e:	3718      	adds	r7, #24
 800c250:	46bd      	mov	sp, r7
 800c252:	bd80      	pop	{r7, pc}
 800c254:	e000ed00 	.word	0xe000ed00
 800c258:	410fc271 	.word	0x410fc271
 800c25c:	410fc270 	.word	0x410fc270
 800c260:	e000e400 	.word	0xe000e400
 800c264:	200014ac 	.word	0x200014ac
 800c268:	200014b0 	.word	0x200014b0
 800c26c:	e000ed20 	.word	0xe000ed20
 800c270:	20000034 	.word	0x20000034
 800c274:	e000ef34 	.word	0xe000ef34

0800c278 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c278:	b480      	push	{r7}
 800c27a:	b083      	sub	sp, #12
 800c27c:	af00      	add	r7, sp, #0
	__asm volatile
 800c27e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c282:	f383 8811 	msr	BASEPRI, r3
 800c286:	f3bf 8f6f 	isb	sy
 800c28a:	f3bf 8f4f 	dsb	sy
 800c28e:	607b      	str	r3, [r7, #4]
}
 800c290:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c292:	4b10      	ldr	r3, [pc, #64]	@ (800c2d4 <vPortEnterCritical+0x5c>)
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	3301      	adds	r3, #1
 800c298:	4a0e      	ldr	r2, [pc, #56]	@ (800c2d4 <vPortEnterCritical+0x5c>)
 800c29a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c29c:	4b0d      	ldr	r3, [pc, #52]	@ (800c2d4 <vPortEnterCritical+0x5c>)
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	2b01      	cmp	r3, #1
 800c2a2:	d110      	bne.n	800c2c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c2a4:	4b0c      	ldr	r3, [pc, #48]	@ (800c2d8 <vPortEnterCritical+0x60>)
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	b2db      	uxtb	r3, r3
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d00b      	beq.n	800c2c6 <vPortEnterCritical+0x4e>
	__asm volatile
 800c2ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2b2:	f383 8811 	msr	BASEPRI, r3
 800c2b6:	f3bf 8f6f 	isb	sy
 800c2ba:	f3bf 8f4f 	dsb	sy
 800c2be:	603b      	str	r3, [r7, #0]
}
 800c2c0:	bf00      	nop
 800c2c2:	bf00      	nop
 800c2c4:	e7fd      	b.n	800c2c2 <vPortEnterCritical+0x4a>
	}
}
 800c2c6:	bf00      	nop
 800c2c8:	370c      	adds	r7, #12
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d0:	4770      	bx	lr
 800c2d2:	bf00      	nop
 800c2d4:	20000034 	.word	0x20000034
 800c2d8:	e000ed04 	.word	0xe000ed04

0800c2dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c2dc:	b480      	push	{r7}
 800c2de:	b083      	sub	sp, #12
 800c2e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c2e2:	4b12      	ldr	r3, [pc, #72]	@ (800c32c <vPortExitCritical+0x50>)
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d10b      	bne.n	800c302 <vPortExitCritical+0x26>
	__asm volatile
 800c2ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2ee:	f383 8811 	msr	BASEPRI, r3
 800c2f2:	f3bf 8f6f 	isb	sy
 800c2f6:	f3bf 8f4f 	dsb	sy
 800c2fa:	607b      	str	r3, [r7, #4]
}
 800c2fc:	bf00      	nop
 800c2fe:	bf00      	nop
 800c300:	e7fd      	b.n	800c2fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c302:	4b0a      	ldr	r3, [pc, #40]	@ (800c32c <vPortExitCritical+0x50>)
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	3b01      	subs	r3, #1
 800c308:	4a08      	ldr	r2, [pc, #32]	@ (800c32c <vPortExitCritical+0x50>)
 800c30a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c30c:	4b07      	ldr	r3, [pc, #28]	@ (800c32c <vPortExitCritical+0x50>)
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	2b00      	cmp	r3, #0
 800c312:	d105      	bne.n	800c320 <vPortExitCritical+0x44>
 800c314:	2300      	movs	r3, #0
 800c316:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	f383 8811 	msr	BASEPRI, r3
}
 800c31e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c320:	bf00      	nop
 800c322:	370c      	adds	r7, #12
 800c324:	46bd      	mov	sp, r7
 800c326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c32a:	4770      	bx	lr
 800c32c:	20000034 	.word	0x20000034

0800c330 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c330:	f3ef 8009 	mrs	r0, PSP
 800c334:	f3bf 8f6f 	isb	sy
 800c338:	4b15      	ldr	r3, [pc, #84]	@ (800c390 <pxCurrentTCBConst>)
 800c33a:	681a      	ldr	r2, [r3, #0]
 800c33c:	f01e 0f10 	tst.w	lr, #16
 800c340:	bf08      	it	eq
 800c342:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c346:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c34a:	6010      	str	r0, [r2, #0]
 800c34c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c350:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c354:	f380 8811 	msr	BASEPRI, r0
 800c358:	f3bf 8f4f 	dsb	sy
 800c35c:	f3bf 8f6f 	isb	sy
 800c360:	f7fe fc18 	bl	800ab94 <vTaskSwitchContext>
 800c364:	f04f 0000 	mov.w	r0, #0
 800c368:	f380 8811 	msr	BASEPRI, r0
 800c36c:	bc09      	pop	{r0, r3}
 800c36e:	6819      	ldr	r1, [r3, #0]
 800c370:	6808      	ldr	r0, [r1, #0]
 800c372:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c376:	f01e 0f10 	tst.w	lr, #16
 800c37a:	bf08      	it	eq
 800c37c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c380:	f380 8809 	msr	PSP, r0
 800c384:	f3bf 8f6f 	isb	sy
 800c388:	4770      	bx	lr
 800c38a:	bf00      	nop
 800c38c:	f3af 8000 	nop.w

0800c390 <pxCurrentTCBConst>:
 800c390:	20000e78 	.word	0x20000e78
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c394:	bf00      	nop
 800c396:	bf00      	nop

0800c398 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	b082      	sub	sp, #8
 800c39c:	af00      	add	r7, sp, #0
	__asm volatile
 800c39e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3a2:	f383 8811 	msr	BASEPRI, r3
 800c3a6:	f3bf 8f6f 	isb	sy
 800c3aa:	f3bf 8f4f 	dsb	sy
 800c3ae:	607b      	str	r3, [r7, #4]
}
 800c3b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c3b2:	f7fe fb31 	bl	800aa18 <xTaskIncrementTick>
 800c3b6:	4603      	mov	r3, r0
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d003      	beq.n	800c3c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c3bc:	4b06      	ldr	r3, [pc, #24]	@ (800c3d8 <xPortSysTickHandler+0x40>)
 800c3be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c3c2:	601a      	str	r2, [r3, #0]
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	f383 8811 	msr	BASEPRI, r3
}
 800c3ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c3d0:	bf00      	nop
 800c3d2:	3708      	adds	r7, #8
 800c3d4:	46bd      	mov	sp, r7
 800c3d6:	bd80      	pop	{r7, pc}
 800c3d8:	e000ed04 	.word	0xe000ed04

0800c3dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c3dc:	b480      	push	{r7}
 800c3de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c3e0:	4b0b      	ldr	r3, [pc, #44]	@ (800c410 <vPortSetupTimerInterrupt+0x34>)
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c3e6:	4b0b      	ldr	r3, [pc, #44]	@ (800c414 <vPortSetupTimerInterrupt+0x38>)
 800c3e8:	2200      	movs	r2, #0
 800c3ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c3ec:	4b0a      	ldr	r3, [pc, #40]	@ (800c418 <vPortSetupTimerInterrupt+0x3c>)
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	4a0a      	ldr	r2, [pc, #40]	@ (800c41c <vPortSetupTimerInterrupt+0x40>)
 800c3f2:	fba2 2303 	umull	r2, r3, r2, r3
 800c3f6:	099b      	lsrs	r3, r3, #6
 800c3f8:	4a09      	ldr	r2, [pc, #36]	@ (800c420 <vPortSetupTimerInterrupt+0x44>)
 800c3fa:	3b01      	subs	r3, #1
 800c3fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c3fe:	4b04      	ldr	r3, [pc, #16]	@ (800c410 <vPortSetupTimerInterrupt+0x34>)
 800c400:	2207      	movs	r2, #7
 800c402:	601a      	str	r2, [r3, #0]
}
 800c404:	bf00      	nop
 800c406:	46bd      	mov	sp, r7
 800c408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c40c:	4770      	bx	lr
 800c40e:	bf00      	nop
 800c410:	e000e010 	.word	0xe000e010
 800c414:	e000e018 	.word	0xe000e018
 800c418:	20000028 	.word	0x20000028
 800c41c:	10624dd3 	.word	0x10624dd3
 800c420:	e000e014 	.word	0xe000e014

0800c424 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c424:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c434 <vPortEnableVFP+0x10>
 800c428:	6801      	ldr	r1, [r0, #0]
 800c42a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c42e:	6001      	str	r1, [r0, #0]
 800c430:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c432:	bf00      	nop
 800c434:	e000ed88 	.word	0xe000ed88

0800c438 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c438:	b480      	push	{r7}
 800c43a:	b085      	sub	sp, #20
 800c43c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c43e:	f3ef 8305 	mrs	r3, IPSR
 800c442:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	2b0f      	cmp	r3, #15
 800c448:	d915      	bls.n	800c476 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c44a:	4a18      	ldr	r2, [pc, #96]	@ (800c4ac <vPortValidateInterruptPriority+0x74>)
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	4413      	add	r3, r2
 800c450:	781b      	ldrb	r3, [r3, #0]
 800c452:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c454:	4b16      	ldr	r3, [pc, #88]	@ (800c4b0 <vPortValidateInterruptPriority+0x78>)
 800c456:	781b      	ldrb	r3, [r3, #0]
 800c458:	7afa      	ldrb	r2, [r7, #11]
 800c45a:	429a      	cmp	r2, r3
 800c45c:	d20b      	bcs.n	800c476 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c45e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c462:	f383 8811 	msr	BASEPRI, r3
 800c466:	f3bf 8f6f 	isb	sy
 800c46a:	f3bf 8f4f 	dsb	sy
 800c46e:	607b      	str	r3, [r7, #4]
}
 800c470:	bf00      	nop
 800c472:	bf00      	nop
 800c474:	e7fd      	b.n	800c472 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c476:	4b0f      	ldr	r3, [pc, #60]	@ (800c4b4 <vPortValidateInterruptPriority+0x7c>)
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c47e:	4b0e      	ldr	r3, [pc, #56]	@ (800c4b8 <vPortValidateInterruptPriority+0x80>)
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	429a      	cmp	r2, r3
 800c484:	d90b      	bls.n	800c49e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c48a:	f383 8811 	msr	BASEPRI, r3
 800c48e:	f3bf 8f6f 	isb	sy
 800c492:	f3bf 8f4f 	dsb	sy
 800c496:	603b      	str	r3, [r7, #0]
}
 800c498:	bf00      	nop
 800c49a:	bf00      	nop
 800c49c:	e7fd      	b.n	800c49a <vPortValidateInterruptPriority+0x62>
	}
 800c49e:	bf00      	nop
 800c4a0:	3714      	adds	r7, #20
 800c4a2:	46bd      	mov	sp, r7
 800c4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a8:	4770      	bx	lr
 800c4aa:	bf00      	nop
 800c4ac:	e000e3f0 	.word	0xe000e3f0
 800c4b0:	200014ac 	.word	0x200014ac
 800c4b4:	e000ed0c 	.word	0xe000ed0c
 800c4b8:	200014b0 	.word	0x200014b0

0800c4bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c4bc:	b580      	push	{r7, lr}
 800c4be:	b08a      	sub	sp, #40	@ 0x28
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c4c8:	f7fe f9d4 	bl	800a874 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c4cc:	4b5c      	ldr	r3, [pc, #368]	@ (800c640 <pvPortMalloc+0x184>)
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d101      	bne.n	800c4d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c4d4:	f000 f924 	bl	800c720 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c4d8:	4b5a      	ldr	r3, [pc, #360]	@ (800c644 <pvPortMalloc+0x188>)
 800c4da:	681a      	ldr	r2, [r3, #0]
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	4013      	ands	r3, r2
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	f040 8095 	bne.w	800c610 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d01e      	beq.n	800c52a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c4ec:	2208      	movs	r2, #8
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	4413      	add	r3, r2
 800c4f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	f003 0307 	and.w	r3, r3, #7
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d015      	beq.n	800c52a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	f023 0307 	bic.w	r3, r3, #7
 800c504:	3308      	adds	r3, #8
 800c506:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	f003 0307 	and.w	r3, r3, #7
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d00b      	beq.n	800c52a <pvPortMalloc+0x6e>
	__asm volatile
 800c512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c516:	f383 8811 	msr	BASEPRI, r3
 800c51a:	f3bf 8f6f 	isb	sy
 800c51e:	f3bf 8f4f 	dsb	sy
 800c522:	617b      	str	r3, [r7, #20]
}
 800c524:	bf00      	nop
 800c526:	bf00      	nop
 800c528:	e7fd      	b.n	800c526 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d06f      	beq.n	800c610 <pvPortMalloc+0x154>
 800c530:	4b45      	ldr	r3, [pc, #276]	@ (800c648 <pvPortMalloc+0x18c>)
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	687a      	ldr	r2, [r7, #4]
 800c536:	429a      	cmp	r2, r3
 800c538:	d86a      	bhi.n	800c610 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c53a:	4b44      	ldr	r3, [pc, #272]	@ (800c64c <pvPortMalloc+0x190>)
 800c53c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c53e:	4b43      	ldr	r3, [pc, #268]	@ (800c64c <pvPortMalloc+0x190>)
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c544:	e004      	b.n	800c550 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c548:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c54a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c552:	685b      	ldr	r3, [r3, #4]
 800c554:	687a      	ldr	r2, [r7, #4]
 800c556:	429a      	cmp	r2, r3
 800c558:	d903      	bls.n	800c562 <pvPortMalloc+0xa6>
 800c55a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d1f1      	bne.n	800c546 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c562:	4b37      	ldr	r3, [pc, #220]	@ (800c640 <pvPortMalloc+0x184>)
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c568:	429a      	cmp	r2, r3
 800c56a:	d051      	beq.n	800c610 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c56c:	6a3b      	ldr	r3, [r7, #32]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	2208      	movs	r2, #8
 800c572:	4413      	add	r3, r2
 800c574:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c578:	681a      	ldr	r2, [r3, #0]
 800c57a:	6a3b      	ldr	r3, [r7, #32]
 800c57c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c580:	685a      	ldr	r2, [r3, #4]
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	1ad2      	subs	r2, r2, r3
 800c586:	2308      	movs	r3, #8
 800c588:	005b      	lsls	r3, r3, #1
 800c58a:	429a      	cmp	r2, r3
 800c58c:	d920      	bls.n	800c5d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c58e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	4413      	add	r3, r2
 800c594:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c596:	69bb      	ldr	r3, [r7, #24]
 800c598:	f003 0307 	and.w	r3, r3, #7
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d00b      	beq.n	800c5b8 <pvPortMalloc+0xfc>
	__asm volatile
 800c5a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5a4:	f383 8811 	msr	BASEPRI, r3
 800c5a8:	f3bf 8f6f 	isb	sy
 800c5ac:	f3bf 8f4f 	dsb	sy
 800c5b0:	613b      	str	r3, [r7, #16]
}
 800c5b2:	bf00      	nop
 800c5b4:	bf00      	nop
 800c5b6:	e7fd      	b.n	800c5b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c5b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5ba:	685a      	ldr	r2, [r3, #4]
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	1ad2      	subs	r2, r2, r3
 800c5c0:	69bb      	ldr	r3, [r7, #24]
 800c5c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c5c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5c6:	687a      	ldr	r2, [r7, #4]
 800c5c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c5ca:	69b8      	ldr	r0, [r7, #24]
 800c5cc:	f000 f90a 	bl	800c7e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c5d0:	4b1d      	ldr	r3, [pc, #116]	@ (800c648 <pvPortMalloc+0x18c>)
 800c5d2:	681a      	ldr	r2, [r3, #0]
 800c5d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5d6:	685b      	ldr	r3, [r3, #4]
 800c5d8:	1ad3      	subs	r3, r2, r3
 800c5da:	4a1b      	ldr	r2, [pc, #108]	@ (800c648 <pvPortMalloc+0x18c>)
 800c5dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c5de:	4b1a      	ldr	r3, [pc, #104]	@ (800c648 <pvPortMalloc+0x18c>)
 800c5e0:	681a      	ldr	r2, [r3, #0]
 800c5e2:	4b1b      	ldr	r3, [pc, #108]	@ (800c650 <pvPortMalloc+0x194>)
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	429a      	cmp	r2, r3
 800c5e8:	d203      	bcs.n	800c5f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c5ea:	4b17      	ldr	r3, [pc, #92]	@ (800c648 <pvPortMalloc+0x18c>)
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	4a18      	ldr	r2, [pc, #96]	@ (800c650 <pvPortMalloc+0x194>)
 800c5f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c5f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5f4:	685a      	ldr	r2, [r3, #4]
 800c5f6:	4b13      	ldr	r3, [pc, #76]	@ (800c644 <pvPortMalloc+0x188>)
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	431a      	orrs	r2, r3
 800c5fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c602:	2200      	movs	r2, #0
 800c604:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c606:	4b13      	ldr	r3, [pc, #76]	@ (800c654 <pvPortMalloc+0x198>)
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	3301      	adds	r3, #1
 800c60c:	4a11      	ldr	r2, [pc, #68]	@ (800c654 <pvPortMalloc+0x198>)
 800c60e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c610:	f7fe f93e 	bl	800a890 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c614:	69fb      	ldr	r3, [r7, #28]
 800c616:	f003 0307 	and.w	r3, r3, #7
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d00b      	beq.n	800c636 <pvPortMalloc+0x17a>
	__asm volatile
 800c61e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c622:	f383 8811 	msr	BASEPRI, r3
 800c626:	f3bf 8f6f 	isb	sy
 800c62a:	f3bf 8f4f 	dsb	sy
 800c62e:	60fb      	str	r3, [r7, #12]
}
 800c630:	bf00      	nop
 800c632:	bf00      	nop
 800c634:	e7fd      	b.n	800c632 <pvPortMalloc+0x176>
	return pvReturn;
 800c636:	69fb      	ldr	r3, [r7, #28]
}
 800c638:	4618      	mov	r0, r3
 800c63a:	3728      	adds	r7, #40	@ 0x28
 800c63c:	46bd      	mov	sp, r7
 800c63e:	bd80      	pop	{r7, pc}
 800c640:	200014bc 	.word	0x200014bc
 800c644:	200014d0 	.word	0x200014d0
 800c648:	200014c0 	.word	0x200014c0
 800c64c:	200014b4 	.word	0x200014b4
 800c650:	200014c4 	.word	0x200014c4
 800c654:	200014c8 	.word	0x200014c8

0800c658 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	b086      	sub	sp, #24
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	2b00      	cmp	r3, #0
 800c668:	d04f      	beq.n	800c70a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c66a:	2308      	movs	r3, #8
 800c66c:	425b      	negs	r3, r3
 800c66e:	697a      	ldr	r2, [r7, #20]
 800c670:	4413      	add	r3, r2
 800c672:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c674:	697b      	ldr	r3, [r7, #20]
 800c676:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c678:	693b      	ldr	r3, [r7, #16]
 800c67a:	685a      	ldr	r2, [r3, #4]
 800c67c:	4b25      	ldr	r3, [pc, #148]	@ (800c714 <vPortFree+0xbc>)
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	4013      	ands	r3, r2
 800c682:	2b00      	cmp	r3, #0
 800c684:	d10b      	bne.n	800c69e <vPortFree+0x46>
	__asm volatile
 800c686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c68a:	f383 8811 	msr	BASEPRI, r3
 800c68e:	f3bf 8f6f 	isb	sy
 800c692:	f3bf 8f4f 	dsb	sy
 800c696:	60fb      	str	r3, [r7, #12]
}
 800c698:	bf00      	nop
 800c69a:	bf00      	nop
 800c69c:	e7fd      	b.n	800c69a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c69e:	693b      	ldr	r3, [r7, #16]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d00b      	beq.n	800c6be <vPortFree+0x66>
	__asm volatile
 800c6a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6aa:	f383 8811 	msr	BASEPRI, r3
 800c6ae:	f3bf 8f6f 	isb	sy
 800c6b2:	f3bf 8f4f 	dsb	sy
 800c6b6:	60bb      	str	r3, [r7, #8]
}
 800c6b8:	bf00      	nop
 800c6ba:	bf00      	nop
 800c6bc:	e7fd      	b.n	800c6ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c6be:	693b      	ldr	r3, [r7, #16]
 800c6c0:	685a      	ldr	r2, [r3, #4]
 800c6c2:	4b14      	ldr	r3, [pc, #80]	@ (800c714 <vPortFree+0xbc>)
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	4013      	ands	r3, r2
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d01e      	beq.n	800c70a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c6cc:	693b      	ldr	r3, [r7, #16]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d11a      	bne.n	800c70a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c6d4:	693b      	ldr	r3, [r7, #16]
 800c6d6:	685a      	ldr	r2, [r3, #4]
 800c6d8:	4b0e      	ldr	r3, [pc, #56]	@ (800c714 <vPortFree+0xbc>)
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	43db      	mvns	r3, r3
 800c6de:	401a      	ands	r2, r3
 800c6e0:	693b      	ldr	r3, [r7, #16]
 800c6e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c6e4:	f7fe f8c6 	bl	800a874 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c6e8:	693b      	ldr	r3, [r7, #16]
 800c6ea:	685a      	ldr	r2, [r3, #4]
 800c6ec:	4b0a      	ldr	r3, [pc, #40]	@ (800c718 <vPortFree+0xc0>)
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	4413      	add	r3, r2
 800c6f2:	4a09      	ldr	r2, [pc, #36]	@ (800c718 <vPortFree+0xc0>)
 800c6f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c6f6:	6938      	ldr	r0, [r7, #16]
 800c6f8:	f000 f874 	bl	800c7e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c6fc:	4b07      	ldr	r3, [pc, #28]	@ (800c71c <vPortFree+0xc4>)
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	3301      	adds	r3, #1
 800c702:	4a06      	ldr	r2, [pc, #24]	@ (800c71c <vPortFree+0xc4>)
 800c704:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c706:	f7fe f8c3 	bl	800a890 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c70a:	bf00      	nop
 800c70c:	3718      	adds	r7, #24
 800c70e:	46bd      	mov	sp, r7
 800c710:	bd80      	pop	{r7, pc}
 800c712:	bf00      	nop
 800c714:	200014d0 	.word	0x200014d0
 800c718:	200014c0 	.word	0x200014c0
 800c71c:	200014cc 	.word	0x200014cc

0800c720 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c720:	b480      	push	{r7}
 800c722:	b085      	sub	sp, #20
 800c724:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c726:	f642 23f8 	movw	r3, #11000	@ 0x2af8
 800c72a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c72c:	4b27      	ldr	r3, [pc, #156]	@ (800c7cc <prvHeapInit+0xac>)
 800c72e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	f003 0307 	and.w	r3, r3, #7
 800c736:	2b00      	cmp	r3, #0
 800c738:	d00c      	beq.n	800c754 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	3307      	adds	r3, #7
 800c73e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	f023 0307 	bic.w	r3, r3, #7
 800c746:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c748:	68ba      	ldr	r2, [r7, #8]
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	1ad3      	subs	r3, r2, r3
 800c74e:	4a1f      	ldr	r2, [pc, #124]	@ (800c7cc <prvHeapInit+0xac>)
 800c750:	4413      	add	r3, r2
 800c752:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c758:	4a1d      	ldr	r2, [pc, #116]	@ (800c7d0 <prvHeapInit+0xb0>)
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c75e:	4b1c      	ldr	r3, [pc, #112]	@ (800c7d0 <prvHeapInit+0xb0>)
 800c760:	2200      	movs	r2, #0
 800c762:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	68ba      	ldr	r2, [r7, #8]
 800c768:	4413      	add	r3, r2
 800c76a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c76c:	2208      	movs	r2, #8
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	1a9b      	subs	r3, r3, r2
 800c772:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	f023 0307 	bic.w	r3, r3, #7
 800c77a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	4a15      	ldr	r2, [pc, #84]	@ (800c7d4 <prvHeapInit+0xb4>)
 800c780:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c782:	4b14      	ldr	r3, [pc, #80]	@ (800c7d4 <prvHeapInit+0xb4>)
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	2200      	movs	r2, #0
 800c788:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c78a:	4b12      	ldr	r3, [pc, #72]	@ (800c7d4 <prvHeapInit+0xb4>)
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	2200      	movs	r2, #0
 800c790:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c796:	683b      	ldr	r3, [r7, #0]
 800c798:	68fa      	ldr	r2, [r7, #12]
 800c79a:	1ad2      	subs	r2, r2, r3
 800c79c:	683b      	ldr	r3, [r7, #0]
 800c79e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c7a0:	4b0c      	ldr	r3, [pc, #48]	@ (800c7d4 <prvHeapInit+0xb4>)
 800c7a2:	681a      	ldr	r2, [r3, #0]
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c7a8:	683b      	ldr	r3, [r7, #0]
 800c7aa:	685b      	ldr	r3, [r3, #4]
 800c7ac:	4a0a      	ldr	r2, [pc, #40]	@ (800c7d8 <prvHeapInit+0xb8>)
 800c7ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	685b      	ldr	r3, [r3, #4]
 800c7b4:	4a09      	ldr	r2, [pc, #36]	@ (800c7dc <prvHeapInit+0xbc>)
 800c7b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c7b8:	4b09      	ldr	r3, [pc, #36]	@ (800c7e0 <prvHeapInit+0xc0>)
 800c7ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c7be:	601a      	str	r2, [r3, #0]
}
 800c7c0:	bf00      	nop
 800c7c2:	3714      	adds	r7, #20
 800c7c4:	46bd      	mov	sp, r7
 800c7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ca:	4770      	bx	lr
 800c7cc:	10000000 	.word	0x10000000
 800c7d0:	200014b4 	.word	0x200014b4
 800c7d4:	200014bc 	.word	0x200014bc
 800c7d8:	200014c4 	.word	0x200014c4
 800c7dc:	200014c0 	.word	0x200014c0
 800c7e0:	200014d0 	.word	0x200014d0

0800c7e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c7e4:	b480      	push	{r7}
 800c7e6:	b085      	sub	sp, #20
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c7ec:	4b28      	ldr	r3, [pc, #160]	@ (800c890 <prvInsertBlockIntoFreeList+0xac>)
 800c7ee:	60fb      	str	r3, [r7, #12]
 800c7f0:	e002      	b.n	800c7f8 <prvInsertBlockIntoFreeList+0x14>
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	60fb      	str	r3, [r7, #12]
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	687a      	ldr	r2, [r7, #4]
 800c7fe:	429a      	cmp	r2, r3
 800c800:	d8f7      	bhi.n	800c7f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	685b      	ldr	r3, [r3, #4]
 800c80a:	68ba      	ldr	r2, [r7, #8]
 800c80c:	4413      	add	r3, r2
 800c80e:	687a      	ldr	r2, [r7, #4]
 800c810:	429a      	cmp	r2, r3
 800c812:	d108      	bne.n	800c826 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	685a      	ldr	r2, [r3, #4]
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	685b      	ldr	r3, [r3, #4]
 800c81c:	441a      	add	r2, r3
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	685b      	ldr	r3, [r3, #4]
 800c82e:	68ba      	ldr	r2, [r7, #8]
 800c830:	441a      	add	r2, r3
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	429a      	cmp	r2, r3
 800c838:	d118      	bne.n	800c86c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	681a      	ldr	r2, [r3, #0]
 800c83e:	4b15      	ldr	r3, [pc, #84]	@ (800c894 <prvInsertBlockIntoFreeList+0xb0>)
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	429a      	cmp	r2, r3
 800c844:	d00d      	beq.n	800c862 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	685a      	ldr	r2, [r3, #4]
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	685b      	ldr	r3, [r3, #4]
 800c850:	441a      	add	r2, r3
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	681a      	ldr	r2, [r3, #0]
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	601a      	str	r2, [r3, #0]
 800c860:	e008      	b.n	800c874 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c862:	4b0c      	ldr	r3, [pc, #48]	@ (800c894 <prvInsertBlockIntoFreeList+0xb0>)
 800c864:	681a      	ldr	r2, [r3, #0]
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	601a      	str	r2, [r3, #0]
 800c86a:	e003      	b.n	800c874 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	681a      	ldr	r2, [r3, #0]
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c874:	68fa      	ldr	r2, [r7, #12]
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	429a      	cmp	r2, r3
 800c87a:	d002      	beq.n	800c882 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	687a      	ldr	r2, [r7, #4]
 800c880:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c882:	bf00      	nop
 800c884:	3714      	adds	r7, #20
 800c886:	46bd      	mov	sp, r7
 800c888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c88c:	4770      	bx	lr
 800c88e:	bf00      	nop
 800c890:	200014b4 	.word	0x200014b4
 800c894:	200014bc 	.word	0x200014bc

0800c898 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 800c898:	b580      	push	{r7, lr}
 800c89a:	b082      	sub	sp, #8
 800c89c:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800c89e:	4b26      	ldr	r3, [pc, #152]	@ (800c938 <_DoInit+0xa0>)
 800c8a0:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 800c8a2:	22a8      	movs	r2, #168	@ 0xa8
 800c8a4:	2100      	movs	r1, #0
 800c8a6:	6838      	ldr	r0, [r7, #0]
 800c8a8:	f007 f97a 	bl	8013ba0 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800c8ac:	683b      	ldr	r3, [r7, #0]
 800c8ae:	2203      	movs	r2, #3
 800c8b0:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800c8b2:	683b      	ldr	r3, [r7, #0]
 800c8b4:	2203      	movs	r2, #3
 800c8b6:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800c8b8:	683b      	ldr	r3, [r7, #0]
 800c8ba:	4a20      	ldr	r2, [pc, #128]	@ (800c93c <_DoInit+0xa4>)
 800c8bc:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800c8be:	683b      	ldr	r3, [r7, #0]
 800c8c0:	4a1f      	ldr	r2, [pc, #124]	@ (800c940 <_DoInit+0xa8>)
 800c8c2:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800c8c4:	683b      	ldr	r3, [r7, #0]
 800c8c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c8ca:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800c8cc:	683b      	ldr	r3, [r7, #0]
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 800c8d2:	683b      	ldr	r3, [r7, #0]
 800c8d4:	2200      	movs	r2, #0
 800c8d6:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800c8d8:	683b      	ldr	r3, [r7, #0]
 800c8da:	2200      	movs	r2, #0
 800c8dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800c8de:	683b      	ldr	r3, [r7, #0]
 800c8e0:	4a16      	ldr	r2, [pc, #88]	@ (800c93c <_DoInit+0xa4>)
 800c8e2:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800c8e4:	683b      	ldr	r3, [r7, #0]
 800c8e6:	4a17      	ldr	r2, [pc, #92]	@ (800c944 <_DoInit+0xac>)
 800c8e8:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800c8ea:	683b      	ldr	r3, [r7, #0]
 800c8ec:	2210      	movs	r2, #16
 800c8ee:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 800c8f0:	683b      	ldr	r3, [r7, #0]
 800c8f2:	2200      	movs	r2, #0
 800c8f4:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 800c8f6:	683b      	ldr	r3, [r7, #0]
 800c8f8:	2200      	movs	r2, #0
 800c8fa:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800c8fc:	683b      	ldr	r3, [r7, #0]
 800c8fe:	2200      	movs	r2, #0
 800c900:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800c902:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800c906:	2300      	movs	r3, #0
 800c908:	607b      	str	r3, [r7, #4]
 800c90a:	e00c      	b.n	800c926 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	f1c3 030f 	rsb	r3, r3, #15
 800c912:	4a0d      	ldr	r2, [pc, #52]	@ (800c948 <_DoInit+0xb0>)
 800c914:	5cd1      	ldrb	r1, [r2, r3]
 800c916:	683a      	ldr	r2, [r7, #0]
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	4413      	add	r3, r2
 800c91c:	460a      	mov	r2, r1
 800c91e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	3301      	adds	r3, #1
 800c924:	607b      	str	r3, [r7, #4]
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	2b0f      	cmp	r3, #15
 800c92a:	d9ef      	bls.n	800c90c <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800c92c:	f3bf 8f5f 	dmb	sy
}
 800c930:	bf00      	nop
 800c932:	3708      	adds	r7, #8
 800c934:	46bd      	mov	sp, r7
 800c936:	bd80      	pop	{r7, pc}
 800c938:	200014d4 	.word	0x200014d4
 800c93c:	08013eb4 	.word	0x08013eb4
 800c940:	2000157c 	.word	0x2000157c
 800c944:	2000197c 	.word	0x2000197c
 800c948:	08014664 	.word	0x08014664

0800c94c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800c94c:	b580      	push	{r7, lr}
 800c94e:	b08c      	sub	sp, #48	@ 0x30
 800c950:	af00      	add	r7, sp, #0
 800c952:	60f8      	str	r0, [r7, #12]
 800c954:	60b9      	str	r1, [r7, #8]
 800c956:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800c958:	4b3e      	ldr	r3, [pc, #248]	@ (800ca54 <SEGGER_RTT_ReadNoLock+0x108>)
 800c95a:	623b      	str	r3, [r7, #32]
 800c95c:	6a3b      	ldr	r3, [r7, #32]
 800c95e:	781b      	ldrb	r3, [r3, #0]
 800c960:	b2db      	uxtb	r3, r3
 800c962:	2b53      	cmp	r3, #83	@ 0x53
 800c964:	d001      	beq.n	800c96a <SEGGER_RTT_ReadNoLock+0x1e>
 800c966:	f7ff ff97 	bl	800c898 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800c96a:	68fa      	ldr	r2, [r7, #12]
 800c96c:	4613      	mov	r3, r2
 800c96e:	005b      	lsls	r3, r3, #1
 800c970:	4413      	add	r3, r2
 800c972:	00db      	lsls	r3, r3, #3
 800c974:	3360      	adds	r3, #96	@ 0x60
 800c976:	4a37      	ldr	r2, [pc, #220]	@ (800ca54 <SEGGER_RTT_ReadNoLock+0x108>)
 800c978:	4413      	add	r3, r2
 800c97a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800c97c:	68bb      	ldr	r3, [r7, #8]
 800c97e:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 800c980:	69fb      	ldr	r3, [r7, #28]
 800c982:	691b      	ldr	r3, [r3, #16]
 800c984:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 800c986:	69fb      	ldr	r3, [r7, #28]
 800c988:	68db      	ldr	r3, [r3, #12]
 800c98a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800c98c:	2300      	movs	r3, #0
 800c98e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800c990:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c992:	69bb      	ldr	r3, [r7, #24]
 800c994:	429a      	cmp	r2, r3
 800c996:	d92b      	bls.n	800c9f0 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800c998:	69fb      	ldr	r3, [r7, #28]
 800c99a:	689a      	ldr	r2, [r3, #8]
 800c99c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c99e:	1ad3      	subs	r3, r2, r3
 800c9a0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800c9a2:	697a      	ldr	r2, [r7, #20]
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	4293      	cmp	r3, r2
 800c9a8:	bf28      	it	cs
 800c9aa:	4613      	movcs	r3, r2
 800c9ac:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800c9ae:	69fb      	ldr	r3, [r7, #28]
 800c9b0:	685a      	ldr	r2, [r3, #4]
 800c9b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9b4:	4413      	add	r3, r2
 800c9b6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800c9b8:	697a      	ldr	r2, [r7, #20]
 800c9ba:	6939      	ldr	r1, [r7, #16]
 800c9bc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c9be:	f007 f983 	bl	8013cc8 <memcpy>
    NumBytesRead += NumBytesRem;
 800c9c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c9c4:	697b      	ldr	r3, [r7, #20]
 800c9c6:	4413      	add	r3, r2
 800c9c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800c9ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c9cc:	697b      	ldr	r3, [r7, #20]
 800c9ce:	4413      	add	r3, r2
 800c9d0:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800c9d2:	687a      	ldr	r2, [r7, #4]
 800c9d4:	697b      	ldr	r3, [r7, #20]
 800c9d6:	1ad3      	subs	r3, r2, r3
 800c9d8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800c9da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c9dc:	697b      	ldr	r3, [r7, #20]
 800c9de:	4413      	add	r3, r2
 800c9e0:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800c9e2:	69fb      	ldr	r3, [r7, #28]
 800c9e4:	689b      	ldr	r3, [r3, #8]
 800c9e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c9e8:	429a      	cmp	r2, r3
 800c9ea:	d101      	bne.n	800c9f0 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800c9f0:	69ba      	ldr	r2, [r7, #24]
 800c9f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9f4:	1ad3      	subs	r3, r2, r3
 800c9f6:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800c9f8:	697a      	ldr	r2, [r7, #20]
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	4293      	cmp	r3, r2
 800c9fe:	bf28      	it	cs
 800ca00:	4613      	movcs	r3, r2
 800ca02:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800ca04:	697b      	ldr	r3, [r7, #20]
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d019      	beq.n	800ca3e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800ca0a:	69fb      	ldr	r3, [r7, #28]
 800ca0c:	685a      	ldr	r2, [r3, #4]
 800ca0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca10:	4413      	add	r3, r2
 800ca12:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800ca14:	697a      	ldr	r2, [r7, #20]
 800ca16:	6939      	ldr	r1, [r7, #16]
 800ca18:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ca1a:	f007 f955 	bl	8013cc8 <memcpy>
    NumBytesRead += NumBytesRem;
 800ca1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca20:	697b      	ldr	r3, [r7, #20]
 800ca22:	4413      	add	r3, r2
 800ca24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800ca26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ca28:	697b      	ldr	r3, [r7, #20]
 800ca2a:	4413      	add	r3, r2
 800ca2c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800ca2e:	687a      	ldr	r2, [r7, #4]
 800ca30:	697b      	ldr	r3, [r7, #20]
 800ca32:	1ad3      	subs	r3, r2, r3
 800ca34:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800ca36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ca38:	697b      	ldr	r3, [r7, #20]
 800ca3a:	4413      	add	r3, r2
 800ca3c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 800ca3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d002      	beq.n	800ca4a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 800ca44:	69fb      	ldr	r3, [r7, #28]
 800ca46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ca48:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800ca4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	3730      	adds	r7, #48	@ 0x30
 800ca50:	46bd      	mov	sp, r7
 800ca52:	bd80      	pop	{r7, pc}
 800ca54:	200014d4 	.word	0x200014d4

0800ca58 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800ca58:	b580      	push	{r7, lr}
 800ca5a:	b088      	sub	sp, #32
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	60f8      	str	r0, [r7, #12]
 800ca60:	60b9      	str	r1, [r7, #8]
 800ca62:	607a      	str	r2, [r7, #4]
 800ca64:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800ca66:	4b3d      	ldr	r3, [pc, #244]	@ (800cb5c <SEGGER_RTT_AllocUpBuffer+0x104>)
 800ca68:	61bb      	str	r3, [r7, #24]
 800ca6a:	69bb      	ldr	r3, [r7, #24]
 800ca6c:	781b      	ldrb	r3, [r3, #0]
 800ca6e:	b2db      	uxtb	r3, r3
 800ca70:	2b53      	cmp	r3, #83	@ 0x53
 800ca72:	d001      	beq.n	800ca78 <SEGGER_RTT_AllocUpBuffer+0x20>
 800ca74:	f7ff ff10 	bl	800c898 <_DoInit>
  SEGGER_RTT_LOCK();
 800ca78:	f3ef 8311 	mrs	r3, BASEPRI
 800ca7c:	f04f 0120 	mov.w	r1, #32
 800ca80:	f381 8811 	msr	BASEPRI, r1
 800ca84:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800ca86:	4b35      	ldr	r3, [pc, #212]	@ (800cb5c <SEGGER_RTT_AllocUpBuffer+0x104>)
 800ca88:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800ca8e:	6939      	ldr	r1, [r7, #16]
 800ca90:	69fb      	ldr	r3, [r7, #28]
 800ca92:	1c5a      	adds	r2, r3, #1
 800ca94:	4613      	mov	r3, r2
 800ca96:	005b      	lsls	r3, r3, #1
 800ca98:	4413      	add	r3, r2
 800ca9a:	00db      	lsls	r3, r3, #3
 800ca9c:	440b      	add	r3, r1
 800ca9e:	3304      	adds	r3, #4
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d008      	beq.n	800cab8 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800caa6:	69fb      	ldr	r3, [r7, #28]
 800caa8:	3301      	adds	r3, #1
 800caaa:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 800caac:	693b      	ldr	r3, [r7, #16]
 800caae:	691b      	ldr	r3, [r3, #16]
 800cab0:	69fa      	ldr	r2, [r7, #28]
 800cab2:	429a      	cmp	r2, r3
 800cab4:	dbeb      	blt.n	800ca8e <SEGGER_RTT_AllocUpBuffer+0x36>
 800cab6:	e000      	b.n	800caba <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 800cab8:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800caba:	693b      	ldr	r3, [r7, #16]
 800cabc:	691b      	ldr	r3, [r3, #16]
 800cabe:	69fa      	ldr	r2, [r7, #28]
 800cac0:	429a      	cmp	r2, r3
 800cac2:	da3f      	bge.n	800cb44 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 800cac4:	6939      	ldr	r1, [r7, #16]
 800cac6:	69fb      	ldr	r3, [r7, #28]
 800cac8:	1c5a      	adds	r2, r3, #1
 800caca:	4613      	mov	r3, r2
 800cacc:	005b      	lsls	r3, r3, #1
 800cace:	4413      	add	r3, r2
 800cad0:	00db      	lsls	r3, r3, #3
 800cad2:	440b      	add	r3, r1
 800cad4:	68fa      	ldr	r2, [r7, #12]
 800cad6:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 800cad8:	6939      	ldr	r1, [r7, #16]
 800cada:	69fb      	ldr	r3, [r7, #28]
 800cadc:	1c5a      	adds	r2, r3, #1
 800cade:	4613      	mov	r3, r2
 800cae0:	005b      	lsls	r3, r3, #1
 800cae2:	4413      	add	r3, r2
 800cae4:	00db      	lsls	r3, r3, #3
 800cae6:	440b      	add	r3, r1
 800cae8:	3304      	adds	r3, #4
 800caea:	68ba      	ldr	r2, [r7, #8]
 800caec:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800caee:	6939      	ldr	r1, [r7, #16]
 800caf0:	69fa      	ldr	r2, [r7, #28]
 800caf2:	4613      	mov	r3, r2
 800caf4:	005b      	lsls	r3, r3, #1
 800caf6:	4413      	add	r3, r2
 800caf8:	00db      	lsls	r3, r3, #3
 800cafa:	440b      	add	r3, r1
 800cafc:	3320      	adds	r3, #32
 800cafe:	687a      	ldr	r2, [r7, #4]
 800cb00:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800cb02:	6939      	ldr	r1, [r7, #16]
 800cb04:	69fa      	ldr	r2, [r7, #28]
 800cb06:	4613      	mov	r3, r2
 800cb08:	005b      	lsls	r3, r3, #1
 800cb0a:	4413      	add	r3, r2
 800cb0c:	00db      	lsls	r3, r3, #3
 800cb0e:	440b      	add	r3, r1
 800cb10:	3328      	adds	r3, #40	@ 0x28
 800cb12:	2200      	movs	r2, #0
 800cb14:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800cb16:	6939      	ldr	r1, [r7, #16]
 800cb18:	69fa      	ldr	r2, [r7, #28]
 800cb1a:	4613      	mov	r3, r2
 800cb1c:	005b      	lsls	r3, r3, #1
 800cb1e:	4413      	add	r3, r2
 800cb20:	00db      	lsls	r3, r3, #3
 800cb22:	440b      	add	r3, r1
 800cb24:	3324      	adds	r3, #36	@ 0x24
 800cb26:	2200      	movs	r2, #0
 800cb28:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800cb2a:	6939      	ldr	r1, [r7, #16]
 800cb2c:	69fa      	ldr	r2, [r7, #28]
 800cb2e:	4613      	mov	r3, r2
 800cb30:	005b      	lsls	r3, r3, #1
 800cb32:	4413      	add	r3, r2
 800cb34:	00db      	lsls	r3, r3, #3
 800cb36:	440b      	add	r3, r1
 800cb38:	332c      	adds	r3, #44	@ 0x2c
 800cb3a:	683a      	ldr	r2, [r7, #0]
 800cb3c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800cb3e:	f3bf 8f5f 	dmb	sy
 800cb42:	e002      	b.n	800cb4a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800cb44:	f04f 33ff 	mov.w	r3, #4294967295
 800cb48:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800cb4a:	697b      	ldr	r3, [r7, #20]
 800cb4c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800cb50:	69fb      	ldr	r3, [r7, #28]
}
 800cb52:	4618      	mov	r0, r3
 800cb54:	3720      	adds	r7, #32
 800cb56:	46bd      	mov	sp, r7
 800cb58:	bd80      	pop	{r7, pc}
 800cb5a:	bf00      	nop
 800cb5c:	200014d4 	.word	0x200014d4

0800cb60 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800cb60:	b580      	push	{r7, lr}
 800cb62:	b08a      	sub	sp, #40	@ 0x28
 800cb64:	af00      	add	r7, sp, #0
 800cb66:	60f8      	str	r0, [r7, #12]
 800cb68:	60b9      	str	r1, [r7, #8]
 800cb6a:	607a      	str	r2, [r7, #4]
 800cb6c:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800cb6e:	4b21      	ldr	r3, [pc, #132]	@ (800cbf4 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800cb70:	623b      	str	r3, [r7, #32]
 800cb72:	6a3b      	ldr	r3, [r7, #32]
 800cb74:	781b      	ldrb	r3, [r3, #0]
 800cb76:	b2db      	uxtb	r3, r3
 800cb78:	2b53      	cmp	r3, #83	@ 0x53
 800cb7a:	d001      	beq.n	800cb80 <SEGGER_RTT_ConfigDownBuffer+0x20>
 800cb7c:	f7ff fe8c 	bl	800c898 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800cb80:	4b1c      	ldr	r3, [pc, #112]	@ (800cbf4 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800cb82:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	2b02      	cmp	r3, #2
 800cb88:	d82c      	bhi.n	800cbe4 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 800cb8a:	f3ef 8311 	mrs	r3, BASEPRI
 800cb8e:	f04f 0120 	mov.w	r1, #32
 800cb92:	f381 8811 	msr	BASEPRI, r1
 800cb96:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 800cb98:	68fa      	ldr	r2, [r7, #12]
 800cb9a:	4613      	mov	r3, r2
 800cb9c:	005b      	lsls	r3, r3, #1
 800cb9e:	4413      	add	r3, r2
 800cba0:	00db      	lsls	r3, r3, #3
 800cba2:	3360      	adds	r3, #96	@ 0x60
 800cba4:	69fa      	ldr	r2, [r7, #28]
 800cba6:	4413      	add	r3, r2
 800cba8:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d00e      	beq.n	800cbce <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 800cbb0:	697b      	ldr	r3, [r7, #20]
 800cbb2:	68ba      	ldr	r2, [r7, #8]
 800cbb4:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 800cbb6:	697b      	ldr	r3, [r7, #20]
 800cbb8:	687a      	ldr	r2, [r7, #4]
 800cbba:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 800cbbc:	697b      	ldr	r3, [r7, #20]
 800cbbe:	683a      	ldr	r2, [r7, #0]
 800cbc0:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 800cbc2:	697b      	ldr	r3, [r7, #20]
 800cbc4:	2200      	movs	r2, #0
 800cbc6:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 800cbc8:	697b      	ldr	r3, [r7, #20]
 800cbca:	2200      	movs	r2, #0
 800cbcc:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800cbce:	697b      	ldr	r3, [r7, #20]
 800cbd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cbd2:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800cbd4:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 800cbd8:	69bb      	ldr	r3, [r7, #24]
 800cbda:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800cbde:	2300      	movs	r3, #0
 800cbe0:	627b      	str	r3, [r7, #36]	@ 0x24
 800cbe2:	e002      	b.n	800cbea <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 800cbe4:	f04f 33ff 	mov.w	r3, #4294967295
 800cbe8:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 800cbea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cbec:	4618      	mov	r0, r3
 800cbee:	3728      	adds	r7, #40	@ 0x28
 800cbf0:	46bd      	mov	sp, r7
 800cbf2:	bd80      	pop	{r7, pc}
 800cbf4:	200014d4 	.word	0x200014d4

0800cbf8 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800cbf8:	b480      	push	{r7}
 800cbfa:	b087      	sub	sp, #28
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	60f8      	str	r0, [r7, #12]
 800cc00:	60b9      	str	r1, [r7, #8]
 800cc02:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 800cc04:	68bb      	ldr	r3, [r7, #8]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d105      	bne.n	800cc16 <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	1c5a      	adds	r2, r3, #1
 800cc0e:	60fa      	str	r2, [r7, #12]
 800cc10:	2200      	movs	r2, #0
 800cc12:	701a      	strb	r2, [r3, #0]
 800cc14:	e037      	b.n	800cc86 <_EncodeStr+0x8e>
  } else {
    sStart = pText; // Remember start of string.
 800cc16:	68bb      	ldr	r3, [r7, #8]
 800cc18:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	1c5a      	adds	r2, r3, #1
 800cc1e:	60fa      	str	r2, [r7, #12]
 800cc20:	613b      	str	r3, [r7, #16]
#if (SEGGER_SYSVIEW_MAX_STRING_LEN >= 255)  // Length always encodes in 3 bytes
    pPayload += 2;
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	3302      	adds	r3, #2
 800cc26:	60fb      	str	r3, [r7, #12]
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cc2e:	d90b      	bls.n	800cc48 <_EncodeStr+0x50>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 800cc30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800cc34:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 800cc36:	e007      	b.n	800cc48 <_EncodeStr+0x50>
      *pPayload++ = *pText++;
 800cc38:	68ba      	ldr	r2, [r7, #8]
 800cc3a:	1c53      	adds	r3, r2, #1
 800cc3c:	60bb      	str	r3, [r7, #8]
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	1c59      	adds	r1, r3, #1
 800cc42:	60f9      	str	r1, [r7, #12]
 800cc44:	7812      	ldrb	r2, [r2, #0]
 800cc46:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	1e5a      	subs	r2, r3, #1
 800cc4c:	607a      	str	r2, [r7, #4]
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d003      	beq.n	800cc5a <_EncodeStr+0x62>
 800cc52:	68bb      	ldr	r3, [r7, #8]
 800cc54:	781b      	ldrb	r3, [r3, #0]
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d1ee      	bne.n	800cc38 <_EncodeStr+0x40>
    }
    //
    // Save string length to buffer.
    //
#if (SEGGER_SYSVIEW_MAX_STRING_LEN >= 255)  // Length always encodes in 3 bytes
    Limit = (unsigned int)(pText - sStart);
 800cc5a:	68ba      	ldr	r2, [r7, #8]
 800cc5c:	697b      	ldr	r3, [r7, #20]
 800cc5e:	1ad3      	subs	r3, r2, r3
 800cc60:	607b      	str	r3, [r7, #4]
    *pLen++ = (U8)255;
 800cc62:	693b      	ldr	r3, [r7, #16]
 800cc64:	1c5a      	adds	r2, r3, #1
 800cc66:	613a      	str	r2, [r7, #16]
 800cc68:	22ff      	movs	r2, #255	@ 0xff
 800cc6a:	701a      	strb	r2, [r3, #0]
    *pLen++ = (U8)((Limit >> 8) & 255);
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	0a19      	lsrs	r1, r3, #8
 800cc70:	693b      	ldr	r3, [r7, #16]
 800cc72:	1c5a      	adds	r2, r3, #1
 800cc74:	613a      	str	r2, [r7, #16]
 800cc76:	b2ca      	uxtb	r2, r1
 800cc78:	701a      	strb	r2, [r3, #0]
    *pLen++ = (U8)(Limit & 255);
 800cc7a:	693b      	ldr	r3, [r7, #16]
 800cc7c:	1c5a      	adds	r2, r3, #1
 800cc7e:	613a      	str	r2, [r7, #16]
 800cc80:	687a      	ldr	r2, [r7, #4]
 800cc82:	b2d2      	uxtb	r2, r2
 800cc84:	701a      	strb	r2, [r3, #0]
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
#endif
  }
  //
  return pPayload;
 800cc86:	68fb      	ldr	r3, [r7, #12]
}
 800cc88:	4618      	mov	r0, r3
 800cc8a:	371c      	adds	r7, #28
 800cc8c:	46bd      	mov	sp, r7
 800cc8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc92:	4770      	bx	lr

0800cc94 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800cc94:	b480      	push	{r7}
 800cc96:	b083      	sub	sp, #12
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	3307      	adds	r3, #7
}
 800cca0:	4618      	mov	r0, r3
 800cca2:	370c      	adds	r7, #12
 800cca4:	46bd      	mov	sp, r7
 800cca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccaa:	4770      	bx	lr

0800ccac <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800ccac:	b580      	push	{r7, lr}
 800ccae:	b082      	sub	sp, #8
 800ccb0:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800ccb2:	4b34      	ldr	r3, [pc, #208]	@ (800cd84 <_HandleIncomingPacket+0xd8>)
 800ccb4:	7e1b      	ldrb	r3, [r3, #24]
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	1cfb      	adds	r3, r7, #3
 800ccba:	2201      	movs	r2, #1
 800ccbc:	4619      	mov	r1, r3
 800ccbe:	f7ff fe45 	bl	800c94c <SEGGER_RTT_ReadNoLock>
 800ccc2:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d057      	beq.n	800cd7a <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 800ccca:	78fb      	ldrb	r3, [r7, #3]
 800cccc:	2b80      	cmp	r3, #128	@ 0x80
 800ccce:	d031      	beq.n	800cd34 <_HandleIncomingPacket+0x88>
 800ccd0:	2b80      	cmp	r3, #128	@ 0x80
 800ccd2:	dc40      	bgt.n	800cd56 <_HandleIncomingPacket+0xaa>
 800ccd4:	2b07      	cmp	r3, #7
 800ccd6:	dc15      	bgt.n	800cd04 <_HandleIncomingPacket+0x58>
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	dd3c      	ble.n	800cd56 <_HandleIncomingPacket+0xaa>
 800ccdc:	3b01      	subs	r3, #1
 800ccde:	2b06      	cmp	r3, #6
 800cce0:	d839      	bhi.n	800cd56 <_HandleIncomingPacket+0xaa>
 800cce2:	a201      	add	r2, pc, #4	@ (adr r2, 800cce8 <_HandleIncomingPacket+0x3c>)
 800cce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cce8:	0800cd0b 	.word	0x0800cd0b
 800ccec:	0800cd11 	.word	0x0800cd11
 800ccf0:	0800cd17 	.word	0x0800cd17
 800ccf4:	0800cd1d 	.word	0x0800cd1d
 800ccf8:	0800cd23 	.word	0x0800cd23
 800ccfc:	0800cd29 	.word	0x0800cd29
 800cd00:	0800cd2f 	.word	0x0800cd2f
 800cd04:	2b7f      	cmp	r3, #127	@ 0x7f
 800cd06:	d033      	beq.n	800cd70 <_HandleIncomingPacket+0xc4>
 800cd08:	e025      	b.n	800cd56 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800cd0a:	f000 fbe5 	bl	800d4d8 <SEGGER_SYSVIEW_Start>
      break;
 800cd0e:	e034      	b.n	800cd7a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800cd10:	f000 fc9c 	bl	800d64c <SEGGER_SYSVIEW_Stop>
      break;
 800cd14:	e031      	b.n	800cd7a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800cd16:	f000 fe75 	bl	800da04 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800cd1a:	e02e      	b.n	800cd7a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800cd1c:	f000 fe3a 	bl	800d994 <SEGGER_SYSVIEW_SendTaskList>
      break;
 800cd20:	e02b      	b.n	800cd7a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800cd22:	f000 fcb9 	bl	800d698 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800cd26:	e028      	b.n	800cd7a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800cd28:	f001 f896 	bl	800de58 <SEGGER_SYSVIEW_SendNumModules>
      break;
 800cd2c:	e025      	b.n	800cd7a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800cd2e:	f001 f875 	bl	800de1c <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800cd32:	e022      	b.n	800cd7a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800cd34:	4b13      	ldr	r3, [pc, #76]	@ (800cd84 <_HandleIncomingPacket+0xd8>)
 800cd36:	7e1b      	ldrb	r3, [r3, #24]
 800cd38:	4618      	mov	r0, r3
 800cd3a:	1cfb      	adds	r3, r7, #3
 800cd3c:	2201      	movs	r2, #1
 800cd3e:	4619      	mov	r1, r3
 800cd40:	f7ff fe04 	bl	800c94c <SEGGER_RTT_ReadNoLock>
 800cd44:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d013      	beq.n	800cd74 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800cd4c:	78fb      	ldrb	r3, [r7, #3]
 800cd4e:	4618      	mov	r0, r3
 800cd50:	f000 ffda 	bl	800dd08 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800cd54:	e00e      	b.n	800cd74 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800cd56:	78fb      	ldrb	r3, [r7, #3]
 800cd58:	b25b      	sxtb	r3, r3
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	da0c      	bge.n	800cd78 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800cd5e:	4b09      	ldr	r3, [pc, #36]	@ (800cd84 <_HandleIncomingPacket+0xd8>)
 800cd60:	7e1b      	ldrb	r3, [r3, #24]
 800cd62:	4618      	mov	r0, r3
 800cd64:	1cfb      	adds	r3, r7, #3
 800cd66:	2201      	movs	r2, #1
 800cd68:	4619      	mov	r1, r3
 800cd6a:	f7ff fdef 	bl	800c94c <SEGGER_RTT_ReadNoLock>
      }
      break;
 800cd6e:	e003      	b.n	800cd78 <_HandleIncomingPacket+0xcc>
      break;
 800cd70:	bf00      	nop
 800cd72:	e002      	b.n	800cd7a <_HandleIncomingPacket+0xce>
      break;
 800cd74:	bf00      	nop
 800cd76:	e000      	b.n	800cd7a <_HandleIncomingPacket+0xce>
      break;
 800cd78:	bf00      	nop
    }
  }
}
 800cd7a:	bf00      	nop
 800cd7c:	3708      	adds	r7, #8
 800cd7e:	46bd      	mov	sp, r7
 800cd80:	bd80      	pop	{r7, pc}
 800cd82:	bf00      	nop
 800cd84:	20002194 	.word	0x20002194

0800cd88 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b08c      	sub	sp, #48	@ 0x30
 800cd8c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800cd8e:	2301      	movs	r3, #1
 800cd90:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800cd92:	1d3b      	adds	r3, r7, #4
 800cd94:	3301      	adds	r3, #1
 800cd96:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800cd98:	69fb      	ldr	r3, [r7, #28]
 800cd9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cd9c:	4b31      	ldr	r3, [pc, #196]	@ (800ce64 <_TrySendOverflowPacket+0xdc>)
 800cd9e:	695b      	ldr	r3, [r3, #20]
 800cda0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cda2:	e00b      	b.n	800cdbc <_TrySendOverflowPacket+0x34>
 800cda4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cda6:	b2da      	uxtb	r2, r3
 800cda8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdaa:	1c59      	adds	r1, r3, #1
 800cdac:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800cdae:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cdb2:	b2d2      	uxtb	r2, r2
 800cdb4:	701a      	strb	r2, [r3, #0]
 800cdb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdb8:	09db      	lsrs	r3, r3, #7
 800cdba:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cdbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdbe:	2b7f      	cmp	r3, #127	@ 0x7f
 800cdc0:	d8f0      	bhi.n	800cda4 <_TrySendOverflowPacket+0x1c>
 800cdc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdc4:	1c5a      	adds	r2, r3, #1
 800cdc6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cdc8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cdca:	b2d2      	uxtb	r2, r2
 800cdcc:	701a      	strb	r2, [r3, #0]
 800cdce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdd0:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800cdd2:	4b25      	ldr	r3, [pc, #148]	@ (800ce68 <_TrySendOverflowPacket+0xe0>)
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 800cdd8:	4b22      	ldr	r3, [pc, #136]	@ (800ce64 <_TrySendOverflowPacket+0xdc>)
 800cdda:	68db      	ldr	r3, [r3, #12]
 800cddc:	69ba      	ldr	r2, [r7, #24]
 800cdde:	1ad3      	subs	r3, r2, r3
 800cde0:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800cde2:	69fb      	ldr	r3, [r7, #28]
 800cde4:	627b      	str	r3, [r7, #36]	@ 0x24
 800cde6:	697b      	ldr	r3, [r7, #20]
 800cde8:	623b      	str	r3, [r7, #32]
 800cdea:	e00b      	b.n	800ce04 <_TrySendOverflowPacket+0x7c>
 800cdec:	6a3b      	ldr	r3, [r7, #32]
 800cdee:	b2da      	uxtb	r2, r3
 800cdf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdf2:	1c59      	adds	r1, r3, #1
 800cdf4:	6279      	str	r1, [r7, #36]	@ 0x24
 800cdf6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cdfa:	b2d2      	uxtb	r2, r2
 800cdfc:	701a      	strb	r2, [r3, #0]
 800cdfe:	6a3b      	ldr	r3, [r7, #32]
 800ce00:	09db      	lsrs	r3, r3, #7
 800ce02:	623b      	str	r3, [r7, #32]
 800ce04:	6a3b      	ldr	r3, [r7, #32]
 800ce06:	2b7f      	cmp	r3, #127	@ 0x7f
 800ce08:	d8f0      	bhi.n	800cdec <_TrySendOverflowPacket+0x64>
 800ce0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce0c:	1c5a      	adds	r2, r3, #1
 800ce0e:	627a      	str	r2, [r7, #36]	@ 0x24
 800ce10:	6a3a      	ldr	r2, [r7, #32]
 800ce12:	b2d2      	uxtb	r2, r2
 800ce14:	701a      	strb	r2, [r3, #0]
 800ce16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce18:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 800ce1a:	4b12      	ldr	r3, [pc, #72]	@ (800ce64 <_TrySendOverflowPacket+0xdc>)
 800ce1c:	785b      	ldrb	r3, [r3, #1]
 800ce1e:	4618      	mov	r0, r3
 800ce20:	1d3b      	adds	r3, r7, #4
 800ce22:	69fa      	ldr	r2, [r7, #28]
 800ce24:	1ad3      	subs	r3, r2, r3
 800ce26:	461a      	mov	r2, r3
 800ce28:	1d3b      	adds	r3, r7, #4
 800ce2a:	4619      	mov	r1, r3
 800ce2c:	f7f3 f9e8 	bl	8000200 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800ce30:	4603      	mov	r3, r0
 800ce32:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800ce34:	693b      	ldr	r3, [r7, #16]
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d009      	beq.n	800ce4e <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800ce3a:	4a0a      	ldr	r2, [pc, #40]	@ (800ce64 <_TrySendOverflowPacket+0xdc>)
 800ce3c:	69bb      	ldr	r3, [r7, #24]
 800ce3e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800ce40:	4b08      	ldr	r3, [pc, #32]	@ (800ce64 <_TrySendOverflowPacket+0xdc>)
 800ce42:	781b      	ldrb	r3, [r3, #0]
 800ce44:	3b01      	subs	r3, #1
 800ce46:	b2da      	uxtb	r2, r3
 800ce48:	4b06      	ldr	r3, [pc, #24]	@ (800ce64 <_TrySendOverflowPacket+0xdc>)
 800ce4a:	701a      	strb	r2, [r3, #0]
 800ce4c:	e004      	b.n	800ce58 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800ce4e:	4b05      	ldr	r3, [pc, #20]	@ (800ce64 <_TrySendOverflowPacket+0xdc>)
 800ce50:	695b      	ldr	r3, [r3, #20]
 800ce52:	3301      	adds	r3, #1
 800ce54:	4a03      	ldr	r2, [pc, #12]	@ (800ce64 <_TrySendOverflowPacket+0xdc>)
 800ce56:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800ce58:	693b      	ldr	r3, [r7, #16]
}
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	3730      	adds	r7, #48	@ 0x30
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	bd80      	pop	{r7, pc}
 800ce62:	bf00      	nop
 800ce64:	20002194 	.word	0x20002194
 800ce68:	e0001004 	.word	0xe0001004

0800ce6c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800ce6c:	b580      	push	{r7, lr}
 800ce6e:	b08a      	sub	sp, #40	@ 0x28
 800ce70:	af00      	add	r7, sp, #0
 800ce72:	60f8      	str	r0, [r7, #12]
 800ce74:	60b9      	str	r1, [r7, #8]
 800ce76:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800ce78:	4b98      	ldr	r3, [pc, #608]	@ (800d0dc <_SendPacket+0x270>)
 800ce7a:	781b      	ldrb	r3, [r3, #0]
 800ce7c:	2b01      	cmp	r3, #1
 800ce7e:	d010      	beq.n	800cea2 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800ce80:	4b96      	ldr	r3, [pc, #600]	@ (800d0dc <_SendPacket+0x270>)
 800ce82:	781b      	ldrb	r3, [r3, #0]
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	f000 812d 	beq.w	800d0e4 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800ce8a:	4b94      	ldr	r3, [pc, #592]	@ (800d0dc <_SendPacket+0x270>)
 800ce8c:	781b      	ldrb	r3, [r3, #0]
 800ce8e:	2b02      	cmp	r3, #2
 800ce90:	d109      	bne.n	800cea6 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800ce92:	f7ff ff79 	bl	800cd88 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800ce96:	4b91      	ldr	r3, [pc, #580]	@ (800d0dc <_SendPacket+0x270>)
 800ce98:	781b      	ldrb	r3, [r3, #0]
 800ce9a:	2b01      	cmp	r3, #1
 800ce9c:	f040 8124 	bne.w	800d0e8 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 800cea0:	e001      	b.n	800cea6 <_SendPacket+0x3a>
    goto Send;
 800cea2:	bf00      	nop
 800cea4:	e000      	b.n	800cea8 <_SendPacket+0x3c>
Send:
 800cea6:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	2b1f      	cmp	r3, #31
 800ceac:	d809      	bhi.n	800cec2 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800ceae:	4b8b      	ldr	r3, [pc, #556]	@ (800d0dc <_SendPacket+0x270>)
 800ceb0:	69da      	ldr	r2, [r3, #28]
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	fa22 f303 	lsr.w	r3, r2, r3
 800ceb8:	f003 0301 	and.w	r3, r3, #1
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	f040 8115 	bne.w	800d0ec <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	2b17      	cmp	r3, #23
 800cec6:	d807      	bhi.n	800ced8 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	3b01      	subs	r3, #1
 800cecc:	60fb      	str	r3, [r7, #12]
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	b2da      	uxtb	r2, r3
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	701a      	strb	r2, [r3, #0]
 800ced6:	e0c4      	b.n	800d062 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 800ced8:	68ba      	ldr	r2, [r7, #8]
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	1ad3      	subs	r3, r2, r3
 800cede:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 800cee0:	69fb      	ldr	r3, [r7, #28]
 800cee2:	2b7f      	cmp	r3, #127	@ 0x7f
 800cee4:	d912      	bls.n	800cf0c <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 800cee6:	69fb      	ldr	r3, [r7, #28]
 800cee8:	09da      	lsrs	r2, r3, #7
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	3b01      	subs	r3, #1
 800ceee:	60fb      	str	r3, [r7, #12]
 800cef0:	b2d2      	uxtb	r2, r2
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800cef6:	69fb      	ldr	r3, [r7, #28]
 800cef8:	b2db      	uxtb	r3, r3
 800cefa:	68fa      	ldr	r2, [r7, #12]
 800cefc:	3a01      	subs	r2, #1
 800cefe:	60fa      	str	r2, [r7, #12]
 800cf00:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cf04:	b2da      	uxtb	r2, r3
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	701a      	strb	r2, [r3, #0]
 800cf0a:	e006      	b.n	800cf1a <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	3b01      	subs	r3, #1
 800cf10:	60fb      	str	r3, [r7, #12]
 800cf12:	69fb      	ldr	r3, [r7, #28]
 800cf14:	b2da      	uxtb	r2, r3
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	2b7e      	cmp	r3, #126	@ 0x7e
 800cf1e:	d807      	bhi.n	800cf30 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	3b01      	subs	r3, #1
 800cf24:	60fb      	str	r3, [r7, #12]
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	b2da      	uxtb	r2, r3
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	701a      	strb	r2, [r3, #0]
 800cf2e:	e098      	b.n	800d062 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cf36:	d212      	bcs.n	800cf5e <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	09da      	lsrs	r2, r3, #7
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	3b01      	subs	r3, #1
 800cf40:	60fb      	str	r3, [r7, #12]
 800cf42:	b2d2      	uxtb	r2, r2
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	b2db      	uxtb	r3, r3
 800cf4c:	68fa      	ldr	r2, [r7, #12]
 800cf4e:	3a01      	subs	r2, #1
 800cf50:	60fa      	str	r2, [r7, #12]
 800cf52:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cf56:	b2da      	uxtb	r2, r3
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	701a      	strb	r2, [r3, #0]
 800cf5c:	e081      	b.n	800d062 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cf64:	d21d      	bcs.n	800cfa2 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	0b9a      	lsrs	r2, r3, #14
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	3b01      	subs	r3, #1
 800cf6e:	60fb      	str	r3, [r7, #12]
 800cf70:	b2d2      	uxtb	r2, r2
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	09db      	lsrs	r3, r3, #7
 800cf7a:	b2db      	uxtb	r3, r3
 800cf7c:	68fa      	ldr	r2, [r7, #12]
 800cf7e:	3a01      	subs	r2, #1
 800cf80:	60fa      	str	r2, [r7, #12]
 800cf82:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cf86:	b2da      	uxtb	r2, r3
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	b2db      	uxtb	r3, r3
 800cf90:	68fa      	ldr	r2, [r7, #12]
 800cf92:	3a01      	subs	r2, #1
 800cf94:	60fa      	str	r2, [r7, #12]
 800cf96:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cf9a:	b2da      	uxtb	r2, r3
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	701a      	strb	r2, [r3, #0]
 800cfa0:	e05f      	b.n	800d062 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cfa8:	d228      	bcs.n	800cffc <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	0d5a      	lsrs	r2, r3, #21
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	3b01      	subs	r3, #1
 800cfb2:	60fb      	str	r3, [r7, #12]
 800cfb4:	b2d2      	uxtb	r2, r2
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	0b9b      	lsrs	r3, r3, #14
 800cfbe:	b2db      	uxtb	r3, r3
 800cfc0:	68fa      	ldr	r2, [r7, #12]
 800cfc2:	3a01      	subs	r2, #1
 800cfc4:	60fa      	str	r2, [r7, #12]
 800cfc6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cfca:	b2da      	uxtb	r2, r3
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	09db      	lsrs	r3, r3, #7
 800cfd4:	b2db      	uxtb	r3, r3
 800cfd6:	68fa      	ldr	r2, [r7, #12]
 800cfd8:	3a01      	subs	r2, #1
 800cfda:	60fa      	str	r2, [r7, #12]
 800cfdc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cfe0:	b2da      	uxtb	r2, r3
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	b2db      	uxtb	r3, r3
 800cfea:	68fa      	ldr	r2, [r7, #12]
 800cfec:	3a01      	subs	r2, #1
 800cfee:	60fa      	str	r2, [r7, #12]
 800cff0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cff4:	b2da      	uxtb	r2, r3
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	701a      	strb	r2, [r3, #0]
 800cffa:	e032      	b.n	800d062 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	0f1a      	lsrs	r2, r3, #28
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	3b01      	subs	r3, #1
 800d004:	60fb      	str	r3, [r7, #12]
 800d006:	b2d2      	uxtb	r2, r2
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	0d5b      	lsrs	r3, r3, #21
 800d010:	b2db      	uxtb	r3, r3
 800d012:	68fa      	ldr	r2, [r7, #12]
 800d014:	3a01      	subs	r2, #1
 800d016:	60fa      	str	r2, [r7, #12]
 800d018:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d01c:	b2da      	uxtb	r2, r3
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	0b9b      	lsrs	r3, r3, #14
 800d026:	b2db      	uxtb	r3, r3
 800d028:	68fa      	ldr	r2, [r7, #12]
 800d02a:	3a01      	subs	r2, #1
 800d02c:	60fa      	str	r2, [r7, #12]
 800d02e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d032:	b2da      	uxtb	r2, r3
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	09db      	lsrs	r3, r3, #7
 800d03c:	b2db      	uxtb	r3, r3
 800d03e:	68fa      	ldr	r2, [r7, #12]
 800d040:	3a01      	subs	r2, #1
 800d042:	60fa      	str	r2, [r7, #12]
 800d044:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d048:	b2da      	uxtb	r2, r3
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	b2db      	uxtb	r3, r3
 800d052:	68fa      	ldr	r2, [r7, #12]
 800d054:	3a01      	subs	r2, #1
 800d056:	60fa      	str	r2, [r7, #12]
 800d058:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d05c:	b2da      	uxtb	r2, r3
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800d062:	4b1f      	ldr	r3, [pc, #124]	@ (800d0e0 <_SendPacket+0x274>)
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800d068:	4b1c      	ldr	r3, [pc, #112]	@ (800d0dc <_SendPacket+0x270>)
 800d06a:	68db      	ldr	r3, [r3, #12]
 800d06c:	69ba      	ldr	r2, [r7, #24]
 800d06e:	1ad3      	subs	r3, r2, r3
 800d070:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800d072:	68bb      	ldr	r3, [r7, #8]
 800d074:	627b      	str	r3, [r7, #36]	@ 0x24
 800d076:	697b      	ldr	r3, [r7, #20]
 800d078:	623b      	str	r3, [r7, #32]
 800d07a:	e00b      	b.n	800d094 <_SendPacket+0x228>
 800d07c:	6a3b      	ldr	r3, [r7, #32]
 800d07e:	b2da      	uxtb	r2, r3
 800d080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d082:	1c59      	adds	r1, r3, #1
 800d084:	6279      	str	r1, [r7, #36]	@ 0x24
 800d086:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d08a:	b2d2      	uxtb	r2, r2
 800d08c:	701a      	strb	r2, [r3, #0]
 800d08e:	6a3b      	ldr	r3, [r7, #32]
 800d090:	09db      	lsrs	r3, r3, #7
 800d092:	623b      	str	r3, [r7, #32]
 800d094:	6a3b      	ldr	r3, [r7, #32]
 800d096:	2b7f      	cmp	r3, #127	@ 0x7f
 800d098:	d8f0      	bhi.n	800d07c <_SendPacket+0x210>
 800d09a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d09c:	1c5a      	adds	r2, r3, #1
 800d09e:	627a      	str	r2, [r7, #36]	@ 0x24
 800d0a0:	6a3a      	ldr	r2, [r7, #32]
 800d0a2:	b2d2      	uxtb	r2, r2
 800d0a4:	701a      	strb	r2, [r3, #0]
 800d0a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0a8:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800d0aa:	4b0c      	ldr	r3, [pc, #48]	@ (800d0dc <_SendPacket+0x270>)
 800d0ac:	785b      	ldrb	r3, [r3, #1]
 800d0ae:	4618      	mov	r0, r3
 800d0b0:	68ba      	ldr	r2, [r7, #8]
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	1ad3      	subs	r3, r2, r3
 800d0b6:	461a      	mov	r2, r3
 800d0b8:	68f9      	ldr	r1, [r7, #12]
 800d0ba:	f7f3 f8a1 	bl	8000200 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800d0be:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800d0c0:	693b      	ldr	r3, [r7, #16]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d003      	beq.n	800d0ce <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800d0c6:	4a05      	ldr	r2, [pc, #20]	@ (800d0dc <_SendPacket+0x270>)
 800d0c8:	69bb      	ldr	r3, [r7, #24]
 800d0ca:	60d3      	str	r3, [r2, #12]
 800d0cc:	e00f      	b.n	800d0ee <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800d0ce:	4b03      	ldr	r3, [pc, #12]	@ (800d0dc <_SendPacket+0x270>)
 800d0d0:	781b      	ldrb	r3, [r3, #0]
 800d0d2:	3301      	adds	r3, #1
 800d0d4:	b2da      	uxtb	r2, r3
 800d0d6:	4b01      	ldr	r3, [pc, #4]	@ (800d0dc <_SendPacket+0x270>)
 800d0d8:	701a      	strb	r2, [r3, #0]
 800d0da:	e008      	b.n	800d0ee <_SendPacket+0x282>
 800d0dc:	20002194 	.word	0x20002194
 800d0e0:	e0001004 	.word	0xe0001004
    goto SendDone;
 800d0e4:	bf00      	nop
 800d0e6:	e002      	b.n	800d0ee <_SendPacket+0x282>
      goto SendDone;
 800d0e8:	bf00      	nop
 800d0ea:	e000      	b.n	800d0ee <_SendPacket+0x282>
      goto SendDone;
 800d0ec:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800d0ee:	4b14      	ldr	r3, [pc, #80]	@ (800d140 <_SendPacket+0x2d4>)
 800d0f0:	7e1b      	ldrb	r3, [r3, #24]
 800d0f2:	4619      	mov	r1, r3
 800d0f4:	4a13      	ldr	r2, [pc, #76]	@ (800d144 <_SendPacket+0x2d8>)
 800d0f6:	460b      	mov	r3, r1
 800d0f8:	005b      	lsls	r3, r3, #1
 800d0fa:	440b      	add	r3, r1
 800d0fc:	00db      	lsls	r3, r3, #3
 800d0fe:	4413      	add	r3, r2
 800d100:	336c      	adds	r3, #108	@ 0x6c
 800d102:	681a      	ldr	r2, [r3, #0]
 800d104:	4b0e      	ldr	r3, [pc, #56]	@ (800d140 <_SendPacket+0x2d4>)
 800d106:	7e1b      	ldrb	r3, [r3, #24]
 800d108:	4618      	mov	r0, r3
 800d10a:	490e      	ldr	r1, [pc, #56]	@ (800d144 <_SendPacket+0x2d8>)
 800d10c:	4603      	mov	r3, r0
 800d10e:	005b      	lsls	r3, r3, #1
 800d110:	4403      	add	r3, r0
 800d112:	00db      	lsls	r3, r3, #3
 800d114:	440b      	add	r3, r1
 800d116:	3370      	adds	r3, #112	@ 0x70
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	429a      	cmp	r2, r3
 800d11c:	d00b      	beq.n	800d136 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800d11e:	4b08      	ldr	r3, [pc, #32]	@ (800d140 <_SendPacket+0x2d4>)
 800d120:	789b      	ldrb	r3, [r3, #2]
 800d122:	2b00      	cmp	r3, #0
 800d124:	d107      	bne.n	800d136 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800d126:	4b06      	ldr	r3, [pc, #24]	@ (800d140 <_SendPacket+0x2d4>)
 800d128:	2201      	movs	r2, #1
 800d12a:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800d12c:	f7ff fdbe 	bl	800ccac <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800d130:	4b03      	ldr	r3, [pc, #12]	@ (800d140 <_SendPacket+0x2d4>)
 800d132:	2200      	movs	r2, #0
 800d134:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800d136:	bf00      	nop
 800d138:	3728      	adds	r7, #40	@ 0x28
 800d13a:	46bd      	mov	sp, r7
 800d13c:	bd80      	pop	{r7, pc}
 800d13e:	bf00      	nop
 800d140:	20002194 	.word	0x20002194
 800d144:	200014d4 	.word	0x200014d4

0800d148 <_VPrintHost>:
*  Parameters
*    s            Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static int _VPrintHost(const char* s, U32 Options, va_list* pParamList) {
 800d148:	b580      	push	{r7, lr}
 800d14a:	b0a2      	sub	sp, #136	@ 0x88
 800d14c:	af00      	add	r7, sp, #0
 800d14e:	60f8      	str	r0, [r7, #12]
 800d150:	60b9      	str	r1, [r7, #8]
 800d152:	607a      	str	r2, [r7, #4]
#endif
  //
  // Count number of arguments by counting '%' characters in string.
  // If enabled, check for non-scalar modifier flags to format string on the target.
  //
  p = s;
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	67fb      	str	r3, [r7, #124]	@ 0x7c
  NumArguments = 0;
 800d158:	2300      	movs	r3, #0
 800d15a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  for (;;) {
    c = *p++;
 800d15e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d160:	1c5a      	adds	r2, r3, #1
 800d162:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800d164:	781b      	ldrb	r3, [r3, #0]
 800d166:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (c == 0) {
 800d16a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d01d      	beq.n	800d1ae <_VPrintHost+0x66>
      break;
    }
    if (c == '%') {
 800d172:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d176:	2b25      	cmp	r3, #37	@ 0x25
 800d178:	d1f1      	bne.n	800d15e <_VPrintHost+0x16>
      c = *p;
 800d17a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d17c:	781b      	ldrb	r3, [r3, #0]
 800d17e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if SEGGER_SYSVIEW_PRINTF_IMPLICIT_FORMAT == 0
      aParas[NumArguments++] = (U32)(va_arg(*pParamList, int));
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	1d19      	adds	r1, r3, #4
 800d188:	687a      	ldr	r2, [r7, #4]
 800d18a:	6011      	str	r1, [r2, #0]
 800d18c:	6819      	ldr	r1, [r3, #0]
 800d18e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d192:	1c5a      	adds	r2, r3, #1
 800d194:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d198:	460a      	mov	r2, r1
 800d19a:	009b      	lsls	r3, r3, #2
 800d19c:	3388      	adds	r3, #136	@ 0x88
 800d19e:	443b      	add	r3, r7
 800d1a0:	f843 2c74 	str.w	r2, [r3, #-116]
      if (NumArguments == SEGGER_SYSVIEW_MAX_ARGUMENTS) {
 800d1a4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d1a8:	2b10      	cmp	r3, #16
 800d1aa:	d002      	beq.n	800d1b2 <_VPrintHost+0x6a>
    c = *p++;
 800d1ac:	e7d7      	b.n	800d15e <_VPrintHost+0x16>
      break;
 800d1ae:	bf00      	nop
 800d1b0:	e000      	b.n	800d1b4 <_VPrintHost+0x6c>
        break;
 800d1b2:	bf00      	nop
#endif
  //
  // Send string and parameters to host
  //
  {
    RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_ARGUMENTS * SEGGER_SYSVIEW_QUANTA_U32);
 800d1b4:	f3ef 8311 	mrs	r3, BASEPRI
 800d1b8:	f04f 0120 	mov.w	r1, #32
 800d1bc:	f381 8811 	msr	BASEPRI, r1
 800d1c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d1c2:	4840      	ldr	r0, [pc, #256]	@ (800d2c4 <_VPrintHost+0x17c>)
 800d1c4:	f7ff fd66 	bl	800cc94 <_PreparePacket>
 800d1c8:	6578      	str	r0, [r7, #84]	@ 0x54
    pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800d1ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d1ce:	68f9      	ldr	r1, [r7, #12]
 800d1d0:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800d1d2:	f7ff fd11 	bl	800cbf8 <_EncodeStr>
 800d1d6:	67b8      	str	r0, [r7, #120]	@ 0x78
    ENCODE_U32(pPayload, Options);
 800d1d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d1da:	677b      	str	r3, [r7, #116]	@ 0x74
 800d1dc:	68bb      	ldr	r3, [r7, #8]
 800d1de:	673b      	str	r3, [r7, #112]	@ 0x70
 800d1e0:	e00b      	b.n	800d1fa <_VPrintHost+0xb2>
 800d1e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d1e4:	b2da      	uxtb	r2, r3
 800d1e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d1e8:	1c59      	adds	r1, r3, #1
 800d1ea:	6779      	str	r1, [r7, #116]	@ 0x74
 800d1ec:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d1f0:	b2d2      	uxtb	r2, r2
 800d1f2:	701a      	strb	r2, [r3, #0]
 800d1f4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d1f6:	09db      	lsrs	r3, r3, #7
 800d1f8:	673b      	str	r3, [r7, #112]	@ 0x70
 800d1fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d1fc:	2b7f      	cmp	r3, #127	@ 0x7f
 800d1fe:	d8f0      	bhi.n	800d1e2 <_VPrintHost+0x9a>
 800d200:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d202:	1c5a      	adds	r2, r3, #1
 800d204:	677a      	str	r2, [r7, #116]	@ 0x74
 800d206:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d208:	b2d2      	uxtb	r2, r2
 800d20a:	701a      	strb	r2, [r3, #0]
 800d20c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d20e:	67bb      	str	r3, [r7, #120]	@ 0x78
    ENCODE_U32(pPayload, NumArguments);
 800d210:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d212:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d214:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d218:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d21a:	e00b      	b.n	800d234 <_VPrintHost+0xec>
 800d21c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d21e:	b2da      	uxtb	r2, r3
 800d220:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d222:	1c59      	adds	r1, r3, #1
 800d224:	66f9      	str	r1, [r7, #108]	@ 0x6c
 800d226:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d22a:	b2d2      	uxtb	r2, r2
 800d22c:	701a      	strb	r2, [r3, #0]
 800d22e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d230:	09db      	lsrs	r3, r3, #7
 800d232:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d234:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d236:	2b7f      	cmp	r3, #127	@ 0x7f
 800d238:	d8f0      	bhi.n	800d21c <_VPrintHost+0xd4>
 800d23a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d23c:	1c5a      	adds	r2, r3, #1
 800d23e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d240:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d242:	b2d2      	uxtb	r2, r2
 800d244:	701a      	strb	r2, [r3, #0]
 800d246:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d248:	67bb      	str	r3, [r7, #120]	@ 0x78
    pParas = aParas;
 800d24a:	f107 0314 	add.w	r3, r7, #20
 800d24e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    while (NumArguments--) {
 800d252:	e022      	b.n	800d29a <_VPrintHost+0x152>
      ENCODE_U32(pPayload, (*pParas));
 800d254:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d256:	667b      	str	r3, [r7, #100]	@ 0x64
 800d258:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	663b      	str	r3, [r7, #96]	@ 0x60
 800d260:	e00b      	b.n	800d27a <_VPrintHost+0x132>
 800d262:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d264:	b2da      	uxtb	r2, r3
 800d266:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d268:	1c59      	adds	r1, r3, #1
 800d26a:	6679      	str	r1, [r7, #100]	@ 0x64
 800d26c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d270:	b2d2      	uxtb	r2, r2
 800d272:	701a      	strb	r2, [r3, #0]
 800d274:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d276:	09db      	lsrs	r3, r3, #7
 800d278:	663b      	str	r3, [r7, #96]	@ 0x60
 800d27a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d27c:	2b7f      	cmp	r3, #127	@ 0x7f
 800d27e:	d8f0      	bhi.n	800d262 <_VPrintHost+0x11a>
 800d280:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d282:	1c5a      	adds	r2, r3, #1
 800d284:	667a      	str	r2, [r7, #100]	@ 0x64
 800d286:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d288:	b2d2      	uxtb	r2, r2
 800d28a:	701a      	strb	r2, [r3, #0]
 800d28c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d28e:	67bb      	str	r3, [r7, #120]	@ 0x78
      pParas++;
 800d290:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d294:	3304      	adds	r3, #4
 800d296:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    while (NumArguments--) {
 800d29a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d29e:	1e5a      	subs	r2, r3, #1
 800d2a0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d1d5      	bne.n	800d254 <_VPrintHost+0x10c>
    }
    _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800d2a8:	221a      	movs	r2, #26
 800d2aa:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800d2ac:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800d2ae:	f7ff fddd 	bl	800ce6c <_SendPacket>
    RECORD_END();
 800d2b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d2b4:	f383 8811 	msr	BASEPRI, r3
  }
  return 0;
 800d2b8:	2300      	movs	r3, #0
}
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	3788      	adds	r7, #136	@ 0x88
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	bd80      	pop	{r7, pc}
 800d2c2:	bf00      	nop
 800d2c4:	200021c4 	.word	0x200021c4

0800d2c8 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b086      	sub	sp, #24
 800d2cc:	af02      	add	r7, sp, #8
 800d2ce:	60f8      	str	r0, [r7, #12]
 800d2d0:	60b9      	str	r1, [r7, #8]
 800d2d2:	607a      	str	r2, [r7, #4]
 800d2d4:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d2dc:	4917      	ldr	r1, [pc, #92]	@ (800d33c <SEGGER_SYSVIEW_Init+0x74>)
 800d2de:	4818      	ldr	r0, [pc, #96]	@ (800d340 <SEGGER_SYSVIEW_Init+0x78>)
 800d2e0:	f7ff fbba 	bl	800ca58 <SEGGER_RTT_AllocUpBuffer>
 800d2e4:	4603      	mov	r3, r0
 800d2e6:	b2da      	uxtb	r2, r3
 800d2e8:	4b16      	ldr	r3, [pc, #88]	@ (800d344 <SEGGER_SYSVIEW_Init+0x7c>)
 800d2ea:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800d2ec:	4b15      	ldr	r3, [pc, #84]	@ (800d344 <SEGGER_SYSVIEW_Init+0x7c>)
 800d2ee:	785a      	ldrb	r2, [r3, #1]
 800d2f0:	4b14      	ldr	r3, [pc, #80]	@ (800d344 <SEGGER_SYSVIEW_Init+0x7c>)
 800d2f2:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800d2f4:	4b13      	ldr	r3, [pc, #76]	@ (800d344 <SEGGER_SYSVIEW_Init+0x7c>)
 800d2f6:	7e1b      	ldrb	r3, [r3, #24]
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	9300      	str	r3, [sp, #0]
 800d2fe:	2308      	movs	r3, #8
 800d300:	4a11      	ldr	r2, [pc, #68]	@ (800d348 <SEGGER_SYSVIEW_Init+0x80>)
 800d302:	490f      	ldr	r1, [pc, #60]	@ (800d340 <SEGGER_SYSVIEW_Init+0x78>)
 800d304:	f7ff fc2c 	bl	800cb60 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800d308:	4b0e      	ldr	r3, [pc, #56]	@ (800d344 <SEGGER_SYSVIEW_Init+0x7c>)
 800d30a:	2200      	movs	r2, #0
 800d30c:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800d30e:	4b0f      	ldr	r3, [pc, #60]	@ (800d34c <SEGGER_SYSVIEW_Init+0x84>)
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	4a0c      	ldr	r2, [pc, #48]	@ (800d344 <SEGGER_SYSVIEW_Init+0x7c>)
 800d314:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800d316:	4a0b      	ldr	r2, [pc, #44]	@ (800d344 <SEGGER_SYSVIEW_Init+0x7c>)
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800d31c:	4a09      	ldr	r2, [pc, #36]	@ (800d344 <SEGGER_SYSVIEW_Init+0x7c>)
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800d322:	4a08      	ldr	r2, [pc, #32]	@ (800d344 <SEGGER_SYSVIEW_Init+0x7c>)
 800d324:	68bb      	ldr	r3, [r7, #8]
 800d326:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800d328:	4a06      	ldr	r2, [pc, #24]	@ (800d344 <SEGGER_SYSVIEW_Init+0x7c>)
 800d32a:	683b      	ldr	r3, [r7, #0]
 800d32c:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800d32e:	4b05      	ldr	r3, [pc, #20]	@ (800d344 <SEGGER_SYSVIEW_Init+0x7c>)
 800d330:	2200      	movs	r2, #0
 800d332:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800d334:	bf00      	nop
 800d336:	3710      	adds	r7, #16
 800d338:	46bd      	mov	sp, r7
 800d33a:	bd80      	pop	{r7, pc}
 800d33c:	2000198c 	.word	0x2000198c
 800d340:	08013ec8 	.word	0x08013ec8
 800d344:	20002194 	.word	0x20002194
 800d348:	2000218c 	.word	0x2000218c
 800d34c:	e0001004 	.word	0xe0001004

0800d350 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 800d350:	b480      	push	{r7}
 800d352:	b083      	sub	sp, #12
 800d354:	af00      	add	r7, sp, #0
 800d356:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800d358:	4a04      	ldr	r2, [pc, #16]	@ (800d36c <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	6113      	str	r3, [r2, #16]
}
 800d35e:	bf00      	nop
 800d360:	370c      	adds	r7, #12
 800d362:	46bd      	mov	sp, r7
 800d364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d368:	4770      	bx	lr
 800d36a:	bf00      	nop
 800d36c:	20002194 	.word	0x20002194

0800d370 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800d370:	b580      	push	{r7, lr}
 800d372:	b084      	sub	sp, #16
 800d374:	af00      	add	r7, sp, #0
 800d376:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800d378:	f3ef 8311 	mrs	r3, BASEPRI
 800d37c:	f04f 0120 	mov.w	r1, #32
 800d380:	f381 8811 	msr	BASEPRI, r1
 800d384:	60fb      	str	r3, [r7, #12]
 800d386:	4808      	ldr	r0, [pc, #32]	@ (800d3a8 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800d388:	f7ff fc84 	bl	800cc94 <_PreparePacket>
 800d38c:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800d38e:	687a      	ldr	r2, [r7, #4]
 800d390:	68b9      	ldr	r1, [r7, #8]
 800d392:	68b8      	ldr	r0, [r7, #8]
 800d394:	f7ff fd6a 	bl	800ce6c <_SendPacket>
  RECORD_END();
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	f383 8811 	msr	BASEPRI, r3
}
 800d39e:	bf00      	nop
 800d3a0:	3710      	adds	r7, #16
 800d3a2:	46bd      	mov	sp, r7
 800d3a4:	bd80      	pop	{r7, pc}
 800d3a6:	bf00      	nop
 800d3a8:	200021c4 	.word	0x200021c4

0800d3ac <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800d3ac:	b580      	push	{r7, lr}
 800d3ae:	b088      	sub	sp, #32
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	6078      	str	r0, [r7, #4]
 800d3b4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800d3b6:	f3ef 8311 	mrs	r3, BASEPRI
 800d3ba:	f04f 0120 	mov.w	r1, #32
 800d3be:	f381 8811 	msr	BASEPRI, r1
 800d3c2:	617b      	str	r3, [r7, #20]
 800d3c4:	4816      	ldr	r0, [pc, #88]	@ (800d420 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800d3c6:	f7ff fc65 	bl	800cc94 <_PreparePacket>
 800d3ca:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800d3cc:	693b      	ldr	r3, [r7, #16]
 800d3ce:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	61fb      	str	r3, [r7, #28]
 800d3d4:	683b      	ldr	r3, [r7, #0]
 800d3d6:	61bb      	str	r3, [r7, #24]
 800d3d8:	e00b      	b.n	800d3f2 <SEGGER_SYSVIEW_RecordU32+0x46>
 800d3da:	69bb      	ldr	r3, [r7, #24]
 800d3dc:	b2da      	uxtb	r2, r3
 800d3de:	69fb      	ldr	r3, [r7, #28]
 800d3e0:	1c59      	adds	r1, r3, #1
 800d3e2:	61f9      	str	r1, [r7, #28]
 800d3e4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d3e8:	b2d2      	uxtb	r2, r2
 800d3ea:	701a      	strb	r2, [r3, #0]
 800d3ec:	69bb      	ldr	r3, [r7, #24]
 800d3ee:	09db      	lsrs	r3, r3, #7
 800d3f0:	61bb      	str	r3, [r7, #24]
 800d3f2:	69bb      	ldr	r3, [r7, #24]
 800d3f4:	2b7f      	cmp	r3, #127	@ 0x7f
 800d3f6:	d8f0      	bhi.n	800d3da <SEGGER_SYSVIEW_RecordU32+0x2e>
 800d3f8:	69fb      	ldr	r3, [r7, #28]
 800d3fa:	1c5a      	adds	r2, r3, #1
 800d3fc:	61fa      	str	r2, [r7, #28]
 800d3fe:	69ba      	ldr	r2, [r7, #24]
 800d400:	b2d2      	uxtb	r2, r2
 800d402:	701a      	strb	r2, [r3, #0]
 800d404:	69fb      	ldr	r3, [r7, #28]
 800d406:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d408:	687a      	ldr	r2, [r7, #4]
 800d40a:	68f9      	ldr	r1, [r7, #12]
 800d40c:	6938      	ldr	r0, [r7, #16]
 800d40e:	f7ff fd2d 	bl	800ce6c <_SendPacket>
  RECORD_END();
 800d412:	697b      	ldr	r3, [r7, #20]
 800d414:	f383 8811 	msr	BASEPRI, r3
}
 800d418:	bf00      	nop
 800d41a:	3720      	adds	r7, #32
 800d41c:	46bd      	mov	sp, r7
 800d41e:	bd80      	pop	{r7, pc}
 800d420:	200021c4 	.word	0x200021c4

0800d424 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800d424:	b580      	push	{r7, lr}
 800d426:	b08c      	sub	sp, #48	@ 0x30
 800d428:	af00      	add	r7, sp, #0
 800d42a:	60f8      	str	r0, [r7, #12]
 800d42c:	60b9      	str	r1, [r7, #8]
 800d42e:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800d430:	f3ef 8311 	mrs	r3, BASEPRI
 800d434:	f04f 0120 	mov.w	r1, #32
 800d438:	f381 8811 	msr	BASEPRI, r1
 800d43c:	61fb      	str	r3, [r7, #28]
 800d43e:	4825      	ldr	r0, [pc, #148]	@ (800d4d4 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800d440:	f7ff fc28 	bl	800cc94 <_PreparePacket>
 800d444:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800d446:	69bb      	ldr	r3, [r7, #24]
 800d448:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800d44a:	697b      	ldr	r3, [r7, #20]
 800d44c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d44e:	68bb      	ldr	r3, [r7, #8]
 800d450:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d452:	e00b      	b.n	800d46c <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800d454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d456:	b2da      	uxtb	r2, r3
 800d458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d45a:	1c59      	adds	r1, r3, #1
 800d45c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d45e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d462:	b2d2      	uxtb	r2, r2
 800d464:	701a      	strb	r2, [r3, #0]
 800d466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d468:	09db      	lsrs	r3, r3, #7
 800d46a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d46c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d46e:	2b7f      	cmp	r3, #127	@ 0x7f
 800d470:	d8f0      	bhi.n	800d454 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800d472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d474:	1c5a      	adds	r2, r3, #1
 800d476:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d478:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d47a:	b2d2      	uxtb	r2, r2
 800d47c:	701a      	strb	r2, [r3, #0]
 800d47e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d480:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800d482:	697b      	ldr	r3, [r7, #20]
 800d484:	627b      	str	r3, [r7, #36]	@ 0x24
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	623b      	str	r3, [r7, #32]
 800d48a:	e00b      	b.n	800d4a4 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800d48c:	6a3b      	ldr	r3, [r7, #32]
 800d48e:	b2da      	uxtb	r2, r3
 800d490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d492:	1c59      	adds	r1, r3, #1
 800d494:	6279      	str	r1, [r7, #36]	@ 0x24
 800d496:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d49a:	b2d2      	uxtb	r2, r2
 800d49c:	701a      	strb	r2, [r3, #0]
 800d49e:	6a3b      	ldr	r3, [r7, #32]
 800d4a0:	09db      	lsrs	r3, r3, #7
 800d4a2:	623b      	str	r3, [r7, #32]
 800d4a4:	6a3b      	ldr	r3, [r7, #32]
 800d4a6:	2b7f      	cmp	r3, #127	@ 0x7f
 800d4a8:	d8f0      	bhi.n	800d48c <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800d4aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4ac:	1c5a      	adds	r2, r3, #1
 800d4ae:	627a      	str	r2, [r7, #36]	@ 0x24
 800d4b0:	6a3a      	ldr	r2, [r7, #32]
 800d4b2:	b2d2      	uxtb	r2, r2
 800d4b4:	701a      	strb	r2, [r3, #0]
 800d4b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4b8:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d4ba:	68fa      	ldr	r2, [r7, #12]
 800d4bc:	6979      	ldr	r1, [r7, #20]
 800d4be:	69b8      	ldr	r0, [r7, #24]
 800d4c0:	f7ff fcd4 	bl	800ce6c <_SendPacket>
  RECORD_END();
 800d4c4:	69fb      	ldr	r3, [r7, #28]
 800d4c6:	f383 8811 	msr	BASEPRI, r3
}
 800d4ca:	bf00      	nop
 800d4cc:	3730      	adds	r7, #48	@ 0x30
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	bd80      	pop	{r7, pc}
 800d4d2:	bf00      	nop
 800d4d4:	200021c4 	.word	0x200021c4

0800d4d8 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800d4d8:	b580      	push	{r7, lr}
 800d4da:	b08c      	sub	sp, #48	@ 0x30
 800d4dc:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800d4de:	4b58      	ldr	r3, [pc, #352]	@ (800d640 <SEGGER_SYSVIEW_Start+0x168>)
 800d4e0:	2201      	movs	r2, #1
 800d4e2:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800d4e4:	f3ef 8311 	mrs	r3, BASEPRI
 800d4e8:	f04f 0120 	mov.w	r1, #32
 800d4ec:	f381 8811 	msr	BASEPRI, r1
 800d4f0:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800d4f2:	4b53      	ldr	r3, [pc, #332]	@ (800d640 <SEGGER_SYSVIEW_Start+0x168>)
 800d4f4:	785b      	ldrb	r3, [r3, #1]
 800d4f6:	220a      	movs	r2, #10
 800d4f8:	4952      	ldr	r1, [pc, #328]	@ (800d644 <SEGGER_SYSVIEW_Start+0x16c>)
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	f7f2 fe80 	bl	8000200 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800d506:	200a      	movs	r0, #10
 800d508:	f7ff ff32 	bl	800d370 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800d50c:	f3ef 8311 	mrs	r3, BASEPRI
 800d510:	f04f 0120 	mov.w	r1, #32
 800d514:	f381 8811 	msr	BASEPRI, r1
 800d518:	60bb      	str	r3, [r7, #8]
 800d51a:	484b      	ldr	r0, [pc, #300]	@ (800d648 <SEGGER_SYSVIEW_Start+0x170>)
 800d51c:	f7ff fbba 	bl	800cc94 <_PreparePacket>
 800d520:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800d526:	683b      	ldr	r3, [r7, #0]
 800d528:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d52a:	4b45      	ldr	r3, [pc, #276]	@ (800d640 <SEGGER_SYSVIEW_Start+0x168>)
 800d52c:	685b      	ldr	r3, [r3, #4]
 800d52e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d530:	e00b      	b.n	800d54a <SEGGER_SYSVIEW_Start+0x72>
 800d532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d534:	b2da      	uxtb	r2, r3
 800d536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d538:	1c59      	adds	r1, r3, #1
 800d53a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d53c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d540:	b2d2      	uxtb	r2, r2
 800d542:	701a      	strb	r2, [r3, #0]
 800d544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d546:	09db      	lsrs	r3, r3, #7
 800d548:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d54a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d54c:	2b7f      	cmp	r3, #127	@ 0x7f
 800d54e:	d8f0      	bhi.n	800d532 <SEGGER_SYSVIEW_Start+0x5a>
 800d550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d552:	1c5a      	adds	r2, r3, #1
 800d554:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d556:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d558:	b2d2      	uxtb	r2, r2
 800d55a:	701a      	strb	r2, [r3, #0]
 800d55c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d55e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800d560:	683b      	ldr	r3, [r7, #0]
 800d562:	627b      	str	r3, [r7, #36]	@ 0x24
 800d564:	4b36      	ldr	r3, [pc, #216]	@ (800d640 <SEGGER_SYSVIEW_Start+0x168>)
 800d566:	689b      	ldr	r3, [r3, #8]
 800d568:	623b      	str	r3, [r7, #32]
 800d56a:	e00b      	b.n	800d584 <SEGGER_SYSVIEW_Start+0xac>
 800d56c:	6a3b      	ldr	r3, [r7, #32]
 800d56e:	b2da      	uxtb	r2, r3
 800d570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d572:	1c59      	adds	r1, r3, #1
 800d574:	6279      	str	r1, [r7, #36]	@ 0x24
 800d576:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d57a:	b2d2      	uxtb	r2, r2
 800d57c:	701a      	strb	r2, [r3, #0]
 800d57e:	6a3b      	ldr	r3, [r7, #32]
 800d580:	09db      	lsrs	r3, r3, #7
 800d582:	623b      	str	r3, [r7, #32]
 800d584:	6a3b      	ldr	r3, [r7, #32]
 800d586:	2b7f      	cmp	r3, #127	@ 0x7f
 800d588:	d8f0      	bhi.n	800d56c <SEGGER_SYSVIEW_Start+0x94>
 800d58a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d58c:	1c5a      	adds	r2, r3, #1
 800d58e:	627a      	str	r2, [r7, #36]	@ 0x24
 800d590:	6a3a      	ldr	r2, [r7, #32]
 800d592:	b2d2      	uxtb	r2, r2
 800d594:	701a      	strb	r2, [r3, #0]
 800d596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d598:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800d59a:	683b      	ldr	r3, [r7, #0]
 800d59c:	61fb      	str	r3, [r7, #28]
 800d59e:	4b28      	ldr	r3, [pc, #160]	@ (800d640 <SEGGER_SYSVIEW_Start+0x168>)
 800d5a0:	691b      	ldr	r3, [r3, #16]
 800d5a2:	61bb      	str	r3, [r7, #24]
 800d5a4:	e00b      	b.n	800d5be <SEGGER_SYSVIEW_Start+0xe6>
 800d5a6:	69bb      	ldr	r3, [r7, #24]
 800d5a8:	b2da      	uxtb	r2, r3
 800d5aa:	69fb      	ldr	r3, [r7, #28]
 800d5ac:	1c59      	adds	r1, r3, #1
 800d5ae:	61f9      	str	r1, [r7, #28]
 800d5b0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d5b4:	b2d2      	uxtb	r2, r2
 800d5b6:	701a      	strb	r2, [r3, #0]
 800d5b8:	69bb      	ldr	r3, [r7, #24]
 800d5ba:	09db      	lsrs	r3, r3, #7
 800d5bc:	61bb      	str	r3, [r7, #24]
 800d5be:	69bb      	ldr	r3, [r7, #24]
 800d5c0:	2b7f      	cmp	r3, #127	@ 0x7f
 800d5c2:	d8f0      	bhi.n	800d5a6 <SEGGER_SYSVIEW_Start+0xce>
 800d5c4:	69fb      	ldr	r3, [r7, #28]
 800d5c6:	1c5a      	adds	r2, r3, #1
 800d5c8:	61fa      	str	r2, [r7, #28]
 800d5ca:	69ba      	ldr	r2, [r7, #24]
 800d5cc:	b2d2      	uxtb	r2, r2
 800d5ce:	701a      	strb	r2, [r3, #0]
 800d5d0:	69fb      	ldr	r3, [r7, #28]
 800d5d2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800d5d4:	683b      	ldr	r3, [r7, #0]
 800d5d6:	617b      	str	r3, [r7, #20]
 800d5d8:	2300      	movs	r3, #0
 800d5da:	613b      	str	r3, [r7, #16]
 800d5dc:	e00b      	b.n	800d5f6 <SEGGER_SYSVIEW_Start+0x11e>
 800d5de:	693b      	ldr	r3, [r7, #16]
 800d5e0:	b2da      	uxtb	r2, r3
 800d5e2:	697b      	ldr	r3, [r7, #20]
 800d5e4:	1c59      	adds	r1, r3, #1
 800d5e6:	6179      	str	r1, [r7, #20]
 800d5e8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d5ec:	b2d2      	uxtb	r2, r2
 800d5ee:	701a      	strb	r2, [r3, #0]
 800d5f0:	693b      	ldr	r3, [r7, #16]
 800d5f2:	09db      	lsrs	r3, r3, #7
 800d5f4:	613b      	str	r3, [r7, #16]
 800d5f6:	693b      	ldr	r3, [r7, #16]
 800d5f8:	2b7f      	cmp	r3, #127	@ 0x7f
 800d5fa:	d8f0      	bhi.n	800d5de <SEGGER_SYSVIEW_Start+0x106>
 800d5fc:	697b      	ldr	r3, [r7, #20]
 800d5fe:	1c5a      	adds	r2, r3, #1
 800d600:	617a      	str	r2, [r7, #20]
 800d602:	693a      	ldr	r2, [r7, #16]
 800d604:	b2d2      	uxtb	r2, r2
 800d606:	701a      	strb	r2, [r3, #0]
 800d608:	697b      	ldr	r3, [r7, #20]
 800d60a:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800d60c:	2218      	movs	r2, #24
 800d60e:	6839      	ldr	r1, [r7, #0]
 800d610:	6878      	ldr	r0, [r7, #4]
 800d612:	f7ff fc2b 	bl	800ce6c <_SendPacket>
      RECORD_END();
 800d616:	68bb      	ldr	r3, [r7, #8]
 800d618:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800d61c:	4b08      	ldr	r3, [pc, #32]	@ (800d640 <SEGGER_SYSVIEW_Start+0x168>)
 800d61e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d620:	2b00      	cmp	r3, #0
 800d622:	d002      	beq.n	800d62a <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800d624:	4b06      	ldr	r3, [pc, #24]	@ (800d640 <SEGGER_SYSVIEW_Start+0x168>)
 800d626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d628:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800d62a:	f000 f9eb 	bl	800da04 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800d62e:	f000 f9b1 	bl	800d994 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800d632:	f000 fc11 	bl	800de58 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800d636:	bf00      	nop
 800d638:	3730      	adds	r7, #48	@ 0x30
 800d63a:	46bd      	mov	sp, r7
 800d63c:	bd80      	pop	{r7, pc}
 800d63e:	bf00      	nop
 800d640:	20002194 	.word	0x20002194
 800d644:	08014678 	.word	0x08014678
 800d648:	200021c4 	.word	0x200021c4

0800d64c <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800d64c:	b580      	push	{r7, lr}
 800d64e:	b082      	sub	sp, #8
 800d650:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800d652:	f3ef 8311 	mrs	r3, BASEPRI
 800d656:	f04f 0120 	mov.w	r1, #32
 800d65a:	f381 8811 	msr	BASEPRI, r1
 800d65e:	607b      	str	r3, [r7, #4]
 800d660:	480b      	ldr	r0, [pc, #44]	@ (800d690 <SEGGER_SYSVIEW_Stop+0x44>)
 800d662:	f7ff fb17 	bl	800cc94 <_PreparePacket>
 800d666:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800d668:	4b0a      	ldr	r3, [pc, #40]	@ (800d694 <SEGGER_SYSVIEW_Stop+0x48>)
 800d66a:	781b      	ldrb	r3, [r3, #0]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d007      	beq.n	800d680 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800d670:	220b      	movs	r2, #11
 800d672:	6839      	ldr	r1, [r7, #0]
 800d674:	6838      	ldr	r0, [r7, #0]
 800d676:	f7ff fbf9 	bl	800ce6c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800d67a:	4b06      	ldr	r3, [pc, #24]	@ (800d694 <SEGGER_SYSVIEW_Stop+0x48>)
 800d67c:	2200      	movs	r2, #0
 800d67e:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	f383 8811 	msr	BASEPRI, r3
}
 800d686:	bf00      	nop
 800d688:	3708      	adds	r7, #8
 800d68a:	46bd      	mov	sp, r7
 800d68c:	bd80      	pop	{r7, pc}
 800d68e:	bf00      	nop
 800d690:	200021c4 	.word	0x200021c4
 800d694:	20002194 	.word	0x20002194

0800d698 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800d698:	b580      	push	{r7, lr}
 800d69a:	b08c      	sub	sp, #48	@ 0x30
 800d69c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800d69e:	f3ef 8311 	mrs	r3, BASEPRI
 800d6a2:	f04f 0120 	mov.w	r1, #32
 800d6a6:	f381 8811 	msr	BASEPRI, r1
 800d6aa:	60fb      	str	r3, [r7, #12]
 800d6ac:	4845      	ldr	r0, [pc, #276]	@ (800d7c4 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800d6ae:	f7ff faf1 	bl	800cc94 <_PreparePacket>
 800d6b2:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800d6b4:	68bb      	ldr	r3, [r7, #8]
 800d6b6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d6bc:	4b42      	ldr	r3, [pc, #264]	@ (800d7c8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800d6be:	685b      	ldr	r3, [r3, #4]
 800d6c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d6c2:	e00b      	b.n	800d6dc <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800d6c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6c6:	b2da      	uxtb	r2, r3
 800d6c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6ca:	1c59      	adds	r1, r3, #1
 800d6cc:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d6ce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d6d2:	b2d2      	uxtb	r2, r2
 800d6d4:	701a      	strb	r2, [r3, #0]
 800d6d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6d8:	09db      	lsrs	r3, r3, #7
 800d6da:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d6dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6de:	2b7f      	cmp	r3, #127	@ 0x7f
 800d6e0:	d8f0      	bhi.n	800d6c4 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800d6e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6e4:	1c5a      	adds	r2, r3, #1
 800d6e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d6e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d6ea:	b2d2      	uxtb	r2, r2
 800d6ec:	701a      	strb	r2, [r3, #0]
 800d6ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6f0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	627b      	str	r3, [r7, #36]	@ 0x24
 800d6f6:	4b34      	ldr	r3, [pc, #208]	@ (800d7c8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800d6f8:	689b      	ldr	r3, [r3, #8]
 800d6fa:	623b      	str	r3, [r7, #32]
 800d6fc:	e00b      	b.n	800d716 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800d6fe:	6a3b      	ldr	r3, [r7, #32]
 800d700:	b2da      	uxtb	r2, r3
 800d702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d704:	1c59      	adds	r1, r3, #1
 800d706:	6279      	str	r1, [r7, #36]	@ 0x24
 800d708:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d70c:	b2d2      	uxtb	r2, r2
 800d70e:	701a      	strb	r2, [r3, #0]
 800d710:	6a3b      	ldr	r3, [r7, #32]
 800d712:	09db      	lsrs	r3, r3, #7
 800d714:	623b      	str	r3, [r7, #32]
 800d716:	6a3b      	ldr	r3, [r7, #32]
 800d718:	2b7f      	cmp	r3, #127	@ 0x7f
 800d71a:	d8f0      	bhi.n	800d6fe <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800d71c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d71e:	1c5a      	adds	r2, r3, #1
 800d720:	627a      	str	r2, [r7, #36]	@ 0x24
 800d722:	6a3a      	ldr	r2, [r7, #32]
 800d724:	b2d2      	uxtb	r2, r2
 800d726:	701a      	strb	r2, [r3, #0]
 800d728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d72a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	61fb      	str	r3, [r7, #28]
 800d730:	4b25      	ldr	r3, [pc, #148]	@ (800d7c8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800d732:	691b      	ldr	r3, [r3, #16]
 800d734:	61bb      	str	r3, [r7, #24]
 800d736:	e00b      	b.n	800d750 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800d738:	69bb      	ldr	r3, [r7, #24]
 800d73a:	b2da      	uxtb	r2, r3
 800d73c:	69fb      	ldr	r3, [r7, #28]
 800d73e:	1c59      	adds	r1, r3, #1
 800d740:	61f9      	str	r1, [r7, #28]
 800d742:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d746:	b2d2      	uxtb	r2, r2
 800d748:	701a      	strb	r2, [r3, #0]
 800d74a:	69bb      	ldr	r3, [r7, #24]
 800d74c:	09db      	lsrs	r3, r3, #7
 800d74e:	61bb      	str	r3, [r7, #24]
 800d750:	69bb      	ldr	r3, [r7, #24]
 800d752:	2b7f      	cmp	r3, #127	@ 0x7f
 800d754:	d8f0      	bhi.n	800d738 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800d756:	69fb      	ldr	r3, [r7, #28]
 800d758:	1c5a      	adds	r2, r3, #1
 800d75a:	61fa      	str	r2, [r7, #28]
 800d75c:	69ba      	ldr	r2, [r7, #24]
 800d75e:	b2d2      	uxtb	r2, r2
 800d760:	701a      	strb	r2, [r3, #0]
 800d762:	69fb      	ldr	r3, [r7, #28]
 800d764:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	617b      	str	r3, [r7, #20]
 800d76a:	2300      	movs	r3, #0
 800d76c:	613b      	str	r3, [r7, #16]
 800d76e:	e00b      	b.n	800d788 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800d770:	693b      	ldr	r3, [r7, #16]
 800d772:	b2da      	uxtb	r2, r3
 800d774:	697b      	ldr	r3, [r7, #20]
 800d776:	1c59      	adds	r1, r3, #1
 800d778:	6179      	str	r1, [r7, #20]
 800d77a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d77e:	b2d2      	uxtb	r2, r2
 800d780:	701a      	strb	r2, [r3, #0]
 800d782:	693b      	ldr	r3, [r7, #16]
 800d784:	09db      	lsrs	r3, r3, #7
 800d786:	613b      	str	r3, [r7, #16]
 800d788:	693b      	ldr	r3, [r7, #16]
 800d78a:	2b7f      	cmp	r3, #127	@ 0x7f
 800d78c:	d8f0      	bhi.n	800d770 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800d78e:	697b      	ldr	r3, [r7, #20]
 800d790:	1c5a      	adds	r2, r3, #1
 800d792:	617a      	str	r2, [r7, #20]
 800d794:	693a      	ldr	r2, [r7, #16]
 800d796:	b2d2      	uxtb	r2, r2
 800d798:	701a      	strb	r2, [r3, #0]
 800d79a:	697b      	ldr	r3, [r7, #20]
 800d79c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800d79e:	2218      	movs	r2, #24
 800d7a0:	6879      	ldr	r1, [r7, #4]
 800d7a2:	68b8      	ldr	r0, [r7, #8]
 800d7a4:	f7ff fb62 	bl	800ce6c <_SendPacket>
  RECORD_END();
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800d7ae:	4b06      	ldr	r3, [pc, #24]	@ (800d7c8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800d7b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d002      	beq.n	800d7bc <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800d7b6:	4b04      	ldr	r3, [pc, #16]	@ (800d7c8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800d7b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7ba:	4798      	blx	r3
  }
}
 800d7bc:	bf00      	nop
 800d7be:	3730      	adds	r7, #48	@ 0x30
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	bd80      	pop	{r7, pc}
 800d7c4:	200021c4 	.word	0x200021c4
 800d7c8:	20002194 	.word	0x20002194

0800d7cc <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800d7cc:	b580      	push	{r7, lr}
 800d7ce:	b092      	sub	sp, #72	@ 0x48
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800d7d4:	f3ef 8311 	mrs	r3, BASEPRI
 800d7d8:	f04f 0120 	mov.w	r1, #32
 800d7dc:	f381 8811 	msr	BASEPRI, r1
 800d7e0:	617b      	str	r3, [r7, #20]
 800d7e2:	486a      	ldr	r0, [pc, #424]	@ (800d98c <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800d7e4:	f7ff fa56 	bl	800cc94 <_PreparePacket>
 800d7e8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800d7ea:	693b      	ldr	r3, [r7, #16]
 800d7ec:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	681a      	ldr	r2, [r3, #0]
 800d7f6:	4b66      	ldr	r3, [pc, #408]	@ (800d990 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800d7f8:	691b      	ldr	r3, [r3, #16]
 800d7fa:	1ad3      	subs	r3, r2, r3
 800d7fc:	643b      	str	r3, [r7, #64]	@ 0x40
 800d7fe:	e00b      	b.n	800d818 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800d800:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d802:	b2da      	uxtb	r2, r3
 800d804:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d806:	1c59      	adds	r1, r3, #1
 800d808:	6479      	str	r1, [r7, #68]	@ 0x44
 800d80a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d80e:	b2d2      	uxtb	r2, r2
 800d810:	701a      	strb	r2, [r3, #0]
 800d812:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d814:	09db      	lsrs	r3, r3, #7
 800d816:	643b      	str	r3, [r7, #64]	@ 0x40
 800d818:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d81a:	2b7f      	cmp	r3, #127	@ 0x7f
 800d81c:	d8f0      	bhi.n	800d800 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800d81e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d820:	1c5a      	adds	r2, r3, #1
 800d822:	647a      	str	r2, [r7, #68]	@ 0x44
 800d824:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d826:	b2d2      	uxtb	r2, r2
 800d828:	701a      	strb	r2, [r3, #0]
 800d82a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d82c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	689b      	ldr	r3, [r3, #8]
 800d836:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d838:	e00b      	b.n	800d852 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800d83a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d83c:	b2da      	uxtb	r2, r3
 800d83e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d840:	1c59      	adds	r1, r3, #1
 800d842:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800d844:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d848:	b2d2      	uxtb	r2, r2
 800d84a:	701a      	strb	r2, [r3, #0]
 800d84c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d84e:	09db      	lsrs	r3, r3, #7
 800d850:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d854:	2b7f      	cmp	r3, #127	@ 0x7f
 800d856:	d8f0      	bhi.n	800d83a <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800d858:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d85a:	1c5a      	adds	r2, r3, #1
 800d85c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800d85e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d860:	b2d2      	uxtb	r2, r2
 800d862:	701a      	strb	r2, [r3, #0]
 800d864:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d866:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	685b      	ldr	r3, [r3, #4]
 800d86c:	2220      	movs	r2, #32
 800d86e:	4619      	mov	r1, r3
 800d870:	68f8      	ldr	r0, [r7, #12]
 800d872:	f7ff f9c1 	bl	800cbf8 <_EncodeStr>
 800d876:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800d878:	2209      	movs	r2, #9
 800d87a:	68f9      	ldr	r1, [r7, #12]
 800d87c:	6938      	ldr	r0, [r7, #16]
 800d87e:	f7ff faf5 	bl	800ce6c <_SendPacket>
  //
  pPayload = pPayloadStart;
 800d882:	693b      	ldr	r3, [r7, #16]
 800d884:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	637b      	str	r3, [r7, #52]	@ 0x34
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	681a      	ldr	r2, [r3, #0]
 800d88e:	4b40      	ldr	r3, [pc, #256]	@ (800d990 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800d890:	691b      	ldr	r3, [r3, #16]
 800d892:	1ad3      	subs	r3, r2, r3
 800d894:	633b      	str	r3, [r7, #48]	@ 0x30
 800d896:	e00b      	b.n	800d8b0 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800d898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d89a:	b2da      	uxtb	r2, r3
 800d89c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d89e:	1c59      	adds	r1, r3, #1
 800d8a0:	6379      	str	r1, [r7, #52]	@ 0x34
 800d8a2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d8a6:	b2d2      	uxtb	r2, r2
 800d8a8:	701a      	strb	r2, [r3, #0]
 800d8aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8ac:	09db      	lsrs	r3, r3, #7
 800d8ae:	633b      	str	r3, [r7, #48]	@ 0x30
 800d8b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8b2:	2b7f      	cmp	r3, #127	@ 0x7f
 800d8b4:	d8f0      	bhi.n	800d898 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800d8b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8b8:	1c5a      	adds	r2, r3, #1
 800d8ba:	637a      	str	r2, [r7, #52]	@ 0x34
 800d8bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d8be:	b2d2      	uxtb	r2, r2
 800d8c0:	701a      	strb	r2, [r3, #0]
 800d8c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8c4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	68db      	ldr	r3, [r3, #12]
 800d8ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d8d0:	e00b      	b.n	800d8ea <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800d8d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8d4:	b2da      	uxtb	r2, r3
 800d8d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8d8:	1c59      	adds	r1, r3, #1
 800d8da:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d8dc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d8e0:	b2d2      	uxtb	r2, r2
 800d8e2:	701a      	strb	r2, [r3, #0]
 800d8e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8e6:	09db      	lsrs	r3, r3, #7
 800d8e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d8ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8ec:	2b7f      	cmp	r3, #127	@ 0x7f
 800d8ee:	d8f0      	bhi.n	800d8d2 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800d8f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8f2:	1c5a      	adds	r2, r3, #1
 800d8f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d8f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d8f8:	b2d2      	uxtb	r2, r2
 800d8fa:	701a      	strb	r2, [r3, #0]
 800d8fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8fe:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	627b      	str	r3, [r7, #36]	@ 0x24
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	691b      	ldr	r3, [r3, #16]
 800d908:	623b      	str	r3, [r7, #32]
 800d90a:	e00b      	b.n	800d924 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800d90c:	6a3b      	ldr	r3, [r7, #32]
 800d90e:	b2da      	uxtb	r2, r3
 800d910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d912:	1c59      	adds	r1, r3, #1
 800d914:	6279      	str	r1, [r7, #36]	@ 0x24
 800d916:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d91a:	b2d2      	uxtb	r2, r2
 800d91c:	701a      	strb	r2, [r3, #0]
 800d91e:	6a3b      	ldr	r3, [r7, #32]
 800d920:	09db      	lsrs	r3, r3, #7
 800d922:	623b      	str	r3, [r7, #32]
 800d924:	6a3b      	ldr	r3, [r7, #32]
 800d926:	2b7f      	cmp	r3, #127	@ 0x7f
 800d928:	d8f0      	bhi.n	800d90c <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800d92a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d92c:	1c5a      	adds	r2, r3, #1
 800d92e:	627a      	str	r2, [r7, #36]	@ 0x24
 800d930:	6a3a      	ldr	r2, [r7, #32]
 800d932:	b2d2      	uxtb	r2, r2
 800d934:	701a      	strb	r2, [r3, #0]
 800d936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d938:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	61fb      	str	r3, [r7, #28]
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	695b      	ldr	r3, [r3, #20]
 800d942:	61bb      	str	r3, [r7, #24]
 800d944:	e00b      	b.n	800d95e <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 800d946:	69bb      	ldr	r3, [r7, #24]
 800d948:	b2da      	uxtb	r2, r3
 800d94a:	69fb      	ldr	r3, [r7, #28]
 800d94c:	1c59      	adds	r1, r3, #1
 800d94e:	61f9      	str	r1, [r7, #28]
 800d950:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d954:	b2d2      	uxtb	r2, r2
 800d956:	701a      	strb	r2, [r3, #0]
 800d958:	69bb      	ldr	r3, [r7, #24]
 800d95a:	09db      	lsrs	r3, r3, #7
 800d95c:	61bb      	str	r3, [r7, #24]
 800d95e:	69bb      	ldr	r3, [r7, #24]
 800d960:	2b7f      	cmp	r3, #127	@ 0x7f
 800d962:	d8f0      	bhi.n	800d946 <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 800d964:	69fb      	ldr	r3, [r7, #28]
 800d966:	1c5a      	adds	r2, r3, #1
 800d968:	61fa      	str	r2, [r7, #28]
 800d96a:	69ba      	ldr	r2, [r7, #24]
 800d96c:	b2d2      	uxtb	r2, r2
 800d96e:	701a      	strb	r2, [r3, #0]
 800d970:	69fb      	ldr	r3, [r7, #28]
 800d972:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800d974:	2215      	movs	r2, #21
 800d976:	68f9      	ldr	r1, [r7, #12]
 800d978:	6938      	ldr	r0, [r7, #16]
 800d97a:	f7ff fa77 	bl	800ce6c <_SendPacket>
  RECORD_END();
 800d97e:	697b      	ldr	r3, [r7, #20]
 800d980:	f383 8811 	msr	BASEPRI, r3
}
 800d984:	bf00      	nop
 800d986:	3748      	adds	r7, #72	@ 0x48
 800d988:	46bd      	mov	sp, r7
 800d98a:	bd80      	pop	{r7, pc}
 800d98c:	200021c4 	.word	0x200021c4
 800d990:	20002194 	.word	0x20002194

0800d994 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800d994:	b580      	push	{r7, lr}
 800d996:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800d998:	4b07      	ldr	r3, [pc, #28]	@ (800d9b8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800d99a:	6a1b      	ldr	r3, [r3, #32]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d008      	beq.n	800d9b2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800d9a0:	4b05      	ldr	r3, [pc, #20]	@ (800d9b8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800d9a2:	6a1b      	ldr	r3, [r3, #32]
 800d9a4:	685b      	ldr	r3, [r3, #4]
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d003      	beq.n	800d9b2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800d9aa:	4b03      	ldr	r3, [pc, #12]	@ (800d9b8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800d9ac:	6a1b      	ldr	r3, [r3, #32]
 800d9ae:	685b      	ldr	r3, [r3, #4]
 800d9b0:	4798      	blx	r3
  }
}
 800d9b2:	bf00      	nop
 800d9b4:	bd80      	pop	{r7, pc}
 800d9b6:	bf00      	nop
 800d9b8:	20002194 	.word	0x20002194

0800d9bc <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b086      	sub	sp, #24
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800d9c4:	f3ef 8311 	mrs	r3, BASEPRI
 800d9c8:	f04f 0120 	mov.w	r1, #32
 800d9cc:	f381 8811 	msr	BASEPRI, r1
 800d9d0:	617b      	str	r3, [r7, #20]
 800d9d2:	480b      	ldr	r0, [pc, #44]	@ (800da00 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800d9d4:	f7ff f95e 	bl	800cc94 <_PreparePacket>
 800d9d8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800d9da:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d9de:	6879      	ldr	r1, [r7, #4]
 800d9e0:	6938      	ldr	r0, [r7, #16]
 800d9e2:	f7ff f909 	bl	800cbf8 <_EncodeStr>
 800d9e6:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800d9e8:	220e      	movs	r2, #14
 800d9ea:	68f9      	ldr	r1, [r7, #12]
 800d9ec:	6938      	ldr	r0, [r7, #16]
 800d9ee:	f7ff fa3d 	bl	800ce6c <_SendPacket>
  RECORD_END();
 800d9f2:	697b      	ldr	r3, [r7, #20]
 800d9f4:	f383 8811 	msr	BASEPRI, r3
}
 800d9f8:	bf00      	nop
 800d9fa:	3718      	adds	r7, #24
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	bd80      	pop	{r7, pc}
 800da00:	200021c4 	.word	0x200021c4

0800da04 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800da04:	b590      	push	{r4, r7, lr}
 800da06:	b083      	sub	sp, #12
 800da08:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800da0a:	4b15      	ldr	r3, [pc, #84]	@ (800da60 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800da0c:	6a1b      	ldr	r3, [r3, #32]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d01a      	beq.n	800da48 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800da12:	4b13      	ldr	r3, [pc, #76]	@ (800da60 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800da14:	6a1b      	ldr	r3, [r3, #32]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d015      	beq.n	800da48 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800da1c:	4b10      	ldr	r3, [pc, #64]	@ (800da60 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800da1e:	6a1b      	ldr	r3, [r3, #32]
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	4798      	blx	r3
 800da24:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800da28:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800da2a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800da2e:	f04f 0200 	mov.w	r2, #0
 800da32:	f04f 0300 	mov.w	r3, #0
 800da36:	000a      	movs	r2, r1
 800da38:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800da3a:	4613      	mov	r3, r2
 800da3c:	461a      	mov	r2, r3
 800da3e:	4621      	mov	r1, r4
 800da40:	200d      	movs	r0, #13
 800da42:	f7ff fcef 	bl	800d424 <SEGGER_SYSVIEW_RecordU32x2>
 800da46:	e006      	b.n	800da56 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800da48:	4b06      	ldr	r3, [pc, #24]	@ (800da64 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	4619      	mov	r1, r3
 800da4e:	200c      	movs	r0, #12
 800da50:	f7ff fcac 	bl	800d3ac <SEGGER_SYSVIEW_RecordU32>
  }
}
 800da54:	bf00      	nop
 800da56:	bf00      	nop
 800da58:	370c      	adds	r7, #12
 800da5a:	46bd      	mov	sp, r7
 800da5c:	bd90      	pop	{r4, r7, pc}
 800da5e:	bf00      	nop
 800da60:	20002194 	.word	0x20002194
 800da64:	e0001004 	.word	0xe0001004

0800da68 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800da68:	b580      	push	{r7, lr}
 800da6a:	b086      	sub	sp, #24
 800da6c:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800da6e:	f3ef 8311 	mrs	r3, BASEPRI
 800da72:	f04f 0120 	mov.w	r1, #32
 800da76:	f381 8811 	msr	BASEPRI, r1
 800da7a:	60fb      	str	r3, [r7, #12]
 800da7c:	4819      	ldr	r0, [pc, #100]	@ (800dae4 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800da7e:	f7ff f909 	bl	800cc94 <_PreparePacket>
 800da82:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800da84:	68bb      	ldr	r3, [r7, #8]
 800da86:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800da88:	4b17      	ldr	r3, [pc, #92]	@ (800dae8 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da90:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	617b      	str	r3, [r7, #20]
 800da96:	683b      	ldr	r3, [r7, #0]
 800da98:	613b      	str	r3, [r7, #16]
 800da9a:	e00b      	b.n	800dab4 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800da9c:	693b      	ldr	r3, [r7, #16]
 800da9e:	b2da      	uxtb	r2, r3
 800daa0:	697b      	ldr	r3, [r7, #20]
 800daa2:	1c59      	adds	r1, r3, #1
 800daa4:	6179      	str	r1, [r7, #20]
 800daa6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800daaa:	b2d2      	uxtb	r2, r2
 800daac:	701a      	strb	r2, [r3, #0]
 800daae:	693b      	ldr	r3, [r7, #16]
 800dab0:	09db      	lsrs	r3, r3, #7
 800dab2:	613b      	str	r3, [r7, #16]
 800dab4:	693b      	ldr	r3, [r7, #16]
 800dab6:	2b7f      	cmp	r3, #127	@ 0x7f
 800dab8:	d8f0      	bhi.n	800da9c <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800daba:	697b      	ldr	r3, [r7, #20]
 800dabc:	1c5a      	adds	r2, r3, #1
 800dabe:	617a      	str	r2, [r7, #20]
 800dac0:	693a      	ldr	r2, [r7, #16]
 800dac2:	b2d2      	uxtb	r2, r2
 800dac4:	701a      	strb	r2, [r3, #0]
 800dac6:	697b      	ldr	r3, [r7, #20]
 800dac8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800daca:	2202      	movs	r2, #2
 800dacc:	6879      	ldr	r1, [r7, #4]
 800dace:	68b8      	ldr	r0, [r7, #8]
 800dad0:	f7ff f9cc 	bl	800ce6c <_SendPacket>
  RECORD_END();
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	f383 8811 	msr	BASEPRI, r3
}
 800dada:	bf00      	nop
 800dadc:	3718      	adds	r7, #24
 800dade:	46bd      	mov	sp, r7
 800dae0:	bd80      	pop	{r7, pc}
 800dae2:	bf00      	nop
 800dae4:	200021c4 	.word	0x200021c4
 800dae8:	e000ed04 	.word	0xe000ed04

0800daec <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800daec:	b580      	push	{r7, lr}
 800daee:	b082      	sub	sp, #8
 800daf0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800daf2:	f3ef 8311 	mrs	r3, BASEPRI
 800daf6:	f04f 0120 	mov.w	r1, #32
 800dafa:	f381 8811 	msr	BASEPRI, r1
 800dafe:	607b      	str	r3, [r7, #4]
 800db00:	4807      	ldr	r0, [pc, #28]	@ (800db20 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800db02:	f7ff f8c7 	bl	800cc94 <_PreparePacket>
 800db06:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800db08:	2203      	movs	r2, #3
 800db0a:	6839      	ldr	r1, [r7, #0]
 800db0c:	6838      	ldr	r0, [r7, #0]
 800db0e:	f7ff f9ad 	bl	800ce6c <_SendPacket>
  RECORD_END();
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	f383 8811 	msr	BASEPRI, r3
}
 800db18:	bf00      	nop
 800db1a:	3708      	adds	r7, #8
 800db1c:	46bd      	mov	sp, r7
 800db1e:	bd80      	pop	{r7, pc}
 800db20:	200021c4 	.word	0x200021c4

0800db24 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800db24:	b580      	push	{r7, lr}
 800db26:	b082      	sub	sp, #8
 800db28:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800db2a:	f3ef 8311 	mrs	r3, BASEPRI
 800db2e:	f04f 0120 	mov.w	r1, #32
 800db32:	f381 8811 	msr	BASEPRI, r1
 800db36:	607b      	str	r3, [r7, #4]
 800db38:	4807      	ldr	r0, [pc, #28]	@ (800db58 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800db3a:	f7ff f8ab 	bl	800cc94 <_PreparePacket>
 800db3e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800db40:	2211      	movs	r2, #17
 800db42:	6839      	ldr	r1, [r7, #0]
 800db44:	6838      	ldr	r0, [r7, #0]
 800db46:	f7ff f991 	bl	800ce6c <_SendPacket>
  RECORD_END();
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	f383 8811 	msr	BASEPRI, r3
}
 800db50:	bf00      	nop
 800db52:	3708      	adds	r7, #8
 800db54:	46bd      	mov	sp, r7
 800db56:	bd80      	pop	{r7, pc}
 800db58:	200021c4 	.word	0x200021c4

0800db5c <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b088      	sub	sp, #32
 800db60:	af00      	add	r7, sp, #0
 800db62:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800db64:	f3ef 8311 	mrs	r3, BASEPRI
 800db68:	f04f 0120 	mov.w	r1, #32
 800db6c:	f381 8811 	msr	BASEPRI, r1
 800db70:	617b      	str	r3, [r7, #20]
 800db72:	4819      	ldr	r0, [pc, #100]	@ (800dbd8 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800db74:	f7ff f88e 	bl	800cc94 <_PreparePacket>
 800db78:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800db7a:	693b      	ldr	r3, [r7, #16]
 800db7c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800db7e:	4b17      	ldr	r3, [pc, #92]	@ (800dbdc <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800db80:	691b      	ldr	r3, [r3, #16]
 800db82:	687a      	ldr	r2, [r7, #4]
 800db84:	1ad3      	subs	r3, r2, r3
 800db86:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	61fb      	str	r3, [r7, #28]
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	61bb      	str	r3, [r7, #24]
 800db90:	e00b      	b.n	800dbaa <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800db92:	69bb      	ldr	r3, [r7, #24]
 800db94:	b2da      	uxtb	r2, r3
 800db96:	69fb      	ldr	r3, [r7, #28]
 800db98:	1c59      	adds	r1, r3, #1
 800db9a:	61f9      	str	r1, [r7, #28]
 800db9c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dba0:	b2d2      	uxtb	r2, r2
 800dba2:	701a      	strb	r2, [r3, #0]
 800dba4:	69bb      	ldr	r3, [r7, #24]
 800dba6:	09db      	lsrs	r3, r3, #7
 800dba8:	61bb      	str	r3, [r7, #24]
 800dbaa:	69bb      	ldr	r3, [r7, #24]
 800dbac:	2b7f      	cmp	r3, #127	@ 0x7f
 800dbae:	d8f0      	bhi.n	800db92 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800dbb0:	69fb      	ldr	r3, [r7, #28]
 800dbb2:	1c5a      	adds	r2, r3, #1
 800dbb4:	61fa      	str	r2, [r7, #28]
 800dbb6:	69ba      	ldr	r2, [r7, #24]
 800dbb8:	b2d2      	uxtb	r2, r2
 800dbba:	701a      	strb	r2, [r3, #0]
 800dbbc:	69fb      	ldr	r3, [r7, #28]
 800dbbe:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800dbc0:	2208      	movs	r2, #8
 800dbc2:	68f9      	ldr	r1, [r7, #12]
 800dbc4:	6938      	ldr	r0, [r7, #16]
 800dbc6:	f7ff f951 	bl	800ce6c <_SendPacket>
  RECORD_END();
 800dbca:	697b      	ldr	r3, [r7, #20]
 800dbcc:	f383 8811 	msr	BASEPRI, r3
}
 800dbd0:	bf00      	nop
 800dbd2:	3720      	adds	r7, #32
 800dbd4:	46bd      	mov	sp, r7
 800dbd6:	bd80      	pop	{r7, pc}
 800dbd8:	200021c4 	.word	0x200021c4
 800dbdc:	20002194 	.word	0x20002194

0800dbe0 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800dbe0:	b580      	push	{r7, lr}
 800dbe2:	b088      	sub	sp, #32
 800dbe4:	af00      	add	r7, sp, #0
 800dbe6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800dbe8:	f3ef 8311 	mrs	r3, BASEPRI
 800dbec:	f04f 0120 	mov.w	r1, #32
 800dbf0:	f381 8811 	msr	BASEPRI, r1
 800dbf4:	617b      	str	r3, [r7, #20]
 800dbf6:	4819      	ldr	r0, [pc, #100]	@ (800dc5c <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800dbf8:	f7ff f84c 	bl	800cc94 <_PreparePacket>
 800dbfc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800dbfe:	693b      	ldr	r3, [r7, #16]
 800dc00:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800dc02:	4b17      	ldr	r3, [pc, #92]	@ (800dc60 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800dc04:	691b      	ldr	r3, [r3, #16]
 800dc06:	687a      	ldr	r2, [r7, #4]
 800dc08:	1ad3      	subs	r3, r2, r3
 800dc0a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	61fb      	str	r3, [r7, #28]
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	61bb      	str	r3, [r7, #24]
 800dc14:	e00b      	b.n	800dc2e <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800dc16:	69bb      	ldr	r3, [r7, #24]
 800dc18:	b2da      	uxtb	r2, r3
 800dc1a:	69fb      	ldr	r3, [r7, #28]
 800dc1c:	1c59      	adds	r1, r3, #1
 800dc1e:	61f9      	str	r1, [r7, #28]
 800dc20:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dc24:	b2d2      	uxtb	r2, r2
 800dc26:	701a      	strb	r2, [r3, #0]
 800dc28:	69bb      	ldr	r3, [r7, #24]
 800dc2a:	09db      	lsrs	r3, r3, #7
 800dc2c:	61bb      	str	r3, [r7, #24]
 800dc2e:	69bb      	ldr	r3, [r7, #24]
 800dc30:	2b7f      	cmp	r3, #127	@ 0x7f
 800dc32:	d8f0      	bhi.n	800dc16 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800dc34:	69fb      	ldr	r3, [r7, #28]
 800dc36:	1c5a      	adds	r2, r3, #1
 800dc38:	61fa      	str	r2, [r7, #28]
 800dc3a:	69ba      	ldr	r2, [r7, #24]
 800dc3c:	b2d2      	uxtb	r2, r2
 800dc3e:	701a      	strb	r2, [r3, #0]
 800dc40:	69fb      	ldr	r3, [r7, #28]
 800dc42:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800dc44:	2204      	movs	r2, #4
 800dc46:	68f9      	ldr	r1, [r7, #12]
 800dc48:	6938      	ldr	r0, [r7, #16]
 800dc4a:	f7ff f90f 	bl	800ce6c <_SendPacket>
  RECORD_END();
 800dc4e:	697b      	ldr	r3, [r7, #20]
 800dc50:	f383 8811 	msr	BASEPRI, r3
}
 800dc54:	bf00      	nop
 800dc56:	3720      	adds	r7, #32
 800dc58:	46bd      	mov	sp, r7
 800dc5a:	bd80      	pop	{r7, pc}
 800dc5c:	200021c4 	.word	0x200021c4
 800dc60:	20002194 	.word	0x20002194

0800dc64 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800dc64:	b580      	push	{r7, lr}
 800dc66:	b088      	sub	sp, #32
 800dc68:	af00      	add	r7, sp, #0
 800dc6a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800dc6c:	f3ef 8311 	mrs	r3, BASEPRI
 800dc70:	f04f 0120 	mov.w	r1, #32
 800dc74:	f381 8811 	msr	BASEPRI, r1
 800dc78:	617b      	str	r3, [r7, #20]
 800dc7a:	4819      	ldr	r0, [pc, #100]	@ (800dce0 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800dc7c:	f7ff f80a 	bl	800cc94 <_PreparePacket>
 800dc80:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800dc82:	693b      	ldr	r3, [r7, #16]
 800dc84:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800dc86:	4b17      	ldr	r3, [pc, #92]	@ (800dce4 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800dc88:	691b      	ldr	r3, [r3, #16]
 800dc8a:	687a      	ldr	r2, [r7, #4]
 800dc8c:	1ad3      	subs	r3, r2, r3
 800dc8e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	61fb      	str	r3, [r7, #28]
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	61bb      	str	r3, [r7, #24]
 800dc98:	e00b      	b.n	800dcb2 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800dc9a:	69bb      	ldr	r3, [r7, #24]
 800dc9c:	b2da      	uxtb	r2, r3
 800dc9e:	69fb      	ldr	r3, [r7, #28]
 800dca0:	1c59      	adds	r1, r3, #1
 800dca2:	61f9      	str	r1, [r7, #28]
 800dca4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dca8:	b2d2      	uxtb	r2, r2
 800dcaa:	701a      	strb	r2, [r3, #0]
 800dcac:	69bb      	ldr	r3, [r7, #24]
 800dcae:	09db      	lsrs	r3, r3, #7
 800dcb0:	61bb      	str	r3, [r7, #24]
 800dcb2:	69bb      	ldr	r3, [r7, #24]
 800dcb4:	2b7f      	cmp	r3, #127	@ 0x7f
 800dcb6:	d8f0      	bhi.n	800dc9a <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800dcb8:	69fb      	ldr	r3, [r7, #28]
 800dcba:	1c5a      	adds	r2, r3, #1
 800dcbc:	61fa      	str	r2, [r7, #28]
 800dcbe:	69ba      	ldr	r2, [r7, #24]
 800dcc0:	b2d2      	uxtb	r2, r2
 800dcc2:	701a      	strb	r2, [r3, #0]
 800dcc4:	69fb      	ldr	r3, [r7, #28]
 800dcc6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800dcc8:	2206      	movs	r2, #6
 800dcca:	68f9      	ldr	r1, [r7, #12]
 800dccc:	6938      	ldr	r0, [r7, #16]
 800dcce:	f7ff f8cd 	bl	800ce6c <_SendPacket>
  RECORD_END();
 800dcd2:	697b      	ldr	r3, [r7, #20]
 800dcd4:	f383 8811 	msr	BASEPRI, r3
}
 800dcd8:	bf00      	nop
 800dcda:	3720      	adds	r7, #32
 800dcdc:	46bd      	mov	sp, r7
 800dcde:	bd80      	pop	{r7, pc}
 800dce0:	200021c4 	.word	0x200021c4
 800dce4:	20002194 	.word	0x20002194

0800dce8 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800dce8:	b480      	push	{r7}
 800dcea:	b083      	sub	sp, #12
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800dcf0:	4b04      	ldr	r3, [pc, #16]	@ (800dd04 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800dcf2:	691b      	ldr	r3, [r3, #16]
 800dcf4:	687a      	ldr	r2, [r7, #4]
 800dcf6:	1ad3      	subs	r3, r2, r3
}
 800dcf8:	4618      	mov	r0, r3
 800dcfa:	370c      	adds	r7, #12
 800dcfc:	46bd      	mov	sp, r7
 800dcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd02:	4770      	bx	lr
 800dd04:	20002194 	.word	0x20002194

0800dd08 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800dd08:	b580      	push	{r7, lr}
 800dd0a:	b08c      	sub	sp, #48	@ 0x30
 800dd0c:	af00      	add	r7, sp, #0
 800dd0e:	4603      	mov	r3, r0
 800dd10:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800dd12:	4b40      	ldr	r3, [pc, #256]	@ (800de14 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d078      	beq.n	800de0c <SEGGER_SYSVIEW_SendModule+0x104>
    pModule = _pFirstModule;
 800dd1a:	4b3e      	ldr	r3, [pc, #248]	@ (800de14 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 800dd20:	2300      	movs	r3, #0
 800dd22:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dd24:	e008      	b.n	800dd38 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800dd26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd28:	691b      	ldr	r3, [r3, #16]
 800dd2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 800dd2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d007      	beq.n	800dd42 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800dd32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd34:	3301      	adds	r3, #1
 800dd36:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dd38:	79fb      	ldrb	r3, [r7, #7]
 800dd3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dd3c:	429a      	cmp	r2, r3
 800dd3e:	d3f2      	bcc.n	800dd26 <SEGGER_SYSVIEW_SendModule+0x1e>
 800dd40:	e000      	b.n	800dd44 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800dd42:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800dd44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d056      	beq.n	800ddf8 <SEGGER_SYSVIEW_SendModule+0xf0>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800dd4a:	f3ef 8311 	mrs	r3, BASEPRI
 800dd4e:	f04f 0120 	mov.w	r1, #32
 800dd52:	f381 8811 	msr	BASEPRI, r1
 800dd56:	617b      	str	r3, [r7, #20]
 800dd58:	482f      	ldr	r0, [pc, #188]	@ (800de18 <SEGGER_SYSVIEW_SendModule+0x110>)
 800dd5a:	f7fe ff9b 	bl	800cc94 <_PreparePacket>
 800dd5e:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800dd60:	693b      	ldr	r3, [r7, #16]
 800dd62:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	627b      	str	r3, [r7, #36]	@ 0x24
 800dd68:	79fb      	ldrb	r3, [r7, #7]
 800dd6a:	623b      	str	r3, [r7, #32]
 800dd6c:	e00b      	b.n	800dd86 <SEGGER_SYSVIEW_SendModule+0x7e>
 800dd6e:	6a3b      	ldr	r3, [r7, #32]
 800dd70:	b2da      	uxtb	r2, r3
 800dd72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd74:	1c59      	adds	r1, r3, #1
 800dd76:	6279      	str	r1, [r7, #36]	@ 0x24
 800dd78:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dd7c:	b2d2      	uxtb	r2, r2
 800dd7e:	701a      	strb	r2, [r3, #0]
 800dd80:	6a3b      	ldr	r3, [r7, #32]
 800dd82:	09db      	lsrs	r3, r3, #7
 800dd84:	623b      	str	r3, [r7, #32]
 800dd86:	6a3b      	ldr	r3, [r7, #32]
 800dd88:	2b7f      	cmp	r3, #127	@ 0x7f
 800dd8a:	d8f0      	bhi.n	800dd6e <SEGGER_SYSVIEW_SendModule+0x66>
 800dd8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd8e:	1c5a      	adds	r2, r3, #1
 800dd90:	627a      	str	r2, [r7, #36]	@ 0x24
 800dd92:	6a3a      	ldr	r2, [r7, #32]
 800dd94:	b2d2      	uxtb	r2, r2
 800dd96:	701a      	strb	r2, [r3, #0]
 800dd98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd9a:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	61fb      	str	r3, [r7, #28]
 800dda0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dda2:	689b      	ldr	r3, [r3, #8]
 800dda4:	61bb      	str	r3, [r7, #24]
 800dda6:	e00b      	b.n	800ddc0 <SEGGER_SYSVIEW_SendModule+0xb8>
 800dda8:	69bb      	ldr	r3, [r7, #24]
 800ddaa:	b2da      	uxtb	r2, r3
 800ddac:	69fb      	ldr	r3, [r7, #28]
 800ddae:	1c59      	adds	r1, r3, #1
 800ddb0:	61f9      	str	r1, [r7, #28]
 800ddb2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ddb6:	b2d2      	uxtb	r2, r2
 800ddb8:	701a      	strb	r2, [r3, #0]
 800ddba:	69bb      	ldr	r3, [r7, #24]
 800ddbc:	09db      	lsrs	r3, r3, #7
 800ddbe:	61bb      	str	r3, [r7, #24]
 800ddc0:	69bb      	ldr	r3, [r7, #24]
 800ddc2:	2b7f      	cmp	r3, #127	@ 0x7f
 800ddc4:	d8f0      	bhi.n	800dda8 <SEGGER_SYSVIEW_SendModule+0xa0>
 800ddc6:	69fb      	ldr	r3, [r7, #28]
 800ddc8:	1c5a      	adds	r2, r3, #1
 800ddca:	61fa      	str	r2, [r7, #28]
 800ddcc:	69ba      	ldr	r2, [r7, #24]
 800ddce:	b2d2      	uxtb	r2, r2
 800ddd0:	701a      	strb	r2, [r3, #0]
 800ddd2:	69fb      	ldr	r3, [r7, #28]
 800ddd4:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800ddd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ddde:	4619      	mov	r1, r3
 800dde0:	68f8      	ldr	r0, [r7, #12]
 800dde2:	f7fe ff09 	bl	800cbf8 <_EncodeStr>
 800dde6:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800dde8:	2216      	movs	r2, #22
 800ddea:	68f9      	ldr	r1, [r7, #12]
 800ddec:	6938      	ldr	r0, [r7, #16]
 800ddee:	f7ff f83d 	bl	800ce6c <_SendPacket>
      RECORD_END();
 800ddf2:	697b      	ldr	r3, [r7, #20]
 800ddf4:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800ddf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d006      	beq.n	800de0c <SEGGER_SYSVIEW_SendModule+0x104>
 800ddfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de00:	68db      	ldr	r3, [r3, #12]
 800de02:	2b00      	cmp	r3, #0
 800de04:	d002      	beq.n	800de0c <SEGGER_SYSVIEW_SendModule+0x104>
      pModule->pfSendModuleDesc();
 800de06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de08:	68db      	ldr	r3, [r3, #12]
 800de0a:	4798      	blx	r3
    }
  }
}
 800de0c:	bf00      	nop
 800de0e:	3730      	adds	r7, #48	@ 0x30
 800de10:	46bd      	mov	sp, r7
 800de12:	bd80      	pop	{r7, pc}
 800de14:	200021bc 	.word	0x200021bc
 800de18:	200021c4 	.word	0x200021c4

0800de1c <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800de1c:	b580      	push	{r7, lr}
 800de1e:	b082      	sub	sp, #8
 800de20:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800de22:	4b0c      	ldr	r3, [pc, #48]	@ (800de54 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	2b00      	cmp	r3, #0
 800de28:	d00f      	beq.n	800de4a <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800de2a:	4b0a      	ldr	r3, [pc, #40]	@ (800de54 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	68db      	ldr	r3, [r3, #12]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d002      	beq.n	800de3e <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	68db      	ldr	r3, [r3, #12]
 800de3c:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	691b      	ldr	r3, [r3, #16]
 800de42:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d1f2      	bne.n	800de30 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800de4a:	bf00      	nop
 800de4c:	3708      	adds	r7, #8
 800de4e:	46bd      	mov	sp, r7
 800de50:	bd80      	pop	{r7, pc}
 800de52:	bf00      	nop
 800de54:	200021bc 	.word	0x200021bc

0800de58 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800de58:	b580      	push	{r7, lr}
 800de5a:	b086      	sub	sp, #24
 800de5c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800de5e:	f3ef 8311 	mrs	r3, BASEPRI
 800de62:	f04f 0120 	mov.w	r1, #32
 800de66:	f381 8811 	msr	BASEPRI, r1
 800de6a:	60fb      	str	r3, [r7, #12]
 800de6c:	4817      	ldr	r0, [pc, #92]	@ (800decc <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800de6e:	f7fe ff11 	bl	800cc94 <_PreparePacket>
 800de72:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800de74:	68bb      	ldr	r3, [r7, #8]
 800de76:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	617b      	str	r3, [r7, #20]
 800de7c:	4b14      	ldr	r3, [pc, #80]	@ (800ded0 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800de7e:	781b      	ldrb	r3, [r3, #0]
 800de80:	613b      	str	r3, [r7, #16]
 800de82:	e00b      	b.n	800de9c <SEGGER_SYSVIEW_SendNumModules+0x44>
 800de84:	693b      	ldr	r3, [r7, #16]
 800de86:	b2da      	uxtb	r2, r3
 800de88:	697b      	ldr	r3, [r7, #20]
 800de8a:	1c59      	adds	r1, r3, #1
 800de8c:	6179      	str	r1, [r7, #20]
 800de8e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800de92:	b2d2      	uxtb	r2, r2
 800de94:	701a      	strb	r2, [r3, #0]
 800de96:	693b      	ldr	r3, [r7, #16]
 800de98:	09db      	lsrs	r3, r3, #7
 800de9a:	613b      	str	r3, [r7, #16]
 800de9c:	693b      	ldr	r3, [r7, #16]
 800de9e:	2b7f      	cmp	r3, #127	@ 0x7f
 800dea0:	d8f0      	bhi.n	800de84 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800dea2:	697b      	ldr	r3, [r7, #20]
 800dea4:	1c5a      	adds	r2, r3, #1
 800dea6:	617a      	str	r2, [r7, #20]
 800dea8:	693a      	ldr	r2, [r7, #16]
 800deaa:	b2d2      	uxtb	r2, r2
 800deac:	701a      	strb	r2, [r3, #0]
 800deae:	697b      	ldr	r3, [r7, #20]
 800deb0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800deb2:	221b      	movs	r2, #27
 800deb4:	6879      	ldr	r1, [r7, #4]
 800deb6:	68b8      	ldr	r0, [r7, #8]
 800deb8:	f7fe ffd8 	bl	800ce6c <_SendPacket>
  RECORD_END();
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	f383 8811 	msr	BASEPRI, r3
}
 800dec2:	bf00      	nop
 800dec4:	3718      	adds	r7, #24
 800dec6:	46bd      	mov	sp, r7
 800dec8:	bd80      	pop	{r7, pc}
 800deca:	bf00      	nop
 800decc:	200021c4 	.word	0x200021c4
 800ded0:	200021c0 	.word	0x200021c0

0800ded4 <SEGGER_SYSVIEW_PrintfHost>:
*    s        - String to be formatted.
*
*  Additional information
*    All format arguments are treated as 32-bit scalar values.
*/
void SEGGER_SYSVIEW_PrintfHost(const char* s, ...) {
 800ded4:	b40f      	push	{r0, r1, r2, r3}
 800ded6:	b580      	push	{r7, lr}
 800ded8:	b082      	sub	sp, #8
 800deda:	af00      	add	r7, sp, #0
    va_start(ParamList, s);
    _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
    va_end(ParamList);
  }
#else
  va_start(ParamList, s);
 800dedc:	f107 0314 	add.w	r3, r7, #20
 800dee0:	607b      	str	r3, [r7, #4]
  _VPrintHost(s, SEGGER_SYSVIEW_LOG, &ParamList);
 800dee2:	1d3b      	adds	r3, r7, #4
 800dee4:	461a      	mov	r2, r3
 800dee6:	2100      	movs	r1, #0
 800dee8:	6938      	ldr	r0, [r7, #16]
 800deea:	f7ff f92d 	bl	800d148 <_VPrintHost>
  va_end(ParamList);
#endif
}
 800deee:	bf00      	nop
 800def0:	3708      	adds	r7, #8
 800def2:	46bd      	mov	sp, r7
 800def4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800def8:	b004      	add	sp, #16
 800defa:	4770      	bx	lr

0800defc <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800defc:	b580      	push	{r7, lr}
 800defe:	b08a      	sub	sp, #40	@ 0x28
 800df00:	af00      	add	r7, sp, #0
 800df02:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800df04:	f3ef 8311 	mrs	r3, BASEPRI
 800df08:	f04f 0120 	mov.w	r1, #32
 800df0c:	f381 8811 	msr	BASEPRI, r1
 800df10:	617b      	str	r3, [r7, #20]
 800df12:	4827      	ldr	r0, [pc, #156]	@ (800dfb0 <SEGGER_SYSVIEW_Warn+0xb4>)
 800df14:	f7fe febe 	bl	800cc94 <_PreparePacket>
 800df18:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800df1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800df1e:	6879      	ldr	r1, [r7, #4]
 800df20:	6938      	ldr	r0, [r7, #16]
 800df22:	f7fe fe69 	bl	800cbf8 <_EncodeStr>
 800df26:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	627b      	str	r3, [r7, #36]	@ 0x24
 800df2c:	2301      	movs	r3, #1
 800df2e:	623b      	str	r3, [r7, #32]
 800df30:	e00b      	b.n	800df4a <SEGGER_SYSVIEW_Warn+0x4e>
 800df32:	6a3b      	ldr	r3, [r7, #32]
 800df34:	b2da      	uxtb	r2, r3
 800df36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df38:	1c59      	adds	r1, r3, #1
 800df3a:	6279      	str	r1, [r7, #36]	@ 0x24
 800df3c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800df40:	b2d2      	uxtb	r2, r2
 800df42:	701a      	strb	r2, [r3, #0]
 800df44:	6a3b      	ldr	r3, [r7, #32]
 800df46:	09db      	lsrs	r3, r3, #7
 800df48:	623b      	str	r3, [r7, #32]
 800df4a:	6a3b      	ldr	r3, [r7, #32]
 800df4c:	2b7f      	cmp	r3, #127	@ 0x7f
 800df4e:	d8f0      	bhi.n	800df32 <SEGGER_SYSVIEW_Warn+0x36>
 800df50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df52:	1c5a      	adds	r2, r3, #1
 800df54:	627a      	str	r2, [r7, #36]	@ 0x24
 800df56:	6a3a      	ldr	r2, [r7, #32]
 800df58:	b2d2      	uxtb	r2, r2
 800df5a:	701a      	strb	r2, [r3, #0]
 800df5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df5e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	61fb      	str	r3, [r7, #28]
 800df64:	2300      	movs	r3, #0
 800df66:	61bb      	str	r3, [r7, #24]
 800df68:	e00b      	b.n	800df82 <SEGGER_SYSVIEW_Warn+0x86>
 800df6a:	69bb      	ldr	r3, [r7, #24]
 800df6c:	b2da      	uxtb	r2, r3
 800df6e:	69fb      	ldr	r3, [r7, #28]
 800df70:	1c59      	adds	r1, r3, #1
 800df72:	61f9      	str	r1, [r7, #28]
 800df74:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800df78:	b2d2      	uxtb	r2, r2
 800df7a:	701a      	strb	r2, [r3, #0]
 800df7c:	69bb      	ldr	r3, [r7, #24]
 800df7e:	09db      	lsrs	r3, r3, #7
 800df80:	61bb      	str	r3, [r7, #24]
 800df82:	69bb      	ldr	r3, [r7, #24]
 800df84:	2b7f      	cmp	r3, #127	@ 0x7f
 800df86:	d8f0      	bhi.n	800df6a <SEGGER_SYSVIEW_Warn+0x6e>
 800df88:	69fb      	ldr	r3, [r7, #28]
 800df8a:	1c5a      	adds	r2, r3, #1
 800df8c:	61fa      	str	r2, [r7, #28]
 800df8e:	69ba      	ldr	r2, [r7, #24]
 800df90:	b2d2      	uxtb	r2, r2
 800df92:	701a      	strb	r2, [r3, #0]
 800df94:	69fb      	ldr	r3, [r7, #28]
 800df96:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800df98:	221a      	movs	r2, #26
 800df9a:	68f9      	ldr	r1, [r7, #12]
 800df9c:	6938      	ldr	r0, [r7, #16]
 800df9e:	f7fe ff65 	bl	800ce6c <_SendPacket>
  RECORD_END();
 800dfa2:	697b      	ldr	r3, [r7, #20]
 800dfa4:	f383 8811 	msr	BASEPRI, r3
}
 800dfa8:	bf00      	nop
 800dfaa:	3728      	adds	r7, #40	@ 0x28
 800dfac:	46bd      	mov	sp, r7
 800dfae:	bd80      	pop	{r7, pc}
 800dfb0:	200021c4 	.word	0x200021c4

0800dfb4 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 800dfb4:	b580      	push	{r7, lr}
 800dfb6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800dfb8:	4803      	ldr	r0, [pc, #12]	@ (800dfc8 <_cbSendSystemDesc+0x14>)
 800dfba:	f7ff fcff 	bl	800d9bc <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick, I#27=DMA_I2C2_RX, I#28=DMA_I2C2_TX, I#29=DMA_UART1_TX, I#30=DMA_UART_RX, I#39=EXTI9_5, I#49=I2C2_EV, I#53=UART1, I#56=EXTI15_10");
 800dfbe:	4803      	ldr	r0, [pc, #12]	@ (800dfcc <_cbSendSystemDesc+0x18>)
 800dfc0:	f7ff fcfc 	bl	800d9bc <SEGGER_SYSVIEW_SendSysDesc>
}
 800dfc4:	bf00      	nop
 800dfc6:	bd80      	pop	{r7, pc}
 800dfc8:	08013ed0 	.word	0x08013ed0
 800dfcc:	08013f04 	.word	0x08013f04

0800dfd0 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 800dfd0:	b580      	push	{r7, lr}
 800dfd2:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 800dfd4:	4b06      	ldr	r3, [pc, #24]	@ (800dff0 <SEGGER_SYSVIEW_Conf+0x20>)
 800dfd6:	6818      	ldr	r0, [r3, #0]
 800dfd8:	4b05      	ldr	r3, [pc, #20]	@ (800dff0 <SEGGER_SYSVIEW_Conf+0x20>)
 800dfda:	6819      	ldr	r1, [r3, #0]
 800dfdc:	4b05      	ldr	r3, [pc, #20]	@ (800dff4 <SEGGER_SYSVIEW_Conf+0x24>)
 800dfde:	4a06      	ldr	r2, [pc, #24]	@ (800dff8 <SEGGER_SYSVIEW_Conf+0x28>)
 800dfe0:	f7ff f972 	bl	800d2c8 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 800dfe4:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800dfe8:	f7ff f9b2 	bl	800d350 <SEGGER_SYSVIEW_SetRAMBase>
}
 800dfec:	bf00      	nop
 800dfee:	bd80      	pop	{r7, pc}
 800dff0:	20000028 	.word	0x20000028
 800dff4:	0800dfb5 	.word	0x0800dfb5
 800dff8:	08014684 	.word	0x08014684

0800dffc <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800dffc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dffe:	b085      	sub	sp, #20
 800e000:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800e002:	2300      	movs	r3, #0
 800e004:	607b      	str	r3, [r7, #4]
 800e006:	e048      	b.n	800e09a <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 800e008:	4929      	ldr	r1, [pc, #164]	@ (800e0b0 <_cbSendTaskList+0xb4>)
 800e00a:	687a      	ldr	r2, [r7, #4]
 800e00c:	4613      	mov	r3, r2
 800e00e:	009b      	lsls	r3, r3, #2
 800e010:	4413      	add	r3, r2
 800e012:	009b      	lsls	r3, r3, #2
 800e014:	440b      	add	r3, r1
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	4618      	mov	r0, r3
 800e01a:	f7fd f833 	bl	800b084 <uxTaskGetStackHighWaterMark>
 800e01e:	4601      	mov	r1, r0
 800e020:	4823      	ldr	r0, [pc, #140]	@ (800e0b0 <_cbSendTaskList+0xb4>)
 800e022:	687a      	ldr	r2, [r7, #4]
 800e024:	4613      	mov	r3, r2
 800e026:	009b      	lsls	r3, r3, #2
 800e028:	4413      	add	r3, r2
 800e02a:	009b      	lsls	r3, r3, #2
 800e02c:	4403      	add	r3, r0
 800e02e:	3310      	adds	r3, #16
 800e030:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800e032:	491f      	ldr	r1, [pc, #124]	@ (800e0b0 <_cbSendTaskList+0xb4>)
 800e034:	687a      	ldr	r2, [r7, #4]
 800e036:	4613      	mov	r3, r2
 800e038:	009b      	lsls	r3, r3, #2
 800e03a:	4413      	add	r3, r2
 800e03c:	009b      	lsls	r3, r3, #2
 800e03e:	440b      	add	r3, r1
 800e040:	6818      	ldr	r0, [r3, #0]
 800e042:	491b      	ldr	r1, [pc, #108]	@ (800e0b0 <_cbSendTaskList+0xb4>)
 800e044:	687a      	ldr	r2, [r7, #4]
 800e046:	4613      	mov	r3, r2
 800e048:	009b      	lsls	r3, r3, #2
 800e04a:	4413      	add	r3, r2
 800e04c:	009b      	lsls	r3, r3, #2
 800e04e:	440b      	add	r3, r1
 800e050:	3304      	adds	r3, #4
 800e052:	6819      	ldr	r1, [r3, #0]
 800e054:	4c16      	ldr	r4, [pc, #88]	@ (800e0b0 <_cbSendTaskList+0xb4>)
 800e056:	687a      	ldr	r2, [r7, #4]
 800e058:	4613      	mov	r3, r2
 800e05a:	009b      	lsls	r3, r3, #2
 800e05c:	4413      	add	r3, r2
 800e05e:	009b      	lsls	r3, r3, #2
 800e060:	4423      	add	r3, r4
 800e062:	3308      	adds	r3, #8
 800e064:	681c      	ldr	r4, [r3, #0]
 800e066:	4d12      	ldr	r5, [pc, #72]	@ (800e0b0 <_cbSendTaskList+0xb4>)
 800e068:	687a      	ldr	r2, [r7, #4]
 800e06a:	4613      	mov	r3, r2
 800e06c:	009b      	lsls	r3, r3, #2
 800e06e:	4413      	add	r3, r2
 800e070:	009b      	lsls	r3, r3, #2
 800e072:	442b      	add	r3, r5
 800e074:	330c      	adds	r3, #12
 800e076:	681d      	ldr	r5, [r3, #0]
 800e078:	4e0d      	ldr	r6, [pc, #52]	@ (800e0b0 <_cbSendTaskList+0xb4>)
 800e07a:	687a      	ldr	r2, [r7, #4]
 800e07c:	4613      	mov	r3, r2
 800e07e:	009b      	lsls	r3, r3, #2
 800e080:	4413      	add	r3, r2
 800e082:	009b      	lsls	r3, r3, #2
 800e084:	4433      	add	r3, r6
 800e086:	3310      	adds	r3, #16
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	9300      	str	r3, [sp, #0]
 800e08c:	462b      	mov	r3, r5
 800e08e:	4622      	mov	r2, r4
 800e090:	f000 f97a 	bl	800e388 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	3301      	adds	r3, #1
 800e098:	607b      	str	r3, [r7, #4]
 800e09a:	4b06      	ldr	r3, [pc, #24]	@ (800e0b4 <_cbSendTaskList+0xb8>)
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	687a      	ldr	r2, [r7, #4]
 800e0a0:	429a      	cmp	r2, r3
 800e0a2:	d3b1      	bcc.n	800e008 <_cbSendTaskList+0xc>
  }
}
 800e0a4:	bf00      	nop
 800e0a6:	bf00      	nop
 800e0a8:	370c      	adds	r7, #12
 800e0aa:	46bd      	mov	sp, r7
 800e0ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e0ae:	bf00      	nop
 800e0b0:	20002328 	.word	0x20002328
 800e0b4:	200023c8 	.word	0x200023c8

0800e0b8 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800e0b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e0bc:	b082      	sub	sp, #8
 800e0be:	af00      	add	r7, sp, #0
  U64 Time;

  Time = osKernelGetTickCount();// xTaskGetTickCountFromISR();
 800e0c0:	f7fa fbf8 	bl	80088b4 <osKernelGetTickCount>
 800e0c4:	4603      	mov	r3, r0
 800e0c6:	2200      	movs	r2, #0
 800e0c8:	469a      	mov	sl, r3
 800e0ca:	4693      	mov	fp, r2
 800e0cc:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 800e0d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e0d4:	4602      	mov	r2, r0
 800e0d6:	460b      	mov	r3, r1
 800e0d8:	f04f 0a00 	mov.w	sl, #0
 800e0dc:	f04f 0b00 	mov.w	fp, #0
 800e0e0:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800e0e4:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 800e0e8:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 800e0ec:	4652      	mov	r2, sl
 800e0ee:	465b      	mov	r3, fp
 800e0f0:	1a14      	subs	r4, r2, r0
 800e0f2:	eb63 0501 	sbc.w	r5, r3, r1
 800e0f6:	f04f 0200 	mov.w	r2, #0
 800e0fa:	f04f 0300 	mov.w	r3, #0
 800e0fe:	00ab      	lsls	r3, r5, #2
 800e100:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800e104:	00a2      	lsls	r2, r4, #2
 800e106:	4614      	mov	r4, r2
 800e108:	461d      	mov	r5, r3
 800e10a:	eb14 0800 	adds.w	r8, r4, r0
 800e10e:	eb45 0901 	adc.w	r9, r5, r1
 800e112:	f04f 0200 	mov.w	r2, #0
 800e116:	f04f 0300 	mov.w	r3, #0
 800e11a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800e11e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800e122:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800e126:	4690      	mov	r8, r2
 800e128:	4699      	mov	r9, r3
 800e12a:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800e12e:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800e132:	4610      	mov	r0, r2
 800e134:	4619      	mov	r1, r3
 800e136:	3708      	adds	r7, #8
 800e138:	46bd      	mov	sp, r7
 800e13a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

0800e140 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 800e140:	b580      	push	{r7, lr}
 800e142:	b086      	sub	sp, #24
 800e144:	af02      	add	r7, sp, #8
 800e146:	60f8      	str	r0, [r7, #12]
 800e148:	60b9      	str	r1, [r7, #8]
 800e14a:	607a      	str	r2, [r7, #4]
 800e14c:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800e14e:	2205      	movs	r2, #5
 800e150:	492b      	ldr	r1, [pc, #172]	@ (800e200 <SYSVIEW_AddTask+0xc0>)
 800e152:	68b8      	ldr	r0, [r7, #8]
 800e154:	f005 fd14 	bl	8013b80 <memcmp>
 800e158:	4603      	mov	r3, r0
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d04b      	beq.n	800e1f6 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800e15e:	4b29      	ldr	r3, [pc, #164]	@ (800e204 <SYSVIEW_AddTask+0xc4>)
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	2b07      	cmp	r3, #7
 800e164:	d903      	bls.n	800e16e <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800e166:	4828      	ldr	r0, [pc, #160]	@ (800e208 <SYSVIEW_AddTask+0xc8>)
 800e168:	f7ff fec8 	bl	800defc <SEGGER_SYSVIEW_Warn>
    return;
 800e16c:	e044      	b.n	800e1f8 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800e16e:	4b25      	ldr	r3, [pc, #148]	@ (800e204 <SYSVIEW_AddTask+0xc4>)
 800e170:	681a      	ldr	r2, [r3, #0]
 800e172:	4926      	ldr	r1, [pc, #152]	@ (800e20c <SYSVIEW_AddTask+0xcc>)
 800e174:	4613      	mov	r3, r2
 800e176:	009b      	lsls	r3, r3, #2
 800e178:	4413      	add	r3, r2
 800e17a:	009b      	lsls	r3, r3, #2
 800e17c:	440b      	add	r3, r1
 800e17e:	68fa      	ldr	r2, [r7, #12]
 800e180:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800e182:	4b20      	ldr	r3, [pc, #128]	@ (800e204 <SYSVIEW_AddTask+0xc4>)
 800e184:	681a      	ldr	r2, [r3, #0]
 800e186:	4921      	ldr	r1, [pc, #132]	@ (800e20c <SYSVIEW_AddTask+0xcc>)
 800e188:	4613      	mov	r3, r2
 800e18a:	009b      	lsls	r3, r3, #2
 800e18c:	4413      	add	r3, r2
 800e18e:	009b      	lsls	r3, r3, #2
 800e190:	440b      	add	r3, r1
 800e192:	3304      	adds	r3, #4
 800e194:	68ba      	ldr	r2, [r7, #8]
 800e196:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800e198:	4b1a      	ldr	r3, [pc, #104]	@ (800e204 <SYSVIEW_AddTask+0xc4>)
 800e19a:	681a      	ldr	r2, [r3, #0]
 800e19c:	491b      	ldr	r1, [pc, #108]	@ (800e20c <SYSVIEW_AddTask+0xcc>)
 800e19e:	4613      	mov	r3, r2
 800e1a0:	009b      	lsls	r3, r3, #2
 800e1a2:	4413      	add	r3, r2
 800e1a4:	009b      	lsls	r3, r3, #2
 800e1a6:	440b      	add	r3, r1
 800e1a8:	3308      	adds	r3, #8
 800e1aa:	687a      	ldr	r2, [r7, #4]
 800e1ac:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800e1ae:	4b15      	ldr	r3, [pc, #84]	@ (800e204 <SYSVIEW_AddTask+0xc4>)
 800e1b0:	681a      	ldr	r2, [r3, #0]
 800e1b2:	4916      	ldr	r1, [pc, #88]	@ (800e20c <SYSVIEW_AddTask+0xcc>)
 800e1b4:	4613      	mov	r3, r2
 800e1b6:	009b      	lsls	r3, r3, #2
 800e1b8:	4413      	add	r3, r2
 800e1ba:	009b      	lsls	r3, r3, #2
 800e1bc:	440b      	add	r3, r1
 800e1be:	330c      	adds	r3, #12
 800e1c0:	683a      	ldr	r2, [r7, #0]
 800e1c2:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800e1c4:	4b0f      	ldr	r3, [pc, #60]	@ (800e204 <SYSVIEW_AddTask+0xc4>)
 800e1c6:	681a      	ldr	r2, [r3, #0]
 800e1c8:	4910      	ldr	r1, [pc, #64]	@ (800e20c <SYSVIEW_AddTask+0xcc>)
 800e1ca:	4613      	mov	r3, r2
 800e1cc:	009b      	lsls	r3, r3, #2
 800e1ce:	4413      	add	r3, r2
 800e1d0:	009b      	lsls	r3, r3, #2
 800e1d2:	440b      	add	r3, r1
 800e1d4:	3310      	adds	r3, #16
 800e1d6:	69ba      	ldr	r2, [r7, #24]
 800e1d8:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800e1da:	4b0a      	ldr	r3, [pc, #40]	@ (800e204 <SYSVIEW_AddTask+0xc4>)
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	3301      	adds	r3, #1
 800e1e0:	4a08      	ldr	r2, [pc, #32]	@ (800e204 <SYSVIEW_AddTask+0xc4>)
 800e1e2:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800e1e4:	69bb      	ldr	r3, [r7, #24]
 800e1e6:	9300      	str	r3, [sp, #0]
 800e1e8:	683b      	ldr	r3, [r7, #0]
 800e1ea:	687a      	ldr	r2, [r7, #4]
 800e1ec:	68b9      	ldr	r1, [r7, #8]
 800e1ee:	68f8      	ldr	r0, [r7, #12]
 800e1f0:	f000 f8ca 	bl	800e388 <SYSVIEW_SendTaskInfo>
 800e1f4:	e000      	b.n	800e1f8 <SYSVIEW_AddTask+0xb8>
    return;
 800e1f6:	bf00      	nop

}
 800e1f8:	3710      	adds	r7, #16
 800e1fa:	46bd      	mov	sp, r7
 800e1fc:	bd80      	pop	{r7, pc}
 800e1fe:	bf00      	nop
 800e200:	08013f94 	.word	0x08013f94
 800e204:	200023c8 	.word	0x200023c8
 800e208:	08013f9c 	.word	0x08013f9c
 800e20c:	20002328 	.word	0x20002328

0800e210 <SYSVIEW_DeleteTask>:
*       SYSVIEW_DeleteTask()
*
*  Function description
*    Delete a task from the internal list.
*/
void SYSVIEW_DeleteTask(U32 xHandle) {
 800e210:	b580      	push	{r7, lr}
 800e212:	b084      	sub	sp, #16
 800e214:	af00      	add	r7, sp, #0
 800e216:	6078      	str	r0, [r7, #4]
  unsigned n;
  
  if (_NumTasks == 0) {
 800e218:	4b59      	ldr	r3, [pc, #356]	@ (800e380 <SYSVIEW_DeleteTask+0x170>)
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	f000 80ab 	beq.w	800e378 <SYSVIEW_DeleteTask+0x168>
    return; // Early out
  }  
  for (n = 0; n < _NumTasks; n++) {
 800e222:	2300      	movs	r3, #0
 800e224:	60fb      	str	r3, [r7, #12]
 800e226:	e00d      	b.n	800e244 <SYSVIEW_DeleteTask+0x34>
    if (_aTasks[n].xHandle == xHandle) {
 800e228:	4956      	ldr	r1, [pc, #344]	@ (800e384 <SYSVIEW_DeleteTask+0x174>)
 800e22a:	68fa      	ldr	r2, [r7, #12]
 800e22c:	4613      	mov	r3, r2
 800e22e:	009b      	lsls	r3, r3, #2
 800e230:	4413      	add	r3, r2
 800e232:	009b      	lsls	r3, r3, #2
 800e234:	440b      	add	r3, r1
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	687a      	ldr	r2, [r7, #4]
 800e23a:	429a      	cmp	r2, r3
 800e23c:	d008      	beq.n	800e250 <SYSVIEW_DeleteTask+0x40>
  for (n = 0; n < _NumTasks; n++) {
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	3301      	adds	r3, #1
 800e242:	60fb      	str	r3, [r7, #12]
 800e244:	4b4e      	ldr	r3, [pc, #312]	@ (800e380 <SYSVIEW_DeleteTask+0x170>)
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	68fa      	ldr	r2, [r7, #12]
 800e24a:	429a      	cmp	r2, r3
 800e24c:	d3ec      	bcc.n	800e228 <SYSVIEW_DeleteTask+0x18>
 800e24e:	e000      	b.n	800e252 <SYSVIEW_DeleteTask+0x42>
      break;
 800e250:	bf00      	nop
    }
  }
  if (n == (_NumTasks - 1)) {  
 800e252:	4b4b      	ldr	r3, [pc, #300]	@ (800e380 <SYSVIEW_DeleteTask+0x170>)
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	3b01      	subs	r3, #1
 800e258:	68fa      	ldr	r2, [r7, #12]
 800e25a:	429a      	cmp	r2, r3
 800e25c:	d111      	bne.n	800e282 <SYSVIEW_DeleteTask+0x72>
    //
    // Task is last item in list.
    // Simply zero the item and decrement number of tasks.
    //
    memset(&_aTasks[n], 0, sizeof(_aTasks[n]));
 800e25e:	68fa      	ldr	r2, [r7, #12]
 800e260:	4613      	mov	r3, r2
 800e262:	009b      	lsls	r3, r3, #2
 800e264:	4413      	add	r3, r2
 800e266:	009b      	lsls	r3, r3, #2
 800e268:	4a46      	ldr	r2, [pc, #280]	@ (800e384 <SYSVIEW_DeleteTask+0x174>)
 800e26a:	4413      	add	r3, r2
 800e26c:	2214      	movs	r2, #20
 800e26e:	2100      	movs	r1, #0
 800e270:	4618      	mov	r0, r3
 800e272:	f005 fc95 	bl	8013ba0 <memset>
    _NumTasks--;
 800e276:	4b42      	ldr	r3, [pc, #264]	@ (800e380 <SYSVIEW_DeleteTask+0x170>)
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	3b01      	subs	r3, #1
 800e27c:	4a40      	ldr	r2, [pc, #256]	@ (800e380 <SYSVIEW_DeleteTask+0x170>)
 800e27e:	6013      	str	r3, [r2, #0]
 800e280:	e07b      	b.n	800e37a <SYSVIEW_DeleteTask+0x16a>
  } else if (n < _NumTasks) {
 800e282:	4b3f      	ldr	r3, [pc, #252]	@ (800e380 <SYSVIEW_DeleteTask+0x170>)
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	68fa      	ldr	r2, [r7, #12]
 800e288:	429a      	cmp	r2, r3
 800e28a:	d276      	bcs.n	800e37a <SYSVIEW_DeleteTask+0x16a>
    //
    // Task is in the middle of the list.
    // Move last item to current position and decrement number of tasks.
    // Order of tasks does not really matter, so no need to move all following items.
    //
    _aTasks[n].xHandle             = _aTasks[_NumTasks - 1].xHandle;
 800e28c:	4b3c      	ldr	r3, [pc, #240]	@ (800e380 <SYSVIEW_DeleteTask+0x170>)
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	1e5a      	subs	r2, r3, #1
 800e292:	493c      	ldr	r1, [pc, #240]	@ (800e384 <SYSVIEW_DeleteTask+0x174>)
 800e294:	4613      	mov	r3, r2
 800e296:	009b      	lsls	r3, r3, #2
 800e298:	4413      	add	r3, r2
 800e29a:	009b      	lsls	r3, r3, #2
 800e29c:	440b      	add	r3, r1
 800e29e:	6819      	ldr	r1, [r3, #0]
 800e2a0:	4838      	ldr	r0, [pc, #224]	@ (800e384 <SYSVIEW_DeleteTask+0x174>)
 800e2a2:	68fa      	ldr	r2, [r7, #12]
 800e2a4:	4613      	mov	r3, r2
 800e2a6:	009b      	lsls	r3, r3, #2
 800e2a8:	4413      	add	r3, r2
 800e2aa:	009b      	lsls	r3, r3, #2
 800e2ac:	4403      	add	r3, r0
 800e2ae:	6019      	str	r1, [r3, #0]
    _aTasks[n].pcTaskName          = _aTasks[_NumTasks - 1].pcTaskName;
 800e2b0:	4b33      	ldr	r3, [pc, #204]	@ (800e380 <SYSVIEW_DeleteTask+0x170>)
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	1e5a      	subs	r2, r3, #1
 800e2b6:	4933      	ldr	r1, [pc, #204]	@ (800e384 <SYSVIEW_DeleteTask+0x174>)
 800e2b8:	4613      	mov	r3, r2
 800e2ba:	009b      	lsls	r3, r3, #2
 800e2bc:	4413      	add	r3, r2
 800e2be:	009b      	lsls	r3, r3, #2
 800e2c0:	440b      	add	r3, r1
 800e2c2:	3304      	adds	r3, #4
 800e2c4:	6819      	ldr	r1, [r3, #0]
 800e2c6:	482f      	ldr	r0, [pc, #188]	@ (800e384 <SYSVIEW_DeleteTask+0x174>)
 800e2c8:	68fa      	ldr	r2, [r7, #12]
 800e2ca:	4613      	mov	r3, r2
 800e2cc:	009b      	lsls	r3, r3, #2
 800e2ce:	4413      	add	r3, r2
 800e2d0:	009b      	lsls	r3, r3, #2
 800e2d2:	4403      	add	r3, r0
 800e2d4:	3304      	adds	r3, #4
 800e2d6:	6019      	str	r1, [r3, #0]
    _aTasks[n].uxCurrentPriority   = _aTasks[_NumTasks - 1].uxCurrentPriority;
 800e2d8:	4b29      	ldr	r3, [pc, #164]	@ (800e380 <SYSVIEW_DeleteTask+0x170>)
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	1e5a      	subs	r2, r3, #1
 800e2de:	4929      	ldr	r1, [pc, #164]	@ (800e384 <SYSVIEW_DeleteTask+0x174>)
 800e2e0:	4613      	mov	r3, r2
 800e2e2:	009b      	lsls	r3, r3, #2
 800e2e4:	4413      	add	r3, r2
 800e2e6:	009b      	lsls	r3, r3, #2
 800e2e8:	440b      	add	r3, r1
 800e2ea:	3308      	adds	r3, #8
 800e2ec:	6819      	ldr	r1, [r3, #0]
 800e2ee:	4825      	ldr	r0, [pc, #148]	@ (800e384 <SYSVIEW_DeleteTask+0x174>)
 800e2f0:	68fa      	ldr	r2, [r7, #12]
 800e2f2:	4613      	mov	r3, r2
 800e2f4:	009b      	lsls	r3, r3, #2
 800e2f6:	4413      	add	r3, r2
 800e2f8:	009b      	lsls	r3, r3, #2
 800e2fa:	4403      	add	r3, r0
 800e2fc:	3308      	adds	r3, #8
 800e2fe:	6019      	str	r1, [r3, #0]
    _aTasks[n].pxStack             = _aTasks[_NumTasks - 1].pxStack;
 800e300:	4b1f      	ldr	r3, [pc, #124]	@ (800e380 <SYSVIEW_DeleteTask+0x170>)
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	1e5a      	subs	r2, r3, #1
 800e306:	491f      	ldr	r1, [pc, #124]	@ (800e384 <SYSVIEW_DeleteTask+0x174>)
 800e308:	4613      	mov	r3, r2
 800e30a:	009b      	lsls	r3, r3, #2
 800e30c:	4413      	add	r3, r2
 800e30e:	009b      	lsls	r3, r3, #2
 800e310:	440b      	add	r3, r1
 800e312:	330c      	adds	r3, #12
 800e314:	6819      	ldr	r1, [r3, #0]
 800e316:	481b      	ldr	r0, [pc, #108]	@ (800e384 <SYSVIEW_DeleteTask+0x174>)
 800e318:	68fa      	ldr	r2, [r7, #12]
 800e31a:	4613      	mov	r3, r2
 800e31c:	009b      	lsls	r3, r3, #2
 800e31e:	4413      	add	r3, r2
 800e320:	009b      	lsls	r3, r3, #2
 800e322:	4403      	add	r3, r0
 800e324:	330c      	adds	r3, #12
 800e326:	6019      	str	r1, [r3, #0]
    _aTasks[n].uStackHighWaterMark = _aTasks[_NumTasks - 1].uStackHighWaterMark;
 800e328:	4b15      	ldr	r3, [pc, #84]	@ (800e380 <SYSVIEW_DeleteTask+0x170>)
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	1e5a      	subs	r2, r3, #1
 800e32e:	4915      	ldr	r1, [pc, #84]	@ (800e384 <SYSVIEW_DeleteTask+0x174>)
 800e330:	4613      	mov	r3, r2
 800e332:	009b      	lsls	r3, r3, #2
 800e334:	4413      	add	r3, r2
 800e336:	009b      	lsls	r3, r3, #2
 800e338:	440b      	add	r3, r1
 800e33a:	3310      	adds	r3, #16
 800e33c:	6819      	ldr	r1, [r3, #0]
 800e33e:	4811      	ldr	r0, [pc, #68]	@ (800e384 <SYSVIEW_DeleteTask+0x174>)
 800e340:	68fa      	ldr	r2, [r7, #12]
 800e342:	4613      	mov	r3, r2
 800e344:	009b      	lsls	r3, r3, #2
 800e346:	4413      	add	r3, r2
 800e348:	009b      	lsls	r3, r3, #2
 800e34a:	4403      	add	r3, r0
 800e34c:	3310      	adds	r3, #16
 800e34e:	6019      	str	r1, [r3, #0]
    memset(&_aTasks[_NumTasks - 1], 0, sizeof(_aTasks[_NumTasks - 1]));
 800e350:	4b0b      	ldr	r3, [pc, #44]	@ (800e380 <SYSVIEW_DeleteTask+0x170>)
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	1e5a      	subs	r2, r3, #1
 800e356:	4613      	mov	r3, r2
 800e358:	009b      	lsls	r3, r3, #2
 800e35a:	4413      	add	r3, r2
 800e35c:	009b      	lsls	r3, r3, #2
 800e35e:	4a09      	ldr	r2, [pc, #36]	@ (800e384 <SYSVIEW_DeleteTask+0x174>)
 800e360:	4413      	add	r3, r2
 800e362:	2214      	movs	r2, #20
 800e364:	2100      	movs	r1, #0
 800e366:	4618      	mov	r0, r3
 800e368:	f005 fc1a 	bl	8013ba0 <memset>
    _NumTasks--;
 800e36c:	4b04      	ldr	r3, [pc, #16]	@ (800e380 <SYSVIEW_DeleteTask+0x170>)
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	3b01      	subs	r3, #1
 800e372:	4a03      	ldr	r2, [pc, #12]	@ (800e380 <SYSVIEW_DeleteTask+0x170>)
 800e374:	6013      	str	r3, [r2, #0]
 800e376:	e000      	b.n	800e37a <SYSVIEW_DeleteTask+0x16a>
    return; // Early out
 800e378:	bf00      	nop
  }
}
 800e37a:	3710      	adds	r7, #16
 800e37c:	46bd      	mov	sp, r7
 800e37e:	bd80      	pop	{r7, pc}
 800e380:	200023c8 	.word	0x200023c8
 800e384:	20002328 	.word	0x20002328

0800e388 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800e388:	b580      	push	{r7, lr}
 800e38a:	b08a      	sub	sp, #40	@ 0x28
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	60f8      	str	r0, [r7, #12]
 800e390:	60b9      	str	r1, [r7, #8]
 800e392:	607a      	str	r2, [r7, #4]
 800e394:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800e396:	f107 0310 	add.w	r3, r7, #16
 800e39a:	2218      	movs	r2, #24
 800e39c:	2100      	movs	r1, #0
 800e39e:	4618      	mov	r0, r3
 800e3a0:	f005 fbfe 	bl	8013ba0 <memset>
  TaskInfo.TaskID     = TaskID;
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 800e3a8:	68bb      	ldr	r3, [r7, #8]
 800e3aa:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 800e3b0:	683b      	ldr	r3, [r7, #0]
 800e3b2:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 800e3b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3b6:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800e3b8:	f107 0310 	add.w	r3, r7, #16
 800e3bc:	4618      	mov	r0, r3
 800e3be:	f7ff fa05 	bl	800d7cc <SEGGER_SYSVIEW_SendTaskInfo>
}
 800e3c2:	bf00      	nop
 800e3c4:	3728      	adds	r7, #40	@ 0x28
 800e3c6:	46bd      	mov	sp, r7
 800e3c8:	bd80      	pop	{r7, pc}
	...

0800e3cc <LSM6DSL_initialize>:
extern I2C_HandleTypeDef hi2c2;

/*
 * Initialize the LSM6DSL
 */
HAL_StatusTypeDef LSM6DSL_initialize(void) {
 800e3cc:	b580      	push	{r7, lr}
 800e3ce:	b084      	sub	sp, #16
 800e3d0:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef HAL_status;
  uint8_t buffer;

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_WHO_AM_I,
 800e3d2:	2301      	movs	r3, #1
 800e3d4:	9301      	str	r3, [sp, #4]
 800e3d6:	1dbb      	adds	r3, r7, #6
 800e3d8:	9300      	str	r3, [sp, #0]
 800e3da:	2301      	movs	r3, #1
 800e3dc:	220f      	movs	r2, #15
 800e3de:	21d4      	movs	r1, #212	@ 0xd4
 800e3e0:	4833      	ldr	r0, [pc, #204]	@ (800e4b0 <LSM6DSL_initialize+0xe4>)
 800e3e2:	f7f4 fe43 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800e3e6:	4603      	mov	r3, r0
 800e3e8:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800e3ea:	bf00      	nop
 800e3ec:	4b30      	ldr	r3, [pc, #192]	@ (800e4b0 <LSM6DSL_initialize+0xe4>)
 800e3ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e3f2:	b2db      	uxtb	r3, r3
 800e3f4:	2b20      	cmp	r3, #32
 800e3f6:	d1f9      	bne.n	800e3ec <LSM6DSL_initialize+0x20>
    ;
  if (buffer != LSM6DSL_WHO_AM_I_VALUE)
 800e3f8:	79bb      	ldrb	r3, [r7, #6]
 800e3fa:	2b6a      	cmp	r3, #106	@ 0x6a
 800e3fc:	d001      	beq.n	800e402 <LSM6DSL_initialize+0x36>
    return HAL_ERROR;
 800e3fe:	2301      	movs	r3, #1
 800e400:	e051      	b.n	800e4a6 <LSM6DSL_initialize+0xda>

  /* set the sensor configuration */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800e402:	230a      	movs	r3, #10
 800e404:	9301      	str	r3, [sp, #4]
 800e406:	4b2b      	ldr	r3, [pc, #172]	@ (800e4b4 <LSM6DSL_initialize+0xe8>)
 800e408:	9300      	str	r3, [sp, #0]
 800e40a:	2301      	movs	r3, #1
 800e40c:	2210      	movs	r2, #16
 800e40e:	21d4      	movs	r1, #212	@ 0xd4
 800e410:	4827      	ldr	r0, [pc, #156]	@ (800e4b0 <LSM6DSL_initialize+0xe4>)
 800e412:	f7f4 fd45 	bl	8002ea0 <HAL_I2C_Mem_Write_DMA>
 800e416:	4603      	mov	r3, r0
 800e418:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_CTRL1_XL, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_ctrl, sizeof(lsm6dsl_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800e41a:	bf00      	nop
 800e41c:	4b24      	ldr	r3, [pc, #144]	@ (800e4b0 <LSM6DSL_initialize+0xe4>)
 800e41e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e422:	b2db      	uxtb	r3, r3
 800e424:	2b20      	cmp	r3, #32
 800e426:	d1f9      	bne.n	800e41c <LSM6DSL_initialize+0x50>
    ;

  /* read back the sensor configuration to do a basic check */
  memset(&lsm6dsl_ctrl, 0xFF, sizeof(lsm6dsl_ctrl));
 800e428:	220a      	movs	r2, #10
 800e42a:	21ff      	movs	r1, #255	@ 0xff
 800e42c:	4821      	ldr	r0, [pc, #132]	@ (800e4b4 <LSM6DSL_initialize+0xe8>)
 800e42e:	f005 fbb7 	bl	8013ba0 <memset>
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800e432:	230a      	movs	r3, #10
 800e434:	9301      	str	r3, [sp, #4]
 800e436:	4b1f      	ldr	r3, [pc, #124]	@ (800e4b4 <LSM6DSL_initialize+0xe8>)
 800e438:	9300      	str	r3, [sp, #0]
 800e43a:	2301      	movs	r3, #1
 800e43c:	2210      	movs	r2, #16
 800e43e:	21d4      	movs	r1, #212	@ 0xd4
 800e440:	481b      	ldr	r0, [pc, #108]	@ (800e4b0 <LSM6DSL_initialize+0xe4>)
 800e442:	f7f4 fe13 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800e446:	4603      	mov	r3, r0
 800e448:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_CTRL1_XL, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_ctrl, sizeof(lsm6dsl_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800e44a:	bf00      	nop
 800e44c:	4b18      	ldr	r3, [pc, #96]	@ (800e4b0 <LSM6DSL_initialize+0xe4>)
 800e44e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e452:	b2db      	uxtb	r3, r3
 800e454:	2b20      	cmp	r3, #32
 800e456:	d1f9      	bne.n	800e44c <LSM6DSL_initialize+0x80>
    ;

  /* set the interrupt behavior */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800e458:	2304      	movs	r3, #4
 800e45a:	9301      	str	r3, [sp, #4]
 800e45c:	4b16      	ldr	r3, [pc, #88]	@ (800e4b8 <LSM6DSL_initialize+0xec>)
 800e45e:	9300      	str	r3, [sp, #0]
 800e460:	2301      	movs	r3, #1
 800e462:	220b      	movs	r2, #11
 800e464:	21d4      	movs	r1, #212	@ 0xd4
 800e466:	4812      	ldr	r0, [pc, #72]	@ (800e4b0 <LSM6DSL_initialize+0xe4>)
 800e468:	f7f4 fd1a 	bl	8002ea0 <HAL_I2C_Mem_Write_DMA>
 800e46c:	4603      	mov	r3, r0
 800e46e:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_DRDY_PULSE_CFG_G, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_intcfg, sizeof(lsm6dsl_intcfg));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800e470:	bf00      	nop
 800e472:	4b0f      	ldr	r3, [pc, #60]	@ (800e4b0 <LSM6DSL_initialize+0xe4>)
 800e474:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e478:	b2db      	uxtb	r3, r3
 800e47a:	2b20      	cmp	r3, #32
 800e47c:	d1f9      	bne.n	800e472 <LSM6DSL_initialize+0xa6>
    ;

  /* dummy read to make sure the DRDY signal is reset */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800e47e:	230e      	movs	r3, #14
 800e480:	9301      	str	r3, [sp, #4]
 800e482:	4b0e      	ldr	r3, [pc, #56]	@ (800e4bc <LSM6DSL_initialize+0xf0>)
 800e484:	9300      	str	r3, [sp, #0]
 800e486:	2301      	movs	r3, #1
 800e488:	2220      	movs	r2, #32
 800e48a:	21d4      	movs	r1, #212	@ 0xd4
 800e48c:	4808      	ldr	r0, [pc, #32]	@ (800e4b0 <LSM6DSL_initialize+0xe4>)
 800e48e:	f7f4 fded 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800e492:	4603      	mov	r3, r0
 800e494:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_OUT_TEMP_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_raw_values, sizeof(lsm6dsl_raw_values));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800e496:	bf00      	nop
 800e498:	4b05      	ldr	r3, [pc, #20]	@ (800e4b0 <LSM6DSL_initialize+0xe4>)
 800e49a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e49e:	b2db      	uxtb	r3, r3
 800e4a0:	2b20      	cmp	r3, #32
 800e4a2:	d1f9      	bne.n	800e498 <LSM6DSL_initialize+0xcc>
    ;

  return HAL_status;
 800e4a4:	79fb      	ldrb	r3, [r7, #7]
}
 800e4a6:	4618      	mov	r0, r3
 800e4a8:	3708      	adds	r7, #8
 800e4aa:	46bd      	mov	sp, r7
 800e4ac:	bd80      	pop	{r7, pc}
 800e4ae:	bf00      	nop
 800e4b0:	20000388 	.word	0x20000388
 800e4b4:	20000038 	.word	0x20000038
 800e4b8:	20000044 	.word	0x20000044
 800e4bc:	200023cc 	.word	0x200023cc

0800e4c0 <LSM6DSL_data_ready>:
 * @brief  EXTI line detection callback.
 * @param  None
 * @retval None
 */
HAL_StatusTypeDef LSM6DSL_data_ready(void)
{
 800e4c0:	b580      	push	{r7, lr}
 800e4c2:	b084      	sub	sp, #16
 800e4c4:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef HAL_status;

  /* start reading the acc-gyro sensor value */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800e4c6:	230e      	movs	r3, #14
 800e4c8:	9301      	str	r3, [sp, #4]
 800e4ca:	4b6f      	ldr	r3, [pc, #444]	@ (800e688 <LSM6DSL_data_ready+0x1c8>)
 800e4cc:	9300      	str	r3, [sp, #0]
 800e4ce:	2301      	movs	r3, #1
 800e4d0:	2220      	movs	r2, #32
 800e4d2:	21d4      	movs	r1, #212	@ 0xd4
 800e4d4:	486d      	ldr	r0, [pc, #436]	@ (800e68c <LSM6DSL_data_ready+0x1cc>)
 800e4d6:	f7f4 fdc9 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800e4da:	4603      	mov	r3, r0
 800e4dc:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_OUT_TEMP_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_raw_values, (sizeof(lsm6dsl_raw_values)));

  if (HAL_status != HAL_OK)
 800e4de:	79fb      	ldrb	r3, [r7, #7]
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d001      	beq.n	800e4e8 <LSM6DSL_data_ready+0x28>
  {
    return HAL_status;
 800e4e4:	79fb      	ldrb	r3, [r7, #7]
 800e4e6:	e0bc      	b.n	800e662 <LSM6DSL_data_ready+0x1a2>
  }
  else
  {
	  while(hi2c2.State != HAL_I2C_STATE_READY);
 800e4e8:	bf00      	nop
 800e4ea:	4b68      	ldr	r3, [pc, #416]	@ (800e68c <LSM6DSL_data_ready+0x1cc>)
 800e4ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e4f0:	b2db      	uxtb	r3, r3
 800e4f2:	2b20      	cmp	r3, #32
 800e4f4:	d1f9      	bne.n	800e4ea <LSM6DSL_data_ready+0x2a>
  }
  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 800e4f6:	4b66      	ldr	r3, [pc, #408]	@ (800e690 <LSM6DSL_data_ready+0x1d0>)
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	4618      	mov	r0, r3
 800e4fc:	f7fa fc74 	bl	8008de8 <osSemaphoreRelease>
  // todo magic numbers entfernen
  lsm6dsl_values.temperature =
      lsm6dsl_raw_values.raw_temperature / 256.0 + 25.0;
 800e500:	4b61      	ldr	r3, [pc, #388]	@ (800e688 <LSM6DSL_data_ready+0x1c8>)
 800e502:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e506:	4618      	mov	r0, r3
 800e508:	f7f2 f816 	bl	8000538 <__aeabi_i2d>
 800e50c:	f04f 0200 	mov.w	r2, #0
 800e510:	4b60      	ldr	r3, [pc, #384]	@ (800e694 <LSM6DSL_data_ready+0x1d4>)
 800e512:	f7f2 f9a5 	bl	8000860 <__aeabi_ddiv>
 800e516:	4602      	mov	r2, r0
 800e518:	460b      	mov	r3, r1
 800e51a:	4610      	mov	r0, r2
 800e51c:	4619      	mov	r1, r3
 800e51e:	f04f 0200 	mov.w	r2, #0
 800e522:	4b5d      	ldr	r3, [pc, #372]	@ (800e698 <LSM6DSL_data_ready+0x1d8>)
 800e524:	f7f1 febc 	bl	80002a0 <__adddf3>
 800e528:	4602      	mov	r2, r0
 800e52a:	460b      	mov	r3, r1
 800e52c:	4610      	mov	r0, r2
 800e52e:	4619      	mov	r1, r3
 800e530:	f7f2 fa7e 	bl	8000a30 <__aeabi_d2f>
 800e534:	4603      	mov	r3, r0
  lsm6dsl_values.temperature =
 800e536:	4a59      	ldr	r2, [pc, #356]	@ (800e69c <LSM6DSL_data_ready+0x1dc>)
 800e538:	6193      	str	r3, [r2, #24]
  lsm6dsl_values.acc_x =
      lsm6dsl_raw_values.raw_acc_x * (16.0 / USHRT_MAX) * GRAVITY;
 800e53a:	4b53      	ldr	r3, [pc, #332]	@ (800e688 <LSM6DSL_data_ready+0x1c8>)
 800e53c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800e540:	4618      	mov	r0, r3
 800e542:	f7f1 fff9 	bl	8000538 <__aeabi_i2d>
 800e546:	a34a      	add	r3, pc, #296	@ (adr r3, 800e670 <LSM6DSL_data_ready+0x1b0>)
 800e548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e54c:	f7f2 f85e 	bl	800060c <__aeabi_dmul>
 800e550:	4602      	mov	r2, r0
 800e552:	460b      	mov	r3, r1
 800e554:	4610      	mov	r0, r2
 800e556:	4619      	mov	r1, r3
 800e558:	a347      	add	r3, pc, #284	@ (adr r3, 800e678 <LSM6DSL_data_ready+0x1b8>)
 800e55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e55e:	f7f2 f855 	bl	800060c <__aeabi_dmul>
 800e562:	4602      	mov	r2, r0
 800e564:	460b      	mov	r3, r1
 800e566:	4610      	mov	r0, r2
 800e568:	4619      	mov	r1, r3
 800e56a:	f7f2 fa61 	bl	8000a30 <__aeabi_d2f>
 800e56e:	4603      	mov	r3, r0
  lsm6dsl_values.acc_x =
 800e570:	4a4a      	ldr	r2, [pc, #296]	@ (800e69c <LSM6DSL_data_ready+0x1dc>)
 800e572:	6013      	str	r3, [r2, #0]
  lsm6dsl_values.acc_y =
      lsm6dsl_raw_values.raw_acc_y * (16.0 / USHRT_MAX) * GRAVITY;
 800e574:	4b44      	ldr	r3, [pc, #272]	@ (800e688 <LSM6DSL_data_ready+0x1c8>)
 800e576:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800e57a:	4618      	mov	r0, r3
 800e57c:	f7f1 ffdc 	bl	8000538 <__aeabi_i2d>
 800e580:	a33b      	add	r3, pc, #236	@ (adr r3, 800e670 <LSM6DSL_data_ready+0x1b0>)
 800e582:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e586:	f7f2 f841 	bl	800060c <__aeabi_dmul>
 800e58a:	4602      	mov	r2, r0
 800e58c:	460b      	mov	r3, r1
 800e58e:	4610      	mov	r0, r2
 800e590:	4619      	mov	r1, r3
 800e592:	a339      	add	r3, pc, #228	@ (adr r3, 800e678 <LSM6DSL_data_ready+0x1b8>)
 800e594:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e598:	f7f2 f838 	bl	800060c <__aeabi_dmul>
 800e59c:	4602      	mov	r2, r0
 800e59e:	460b      	mov	r3, r1
 800e5a0:	4610      	mov	r0, r2
 800e5a2:	4619      	mov	r1, r3
 800e5a4:	f7f2 fa44 	bl	8000a30 <__aeabi_d2f>
 800e5a8:	4603      	mov	r3, r0
  lsm6dsl_values.acc_y =
 800e5aa:	4a3c      	ldr	r2, [pc, #240]	@ (800e69c <LSM6DSL_data_ready+0x1dc>)
 800e5ac:	6053      	str	r3, [r2, #4]
  lsm6dsl_values.acc_z =
      lsm6dsl_raw_values.raw_acc_z * (16.0 / USHRT_MAX) * GRAVITY;
 800e5ae:	4b36      	ldr	r3, [pc, #216]	@ (800e688 <LSM6DSL_data_ready+0x1c8>)
 800e5b0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800e5b4:	4618      	mov	r0, r3
 800e5b6:	f7f1 ffbf 	bl	8000538 <__aeabi_i2d>
 800e5ba:	a32d      	add	r3, pc, #180	@ (adr r3, 800e670 <LSM6DSL_data_ready+0x1b0>)
 800e5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5c0:	f7f2 f824 	bl	800060c <__aeabi_dmul>
 800e5c4:	4602      	mov	r2, r0
 800e5c6:	460b      	mov	r3, r1
 800e5c8:	4610      	mov	r0, r2
 800e5ca:	4619      	mov	r1, r3
 800e5cc:	a32a      	add	r3, pc, #168	@ (adr r3, 800e678 <LSM6DSL_data_ready+0x1b8>)
 800e5ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5d2:	f7f2 f81b 	bl	800060c <__aeabi_dmul>
 800e5d6:	4602      	mov	r2, r0
 800e5d8:	460b      	mov	r3, r1
 800e5da:	4610      	mov	r0, r2
 800e5dc:	4619      	mov	r1, r3
 800e5de:	f7f2 fa27 	bl	8000a30 <__aeabi_d2f>
 800e5e2:	4603      	mov	r3, r0
  lsm6dsl_values.acc_z =
 800e5e4:	4a2d      	ldr	r2, [pc, #180]	@ (800e69c <LSM6DSL_data_ready+0x1dc>)
 800e5e6:	6093      	str	r3, [r2, #8]

  lsm6dsl_values.gyro_x = lsm6dsl_raw_values.raw_gyro_x * (2000.0 / USHRT_MAX);
 800e5e8:	4b27      	ldr	r3, [pc, #156]	@ (800e688 <LSM6DSL_data_ready+0x1c8>)
 800e5ea:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800e5ee:	4618      	mov	r0, r3
 800e5f0:	f7f1 ffa2 	bl	8000538 <__aeabi_i2d>
 800e5f4:	a322      	add	r3, pc, #136	@ (adr r3, 800e680 <LSM6DSL_data_ready+0x1c0>)
 800e5f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5fa:	f7f2 f807 	bl	800060c <__aeabi_dmul>
 800e5fe:	4602      	mov	r2, r0
 800e600:	460b      	mov	r3, r1
 800e602:	4610      	mov	r0, r2
 800e604:	4619      	mov	r1, r3
 800e606:	f7f2 fa13 	bl	8000a30 <__aeabi_d2f>
 800e60a:	4603      	mov	r3, r0
 800e60c:	4a23      	ldr	r2, [pc, #140]	@ (800e69c <LSM6DSL_data_ready+0x1dc>)
 800e60e:	60d3      	str	r3, [r2, #12]
  lsm6dsl_values.gyro_y = lsm6dsl_raw_values.raw_gyro_y * (2000.0 / USHRT_MAX);
 800e610:	4b1d      	ldr	r3, [pc, #116]	@ (800e688 <LSM6DSL_data_ready+0x1c8>)
 800e612:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800e616:	4618      	mov	r0, r3
 800e618:	f7f1 ff8e 	bl	8000538 <__aeabi_i2d>
 800e61c:	a318      	add	r3, pc, #96	@ (adr r3, 800e680 <LSM6DSL_data_ready+0x1c0>)
 800e61e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e622:	f7f1 fff3 	bl	800060c <__aeabi_dmul>
 800e626:	4602      	mov	r2, r0
 800e628:	460b      	mov	r3, r1
 800e62a:	4610      	mov	r0, r2
 800e62c:	4619      	mov	r1, r3
 800e62e:	f7f2 f9ff 	bl	8000a30 <__aeabi_d2f>
 800e632:	4603      	mov	r3, r0
 800e634:	4a19      	ldr	r2, [pc, #100]	@ (800e69c <LSM6DSL_data_ready+0x1dc>)
 800e636:	6113      	str	r3, [r2, #16]
  lsm6dsl_values.gyro_z = lsm6dsl_raw_values.raw_gyro_z * (2000.0 / USHRT_MAX);
 800e638:	4b13      	ldr	r3, [pc, #76]	@ (800e688 <LSM6DSL_data_ready+0x1c8>)
 800e63a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800e63e:	4618      	mov	r0, r3
 800e640:	f7f1 ff7a 	bl	8000538 <__aeabi_i2d>
 800e644:	a30e      	add	r3, pc, #56	@ (adr r3, 800e680 <LSM6DSL_data_ready+0x1c0>)
 800e646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e64a:	f7f1 ffdf 	bl	800060c <__aeabi_dmul>
 800e64e:	4602      	mov	r2, r0
 800e650:	460b      	mov	r3, r1
 800e652:	4610      	mov	r0, r2
 800e654:	4619      	mov	r1, r3
 800e656:	f7f2 f9eb 	bl	8000a30 <__aeabi_d2f>
 800e65a:	4603      	mov	r3, r0
 800e65c:	4a0f      	ldr	r2, [pc, #60]	@ (800e69c <LSM6DSL_data_ready+0x1dc>)
 800e65e:	6153      	str	r3, [r2, #20]

  return HAL_status;
 800e660:	79fb      	ldrb	r3, [r7, #7]
}
 800e662:	4618      	mov	r0, r3
 800e664:	3708      	adds	r7, #8
 800e666:	46bd      	mov	sp, r7
 800e668:	bd80      	pop	{r7, pc}
 800e66a:	bf00      	nop
 800e66c:	f3af 8000 	nop.w
 800e670:	00100010 	.word	0x00100010
 800e674:	3f300010 	.word	0x3f300010
 800e678:	51eb851f 	.word	0x51eb851f
 800e67c:	40239eb8 	.word	0x40239eb8
 800e680:	401f401f 	.word	0x401f401f
 800e684:	3f9f401f 	.word	0x3f9f401f
 800e688:	200023cc 	.word	0x200023cc
 800e68c:	20000388 	.word	0x20000388
 800e690:	20000614 	.word	0x20000614
 800e694:	40700000 	.word	0x40700000
 800e698:	40390000 	.word	0x40390000
 800e69c:	200023dc 	.word	0x200023dc

0800e6a0 <LPS22HB_initialize>:
extern I2C_HandleTypeDef hi2c2;

/*
 * Initialize the LPS22HB
 */
HAL_StatusTypeDef LPS22HB_initialize(void) {
 800e6a0:	b580      	push	{r7, lr}
 800e6a2:	b084      	sub	sp, #16
 800e6a4:	af02      	add	r7, sp, #8
  volatile HAL_StatusTypeDef HAL_status;

  uint8_t buffer = 0;
 800e6a6:	2300      	movs	r3, #0
 800e6a8:	71bb      	strb	r3, [r7, #6]

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_WHO_AM_I,
 800e6aa:	2301      	movs	r3, #1
 800e6ac:	9301      	str	r3, [sp, #4]
 800e6ae:	1dbb      	adds	r3, r7, #6
 800e6b0:	9300      	str	r3, [sp, #0]
 800e6b2:	2301      	movs	r3, #1
 800e6b4:	220f      	movs	r2, #15
 800e6b6:	21ba      	movs	r1, #186	@ 0xba
 800e6b8:	4831      	ldr	r0, [pc, #196]	@ (800e780 <LPS22HB_initialize+0xe0>)
 800e6ba:	f7f4 fcd7 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800e6be:	4603      	mov	r3, r0
  HAL_status =
 800e6c0:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800e6c2:	bf00      	nop
 800e6c4:	4b2e      	ldr	r3, [pc, #184]	@ (800e780 <LPS22HB_initialize+0xe0>)
 800e6c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e6ca:	b2db      	uxtb	r3, r3
 800e6cc:	2b20      	cmp	r3, #32
 800e6ce:	d1f9      	bne.n	800e6c4 <LPS22HB_initialize+0x24>
  }
  if (buffer != LPS22HB_WHO_AM_I_VALUE) {
 800e6d0:	79bb      	ldrb	r3, [r7, #6]
 800e6d2:	2bb1      	cmp	r3, #177	@ 0xb1
 800e6d4:	d001      	beq.n	800e6da <LPS22HB_initialize+0x3a>
    return HAL_ERROR;
 800e6d6:	2301      	movs	r3, #1
 800e6d8:	e04d      	b.n	800e776 <LPS22HB_initialize+0xd6>
  }

  /* set the sensor configuration */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800e6da:	2301      	movs	r3, #1
 800e6dc:	9301      	str	r3, [sp, #4]
 800e6de:	4b29      	ldr	r3, [pc, #164]	@ (800e784 <LPS22HB_initialize+0xe4>)
 800e6e0:	9300      	str	r3, [sp, #0]
 800e6e2:	2301      	movs	r3, #1
 800e6e4:	2211      	movs	r2, #17
 800e6e6:	21ba      	movs	r1, #186	@ 0xba
 800e6e8:	4825      	ldr	r0, [pc, #148]	@ (800e780 <LPS22HB_initialize+0xe0>)
 800e6ea:	f7f4 fbd9 	bl	8002ea0 <HAL_I2C_Mem_Write_DMA>
 800e6ee:	4603      	mov	r3, r0
 800e6f0:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_CTRL_REG2, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lps22hb_ctrl.ctrl2, sizeof(uint8_t));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800e6f2:	bf00      	nop
 800e6f4:	4b22      	ldr	r3, [pc, #136]	@ (800e780 <LPS22HB_initialize+0xe0>)
 800e6f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e6fa:	b2db      	uxtb	r3, r3
 800e6fc:	2b20      	cmp	r3, #32
 800e6fe:	d1f9      	bne.n	800e6f4 <LPS22HB_initialize+0x54>
  }
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800e700:	2304      	movs	r3, #4
 800e702:	9301      	str	r3, [sp, #4]
 800e704:	4b20      	ldr	r3, [pc, #128]	@ (800e788 <LPS22HB_initialize+0xe8>)
 800e706:	9300      	str	r3, [sp, #0]
 800e708:	2301      	movs	r3, #1
 800e70a:	2210      	movs	r2, #16
 800e70c:	21ba      	movs	r1, #186	@ 0xba
 800e70e:	481c      	ldr	r0, [pc, #112]	@ (800e780 <LPS22HB_initialize+0xe0>)
 800e710:	f7f4 fbc6 	bl	8002ea0 <HAL_I2C_Mem_Write_DMA>
 800e714:	4603      	mov	r3, r0
 800e716:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lps22hb_ctrl, sizeof(lps22hb_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800e718:	bf00      	nop
 800e71a:	4b19      	ldr	r3, [pc, #100]	@ (800e780 <LPS22HB_initialize+0xe0>)
 800e71c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e720:	b2db      	uxtb	r3, r3
 800e722:	2b20      	cmp	r3, #32
 800e724:	d1f9      	bne.n	800e71a <LPS22HB_initialize+0x7a>
  // LPS22HB_CTRL_REG1, 			I2C_MEMADD_SIZE_8BIT, (uint8_t
  // *)&lps22hb_ctrl, sizeof(lps22hb_ctrl)); 	while(hi2c2.State !=
  // HAL_I2C_STATE_READY);

  /* set the interrupt behavior */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800e726:	2301      	movs	r3, #1
 800e728:	9301      	str	r3, [sp, #4]
 800e72a:	4b18      	ldr	r3, [pc, #96]	@ (800e78c <LPS22HB_initialize+0xec>)
 800e72c:	9300      	str	r3, [sp, #0]
 800e72e:	2301      	movs	r3, #1
 800e730:	220b      	movs	r2, #11
 800e732:	21ba      	movs	r1, #186	@ 0xba
 800e734:	4812      	ldr	r0, [pc, #72]	@ (800e780 <LPS22HB_initialize+0xe0>)
 800e736:	f7f4 fbb3 	bl	8002ea0 <HAL_I2C_Mem_Write_DMA>
 800e73a:	4603      	mov	r3, r0
 800e73c:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_INTERRUPT_CFG,
      I2C_MEMADD_SIZE_8BIT, (uint8_t *)&lps22hb_intcfg, sizeof(lps22hb_intcfg));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800e73e:	bf00      	nop
 800e740:	4b0f      	ldr	r3, [pc, #60]	@ (800e780 <LPS22HB_initialize+0xe0>)
 800e742:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e746:	b2db      	uxtb	r3, r3
 800e748:	2b20      	cmp	r3, #32
 800e74a:	d1f9      	bne.n	800e740 <LPS22HB_initialize+0xa0>
  }

  /* dummy read to make sure the DRDY signal is reset */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800e74c:	2308      	movs	r3, #8
 800e74e:	9301      	str	r3, [sp, #4]
 800e750:	4b0f      	ldr	r3, [pc, #60]	@ (800e790 <LPS22HB_initialize+0xf0>)
 800e752:	9300      	str	r3, [sp, #0]
 800e754:	2301      	movs	r3, #1
 800e756:	2225      	movs	r2, #37	@ 0x25
 800e758:	21ba      	movs	r1, #186	@ 0xba
 800e75a:	4809      	ldr	r0, [pc, #36]	@ (800e780 <LPS22HB_initialize+0xe0>)
 800e75c:	f7f4 fc86 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800e760:	4603      	mov	r3, r0
 800e762:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_INT_SOURCE, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lps22hb_raw_values, sizeof(lps22hb_raw_values));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800e764:	bf00      	nop
 800e766:	4b06      	ldr	r3, [pc, #24]	@ (800e780 <LPS22HB_initialize+0xe0>)
 800e768:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e76c:	b2db      	uxtb	r3, r3
 800e76e:	2b20      	cmp	r3, #32
 800e770:	d1f9      	bne.n	800e766 <LPS22HB_initialize+0xc6>
  }

  return HAL_status;
 800e772:	79fb      	ldrb	r3, [r7, #7]
 800e774:	b2db      	uxtb	r3, r3
}
 800e776:	4618      	mov	r0, r3
 800e778:	3708      	adds	r7, #8
 800e77a:	46bd      	mov	sp, r7
 800e77c:	bd80      	pop	{r7, pc}
 800e77e:	bf00      	nop
 800e780:	20000388 	.word	0x20000388
 800e784:	20000049 	.word	0x20000049
 800e788:	20000048 	.word	0x20000048
 800e78c:	2000004c 	.word	0x2000004c
 800e790:	200023f8 	.word	0x200023f8

0800e794 <LPS22HB_data_ready>:

HAL_StatusTypeDef LPS22HB_data_ready(void)
{
 800e794:	b5b0      	push	{r4, r5, r7, lr}
 800e796:	b084      	sub	sp, #16
 800e798:	af02      	add	r7, sp, #8
  /* start reading the humidity sensor value */
  /* this needs to be done in a do-while loop because the sensor
   * is not responding anymore if previous data has not been read */
  do
  {
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800e79a:	2308      	movs	r3, #8
 800e79c:	9301      	str	r3, [sp, #4]
 800e79e:	4b3e      	ldr	r3, [pc, #248]	@ (800e898 <LPS22HB_data_ready+0x104>)
 800e7a0:	9300      	str	r3, [sp, #0]
 800e7a2:	2301      	movs	r3, #1
 800e7a4:	2225      	movs	r2, #37	@ 0x25
 800e7a6:	21ba      	movs	r1, #186	@ 0xba
 800e7a8:	483c      	ldr	r0, [pc, #240]	@ (800e89c <LPS22HB_data_ready+0x108>)
 800e7aa:	f7f4 fc5f 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800e7ae:	4603      	mov	r3, r0
 800e7b0:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_INT_SOURCE, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lps22hb_raw_values, sizeof(lps22hb_raw_values));
  } while(HAL_status != HAL_OK);
 800e7b2:	79fb      	ldrb	r3, [r7, #7]
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d1f0      	bne.n	800e79a <LPS22HB_data_ready+0x6>

  while(hi2c2.State != HAL_I2C_STATE_READY);
 800e7b8:	bf00      	nop
 800e7ba:	4b38      	ldr	r3, [pc, #224]	@ (800e89c <LPS22HB_data_ready+0x108>)
 800e7bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e7c0:	b2db      	uxtb	r3, r3
 800e7c2:	2b20      	cmp	r3, #32
 800e7c4:	d1f9      	bne.n	800e7ba <LPS22HB_data_ready+0x26>


  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 800e7c6:	4b36      	ldr	r3, [pc, #216]	@ (800e8a0 <LPS22HB_data_ready+0x10c>)
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	4618      	mov	r0, r3
 800e7cc:	f7fa fb0c 	bl	8008de8 <osSemaphoreRelease>

  /* Convert raw pressure to hPa */
  if (lps22hb_raw_values.raw_p_t_data[2] > SCHAR_MAX) {
 800e7d0:	4b31      	ldr	r3, [pc, #196]	@ (800e898 <LPS22HB_data_ready+0x104>)
 800e7d2:	795b      	ldrb	r3, [r3, #5]
 800e7d4:	b25b      	sxtb	r3, r3
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	da28      	bge.n	800e82c <LPS22HB_data_ready+0x98>
    lps22hb_values.pressure =
        -1.0 *
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800e7da:	4b2f      	ldr	r3, [pc, #188]	@ (800e898 <LPS22HB_data_ready+0x104>)
 800e7dc:	78db      	ldrb	r3, [r3, #3]
 800e7de:	461a      	mov	r2, r3
                           (lps22hb_raw_values.raw_p_t_data[1] << 8) |
 800e7e0:	4b2d      	ldr	r3, [pc, #180]	@ (800e898 <LPS22HB_data_ready+0x104>)
 800e7e2:	791b      	ldrb	r3, [r3, #4]
 800e7e4:	021b      	lsls	r3, r3, #8
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800e7e6:	431a      	orrs	r2, r3
                           (lps22hb_raw_values.raw_p_t_data[2] << 16))) /
 800e7e8:	4b2b      	ldr	r3, [pc, #172]	@ (800e898 <LPS22HB_data_ready+0x104>)
 800e7ea:	795b      	ldrb	r3, [r3, #5]
 800e7ec:	041b      	lsls	r3, r3, #16
                           (lps22hb_raw_values.raw_p_t_data[1] << 8) |
 800e7ee:	4313      	orrs	r3, r2
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800e7f0:	ee07 3a90 	vmov	s15, r3
 800e7f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e7f8:	ee17 0a90 	vmov	r0, s15
 800e7fc:	f7f1 feae 	bl	800055c <__aeabi_f2d>
 800e800:	4602      	mov	r2, r0
 800e802:	460b      	mov	r3, r1
        -1.0 *
 800e804:	4614      	mov	r4, r2
 800e806:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
                           (lps22hb_raw_values.raw_p_t_data[2] << 16))) /
 800e80a:	f04f 0200 	mov.w	r2, #0
 800e80e:	4b25      	ldr	r3, [pc, #148]	@ (800e8a4 <LPS22HB_data_ready+0x110>)
 800e810:	4620      	mov	r0, r4
 800e812:	4629      	mov	r1, r5
 800e814:	f7f2 f824 	bl	8000860 <__aeabi_ddiv>
 800e818:	4602      	mov	r2, r0
 800e81a:	460b      	mov	r3, r1
 800e81c:	4610      	mov	r0, r2
 800e81e:	4619      	mov	r1, r3
 800e820:	f7f2 f906 	bl	8000a30 <__aeabi_d2f>
 800e824:	4603      	mov	r3, r0
    lps22hb_values.pressure =
 800e826:	4a20      	ldr	r2, [pc, #128]	@ (800e8a8 <LPS22HB_data_ready+0x114>)
 800e828:	6013      	str	r3, [r2, #0]
 800e82a:	e015      	b.n	800e858 <LPS22HB_data_ready+0xc4>
        4096;
  } else {
    lps22hb_values.pressure =
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800e82c:	4b1a      	ldr	r3, [pc, #104]	@ (800e898 <LPS22HB_data_ready+0x104>)
 800e82e:	78db      	ldrb	r3, [r3, #3]
 800e830:	461a      	mov	r2, r3
                           (lps22hb_raw_values.raw_p_t_data[1] << 8) |
 800e832:	4b19      	ldr	r3, [pc, #100]	@ (800e898 <LPS22HB_data_ready+0x104>)
 800e834:	791b      	ldrb	r3, [r3, #4]
 800e836:	021b      	lsls	r3, r3, #8
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800e838:	431a      	orrs	r2, r3
                           (lps22hb_raw_values.raw_p_t_data[2] << 16))) /
 800e83a:	4b17      	ldr	r3, [pc, #92]	@ (800e898 <LPS22HB_data_ready+0x104>)
 800e83c:	795b      	ldrb	r3, [r3, #5]
 800e83e:	041b      	lsls	r3, r3, #16
                           (lps22hb_raw_values.raw_p_t_data[1] << 8) |
 800e840:	4313      	orrs	r3, r2
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800e842:	ee07 3a90 	vmov	s15, r3
 800e846:	eeb8 7a67 	vcvt.f32.u32	s14, s15
                           (lps22hb_raw_values.raw_p_t_data[2] << 16))) /
 800e84a:	eddf 6a18 	vldr	s13, [pc, #96]	@ 800e8ac <LPS22HB_data_ready+0x118>
 800e84e:	eec7 7a26 	vdiv.f32	s15, s14, s13
    lps22hb_values.pressure =
 800e852:	4b15      	ldr	r3, [pc, #84]	@ (800e8a8 <LPS22HB_data_ready+0x114>)
 800e854:	edc3 7a00 	vstr	s15, [r3]
        4096;
  }

  lps22hb_values.temperature =
      ((int16_t)((lps22hb_raw_values.raw_p_t_data[3]) |
 800e858:	4b0f      	ldr	r3, [pc, #60]	@ (800e898 <LPS22HB_data_ready+0x104>)
 800e85a:	799b      	ldrb	r3, [r3, #6]
 800e85c:	b21a      	sxth	r2, r3
                 (lps22hb_raw_values.raw_p_t_data[4] << 8))) /
 800e85e:	4b0e      	ldr	r3, [pc, #56]	@ (800e898 <LPS22HB_data_ready+0x104>)
 800e860:	79db      	ldrb	r3, [r3, #7]
      ((int16_t)((lps22hb_raw_values.raw_p_t_data[3]) |
 800e862:	b21b      	sxth	r3, r3
 800e864:	021b      	lsls	r3, r3, #8
 800e866:	b21b      	sxth	r3, r3
 800e868:	4313      	orrs	r3, r2
 800e86a:	b21b      	sxth	r3, r3
                 (lps22hb_raw_values.raw_p_t_data[4] << 8))) /
 800e86c:	4618      	mov	r0, r3
 800e86e:	f7f1 fe63 	bl	8000538 <__aeabi_i2d>
 800e872:	f04f 0200 	mov.w	r2, #0
 800e876:	4b0e      	ldr	r3, [pc, #56]	@ (800e8b0 <LPS22HB_data_ready+0x11c>)
 800e878:	f7f1 fff2 	bl	8000860 <__aeabi_ddiv>
 800e87c:	4602      	mov	r2, r0
 800e87e:	460b      	mov	r3, r1
 800e880:	4610      	mov	r0, r2
 800e882:	4619      	mov	r1, r3
 800e884:	f7f2 f8d4 	bl	8000a30 <__aeabi_d2f>
 800e888:	4603      	mov	r3, r0
  lps22hb_values.temperature =
 800e88a:	4a07      	ldr	r2, [pc, #28]	@ (800e8a8 <LPS22HB_data_ready+0x114>)
 800e88c:	6053      	str	r3, [r2, #4]
      100.0;

  return HAL_status;
 800e88e:	79fb      	ldrb	r3, [r7, #7]
}
 800e890:	4618      	mov	r0, r3
 800e892:	3708      	adds	r7, #8
 800e894:	46bd      	mov	sp, r7
 800e896:	bdb0      	pop	{r4, r5, r7, pc}
 800e898:	200023f8 	.word	0x200023f8
 800e89c:	20000388 	.word	0x20000388
 800e8a0:	20000614 	.word	0x20000614
 800e8a4:	40b00000 	.word	0x40b00000
 800e8a8:	20002400 	.word	0x20002400
 800e8ac:	45800000 	.word	0x45800000
 800e8b0:	40590000 	.word	0x40590000

0800e8b4 <HTS221_initialize>:
extern osSemaphoreId_t I2C2availableHandle;

/*
 * Initialize the HTS221
 */
HAL_StatusTypeDef HTS221_initialize(void) {
 800e8b4:	b580      	push	{r7, lr}
 800e8b6:	b084      	sub	sp, #16
 800e8b8:	af02      	add	r7, sp, #8
  volatile HAL_StatusTypeDef HAL_status;
  uint8_t buffer;

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_WHO_AM_I,
 800e8ba:	2301      	movs	r3, #1
 800e8bc:	9301      	str	r3, [sp, #4]
 800e8be:	1dbb      	adds	r3, r7, #6
 800e8c0:	9300      	str	r3, [sp, #0]
 800e8c2:	2301      	movs	r3, #1
 800e8c4:	228f      	movs	r2, #143	@ 0x8f
 800e8c6:	21be      	movs	r1, #190	@ 0xbe
 800e8c8:	482c      	ldr	r0, [pc, #176]	@ (800e97c <HTS221_initialize+0xc8>)
 800e8ca:	f7f4 fbcf 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800e8ce:	4603      	mov	r3, r0
  HAL_status =
 800e8d0:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800e8d2:	bf00      	nop
 800e8d4:	4b29      	ldr	r3, [pc, #164]	@ (800e97c <HTS221_initialize+0xc8>)
 800e8d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e8da:	b2db      	uxtb	r3, r3
 800e8dc:	2b20      	cmp	r3, #32
 800e8de:	d1f9      	bne.n	800e8d4 <HTS221_initialize+0x20>
  }
  if (buffer != HTS221_WHO_AM_I_VALUE)
 800e8e0:	79bb      	ldrb	r3, [r7, #6]
 800e8e2:	2bbc      	cmp	r3, #188	@ 0xbc
 800e8e4:	d001      	beq.n	800e8ea <HTS221_initialize+0x36>
    return HAL_ERROR;
 800e8e6:	2301      	movs	r3, #1
 800e8e8:	e044      	b.n	800e974 <HTS221_initialize+0xc0>

  /* set the sensor configuration */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800e8ea:	2303      	movs	r3, #3
 800e8ec:	9301      	str	r3, [sp, #4]
 800e8ee:	4b24      	ldr	r3, [pc, #144]	@ (800e980 <HTS221_initialize+0xcc>)
 800e8f0:	9300      	str	r3, [sp, #0]
 800e8f2:	2301      	movs	r3, #1
 800e8f4:	22a0      	movs	r2, #160	@ 0xa0
 800e8f6:	21be      	movs	r1, #190	@ 0xbe
 800e8f8:	4820      	ldr	r0, [pc, #128]	@ (800e97c <HTS221_initialize+0xc8>)
 800e8fa:	f7f4 fad1 	bl	8002ea0 <HAL_I2C_Mem_Write_DMA>
 800e8fe:	4603      	mov	r3, r0
 800e900:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (HTS221_I2C_ADDR << 1), HTS221_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&hts221_ctrl, sizeof(hts221_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800e902:	bf00      	nop
 800e904:	4b1d      	ldr	r3, [pc, #116]	@ (800e97c <HTS221_initialize+0xc8>)
 800e906:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e90a:	b2db      	uxtb	r3, r3
 800e90c:	2b20      	cmp	r3, #32
 800e90e:	d1f9      	bne.n	800e904 <HTS221_initialize+0x50>
  }

  /* read back the sensor configuration to do a basic check */
  memset(&hts221_ctrl, 0xFF, sizeof(hts221_ctrl));
 800e910:	2203      	movs	r2, #3
 800e912:	21ff      	movs	r1, #255	@ 0xff
 800e914:	481a      	ldr	r0, [pc, #104]	@ (800e980 <HTS221_initialize+0xcc>)
 800e916:	f005 f943 	bl	8013ba0 <memset>
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800e91a:	2303      	movs	r3, #3
 800e91c:	9301      	str	r3, [sp, #4]
 800e91e:	4b18      	ldr	r3, [pc, #96]	@ (800e980 <HTS221_initialize+0xcc>)
 800e920:	9300      	str	r3, [sp, #0]
 800e922:	2301      	movs	r3, #1
 800e924:	22a0      	movs	r2, #160	@ 0xa0
 800e926:	21be      	movs	r1, #190	@ 0xbe
 800e928:	4814      	ldr	r0, [pc, #80]	@ (800e97c <HTS221_initialize+0xc8>)
 800e92a:	f7f4 fb9f 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800e92e:	4603      	mov	r3, r0
 800e930:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (HTS221_I2C_ADDR << 1), HTS221_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&hts221_ctrl, sizeof(hts221_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800e932:	bf00      	nop
 800e934:	4b11      	ldr	r3, [pc, #68]	@ (800e97c <HTS221_initialize+0xc8>)
 800e936:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e93a:	b2db      	uxtb	r3, r3
 800e93c:	2b20      	cmp	r3, #32
 800e93e:	d1f9      	bne.n	800e934 <HTS221_initialize+0x80>
  }

  HAL_status = HTS221_Get_Calibration_Values(&hts221_cal_values);
 800e940:	4810      	ldr	r0, [pc, #64]	@ (800e984 <HTS221_initialize+0xd0>)
 800e942:	f000 f823 	bl	800e98c <HTS221_Get_Calibration_Values>
 800e946:	4603      	mov	r3, r0
 800e948:	71fb      	strb	r3, [r7, #7]

  /* do a dummy read to reset the DRDY and Status signal */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800e94a:	2304      	movs	r3, #4
 800e94c:	9301      	str	r3, [sp, #4]
 800e94e:	4b0e      	ldr	r3, [pc, #56]	@ (800e988 <HTS221_initialize+0xd4>)
 800e950:	9300      	str	r3, [sp, #0]
 800e952:	2301      	movs	r3, #1
 800e954:	22a8      	movs	r2, #168	@ 0xa8
 800e956:	21be      	movs	r1, #190	@ 0xbe
 800e958:	4808      	ldr	r0, [pc, #32]	@ (800e97c <HTS221_initialize+0xc8>)
 800e95a:	f7f4 fb87 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800e95e:	4603      	mov	r3, r0
 800e960:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (HTS221_I2C_ADDR << 1), HTS221_HUMIDITY_OUT_L,
      I2C_MEMADD_SIZE_8BIT, (uint8_t *)&hts221_values, (2 * sizeof(uint16_t)));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800e962:	bf00      	nop
 800e964:	4b05      	ldr	r3, [pc, #20]	@ (800e97c <HTS221_initialize+0xc8>)
 800e966:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e96a:	b2db      	uxtb	r3, r3
 800e96c:	2b20      	cmp	r3, #32
 800e96e:	d1f9      	bne.n	800e964 <HTS221_initialize+0xb0>
  }
  return HAL_status;
 800e970:	79fb      	ldrb	r3, [r7, #7]
 800e972:	b2db      	uxtb	r3, r3
}
 800e974:	4618      	mov	r0, r3
 800e976:	3708      	adds	r7, #8
 800e978:	46bd      	mov	sp, r7
 800e97a:	bd80      	pop	{r7, pc}
 800e97c:	20000388 	.word	0x20000388
 800e980:	20000050 	.word	0x20000050
 800e984:	20002408 	.word	0x20002408
 800e988:	20002414 	.word	0x20002414

0800e98c <HTS221_Get_Calibration_Values>:

/*
 * Read the HTS221 calibration values. These values are used for
 * calculating the relative humidity and temperature
 */
HAL_StatusTypeDef HTS221_Get_Calibration_Values(HTS221_CAL_VALUES *cal_values) {
 800e98c:	b580      	push	{r7, lr}
 800e98e:	b08a      	sub	sp, #40	@ 0x28
 800e990:	af02      	add	r7, sp, #8
 800e992:	6078      	str	r0, [r7, #4]
  uint8_t buffer[13];
  HAL_StatusTypeDef HAL_status;
  uint16_t temp;

  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_H0_rH_x2_REG,
 800e994:	2304      	movs	r3, #4
 800e996:	9301      	str	r3, [sp, #4]
 800e998:	f107 030c 	add.w	r3, r7, #12
 800e99c:	9300      	str	r3, [sp, #0]
 800e99e:	2301      	movs	r3, #1
 800e9a0:	22b0      	movs	r2, #176	@ 0xb0
 800e9a2:	21be      	movs	r1, #190	@ 0xbe
 800e9a4:	4844      	ldr	r0, [pc, #272]	@ (800eab8 <HTS221_Get_Calibration_Values+0x12c>)
 800e9a6:	f7f4 fb61 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800e9aa:	4603      	mov	r3, r0
 800e9ac:	77fb      	strb	r3, [r7, #31]
                           I2C_MEMADD_SIZE_8BIT, buffer, 4);
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800e9ae:	bf00      	nop
 800e9b0:	4b41      	ldr	r3, [pc, #260]	@ (800eab8 <HTS221_Get_Calibration_Values+0x12c>)
 800e9b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e9b6:	b2db      	uxtb	r3, r3
 800e9b8:	2b20      	cmp	r3, #32
 800e9ba:	d1f9      	bne.n	800e9b0 <HTS221_Get_Calibration_Values+0x24>
  }
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_T1T0_msb_REG,
 800e9bc:	2303      	movs	r3, #3
 800e9be:	9301      	str	r3, [sp, #4]
 800e9c0:	f107 030c 	add.w	r3, r7, #12
 800e9c4:	3304      	adds	r3, #4
 800e9c6:	9300      	str	r3, [sp, #0]
 800e9c8:	2301      	movs	r3, #1
 800e9ca:	22b5      	movs	r2, #181	@ 0xb5
 800e9cc:	21be      	movs	r1, #190	@ 0xbe
 800e9ce:	483a      	ldr	r0, [pc, #232]	@ (800eab8 <HTS221_Get_Calibration_Values+0x12c>)
 800e9d0:	f7f4 fb4c 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800e9d4:	4603      	mov	r3, r0
 800e9d6:	77fb      	strb	r3, [r7, #31]
                           I2C_MEMADD_SIZE_8BIT, &buffer[4], 3);
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800e9d8:	bf00      	nop
 800e9da:	4b37      	ldr	r3, [pc, #220]	@ (800eab8 <HTS221_Get_Calibration_Values+0x12c>)
 800e9dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e9e0:	b2db      	uxtb	r3, r3
 800e9e2:	2b20      	cmp	r3, #32
 800e9e4:	d1f9      	bne.n	800e9da <HTS221_Get_Calibration_Values+0x4e>
  }
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_H1_T0_OUT_REG,
 800e9e6:	2306      	movs	r3, #6
 800e9e8:	9301      	str	r3, [sp, #4]
 800e9ea:	f107 030c 	add.w	r3, r7, #12
 800e9ee:	3307      	adds	r3, #7
 800e9f0:	9300      	str	r3, [sp, #0]
 800e9f2:	2301      	movs	r3, #1
 800e9f4:	22ba      	movs	r2, #186	@ 0xba
 800e9f6:	21be      	movs	r1, #190	@ 0xbe
 800e9f8:	482f      	ldr	r0, [pc, #188]	@ (800eab8 <HTS221_Get_Calibration_Values+0x12c>)
 800e9fa:	f7f4 fb37 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800e9fe:	4603      	mov	r3, r0
 800ea00:	77fb      	strb	r3, [r7, #31]
                           I2C_MEMADD_SIZE_8BIT, &buffer[7], 6);
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ea02:	bf00      	nop
 800ea04:	4b2c      	ldr	r3, [pc, #176]	@ (800eab8 <HTS221_Get_Calibration_Values+0x12c>)
 800ea06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ea0a:	b2db      	uxtb	r3, r3
 800ea0c:	2b20      	cmp	r3, #32
 800ea0e:	d1f9      	bne.n	800ea04 <HTS221_Get_Calibration_Values+0x78>
  }
  cal_values->H0_rH = buffer[0] >> 1;
 800ea10:	7b3b      	ldrb	r3, [r7, #12]
 800ea12:	085b      	lsrs	r3, r3, #1
 800ea14:	b2da      	uxtb	r2, r3
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	701a      	strb	r2, [r3, #0]
  cal_values->H1_rH = buffer[1] >> 1;
 800ea1a:	7b7b      	ldrb	r3, [r7, #13]
 800ea1c:	085b      	lsrs	r3, r3, #1
 800ea1e:	b2da      	uxtb	r2, r3
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	705a      	strb	r2, [r3, #1]
  cal_values->T0_degC = buffer[2];
 800ea24:	7bba      	ldrb	r2, [r7, #14]
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	719a      	strb	r2, [r3, #6]
  cal_values->T1_degC = buffer[3];
 800ea2a:	7bfa      	ldrb	r2, [r7, #15]
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	71da      	strb	r2, [r3, #7]
  temp = (cal_values->T0_degC) | ((buffer[4] & 0x03) << 8);
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	799b      	ldrb	r3, [r3, #6]
 800ea34:	b21a      	sxth	r2, r3
 800ea36:	7c3b      	ldrb	r3, [r7, #16]
 800ea38:	b21b      	sxth	r3, r3
 800ea3a:	021b      	lsls	r3, r3, #8
 800ea3c:	b21b      	sxth	r3, r3
 800ea3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ea42:	b21b      	sxth	r3, r3
 800ea44:	4313      	orrs	r3, r2
 800ea46:	b21b      	sxth	r3, r3
 800ea48:	83bb      	strh	r3, [r7, #28]
  cal_values->T0_degC = temp >> 3;
 800ea4a:	8bbb      	ldrh	r3, [r7, #28]
 800ea4c:	08db      	lsrs	r3, r3, #3
 800ea4e:	b29b      	uxth	r3, r3
 800ea50:	b2da      	uxtb	r2, r3
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	719a      	strb	r2, [r3, #6]
  temp = (cal_values->T1_degC) | ((buffer[4] & 0x0C) << 6);
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	79db      	ldrb	r3, [r3, #7]
 800ea5a:	b21a      	sxth	r2, r3
 800ea5c:	7c3b      	ldrb	r3, [r7, #16]
 800ea5e:	b21b      	sxth	r3, r3
 800ea60:	019b      	lsls	r3, r3, #6
 800ea62:	b21b      	sxth	r3, r3
 800ea64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ea68:	b21b      	sxth	r3, r3
 800ea6a:	4313      	orrs	r3, r2
 800ea6c:	b21b      	sxth	r3, r3
 800ea6e:	83bb      	strh	r3, [r7, #28]
  cal_values->T1_degC = temp >> 3;
 800ea70:	8bbb      	ldrh	r3, [r7, #28]
 800ea72:	08db      	lsrs	r3, r3, #3
 800ea74:	b29b      	uxth	r3, r3
 800ea76:	b2da      	uxtb	r2, r3
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	71da      	strb	r2, [r3, #7]
  memcpy(&cal_values->H0_T0_OUT, &buffer[5], sizeof(int16_t));
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	3302      	adds	r3, #2
 800ea80:	f8b7 2011 	ldrh.w	r2, [r7, #17]
 800ea84:	b292      	uxth	r2, r2
 800ea86:	801a      	strh	r2, [r3, #0]
  memcpy(&cal_values->H1_T0_OUT, &buffer[7], sizeof(int16_t));
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	3304      	adds	r3, #4
 800ea8c:	f8b7 2013 	ldrh.w	r2, [r7, #19]
 800ea90:	b292      	uxth	r2, r2
 800ea92:	801a      	strh	r2, [r3, #0]
  memcpy(&cal_values->T0_OUT, &buffer[9], sizeof(int16_t));
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	3308      	adds	r3, #8
 800ea98:	f8b7 2015 	ldrh.w	r2, [r7, #21]
 800ea9c:	b292      	uxth	r2, r2
 800ea9e:	801a      	strh	r2, [r3, #0]
  memcpy(&cal_values->T1_OUT, &buffer[11], sizeof(int16_t));
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	330a      	adds	r3, #10
 800eaa4:	f8b7 2017 	ldrh.w	r2, [r7, #23]
 800eaa8:	b292      	uxth	r2, r2
 800eaaa:	801a      	strh	r2, [r3, #0]
  return HAL_status;
 800eaac:	7ffb      	ldrb	r3, [r7, #31]
}
 800eaae:	4618      	mov	r0, r3
 800eab0:	3720      	adds	r7, #32
 800eab2:	46bd      	mov	sp, r7
 800eab4:	bd80      	pop	{r7, pc}
 800eab6:	bf00      	nop
 800eab8:	20000388 	.word	0x20000388

0800eabc <HTS221_Get_Humidity>:
/*
 * Read the HTS221 relative humidity raw sensor value and calculate
 * the relative humidity by using the calibration values stored in the
 * sensor
 */
float HTS221_Get_Humidity(void) {
 800eabc:	b480      	push	{r7}
 800eabe:	b083      	sub	sp, #12
 800eac0:	af00      	add	r7, sp, #0
  float value;
  int tmp;

  tmp = ((int32_t)((int32_t)hts221_values.raw_humidity -
 800eac2:	4b1e      	ldr	r3, [pc, #120]	@ (800eb3c <HTS221_Get_Humidity+0x80>)
 800eac4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800eac8:	461a      	mov	r2, r3
                   (int32_t)hts221_cal_values.H0_T0_OUT)) *
 800eaca:	4b1d      	ldr	r3, [pc, #116]	@ (800eb40 <HTS221_Get_Humidity+0x84>)
 800eacc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  tmp = ((int32_t)((int32_t)hts221_values.raw_humidity -
 800ead0:	1ad3      	subs	r3, r2, r3
        ((int32_t)((int32_t)(hts221_cal_values.H1_rH -
 800ead2:	4a1b      	ldr	r2, [pc, #108]	@ (800eb40 <HTS221_Get_Humidity+0x84>)
 800ead4:	7852      	ldrb	r2, [r2, #1]
 800ead6:	4611      	mov	r1, r2
                             (int32_t)hts221_cal_values.H0_rH)));
 800ead8:	4a19      	ldr	r2, [pc, #100]	@ (800eb40 <HTS221_Get_Humidity+0x84>)
 800eada:	7812      	ldrb	r2, [r2, #0]
        ((int32_t)((int32_t)(hts221_cal_values.H1_rH -
 800eadc:	1a8a      	subs	r2, r1, r2
  tmp = ((int32_t)((int32_t)hts221_values.raw_humidity -
 800eade:	fb02 f303 	mul.w	r3, r2, r3
 800eae2:	607b      	str	r3, [r7, #4]
  value = (tmp / ((int32_t)((int32_t)hts221_cal_values.H1_T0_OUT) +
 800eae4:	4b16      	ldr	r3, [pc, #88]	@ (800eb40 <HTS221_Get_Humidity+0x84>)
 800eae6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800eaea:	461a      	mov	r2, r3
                  (int32_t)hts221_cal_values.H0_T0_OUT) +
 800eaec:	4b14      	ldr	r3, [pc, #80]	@ (800eb40 <HTS221_Get_Humidity+0x84>)
 800eaee:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  value = (tmp / ((int32_t)((int32_t)hts221_cal_values.H1_T0_OUT) +
 800eaf2:	4413      	add	r3, r2
 800eaf4:	687a      	ldr	r2, [r7, #4]
 800eaf6:	fb92 f3f3 	sdiv	r3, r2, r3
           ((int32_t)((int32_t)hts221_cal_values.H0_rH)));
 800eafa:	4a11      	ldr	r2, [pc, #68]	@ (800eb40 <HTS221_Get_Humidity+0x84>)
 800eafc:	7812      	ldrb	r2, [r2, #0]
                  (int32_t)hts221_cal_values.H0_T0_OUT) +
 800eafe:	4413      	add	r3, r2
  value = (tmp / ((int32_t)((int32_t)hts221_cal_values.H1_T0_OUT) +
 800eb00:	ee07 3a90 	vmov	s15, r3
 800eb04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eb08:	edc7 7a00 	vstr	s15, [r7]

  if (value > 1000)
 800eb0c:	edd7 7a00 	vldr	s15, [r7]
 800eb10:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800eb44 <HTS221_Get_Humidity+0x88>
 800eb14:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eb18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb1c:	dd03      	ble.n	800eb26 <HTS221_Get_Humidity+0x6a>
    return value = 1000;
 800eb1e:	4b0a      	ldr	r3, [pc, #40]	@ (800eb48 <HTS221_Get_Humidity+0x8c>)
 800eb20:	603b      	str	r3, [r7, #0]
 800eb22:	683b      	ldr	r3, [r7, #0]
 800eb24:	e000      	b.n	800eb28 <HTS221_Get_Humidity+0x6c>
  else
    return value;
 800eb26:	683b      	ldr	r3, [r7, #0]
}
 800eb28:	ee07 3a90 	vmov	s15, r3
 800eb2c:	eeb0 0a67 	vmov.f32	s0, s15
 800eb30:	370c      	adds	r7, #12
 800eb32:	46bd      	mov	sp, r7
 800eb34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb38:	4770      	bx	lr
 800eb3a:	bf00      	nop
 800eb3c:	20002414 	.word	0x20002414
 800eb40:	20002408 	.word	0x20002408
 800eb44:	447a0000 	.word	0x447a0000
 800eb48:	447a0000 	.word	0x447a0000

0800eb4c <HTS221_Get_Temperature>:
/*
 * Read the HTS221 relative temperature raw sensor value and calculate
 * the temperature by using the calibration values stored in the
 * sensor
 */
float HTS221_Get_Temperature(void) {
 800eb4c:	b480      	push	{r7}
 800eb4e:	b083      	sub	sp, #12
 800eb50:	af00      	add	r7, sp, #0
  float value;

  /* Compute the temperature value by linear interpolation */
  value = (float)(hts221_values.raw_temperature - hts221_cal_values.T0_OUT) *
 800eb52:	4b1d      	ldr	r3, [pc, #116]	@ (800ebc8 <HTS221_Get_Temperature+0x7c>)
 800eb54:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800eb58:	461a      	mov	r2, r3
 800eb5a:	4b1c      	ldr	r3, [pc, #112]	@ (800ebcc <HTS221_Get_Temperature+0x80>)
 800eb5c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800eb60:	1ad3      	subs	r3, r2, r3
 800eb62:	ee07 3a90 	vmov	s15, r3
 800eb66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
              (float)(hts221_cal_values.T1_degC - hts221_cal_values.T0_degC) /
 800eb6a:	4b18      	ldr	r3, [pc, #96]	@ (800ebcc <HTS221_Get_Temperature+0x80>)
 800eb6c:	79db      	ldrb	r3, [r3, #7]
 800eb6e:	461a      	mov	r2, r3
 800eb70:	4b16      	ldr	r3, [pc, #88]	@ (800ebcc <HTS221_Get_Temperature+0x80>)
 800eb72:	799b      	ldrb	r3, [r3, #6]
 800eb74:	1ad3      	subs	r3, r2, r3
 800eb76:	ee07 3a90 	vmov	s15, r3
 800eb7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  value = (float)(hts221_values.raw_temperature - hts221_cal_values.T0_OUT) *
 800eb7e:	ee67 6a27 	vmul.f32	s13, s14, s15
              (float)(hts221_cal_values.T1_OUT - hts221_cal_values.T0_OUT) +
 800eb82:	4b12      	ldr	r3, [pc, #72]	@ (800ebcc <HTS221_Get_Temperature+0x80>)
 800eb84:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800eb88:	461a      	mov	r2, r3
 800eb8a:	4b10      	ldr	r3, [pc, #64]	@ (800ebcc <HTS221_Get_Temperature+0x80>)
 800eb8c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800eb90:	1ad3      	subs	r3, r2, r3
 800eb92:	ee07 3a90 	vmov	s15, r3
 800eb96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
              (float)(hts221_cal_values.T1_degC - hts221_cal_values.T0_degC) /
 800eb9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
          hts221_cal_values.T0_degC;
 800eb9e:	4b0b      	ldr	r3, [pc, #44]	@ (800ebcc <HTS221_Get_Temperature+0x80>)
 800eba0:	799b      	ldrb	r3, [r3, #6]
 800eba2:	ee07 3a90 	vmov	s15, r3
              (float)(hts221_cal_values.T1_OUT - hts221_cal_values.T0_OUT) +
 800eba6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  value = (float)(hts221_values.raw_temperature - hts221_cal_values.T0_OUT) *
 800ebaa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ebae:	edc7 7a01 	vstr	s15, [r7, #4]

  return value;
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	ee07 3a90 	vmov	s15, r3
}
 800ebb8:	eeb0 0a67 	vmov.f32	s0, s15
 800ebbc:	370c      	adds	r7, #12
 800ebbe:	46bd      	mov	sp, r7
 800ebc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebc4:	4770      	bx	lr
 800ebc6:	bf00      	nop
 800ebc8:	20002414 	.word	0x20002414
 800ebcc:	20002408 	.word	0x20002408

0800ebd0 <HTS221_data_ready>:

HAL_StatusTypeDef HTS221_data_ready(void)
{
 800ebd0:	b580      	push	{r7, lr}
 800ebd2:	b084      	sub	sp, #16
 800ebd4:	af02      	add	r7, sp, #8
  /* start reading the humidity sensor value */
  /* this needs to be done in a do-while loop because the sensor
   * is not responding anymore if previous data has not been read */
  do
  {
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800ebd6:	2304      	movs	r3, #4
 800ebd8:	9301      	str	r3, [sp, #4]
 800ebda:	4b16      	ldr	r3, [pc, #88]	@ (800ec34 <HTS221_data_ready+0x64>)
 800ebdc:	9300      	str	r3, [sp, #0]
 800ebde:	2301      	movs	r3, #1
 800ebe0:	22a8      	movs	r2, #168	@ 0xa8
 800ebe2:	21be      	movs	r1, #190	@ 0xbe
 800ebe4:	4814      	ldr	r0, [pc, #80]	@ (800ec38 <HTS221_data_ready+0x68>)
 800ebe6:	f7f4 fa41 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800ebea:	4603      	mov	r3, r0
 800ebec:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (HTS221_I2C_ADDR << 1), HTS221_HUMIDITY_OUT_L,
      I2C_MEMADD_SIZE_8BIT, (uint8_t *)&hts221_values, (2 * sizeof(int16_t)));
  }while(HAL_status != HAL_OK);
 800ebee:	79fb      	ldrb	r3, [r7, #7]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d1f0      	bne.n	800ebd6 <HTS221_data_ready+0x6>


  while(hi2c2.State != HAL_I2C_STATE_READY);
 800ebf4:	bf00      	nop
 800ebf6:	4b10      	ldr	r3, [pc, #64]	@ (800ec38 <HTS221_data_ready+0x68>)
 800ebf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ebfc:	b2db      	uxtb	r3, r3
 800ebfe:	2b20      	cmp	r3, #32
 800ec00:	d1f9      	bne.n	800ebf6 <HTS221_data_ready+0x26>

  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 800ec02:	4b0e      	ldr	r3, [pc, #56]	@ (800ec3c <HTS221_data_ready+0x6c>)
 800ec04:	681b      	ldr	r3, [r3, #0]
 800ec06:	4618      	mov	r0, r3
 800ec08:	f7fa f8ee 	bl	8008de8 <osSemaphoreRelease>


  hts221_values.humidity = HTS221_Get_Humidity();
 800ec0c:	f7ff ff56 	bl	800eabc <HTS221_Get_Humidity>
 800ec10:	eef0 7a40 	vmov.f32	s15, s0
 800ec14:	4b07      	ldr	r3, [pc, #28]	@ (800ec34 <HTS221_data_ready+0x64>)
 800ec16:	edc3 7a01 	vstr	s15, [r3, #4]
  hts221_values.temperature = HTS221_Get_Temperature();
 800ec1a:	f7ff ff97 	bl	800eb4c <HTS221_Get_Temperature>
 800ec1e:	eef0 7a40 	vmov.f32	s15, s0
 800ec22:	4b04      	ldr	r3, [pc, #16]	@ (800ec34 <HTS221_data_ready+0x64>)
 800ec24:	edc3 7a02 	vstr	s15, [r3, #8]

  return HAL_status;
 800ec28:	79fb      	ldrb	r3, [r7, #7]
}
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	3708      	adds	r7, #8
 800ec2e:	46bd      	mov	sp, r7
 800ec30:	bd80      	pop	{r7, pc}
 800ec32:	bf00      	nop
 800ec34:	20002414 	.word	0x20002414
 800ec38:	20000388 	.word	0x20000388
 800ec3c:	20000614 	.word	0x20000614

0800ec40 <LIS3MDL_initialize>:
extern I2C_HandleTypeDef hi2c2;

/*
 * Initialize the LIS3MDL
 */
HAL_StatusTypeDef LIS3MDL_initialize(void) {
 800ec40:	b580      	push	{r7, lr}
 800ec42:	b084      	sub	sp, #16
 800ec44:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef HAL_status;
  uint8_t buffer;

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_WHO_AM_I,
 800ec46:	2301      	movs	r3, #1
 800ec48:	9301      	str	r3, [sp, #4]
 800ec4a:	1dbb      	adds	r3, r7, #6
 800ec4c:	9300      	str	r3, [sp, #0]
 800ec4e:	2301      	movs	r3, #1
 800ec50:	228f      	movs	r2, #143	@ 0x8f
 800ec52:	213c      	movs	r1, #60	@ 0x3c
 800ec54:	483c      	ldr	r0, [pc, #240]	@ (800ed48 <LIS3MDL_initialize+0x108>)
 800ec56:	f7f4 fa09 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800ec5a:	4603      	mov	r3, r0
 800ec5c:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800ec5e:	bf00      	nop
 800ec60:	4b39      	ldr	r3, [pc, #228]	@ (800ed48 <LIS3MDL_initialize+0x108>)
 800ec62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ec66:	b2db      	uxtb	r3, r3
 800ec68:	2b20      	cmp	r3, #32
 800ec6a:	d1f9      	bne.n	800ec60 <LIS3MDL_initialize+0x20>
    ;
  if (buffer != LIS3MDL_WHO_AM_I_VALUE)
 800ec6c:	79bb      	ldrb	r3, [r7, #6]
 800ec6e:	2b3d      	cmp	r3, #61	@ 0x3d
 800ec70:	d001      	beq.n	800ec76 <LIS3MDL_initialize+0x36>
    return HAL_ERROR;
 800ec72:	2301      	movs	r3, #1
 800ec74:	e064      	b.n	800ed40 <LIS3MDL_initialize+0x100>

  /* set the sensor configuration */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800ec76:	2305      	movs	r3, #5
 800ec78:	9301      	str	r3, [sp, #4]
 800ec7a:	4b34      	ldr	r3, [pc, #208]	@ (800ed4c <LIS3MDL_initialize+0x10c>)
 800ec7c:	9300      	str	r3, [sp, #0]
 800ec7e:	2301      	movs	r3, #1
 800ec80:	22a0      	movs	r2, #160	@ 0xa0
 800ec82:	213c      	movs	r1, #60	@ 0x3c
 800ec84:	4830      	ldr	r0, [pc, #192]	@ (800ed48 <LIS3MDL_initialize+0x108>)
 800ec86:	f7f4 f90b 	bl	8002ea0 <HAL_I2C_Mem_Write_DMA>
 800ec8a:	4603      	mov	r3, r0
 800ec8c:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_ctrl, sizeof(lis3mdl_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800ec8e:	bf00      	nop
 800ec90:	4b2d      	ldr	r3, [pc, #180]	@ (800ed48 <LIS3MDL_initialize+0x108>)
 800ec92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ec96:	b2db      	uxtb	r3, r3
 800ec98:	2b20      	cmp	r3, #32
 800ec9a:	d1f9      	bne.n	800ec90 <LIS3MDL_initialize+0x50>
    ;

  /* read back the sensor configuration to do a basic check */
  memset(&lis3mdl_ctrl, 0xFF, sizeof(lis3mdl_ctrl));
 800ec9c:	2205      	movs	r2, #5
 800ec9e:	21ff      	movs	r1, #255	@ 0xff
 800eca0:	482a      	ldr	r0, [pc, #168]	@ (800ed4c <LIS3MDL_initialize+0x10c>)
 800eca2:	f004 ff7d 	bl	8013ba0 <memset>
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800eca6:	2305      	movs	r3, #5
 800eca8:	9301      	str	r3, [sp, #4]
 800ecaa:	4b28      	ldr	r3, [pc, #160]	@ (800ed4c <LIS3MDL_initialize+0x10c>)
 800ecac:	9300      	str	r3, [sp, #0]
 800ecae:	2301      	movs	r3, #1
 800ecb0:	22a0      	movs	r2, #160	@ 0xa0
 800ecb2:	213c      	movs	r1, #60	@ 0x3c
 800ecb4:	4824      	ldr	r0, [pc, #144]	@ (800ed48 <LIS3MDL_initialize+0x108>)
 800ecb6:	f7f4 f9d9 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800ecba:	4603      	mov	r3, r0
 800ecbc:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_ctrl, sizeof(lis3mdl_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800ecbe:	bf00      	nop
 800ecc0:	4b21      	ldr	r3, [pc, #132]	@ (800ed48 <LIS3MDL_initialize+0x108>)
 800ecc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ecc6:	b2db      	uxtb	r3, r3
 800ecc8:	2b20      	cmp	r3, #32
 800ecca:	d1f9      	bne.n	800ecc0 <LIS3MDL_initialize+0x80>
    ;

  /* set the interrupt behavior */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800eccc:	2301      	movs	r3, #1
 800ecce:	9301      	str	r3, [sp, #4]
 800ecd0:	4b1f      	ldr	r3, [pc, #124]	@ (800ed50 <LIS3MDL_initialize+0x110>)
 800ecd2:	9300      	str	r3, [sp, #0]
 800ecd4:	2301      	movs	r3, #1
 800ecd6:	22b0      	movs	r2, #176	@ 0xb0
 800ecd8:	213c      	movs	r1, #60	@ 0x3c
 800ecda:	481b      	ldr	r0, [pc, #108]	@ (800ed48 <LIS3MDL_initialize+0x108>)
 800ecdc:	f7f4 f8e0 	bl	8002ea0 <HAL_I2C_Mem_Write_DMA>
 800ece0:	4603      	mov	r3, r0
 800ece2:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_INT_CFG, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_intcfg.intcfg, sizeof(lis3mdl_intcfg.intcfg));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800ece4:	bf00      	nop
 800ece6:	4b18      	ldr	r3, [pc, #96]	@ (800ed48 <LIS3MDL_initialize+0x108>)
 800ece8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ecec:	b2db      	uxtb	r3, r3
 800ecee:	2b20      	cmp	r3, #32
 800ecf0:	d1f9      	bne.n	800ece6 <LIS3MDL_initialize+0xa6>
    ;
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800ecf2:	2302      	movs	r3, #2
 800ecf4:	9301      	str	r3, [sp, #4]
 800ecf6:	4b17      	ldr	r3, [pc, #92]	@ (800ed54 <LIS3MDL_initialize+0x114>)
 800ecf8:	9300      	str	r3, [sp, #0]
 800ecfa:	2301      	movs	r3, #1
 800ecfc:	22b2      	movs	r2, #178	@ 0xb2
 800ecfe:	213c      	movs	r1, #60	@ 0x3c
 800ed00:	4811      	ldr	r0, [pc, #68]	@ (800ed48 <LIS3MDL_initialize+0x108>)
 800ed02:	f7f4 f8cd 	bl	8002ea0 <HAL_I2C_Mem_Write_DMA>
 800ed06:	4603      	mov	r3, r0
 800ed08:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_INT_THS_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_intcfg.intths, sizeof(lis3mdl_intcfg.intths));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800ed0a:	bf00      	nop
 800ed0c:	4b0e      	ldr	r3, [pc, #56]	@ (800ed48 <LIS3MDL_initialize+0x108>)
 800ed0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ed12:	b2db      	uxtb	r3, r3
 800ed14:	2b20      	cmp	r3, #32
 800ed16:	d1f9      	bne.n	800ed0c <LIS3MDL_initialize+0xcc>
    ;

  /* dummy read to make sure the DRDY signal is reset */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800ed18:	2302      	movs	r3, #2
 800ed1a:	9301      	str	r3, [sp, #4]
 800ed1c:	4b0e      	ldr	r3, [pc, #56]	@ (800ed58 <LIS3MDL_initialize+0x118>)
 800ed1e:	9300      	str	r3, [sp, #0]
 800ed20:	2301      	movs	r3, #1
 800ed22:	22a8      	movs	r2, #168	@ 0xa8
 800ed24:	213c      	movs	r1, #60	@ 0x3c
 800ed26:	4808      	ldr	r0, [pc, #32]	@ (800ed48 <LIS3MDL_initialize+0x108>)
 800ed28:	f7f4 f9a0 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800ed2c:	4603      	mov	r3, r0
 800ed2e:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_OUT_X_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_raw_values.raw_x, sizeof(int16_t));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800ed30:	bf00      	nop
 800ed32:	4b05      	ldr	r3, [pc, #20]	@ (800ed48 <LIS3MDL_initialize+0x108>)
 800ed34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ed38:	b2db      	uxtb	r3, r3
 800ed3a:	2b20      	cmp	r3, #32
 800ed3c:	d1f9      	bne.n	800ed32 <LIS3MDL_initialize+0xf2>
    ;

  return HAL_status;
 800ed3e:	79fb      	ldrb	r3, [r7, #7]
}
 800ed40:	4618      	mov	r0, r3
 800ed42:	3708      	adds	r7, #8
 800ed44:	46bd      	mov	sp, r7
 800ed46:	bd80      	pop	{r7, pc}
 800ed48:	20000388 	.word	0x20000388
 800ed4c:	20000054 	.word	0x20000054
 800ed50:	2000005c 	.word	0x2000005c
 800ed54:	2000005e 	.word	0x2000005e
 800ed58:	20002420 	.word	0x20002420
 800ed5c:	00000000 	.word	0x00000000

0800ed60 <LIS3MDL_data_ready>:

HAL_StatusTypeDef LIS3MDL_data_ready(void)
{
 800ed60:	b580      	push	{r7, lr}
 800ed62:	b084      	sub	sp, #16
 800ed64:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef HAL_status;

  /* start reading the magnetometer sensor value */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800ed66:	2306      	movs	r3, #6
 800ed68:	9301      	str	r3, [sp, #4]
 800ed6a:	4b4b      	ldr	r3, [pc, #300]	@ (800ee98 <LIS3MDL_data_ready+0x138>)
 800ed6c:	9300      	str	r3, [sp, #0]
 800ed6e:	2301      	movs	r3, #1
 800ed70:	22a8      	movs	r2, #168	@ 0xa8
 800ed72:	213c      	movs	r1, #60	@ 0x3c
 800ed74:	4849      	ldr	r0, [pc, #292]	@ (800ee9c <LIS3MDL_data_ready+0x13c>)
 800ed76:	f7f4 f979 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800ed7a:	4603      	mov	r3, r0
 800ed7c:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_OUT_X_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_raw_values.raw_x, (3 * sizeof(int16_t)));


  if (HAL_status != HAL_OK)
 800ed7e:	79fb      	ldrb	r3, [r7, #7]
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d001      	beq.n	800ed88 <LIS3MDL_data_ready+0x28>
  {
    return HAL_status;
 800ed84:	79fb      	ldrb	r3, [r7, #7]
 800ed86:	e07d      	b.n	800ee84 <LIS3MDL_data_ready+0x124>
  }
  else
  {
	  while(hi2c2.State != HAL_I2C_STATE_READY);
 800ed88:	bf00      	nop
 800ed8a:	4b44      	ldr	r3, [pc, #272]	@ (800ee9c <LIS3MDL_data_ready+0x13c>)
 800ed8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ed90:	b2db      	uxtb	r3, r3
 800ed92:	2b20      	cmp	r3, #32
 800ed94:	d1f9      	bne.n	800ed8a <LIS3MDL_data_ready+0x2a>
  }

  HAL_status = HAL_I2C_Mem_Read_DMA(
 800ed96:	2302      	movs	r3, #2
 800ed98:	9301      	str	r3, [sp, #4]
 800ed9a:	4b41      	ldr	r3, [pc, #260]	@ (800eea0 <LIS3MDL_data_ready+0x140>)
 800ed9c:	9300      	str	r3, [sp, #0]
 800ed9e:	2301      	movs	r3, #1
 800eda0:	22ae      	movs	r2, #174	@ 0xae
 800eda2:	213c      	movs	r1, #60	@ 0x3c
 800eda4:	483d      	ldr	r0, [pc, #244]	@ (800ee9c <LIS3MDL_data_ready+0x13c>)
 800eda6:	f7f4 f961 	bl	800306c <HAL_I2C_Mem_Read_DMA>
 800edaa:	4603      	mov	r3, r0
 800edac:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_TEMP_OUT_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_raw_values.raw_temperature, sizeof(int16_t));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800edae:	bf00      	nop
 800edb0:	4b3a      	ldr	r3, [pc, #232]	@ (800ee9c <LIS3MDL_data_ready+0x13c>)
 800edb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800edb6:	b2db      	uxtb	r3, r3
 800edb8:	2b20      	cmp	r3, #32
 800edba:	d1f9      	bne.n	800edb0 <LIS3MDL_data_ready+0x50>
  }
  if (HAL_status != HAL_OK)
 800edbc:	79fb      	ldrb	r3, [r7, #7]
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d001      	beq.n	800edc6 <LIS3MDL_data_ready+0x66>
  {
    return HAL_status;
 800edc2:	79fb      	ldrb	r3, [r7, #7]
 800edc4:	e05e      	b.n	800ee84 <LIS3MDL_data_ready+0x124>
  }

  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 800edc6:	4b37      	ldr	r3, [pc, #220]	@ (800eea4 <LIS3MDL_data_ready+0x144>)
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	4618      	mov	r0, r3
 800edcc:	f7fa f80c 	bl	8008de8 <osSemaphoreRelease>

  /*Converting the raw sensor values into physical units (Gauss) correctly. */
  lis3mdl_values.temperature = lis3mdl_raw_values.raw_temperature / 8.0 + 25.0;
 800edd0:	4b31      	ldr	r3, [pc, #196]	@ (800ee98 <LIS3MDL_data_ready+0x138>)
 800edd2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800edd6:	4618      	mov	r0, r3
 800edd8:	f7f1 fbae 	bl	8000538 <__aeabi_i2d>
 800eddc:	f04f 0200 	mov.w	r2, #0
 800ede0:	4b31      	ldr	r3, [pc, #196]	@ (800eea8 <LIS3MDL_data_ready+0x148>)
 800ede2:	f7f1 fd3d 	bl	8000860 <__aeabi_ddiv>
 800ede6:	4602      	mov	r2, r0
 800ede8:	460b      	mov	r3, r1
 800edea:	4610      	mov	r0, r2
 800edec:	4619      	mov	r1, r3
 800edee:	f04f 0200 	mov.w	r2, #0
 800edf2:	4b2e      	ldr	r3, [pc, #184]	@ (800eeac <LIS3MDL_data_ready+0x14c>)
 800edf4:	f7f1 fa54 	bl	80002a0 <__adddf3>
 800edf8:	4602      	mov	r2, r0
 800edfa:	460b      	mov	r3, r1
 800edfc:	4610      	mov	r0, r2
 800edfe:	4619      	mov	r1, r3
 800ee00:	f7f1 fe16 	bl	8000a30 <__aeabi_d2f>
 800ee04:	4603      	mov	r3, r0
 800ee06:	4a2a      	ldr	r2, [pc, #168]	@ (800eeb0 <LIS3MDL_data_ready+0x150>)
 800ee08:	60d3      	str	r3, [r2, #12]
  lis3mdl_values.x = lis3mdl_raw_values.raw_x / 1711.0;
 800ee0a:	4b23      	ldr	r3, [pc, #140]	@ (800ee98 <LIS3MDL_data_ready+0x138>)
 800ee0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ee10:	4618      	mov	r0, r3
 800ee12:	f7f1 fb91 	bl	8000538 <__aeabi_i2d>
 800ee16:	a31e      	add	r3, pc, #120	@ (adr r3, 800ee90 <LIS3MDL_data_ready+0x130>)
 800ee18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee1c:	f7f1 fd20 	bl	8000860 <__aeabi_ddiv>
 800ee20:	4602      	mov	r2, r0
 800ee22:	460b      	mov	r3, r1
 800ee24:	4610      	mov	r0, r2
 800ee26:	4619      	mov	r1, r3
 800ee28:	f7f1 fe02 	bl	8000a30 <__aeabi_d2f>
 800ee2c:	4603      	mov	r3, r0
 800ee2e:	4a20      	ldr	r2, [pc, #128]	@ (800eeb0 <LIS3MDL_data_ready+0x150>)
 800ee30:	6013      	str	r3, [r2, #0]
  lis3mdl_values.y = lis3mdl_raw_values.raw_y / 1711.0;
 800ee32:	4b19      	ldr	r3, [pc, #100]	@ (800ee98 <LIS3MDL_data_ready+0x138>)
 800ee34:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800ee38:	4618      	mov	r0, r3
 800ee3a:	f7f1 fb7d 	bl	8000538 <__aeabi_i2d>
 800ee3e:	a314      	add	r3, pc, #80	@ (adr r3, 800ee90 <LIS3MDL_data_ready+0x130>)
 800ee40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee44:	f7f1 fd0c 	bl	8000860 <__aeabi_ddiv>
 800ee48:	4602      	mov	r2, r0
 800ee4a:	460b      	mov	r3, r1
 800ee4c:	4610      	mov	r0, r2
 800ee4e:	4619      	mov	r1, r3
 800ee50:	f7f1 fdee 	bl	8000a30 <__aeabi_d2f>
 800ee54:	4603      	mov	r3, r0
 800ee56:	4a16      	ldr	r2, [pc, #88]	@ (800eeb0 <LIS3MDL_data_ready+0x150>)
 800ee58:	6053      	str	r3, [r2, #4]
  lis3mdl_values.z = lis3mdl_raw_values.raw_z / 1711.0;
 800ee5a:	4b0f      	ldr	r3, [pc, #60]	@ (800ee98 <LIS3MDL_data_ready+0x138>)
 800ee5c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800ee60:	4618      	mov	r0, r3
 800ee62:	f7f1 fb69 	bl	8000538 <__aeabi_i2d>
 800ee66:	a30a      	add	r3, pc, #40	@ (adr r3, 800ee90 <LIS3MDL_data_ready+0x130>)
 800ee68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee6c:	f7f1 fcf8 	bl	8000860 <__aeabi_ddiv>
 800ee70:	4602      	mov	r2, r0
 800ee72:	460b      	mov	r3, r1
 800ee74:	4610      	mov	r0, r2
 800ee76:	4619      	mov	r1, r3
 800ee78:	f7f1 fdda 	bl	8000a30 <__aeabi_d2f>
 800ee7c:	4603      	mov	r3, r0
 800ee7e:	4a0c      	ldr	r2, [pc, #48]	@ (800eeb0 <LIS3MDL_data_ready+0x150>)
 800ee80:	6093      	str	r3, [r2, #8]

  return HAL_status;
 800ee82:	79fb      	ldrb	r3, [r7, #7]
}
 800ee84:	4618      	mov	r0, r3
 800ee86:	3708      	adds	r7, #8
 800ee88:	46bd      	mov	sp, r7
 800ee8a:	bd80      	pop	{r7, pc}
 800ee8c:	f3af 8000 	nop.w
 800ee90:	00000000 	.word	0x00000000
 800ee94:	409abc00 	.word	0x409abc00
 800ee98:	20002420 	.word	0x20002420
 800ee9c:	20000388 	.word	0x20000388
 800eea0:	20002426 	.word	0x20002426
 800eea4:	20000614 	.word	0x20000614
 800eea8:	40200000 	.word	0x40200000
 800eeac:	40390000 	.word	0x40390000
 800eeb0:	20002428 	.word	0x20002428

0800eeb4 <VL53L0X_GetDeviceInfo>:

  return Status;
}

VL53L0X_Error VL53L0X_GetDeviceInfo(volatile VL53L0X_DEV Dev,
                                    VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo) {
 800eeb4:	b580      	push	{r7, lr}
 800eeb6:	b084      	sub	sp, #16
 800eeb8:	af00      	add	r7, sp, #0
 800eeba:	6078      	str	r0, [r7, #4]
 800eebc:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800eebe:	2300      	movs	r3, #0
 800eec0:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	6839      	ldr	r1, [r7, #0]
 800eec6:	4618      	mov	r0, r3
 800eec8:	f004 fb0e 	bl	80134e8 <VL53L0X_get_device_info>
 800eecc:	4603      	mov	r3, r0
 800eece:	73fb      	strb	r3, [r7, #15]

  return Status;
 800eed0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800eed4:	4618      	mov	r0, r3
 800eed6:	3710      	adds	r7, #16
 800eed8:	46bd      	mov	sp, r7
 800eeda:	bd80      	pop	{r7, pc}

0800eedc <VL53L0X_GetOffsetCalibrationDataMicroMeter>:

  return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(
    VL53L0X_DEV Dev, int32_t *pOffsetCalibrationDataMicroMeter) {
 800eedc:	b580      	push	{r7, lr}
 800eede:	b084      	sub	sp, #16
 800eee0:	af00      	add	r7, sp, #0
 800eee2:	6078      	str	r0, [r7, #4]
 800eee4:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800eee6:	2300      	movs	r3, #0
 800eee8:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_get_offset_calibration_data_micro_meter(
 800eeea:	6839      	ldr	r1, [r7, #0]
 800eeec:	6878      	ldr	r0, [r7, #4]
 800eeee:	f001 fc27 	bl	8010740 <VL53L0X_get_offset_calibration_data_micro_meter>
 800eef2:	4603      	mov	r3, r0
 800eef4:	73fb      	strb	r3, [r7, #15]
      Dev, pOffsetCalibrationDataMicroMeter);

  return Status;
 800eef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800eefa:	4618      	mov	r0, r3
 800eefc:	3710      	adds	r7, #16
 800eefe:	46bd      	mov	sp, r7
 800ef00:	bd80      	pop	{r7, pc}
	...

0800ef04 <VL53L0X_DataInit>:
                          DeviceAddress / 2);

  return Status;
}

VL53L0X_Error VL53L0X_DataInit(volatile VL53L0X_DEV Dev) {
 800ef04:	b5b0      	push	{r4, r5, r7, lr}
 800ef06:	b094      	sub	sp, #80	@ 0x50
 800ef08:	af00      	add	r7, sp, #0
 800ef0a:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ef0c:	2300      	movs	r3, #0
 800ef0e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  Status = VL53L0X_UpdateByte(
      Dev, VL53L0X_REG_VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV, 0xFE, 0x01);
#endif

  /* Set I2C standard mode */
  if (Status == VL53L0X_ERROR_NONE)
 800ef12:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d108      	bne.n	800ef2c <VL53L0X_DataInit+0x28>
    Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	2200      	movs	r2, #0
 800ef1e:	2188      	movs	r1, #136	@ 0x88
 800ef20:	4618      	mov	r0, r3
 800ef22:	f004 fcaf 	bl	8013884 <VL53L0X_WrByte>
 800ef26:	4603      	mov	r3, r0
 800ef28:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	2200      	movs	r2, #0
 800ef30:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
  if (Status == VL53L0X_ERROR_NONE)
    Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

  /* Default value is 1000 for Linearity Corrective Gain */
  PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ef3a:	f8a3 214e 	strh.w	r2, [r3, #334]	@ 0x14e

  /* Dmax default Parameter */
  PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800ef44:	f8a3 2150 	strh.w	r2, [r3, #336]	@ 0x150
  PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	4a76      	ldr	r2, [pc, #472]	@ (800f124 <VL53L0X_DataInit+0x220>)
 800ef4c:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
                (FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

  /* Set Default static parameters
   *set first temporary values 9.44MHz * 65536 = 618660 */
  VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	4a75      	ldr	r2, [pc, #468]	@ (800f128 <VL53L0X_DataInit+0x224>)
 800ef54:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

  /* Set Default XTalkCompensationRateMegaCps to 0  */
  VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	2200      	movs	r2, #0
 800ef5c:	621a      	str	r2, [r3, #32]

  /* Get default parameters */
  Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	f107 0208 	add.w	r2, r7, #8
 800ef64:	4611      	mov	r1, r2
 800ef66:	4618      	mov	r0, r3
 800ef68:	f000 fa66 	bl	800f438 <VL53L0X_GetDeviceParameters>
 800ef6c:	4603      	mov	r3, r0
 800ef6e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  if (Status == VL53L0X_ERROR_NONE) {
 800ef72:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d112      	bne.n	800efa0 <VL53L0X_DataInit+0x9c>
    /* initialize PAL values */
    CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 800ef7a:	2300      	movs	r3, #0
 800ef7c:	723b      	strb	r3, [r7, #8]
    CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 800ef7e:	2300      	movs	r3, #0
 800ef80:	727b      	strb	r3, [r7, #9]
    PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	f103 0410 	add.w	r4, r3, #16
 800ef88:	f107 0508 	add.w	r5, r7, #8
 800ef8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ef8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ef90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ef92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ef94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ef96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ef98:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800ef9c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  }

  /* Sigma estimator variable */
  PALDevDataSet(Dev, SigmaEstRefArray, 100);
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	2264      	movs	r2, #100	@ 0x64
 800efa4:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
  PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800efae:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
  PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800efb8:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
  PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 800efc2:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a

  /* Use internal default settings */
  PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	2201      	movs	r2, #1
 800efca:	f883 214c 	strb.w	r2, [r3, #332]	@ 0x14c

  /* Enable all check */
  for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800efce:	2300      	movs	r3, #0
 800efd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800efd2:	e014      	b.n	800effe <VL53L0X_DataInit+0xfa>
    if (Status == VL53L0X_ERROR_NONE)
 800efd4:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d114      	bne.n	800f006 <VL53L0X_DataInit+0x102>
      Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800efe0:	b291      	uxth	r1, r2
 800efe2:	2201      	movs	r2, #1
 800efe4:	4618      	mov	r0, r3
 800efe6:	f000 fd59 	bl	800fa9c <VL53L0X_SetLimitCheckEnable>
 800efea:	4603      	mov	r3, r0
 800efec:	461a      	mov	r2, r3
 800efee:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800eff2:	4313      	orrs	r3, r2
 800eff4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800eff8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800effa:	3301      	adds	r3, #1
 800effc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800effe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f000:	2b05      	cmp	r3, #5
 800f002:	dde7      	ble.n	800efd4 <VL53L0X_DataInit+0xd0>
 800f004:	e000      	b.n	800f008 <VL53L0X_DataInit+0x104>
    else
      break;
 800f006:	bf00      	nop
  }

  /* Disable the following checks */
  if (Status == VL53L0X_ERROR_NONE)
 800f008:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d108      	bne.n	800f022 <VL53L0X_DataInit+0x11e>
    Status = VL53L0X_SetLimitCheckEnable(
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	2200      	movs	r2, #0
 800f014:	2102      	movs	r1, #2
 800f016:	4618      	mov	r0, r3
 800f018:	f000 fd40 	bl	800fa9c <VL53L0X_SetLimitCheckEnable>
 800f01c:	4603      	mov	r3, r0
 800f01e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

  if (Status == VL53L0X_ERROR_NONE)
 800f022:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f026:	2b00      	cmp	r3, #0
 800f028:	d108      	bne.n	800f03c <VL53L0X_DataInit+0x138>
    Status = VL53L0X_SetLimitCheckEnable(
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	2200      	movs	r2, #0
 800f02e:	2103      	movs	r1, #3
 800f030:	4618      	mov	r0, r3
 800f032:	f000 fd33 	bl	800fa9c <VL53L0X_SetLimitCheckEnable>
 800f036:	4603      	mov	r3, r0
 800f038:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

  if (Status == VL53L0X_ERROR_NONE)
 800f03c:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f040:	2b00      	cmp	r3, #0
 800f042:	d108      	bne.n	800f056 <VL53L0X_DataInit+0x152>
    Status = VL53L0X_SetLimitCheckEnable(
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	2200      	movs	r2, #0
 800f048:	2104      	movs	r1, #4
 800f04a:	4618      	mov	r0, r3
 800f04c:	f000 fd26 	bl	800fa9c <VL53L0X_SetLimitCheckEnable>
 800f050:	4603      	mov	r3, r0
 800f052:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

  if (Status == VL53L0X_ERROR_NONE)
 800f056:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d108      	bne.n	800f070 <VL53L0X_DataInit+0x16c>
    Status = VL53L0X_SetLimitCheckEnable(
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	2200      	movs	r2, #0
 800f062:	2105      	movs	r1, #5
 800f064:	4618      	mov	r0, r3
 800f066:	f000 fd19 	bl	800fa9c <VL53L0X_SetLimitCheckEnable>
 800f06a:	4603      	mov	r3, r0
 800f06c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

  /* Limit default values */
  if (Status == VL53L0X_ERROR_NONE) {
 800f070:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f074:	2b00      	cmp	r3, #0
 800f076:	d109      	bne.n	800f08c <VL53L0X_DataInit+0x188>
    Status =
        VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 800f07e:	2100      	movs	r1, #0
 800f080:	4618      	mov	r0, r3
 800f082:	f000 fdbb 	bl	800fbfc <VL53L0X_SetLimitCheckValue>
 800f086:	4603      	mov	r3, r0
 800f088:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                                   (FixPoint1616_t)(18 * 65536));
  }
  if (Status == VL53L0X_ERROR_NONE) {
 800f08c:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f090:	2b00      	cmp	r3, #0
 800f092:	d109      	bne.n	800f0a8 <VL53L0X_DataInit+0x1a4>
    Status = VL53L0X_SetLimitCheckValue(
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800f09a:	2101      	movs	r1, #1
 800f09c:	4618      	mov	r0, r3
 800f09e:	f000 fdad 	bl	800fbfc <VL53L0X_SetLimitCheckValue>
 800f0a2:	4603      	mov	r3, r0
 800f0a4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
        (FixPoint1616_t)(25 * 65536 / 100));
    /* 0.25 * 65536 */
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f0a8:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d109      	bne.n	800f0c4 <VL53L0X_DataInit+0x1c0>
    Status = VL53L0X_SetLimitCheckValue(
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 800f0b6:	2102      	movs	r1, #2
 800f0b8:	4618      	mov	r0, r3
 800f0ba:	f000 fd9f 	bl	800fbfc <VL53L0X_SetLimitCheckValue>
 800f0be:	4603      	mov	r3, r0
 800f0c0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, (FixPoint1616_t)(35 * 65536));
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f0c4:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d108      	bne.n	800f0de <VL53L0X_DataInit+0x1da>
    Status = VL53L0X_SetLimitCheckValue(
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	2200      	movs	r2, #0
 800f0d0:	2103      	movs	r1, #3
 800f0d2:	4618      	mov	r0, r3
 800f0d4:	f000 fd92 	bl	800fbfc <VL53L0X_SetLimitCheckValue>
 800f0d8:	4603      	mov	r3, r0
 800f0da:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
        (FixPoint1616_t)(0 * 65536));
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f0de:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d110      	bne.n	800f108 <VL53L0X_DataInit+0x204>

    PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	22ff      	movs	r2, #255	@ 0xff
 800f0ea:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xFF);
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	22ff      	movs	r2, #255	@ 0xff
 800f0f2:	2101      	movs	r1, #1
 800f0f4:	4618      	mov	r0, r3
 800f0f6:	f004 fbc5 	bl	8013884 <VL53L0X_WrByte>
 800f0fa:	4603      	mov	r3, r0
 800f0fc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    /* Set PAL state to tell that we are waiting for call to
     * VL53L0X_StaticInit */
    PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	2201      	movs	r2, #1
 800f104:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
  }

  if (Status == VL53L0X_ERROR_NONE)
 800f108:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	d103      	bne.n	800f118 <VL53L0X_DataInit+0x214>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	2200      	movs	r2, #0
 800f114:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115

  return Status;
 800f118:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 800f11c:	4618      	mov	r0, r3
 800f11e:	3750      	adds	r7, #80	@ 0x50
 800f120:	46bd      	mov	sp, r7
 800f122:	bdb0      	pop	{r4, r5, r7, pc}
 800f124:	00016b85 	.word	0x00016b85
 800f128:	000970a4 	.word	0x000970a4

0800f12c <VL53L0X_StaticInit>:
  *pUseInternalTuningSettings = PALDevDataGet(Dev, UseInternalTuningSettings);

  return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev) {
 800f12c:	b5b0      	push	{r4, r5, r7, lr}
 800f12e:	b09e      	sub	sp, #120	@ 0x78
 800f130:	af02      	add	r7, sp, #8
 800f132:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f134:	2300      	movs	r3, #0
 800f136:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  VL53L0X_DeviceParameters_t CurrentParameters = {0};
 800f13a:	f107 031c 	add.w	r3, r7, #28
 800f13e:	2240      	movs	r2, #64	@ 0x40
 800f140:	2100      	movs	r1, #0
 800f142:	4618      	mov	r0, r3
 800f144:	f004 fd2c 	bl	8013ba0 <memset>
  uint8_t *pTuningSettingBuffer;
  uint16_t tempword = 0;
 800f148:	2300      	movs	r3, #0
 800f14a:	837b      	strh	r3, [r7, #26]
  uint8_t tempbyte = 0;
 800f14c:	2300      	movs	r3, #0
 800f14e:	767b      	strb	r3, [r7, #25]
  uint8_t UseInternalTuningSettings = 0;
 800f150:	2300      	movs	r3, #0
 800f152:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  uint32_t count = 0;
 800f156:	2300      	movs	r3, #0
 800f158:	663b      	str	r3, [r7, #96]	@ 0x60
  uint8_t isApertureSpads = 0;
 800f15a:	2300      	movs	r3, #0
 800f15c:	763b      	strb	r3, [r7, #24]
  uint32_t refSpadCount = 0;
 800f15e:	2300      	movs	r3, #0
 800f160:	617b      	str	r3, [r7, #20]
  uint8_t ApertureSpads = 0;
 800f162:	2300      	movs	r3, #0
 800f164:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  uint8_t vcselPulsePeriodPCLK = 14;
 800f168:	230e      	movs	r3, #14
 800f16a:	74fb      	strb	r3, [r7, #19]
  FixPoint1616_t seqTimeoutMilliSecs = 5;
 800f16c:	2305      	movs	r3, #5
 800f16e:	60fb      	str	r3, [r7, #12]

  Status = VL53L0X_get_info_from_device(Dev, 1);
 800f170:	2101      	movs	r1, #1
 800f172:	6878      	ldr	r0, [r7, #4]
 800f174:	f002 fa27 	bl	80115c6 <VL53L0X_get_info_from_device>
 800f178:	4603      	mov	r3, r0
 800f17a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  /* set the ref spad from NVM */
  count = (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount);
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 800f184:	b2db      	uxtb	r3, r3
 800f186:	663b      	str	r3, [r7, #96]	@ 0x60
  ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType);
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 800f18e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  /* NVM value invalid */
  if ((ApertureSpads > 1) || ((ApertureSpads == 1) && (count > 32)) ||
 800f192:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f196:	2b01      	cmp	r3, #1
 800f198:	d80d      	bhi.n	800f1b6 <VL53L0X_StaticInit+0x8a>
 800f19a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f19e:	2b01      	cmp	r3, #1
 800f1a0:	d102      	bne.n	800f1a8 <VL53L0X_StaticInit+0x7c>
 800f1a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f1a4:	2b20      	cmp	r3, #32
 800f1a6:	d806      	bhi.n	800f1b6 <VL53L0X_StaticInit+0x8a>
 800f1a8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d10e      	bne.n	800f1ce <VL53L0X_StaticInit+0xa2>
      ((ApertureSpads == 0) && (count > 12)))
 800f1b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f1b2:	2b0c      	cmp	r3, #12
 800f1b4:	d90b      	bls.n	800f1ce <VL53L0X_StaticInit+0xa2>
    Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 800f1b6:	f107 0218 	add.w	r2, r7, #24
 800f1ba:	f107 0314 	add.w	r3, r7, #20
 800f1be:	4619      	mov	r1, r3
 800f1c0:	6878      	ldr	r0, [r7, #4]
 800f1c2:	f001 fcbb 	bl	8010b3c <VL53L0X_perform_ref_spad_management>
 800f1c6:	4603      	mov	r3, r0
 800f1c8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800f1cc:	e009      	b.n	800f1e2 <VL53L0X_StaticInit+0xb6>
                                                 &isApertureSpads);
  else
    Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 800f1ce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f1d2:	461a      	mov	r2, r3
 800f1d4:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800f1d6:	6878      	ldr	r0, [r7, #4]
 800f1d8:	f001 febc 	bl	8010f54 <VL53L0X_set_reference_spads>
 800f1dc:	4603      	mov	r3, r0
 800f1de:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  /* Initialize tuning settings buffer to prevent compiler warning. */
  pTuningSettingBuffer = DefaultTuningSettings;
 800f1e2:	4b94      	ldr	r3, [pc, #592]	@ (800f434 <VL53L0X_StaticInit+0x308>)
 800f1e4:	66bb      	str	r3, [r7, #104]	@ 0x68

  if (Status == VL53L0X_ERROR_NONE) {
 800f1e6:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d10f      	bne.n	800f20e <VL53L0X_StaticInit+0xe2>
    UseInternalTuningSettings = PALDevDataGet(Dev, UseInternalTuningSettings);
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	f893 314c 	ldrb.w	r3, [r3, #332]	@ 0x14c
 800f1f4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

    if (UseInternalTuningSettings == 0)
 800f1f8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d104      	bne.n	800f20a <VL53L0X_StaticInit+0xde>
      pTuningSettingBuffer = PALDevDataGet(Dev, pTuningSettingsPointer);
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800f206:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f208:	e001      	b.n	800f20e <VL53L0X_StaticInit+0xe2>
    else
      pTuningSettingBuffer = DefaultTuningSettings;
 800f20a:	4b8a      	ldr	r3, [pc, #552]	@ (800f434 <VL53L0X_StaticInit+0x308>)
 800f20c:	66bb      	str	r3, [r7, #104]	@ 0x68
  }

  if (Status == VL53L0X_ERROR_NONE)
 800f20e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f212:	2b00      	cmp	r3, #0
 800f214:	d106      	bne.n	800f224 <VL53L0X_StaticInit+0xf8>
    Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 800f216:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f218:	6878      	ldr	r0, [r7, #4]
 800f21a:	f003 faf1 	bl	8012800 <VL53L0X_load_tuning_settings>
 800f21e:	4603      	mov	r3, r0
 800f220:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  /* Set interrupt config to new sample ready */
  if (Status == VL53L0X_ERROR_NONE) {
 800f224:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d10a      	bne.n	800f242 <VL53L0X_StaticInit+0x116>
    Status = VL53L0X_SetGpioConfig(
 800f22c:	2300      	movs	r3, #0
 800f22e:	9300      	str	r3, [sp, #0]
 800f230:	2304      	movs	r3, #4
 800f232:	2200      	movs	r2, #0
 800f234:	2100      	movs	r1, #0
 800f236:	6878      	ldr	r0, [r7, #4]
 800f238:	f001 f8ca 	bl	80103d0 <VL53L0X_SetGpioConfig>
 800f23c:	4603      	mov	r3, r0
 800f23e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
        Dev, 0, 0, VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
        VL53L0X_INTERRUPTPOLARITY_LOW);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f242:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f246:	2b00      	cmp	r3, #0
 800f248:	d121      	bne.n	800f28e <VL53L0X_StaticInit+0x162>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800f24a:	2201      	movs	r2, #1
 800f24c:	21ff      	movs	r1, #255	@ 0xff
 800f24e:	6878      	ldr	r0, [r7, #4]
 800f250:	f004 fb18 	bl	8013884 <VL53L0X_WrByte>
 800f254:	4603      	mov	r3, r0
 800f256:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 800f25a:	f107 031a 	add.w	r3, r7, #26
 800f25e:	461a      	mov	r2, r3
 800f260:	2184      	movs	r1, #132	@ 0x84
 800f262:	6878      	ldr	r0, [r7, #4]
 800f264:	f004 fa98 	bl	8013798 <VL53L0X_RdWord>
 800f268:	4603      	mov	r3, r0
 800f26a:	461a      	mov	r2, r3
 800f26c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800f270:	4313      	orrs	r3, r2
 800f272:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800f276:	2200      	movs	r2, #0
 800f278:	21ff      	movs	r1, #255	@ 0xff
 800f27a:	6878      	ldr	r0, [r7, #4]
 800f27c:	f004 fb02 	bl	8013884 <VL53L0X_WrByte>
 800f280:	4603      	mov	r3, r0
 800f282:	461a      	mov	r2, r3
 800f284:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800f288:	4313      	orrs	r3, r2
 800f28a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f28e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f292:	2b00      	cmp	r3, #0
 800f294:	d104      	bne.n	800f2a0 <VL53L0X_StaticInit+0x174>
    VL53L0X_SETDEVICESPECIFICPARAMETER(
 800f296:	8b7b      	ldrh	r3, [r7, #26]
 800f298:	011a      	lsls	r2, r3, #4
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        Dev, OscFrequencyMHz, VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
  }

  /* After static init, some device parameters may be changed,
   * so update them */
  if (Status == VL53L0X_ERROR_NONE)
 800f2a0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d108      	bne.n	800f2ba <VL53L0X_StaticInit+0x18e>
    Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800f2a8:	f107 031c 	add.w	r3, r7, #28
 800f2ac:	4619      	mov	r1, r3
 800f2ae:	6878      	ldr	r0, [r7, #4]
 800f2b0:	f000 f8c2 	bl	800f438 <VL53L0X_GetDeviceParameters>
 800f2b4:	4603      	mov	r3, r0
 800f2b6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  if (Status == VL53L0X_ERROR_NONE) {
 800f2ba:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d110      	bne.n	800f2e4 <VL53L0X_StaticInit+0x1b8>
    Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 800f2c2:	f107 0319 	add.w	r3, r7, #25
 800f2c6:	4619      	mov	r1, r3
 800f2c8:	6878      	ldr	r0, [r7, #4]
 800f2ca:	f000 f985 	bl	800f5d8 <VL53L0X_GetFractionEnable>
 800f2ce:	4603      	mov	r3, r0
 800f2d0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    if (Status == VL53L0X_ERROR_NONE)
 800f2d4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d103      	bne.n	800f2e4 <VL53L0X_StaticInit+0x1b8>
      PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800f2dc:	7e7a      	ldrb	r2, [r7, #25]
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
  }

  if (Status == VL53L0X_ERROR_NONE)
 800f2e4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d10e      	bne.n	800f30a <VL53L0X_StaticInit+0x1de>
    PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	f103 0410 	add.w	r4, r3, #16
 800f2f2:	f107 051c 	add.w	r5, r7, #28
 800f2f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f2f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f2fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f2fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f2fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f300:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f302:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800f306:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  /* read the sequence config and save it */
  if (Status == VL53L0X_ERROR_NONE) {
 800f30a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d111      	bne.n	800f336 <VL53L0X_StaticInit+0x20a>
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
 800f312:	f107 0319 	add.w	r3, r7, #25
 800f316:	461a      	mov	r2, r3
 800f318:	2101      	movs	r1, #1
 800f31a:	6878      	ldr	r0, [r7, #4]
 800f31c:	f004 f9b1 	bl	8013682 <VL53L0X_RdByte>
 800f320:	4603      	mov	r3, r0
 800f322:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    if (Status == VL53L0X_ERROR_NONE)
 800f326:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d103      	bne.n	800f336 <VL53L0X_StaticInit+0x20a>
      PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800f32e:	7e7a      	ldrb	r2, [r7, #25]
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  /* Disable MSRC and TCC by default */
  if (Status == VL53L0X_ERROR_NONE)
 800f336:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d107      	bne.n	800f34e <VL53L0X_StaticInit+0x222>
    Status = VL53L0X_SetSequenceStepEnable(Dev, VL53L0X_SEQUENCESTEP_TCC, 0);
 800f33e:	2200      	movs	r2, #0
 800f340:	2100      	movs	r1, #0
 800f342:	6878      	ldr	r0, [r7, #4]
 800f344:	f000 f9a4 	bl	800f690 <VL53L0X_SetSequenceStepEnable>
 800f348:	4603      	mov	r3, r0
 800f34a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  if (Status == VL53L0X_ERROR_NONE)
 800f34e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f352:	2b00      	cmp	r3, #0
 800f354:	d107      	bne.n	800f366 <VL53L0X_StaticInit+0x23a>
    Status = VL53L0X_SetSequenceStepEnable(Dev, VL53L0X_SEQUENCESTEP_MSRC, 0);
 800f356:	2200      	movs	r2, #0
 800f358:	2102      	movs	r1, #2
 800f35a:	6878      	ldr	r0, [r7, #4]
 800f35c:	f000 f998 	bl	800f690 <VL53L0X_SetSequenceStepEnable>
 800f360:	4603      	mov	r3, r0
 800f362:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  /* Set PAL State to standby */
  if (Status == VL53L0X_ERROR_NONE)
 800f366:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d103      	bne.n	800f376 <VL53L0X_StaticInit+0x24a>
    PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	2203      	movs	r2, #3
 800f372:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132

  /* Store pre-range vcsel period */
  if (Status == VL53L0X_ERROR_NONE) {
 800f376:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d109      	bne.n	800f392 <VL53L0X_StaticInit+0x266>
    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 800f37e:	f107 0313 	add.w	r3, r7, #19
 800f382:	461a      	mov	r2, r3
 800f384:	2100      	movs	r1, #0
 800f386:	6878      	ldr	r0, [r7, #4]
 800f388:	f000 f96b 	bl	800f662 <VL53L0X_GetVcselPulsePeriod>
 800f38c:	4603      	mov	r3, r0
 800f38e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
                                         &vcselPulsePeriodPCLK);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f392:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f396:	2b00      	cmp	r3, #0
 800f398:	d103      	bne.n	800f3a2 <VL53L0X_StaticInit+0x276>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PreRangeVcselPulsePeriod,
 800f39a:	7cfa      	ldrb	r2, [r7, #19]
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                                       vcselPulsePeriodPCLK);
  }

  /* Store final-range vcsel period */
  if (Status == VL53L0X_ERROR_NONE) {
 800f3a2:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d109      	bne.n	800f3be <VL53L0X_StaticInit+0x292>
    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
 800f3aa:	f107 0313 	add.w	r3, r7, #19
 800f3ae:	461a      	mov	r2, r3
 800f3b0:	2101      	movs	r1, #1
 800f3b2:	6878      	ldr	r0, [r7, #4]
 800f3b4:	f000 f955 	bl	800f662 <VL53L0X_GetVcselPulsePeriod>
 800f3b8:	4603      	mov	r3, r0
 800f3ba:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
                                         &vcselPulsePeriodPCLK);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f3be:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d103      	bne.n	800f3ce <VL53L0X_StaticInit+0x2a2>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, FinalRangeVcselPulsePeriod,
 800f3c6:	7cfa      	ldrb	r2, [r7, #19]
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
                                       vcselPulsePeriodPCLK);
  }

  /* Store pre-range timeout */
  if (Status == VL53L0X_ERROR_NONE) {
 800f3ce:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d109      	bne.n	800f3ea <VL53L0X_StaticInit+0x2be>
    Status = VL53L0X_GetSequenceStepTimeout(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 800f3d6:	f107 030c 	add.w	r3, r7, #12
 800f3da:	461a      	mov	r2, r3
 800f3dc:	2103      	movs	r1, #3
 800f3de:	6878      	ldr	r0, [r7, #4]
 800f3e0:	f000 faa0 	bl	800f924 <VL53L0X_GetSequenceStepTimeout>
 800f3e4:	4603      	mov	r3, r0
 800f3e6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
                                            &seqTimeoutMilliSecs);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f3ea:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d103      	bne.n	800f3fa <VL53L0X_StaticInit+0x2ce>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PreRangeTimeoutMicroSecs,
 800f3f2:	68fa      	ldr	r2, [r7, #12]
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
                                       seqTimeoutMilliSecs);
  }

  /* Store final-range timeout */
  if (Status == VL53L0X_ERROR_NONE) {
 800f3fa:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d109      	bne.n	800f416 <VL53L0X_StaticInit+0x2ea>
    Status = VL53L0X_GetSequenceStepTimeout(
 800f402:	f107 030c 	add.w	r3, r7, #12
 800f406:	461a      	mov	r2, r3
 800f408:	2104      	movs	r1, #4
 800f40a:	6878      	ldr	r0, [r7, #4]
 800f40c:	f000 fa8a 	bl	800f924 <VL53L0X_GetSequenceStepTimeout>
 800f410:	4603      	mov	r3, r0
 800f412:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
        Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE, &seqTimeoutMilliSecs);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f416:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d103      	bne.n	800f426 <VL53L0X_StaticInit+0x2fa>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, FinalRangeTimeoutMicroSecs,
 800f41e:	68fa      	ldr	r2, [r7, #12]
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
                                       seqTimeoutMilliSecs);
  }

  return Status;
 800f426:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 800f42a:	4618      	mov	r0, r3
 800f42c:	3770      	adds	r7, #112	@ 0x70
 800f42e:	46bd      	mov	sp, r7
 800f430:	bdb0      	pop	{r4, r5, r7, pc}
 800f432:	bf00      	nop
 800f434:	20000218 	.word	0x20000218

0800f438 <VL53L0X_GetDeviceParameters>:
  return Status;
}

VL53L0X_Error
VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
                            VL53L0X_DeviceParameters_t *pDeviceParameters) {
 800f438:	b580      	push	{r7, lr}
 800f43a:	b084      	sub	sp, #16
 800f43c:	af00      	add	r7, sp, #0
 800f43e:	6078      	str	r0, [r7, #4]
 800f440:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f442:	2300      	movs	r3, #0
 800f444:	73fb      	strb	r3, [r7, #15]
  int i;

  Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 800f446:	683b      	ldr	r3, [r7, #0]
 800f448:	4619      	mov	r1, r3
 800f44a:	6878      	ldr	r0, [r7, #4]
 800f44c:	f000 f8b0 	bl	800f5b0 <VL53L0X_GetDeviceMode>
 800f450:	4603      	mov	r3, r0
 800f452:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 800f454:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f458:	2b00      	cmp	r3, #0
 800f45a:	d107      	bne.n	800f46c <VL53L0X_GetDeviceParameters+0x34>
    Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(
 800f45c:	683b      	ldr	r3, [r7, #0]
 800f45e:	3308      	adds	r3, #8
 800f460:	4619      	mov	r1, r3
 800f462:	6878      	ldr	r0, [r7, #4]
 800f464:	f000 fa9e 	bl	800f9a4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 800f468:	4603      	mov	r3, r0
 800f46a:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->InterMeasurementPeriodMilliSeconds));

  if (Status == VL53L0X_ERROR_NONE)
 800f46c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f470:	2b00      	cmp	r3, #0
 800f472:	d102      	bne.n	800f47a <VL53L0X_GetDeviceParameters+0x42>
    pDeviceParameters->XTalkCompensationEnable = 0;
 800f474:	683b      	ldr	r3, [r7, #0]
 800f476:	2200      	movs	r2, #0
 800f478:	731a      	strb	r2, [r3, #12]

  if (Status == VL53L0X_ERROR_NONE)
 800f47a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d107      	bne.n	800f492 <VL53L0X_GetDeviceParameters+0x5a>
    Status = VL53L0X_GetXTalkCompensationRateMegaCps(
 800f482:	683b      	ldr	r3, [r7, #0]
 800f484:	3310      	adds	r3, #16
 800f486:	4619      	mov	r1, r3
 800f488:	6878      	ldr	r0, [r7, #4]
 800f48a:	f000 fad4 	bl	800fa36 <VL53L0X_GetXTalkCompensationRateMegaCps>
 800f48e:	4603      	mov	r3, r0
 800f490:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->XTalkCompensationRateMegaCps));

  if (Status == VL53L0X_ERROR_NONE)
 800f492:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f496:	2b00      	cmp	r3, #0
 800f498:	d107      	bne.n	800f4aa <VL53L0X_GetDeviceParameters+0x72>
    Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(
 800f49a:	683b      	ldr	r3, [r7, #0]
 800f49c:	3314      	adds	r3, #20
 800f49e:	4619      	mov	r1, r3
 800f4a0:	6878      	ldr	r0, [r7, #4]
 800f4a2:	f7ff fd1b 	bl	800eedc <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 800f4a6:	4603      	mov	r3, r0
 800f4a8:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->RangeOffsetMicroMeters));

  if (Status == VL53L0X_ERROR_NONE) {
 800f4aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d134      	bne.n	800f51c <VL53L0X_GetDeviceParameters+0xe4>
    for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	60bb      	str	r3, [r7, #8]
 800f4b6:	e02a      	b.n	800f50e <VL53L0X_GetDeviceParameters+0xd6>
      /* get first the values, then the enables.
       * VL53L0X_GetLimitCheckValue will modify the enable
       * flags
       */
      if (Status == VL53L0X_ERROR_NONE) {
 800f4b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d12a      	bne.n	800f516 <VL53L0X_GetDeviceParameters+0xde>
        Status |= VL53L0X_GetLimitCheckValue(
 800f4c0:	68bb      	ldr	r3, [r7, #8]
 800f4c2:	b299      	uxth	r1, r3
 800f4c4:	68bb      	ldr	r3, [r7, #8]
 800f4c6:	3308      	adds	r3, #8
 800f4c8:	009b      	lsls	r3, r3, #2
 800f4ca:	683a      	ldr	r2, [r7, #0]
 800f4cc:	4413      	add	r3, r2
 800f4ce:	3304      	adds	r3, #4
 800f4d0:	461a      	mov	r2, r3
 800f4d2:	6878      	ldr	r0, [r7, #4]
 800f4d4:	f000 fbf4 	bl	800fcc0 <VL53L0X_GetLimitCheckValue>
 800f4d8:	4603      	mov	r3, r0
 800f4da:	461a      	mov	r2, r3
 800f4dc:	7bfb      	ldrb	r3, [r7, #15]
 800f4de:	4313      	orrs	r3, r2
 800f4e0:	73fb      	strb	r3, [r7, #15]
            Dev, i, &(pDeviceParameters->LimitChecksValue[i]));
      } else {
        break;
      }
      if (Status == VL53L0X_ERROR_NONE) {
 800f4e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	d117      	bne.n	800f51a <VL53L0X_GetDeviceParameters+0xe2>
        Status |= VL53L0X_GetLimitCheckEnable(
 800f4ea:	68bb      	ldr	r3, [r7, #8]
 800f4ec:	b299      	uxth	r1, r3
 800f4ee:	68bb      	ldr	r3, [r7, #8]
 800f4f0:	3318      	adds	r3, #24
 800f4f2:	683a      	ldr	r2, [r7, #0]
 800f4f4:	4413      	add	r3, r2
 800f4f6:	461a      	mov	r2, r3
 800f4f8:	6878      	ldr	r0, [r7, #4]
 800f4fa:	f000 fb5b 	bl	800fbb4 <VL53L0X_GetLimitCheckEnable>
 800f4fe:	4603      	mov	r3, r0
 800f500:	461a      	mov	r2, r3
 800f502:	7bfb      	ldrb	r3, [r7, #15]
 800f504:	4313      	orrs	r3, r2
 800f506:	73fb      	strb	r3, [r7, #15]
    for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800f508:	68bb      	ldr	r3, [r7, #8]
 800f50a:	3301      	adds	r3, #1
 800f50c:	60bb      	str	r3, [r7, #8]
 800f50e:	68bb      	ldr	r3, [r7, #8]
 800f510:	2b05      	cmp	r3, #5
 800f512:	ddd1      	ble.n	800f4b8 <VL53L0X_GetDeviceParameters+0x80>
 800f514:	e002      	b.n	800f51c <VL53L0X_GetDeviceParameters+0xe4>
        break;
 800f516:	bf00      	nop
 800f518:	e000      	b.n	800f51c <VL53L0X_GetDeviceParameters+0xe4>
            Dev, i, &(pDeviceParameters->LimitChecksEnable[i]));
      } else {
        break;
 800f51a:	bf00      	nop
      }
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f51c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f520:	2b00      	cmp	r3, #0
 800f522:	d107      	bne.n	800f534 <VL53L0X_GetDeviceParameters+0xfc>
    Status = VL53L0X_GetWrapAroundCheckEnable(
 800f524:	683b      	ldr	r3, [r7, #0]
 800f526:	333c      	adds	r3, #60	@ 0x3c
 800f528:	4619      	mov	r1, r3
 800f52a:	6878      	ldr	r0, [r7, #4]
 800f52c:	f000 fc56 	bl	800fddc <VL53L0X_GetWrapAroundCheckEnable>
 800f530:	4603      	mov	r3, r0
 800f532:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->WrapAroundCheckEnable));
  }

  /* Need to be done at the end as it uses VCSELPulsePeriod */
  if (Status == VL53L0X_ERROR_NONE) {
 800f534:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d107      	bne.n	800f54c <VL53L0X_GetDeviceParameters+0x114>
    Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(
 800f53c:	683b      	ldr	r3, [r7, #0]
 800f53e:	3304      	adds	r3, #4
 800f540:	4619      	mov	r1, r3
 800f542:	6878      	ldr	r0, [r7, #4]
 800f544:	f000 f87a 	bl	800f63c <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 800f548:	4603      	mov	r3, r0
 800f54a:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
  }

  return Status;
 800f54c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f550:	4618      	mov	r0, r3
 800f552:	3710      	adds	r7, #16
 800f554:	46bd      	mov	sp, r7
 800f556:	bd80      	pop	{r7, pc}

0800f558 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev,
                                    VL53L0X_DeviceModes DeviceMode) {
 800f558:	b480      	push	{r7}
 800f55a:	b085      	sub	sp, #20
 800f55c:	af00      	add	r7, sp, #0
 800f55e:	6078      	str	r0, [r7, #4]
 800f560:	460b      	mov	r3, r1
 800f562:	70fb      	strb	r3, [r7, #3]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f564:	2300      	movs	r3, #0
 800f566:	73fb      	strb	r3, [r7, #15]

  LOG_FUNCTION_START("%d", (int)DeviceMode);

  switch (DeviceMode) {
 800f568:	78fb      	ldrb	r3, [r7, #3]
 800f56a:	2b15      	cmp	r3, #21
 800f56c:	bf8c      	ite	hi
 800f56e:	2201      	movhi	r2, #1
 800f570:	2200      	movls	r2, #0
 800f572:	b2d2      	uxtb	r2, r2
 800f574:	2a00      	cmp	r2, #0
 800f576:	d10f      	bne.n	800f598 <VL53L0X_SetDeviceMode+0x40>
 800f578:	4a0c      	ldr	r2, [pc, #48]	@ (800f5ac <VL53L0X_SetDeviceMode+0x54>)
 800f57a:	fa22 f303 	lsr.w	r3, r2, r3
 800f57e:	f003 0301 	and.w	r3, r3, #1
 800f582:	2b00      	cmp	r3, #0
 800f584:	bf14      	ite	ne
 800f586:	2301      	movne	r3, #1
 800f588:	2300      	moveq	r3, #0
 800f58a:	b2db      	uxtb	r3, r3
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d003      	beq.n	800f598 <VL53L0X_SetDeviceMode+0x40>
  case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
  case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
  case VL53L0X_DEVICEMODE_GPIO_DRIVE:
  case VL53L0X_DEVICEMODE_GPIO_OSC:
    /* Supported modes */
    VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	78fa      	ldrb	r2, [r7, #3]
 800f594:	741a      	strb	r2, [r3, #16]
    break;
 800f596:	e001      	b.n	800f59c <VL53L0X_SetDeviceMode+0x44>
  default:
    /* Unsupported mode */
    Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800f598:	23f8      	movs	r3, #248	@ 0xf8
 800f59a:	73fb      	strb	r3, [r7, #15]
  }

  return Status;
 800f59c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f5a0:	4618      	mov	r0, r3
 800f5a2:	3714      	adds	r7, #20
 800f5a4:	46bd      	mov	sp, r7
 800f5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5aa:	4770      	bx	lr
 800f5ac:	0030000b 	.word	0x0030000b

0800f5b0 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
                                    VL53L0X_DeviceModes *pDeviceMode) {
 800f5b0:	b480      	push	{r7}
 800f5b2:	b085      	sub	sp, #20
 800f5b4:	af00      	add	r7, sp, #0
 800f5b6:	6078      	str	r0, [r7, #4]
 800f5b8:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f5ba:	2300      	movs	r3, #0
 800f5bc:	73fb      	strb	r3, [r7, #15]

  VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	7c1b      	ldrb	r3, [r3, #16]
 800f5c2:	b2da      	uxtb	r2, r3
 800f5c4:	683b      	ldr	r3, [r7, #0]
 800f5c6:	701a      	strb	r2, [r3, #0]

  return Status;
 800f5c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f5cc:	4618      	mov	r0, r3
 800f5ce:	3714      	adds	r7, #20
 800f5d0:	46bd      	mov	sp, r7
 800f5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5d6:	4770      	bx	lr

0800f5d8 <VL53L0X_GetFractionEnable>:
    PALDevDataSet(Dev, RangeFractionalEnable, Enable);

  return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled) {
 800f5d8:	b580      	push	{r7, lr}
 800f5da:	b084      	sub	sp, #16
 800f5dc:	af00      	add	r7, sp, #0
 800f5de:	6078      	str	r0, [r7, #4]
 800f5e0:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f5e2:	2300      	movs	r3, #0
 800f5e4:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 800f5e6:	683a      	ldr	r2, [r7, #0]
 800f5e8:	2109      	movs	r1, #9
 800f5ea:	6878      	ldr	r0, [r7, #4]
 800f5ec:	f004 f849 	bl	8013682 <VL53L0X_RdByte>
 800f5f0:	4603      	mov	r3, r0
 800f5f2:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 800f5f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d106      	bne.n	800f60a <VL53L0X_GetFractionEnable+0x32>
    *pEnabled = (*pEnabled & 1);
 800f5fc:	683b      	ldr	r3, [r7, #0]
 800f5fe:	781b      	ldrb	r3, [r3, #0]
 800f600:	f003 0301 	and.w	r3, r3, #1
 800f604:	b2da      	uxtb	r2, r3
 800f606:	683b      	ldr	r3, [r7, #0]
 800f608:	701a      	strb	r2, [r3, #0]

  return Status;
 800f60a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f60e:	4618      	mov	r0, r3
 800f610:	3710      	adds	r7, #16
 800f612:	46bd      	mov	sp, r7
 800f614:	bd80      	pop	{r7, pc}

0800f616 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:

  return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(
    VL53L0X_DEV Dev, uint32_t MeasurementTimingBudgetMicroSeconds) {
 800f616:	b580      	push	{r7, lr}
 800f618:	b084      	sub	sp, #16
 800f61a:	af00      	add	r7, sp, #0
 800f61c:	6078      	str	r0, [r7, #4]
 800f61e:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f620:	2300      	movs	r3, #0
 800f622:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_set_measurement_timing_budget_micro_seconds(
 800f624:	6839      	ldr	r1, [r7, #0]
 800f626:	6878      	ldr	r0, [r7, #4]
 800f628:	f002 ff59 	bl	80124de <VL53L0X_set_measurement_timing_budget_micro_seconds>
 800f62c:	4603      	mov	r3, r0
 800f62e:	73fb      	strb	r3, [r7, #15]
      Dev, MeasurementTimingBudgetMicroSeconds);

  return Status;
 800f630:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f634:	4618      	mov	r0, r3
 800f636:	3710      	adds	r7, #16
 800f638:	46bd      	mov	sp, r7
 800f63a:	bd80      	pop	{r7, pc}

0800f63c <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(
    VL53L0X_DEV Dev, uint32_t *pMeasurementTimingBudgetMicroSeconds) {
 800f63c:	b580      	push	{r7, lr}
 800f63e:	b084      	sub	sp, #16
 800f640:	af00      	add	r7, sp, #0
 800f642:	6078      	str	r0, [r7, #4]
 800f644:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f646:	2300      	movs	r3, #0
 800f648:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_get_measurement_timing_budget_micro_seconds(
 800f64a:	6839      	ldr	r1, [r7, #0]
 800f64c:	6878      	ldr	r0, [r7, #4]
 800f64e:	f003 f826 	bl	801269e <VL53L0X_get_measurement_timing_budget_micro_seconds>
 800f652:	4603      	mov	r3, r0
 800f654:	73fb      	strb	r3, [r7, #15]
      Dev, pMeasurementTimingBudgetMicroSeconds);

  return Status;
 800f656:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f65a:	4618      	mov	r0, r3
 800f65c:	3710      	adds	r7, #16
 800f65e:	46bd      	mov	sp, r7
 800f660:	bd80      	pop	{r7, pc}

0800f662 <VL53L0X_GetVcselPulsePeriod>:
  return Status;
}

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
                                          VL53L0X_VcselPeriod VcselPeriodType,
                                          uint8_t *pVCSELPulsePeriodPCLK) {
 800f662:	b580      	push	{r7, lr}
 800f664:	b086      	sub	sp, #24
 800f666:	af00      	add	r7, sp, #0
 800f668:	60f8      	str	r0, [r7, #12]
 800f66a:	460b      	mov	r3, r1
 800f66c:	607a      	str	r2, [r7, #4]
 800f66e:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f670:	2300      	movs	r3, #0
 800f672:	75fb      	strb	r3, [r7, #23]

  Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800f674:	7afb      	ldrb	r3, [r7, #11]
 800f676:	687a      	ldr	r2, [r7, #4]
 800f678:	4619      	mov	r1, r3
 800f67a:	68f8      	ldr	r0, [r7, #12]
 800f67c:	f002 fef8 	bl	8012470 <VL53L0X_get_vcsel_pulse_period>
 800f680:	4603      	mov	r3, r0
 800f682:	75fb      	strb	r3, [r7, #23]
                                          pVCSELPulsePeriodPCLK);

  return Status;
 800f684:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f688:	4618      	mov	r0, r3
 800f68a:	3718      	adds	r7, #24
 800f68c:	46bd      	mov	sp, r7
 800f68e:	bd80      	pop	{r7, pc}

0800f690 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error
VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
                              VL53L0X_SequenceStepId SequenceStepId,
                              uint8_t SequenceStepEnabled) {
 800f690:	b580      	push	{r7, lr}
 800f692:	b086      	sub	sp, #24
 800f694:	af00      	add	r7, sp, #0
 800f696:	6078      	str	r0, [r7, #4]
 800f698:	460b      	mov	r3, r1
 800f69a:	70fb      	strb	r3, [r7, #3]
 800f69c:	4613      	mov	r3, r2
 800f69e:	70bb      	strb	r3, [r7, #2]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f6a0:	2300      	movs	r3, #0
 800f6a2:	75fb      	strb	r3, [r7, #23]
  uint8_t SequenceConfig = 0;
 800f6a4:	2300      	movs	r3, #0
 800f6a6:	73fb      	strb	r3, [r7, #15]
  uint8_t SequenceConfigNew = 0;
 800f6a8:	2300      	movs	r3, #0
 800f6aa:	75bb      	strb	r3, [r7, #22]
  uint32_t MeasurementTimingBudgetMicroSeconds;

  Status =
      VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &SequenceConfig);
 800f6ac:	f107 030f 	add.w	r3, r7, #15
 800f6b0:	461a      	mov	r2, r3
 800f6b2:	2101      	movs	r1, #1
 800f6b4:	6878      	ldr	r0, [r7, #4]
 800f6b6:	f003 ffe4 	bl	8013682 <VL53L0X_RdByte>
 800f6ba:	4603      	mov	r3, r0
 800f6bc:	75fb      	strb	r3, [r7, #23]

  SequenceConfigNew = SequenceConfig;
 800f6be:	7bfb      	ldrb	r3, [r7, #15]
 800f6c0:	75bb      	strb	r3, [r7, #22]

  if (Status == VL53L0X_ERROR_NONE) {
 800f6c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d159      	bne.n	800f77e <VL53L0X_SetSequenceStepEnable+0xee>
    if (SequenceStepEnabled == 1) {
 800f6ca:	78bb      	ldrb	r3, [r7, #2]
 800f6cc:	2b01      	cmp	r3, #1
 800f6ce:	d12b      	bne.n	800f728 <VL53L0X_SetSequenceStepEnable+0x98>

      /* Enable requested sequence step
       */
      switch (SequenceStepId) {
 800f6d0:	78fb      	ldrb	r3, [r7, #3]
 800f6d2:	2b04      	cmp	r3, #4
 800f6d4:	d825      	bhi.n	800f722 <VL53L0X_SetSequenceStepEnable+0x92>
 800f6d6:	a201      	add	r2, pc, #4	@ (adr r2, 800f6dc <VL53L0X_SetSequenceStepEnable+0x4c>)
 800f6d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6dc:	0800f6f1 	.word	0x0800f6f1
 800f6e0:	0800f6fb 	.word	0x0800f6fb
 800f6e4:	0800f705 	.word	0x0800f705
 800f6e8:	0800f70f 	.word	0x0800f70f
 800f6ec:	0800f719 	.word	0x0800f719
      case VL53L0X_SEQUENCESTEP_TCC:
        SequenceConfigNew |= 0x10;
 800f6f0:	7dbb      	ldrb	r3, [r7, #22]
 800f6f2:	f043 0310 	orr.w	r3, r3, #16
 800f6f6:	75bb      	strb	r3, [r7, #22]
        break;
 800f6f8:	e041      	b.n	800f77e <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_DSS:
        SequenceConfigNew |= 0x28;
 800f6fa:	7dbb      	ldrb	r3, [r7, #22]
 800f6fc:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 800f700:	75bb      	strb	r3, [r7, #22]
        break;
 800f702:	e03c      	b.n	800f77e <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_MSRC:
        SequenceConfigNew |= 0x04;
 800f704:	7dbb      	ldrb	r3, [r7, #22]
 800f706:	f043 0304 	orr.w	r3, r3, #4
 800f70a:	75bb      	strb	r3, [r7, #22]
        break;
 800f70c:	e037      	b.n	800f77e <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_PRE_RANGE:
        SequenceConfigNew |= 0x40;
 800f70e:	7dbb      	ldrb	r3, [r7, #22]
 800f710:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f714:	75bb      	strb	r3, [r7, #22]
        break;
 800f716:	e032      	b.n	800f77e <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
        SequenceConfigNew |= 0x80;
 800f718:	7dbb      	ldrb	r3, [r7, #22]
 800f71a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800f71e:	75bb      	strb	r3, [r7, #22]
        break;
 800f720:	e02d      	b.n	800f77e <VL53L0X_SetSequenceStepEnable+0xee>
      default:
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 800f722:	23fc      	movs	r3, #252	@ 0xfc
 800f724:	75fb      	strb	r3, [r7, #23]
 800f726:	e02a      	b.n	800f77e <VL53L0X_SetSequenceStepEnable+0xee>
      }
    } else {
      /* Disable requested sequence step
       */
      switch (SequenceStepId) {
 800f728:	78fb      	ldrb	r3, [r7, #3]
 800f72a:	2b04      	cmp	r3, #4
 800f72c:	d825      	bhi.n	800f77a <VL53L0X_SetSequenceStepEnable+0xea>
 800f72e:	a201      	add	r2, pc, #4	@ (adr r2, 800f734 <VL53L0X_SetSequenceStepEnable+0xa4>)
 800f730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f734:	0800f749 	.word	0x0800f749
 800f738:	0800f753 	.word	0x0800f753
 800f73c:	0800f75d 	.word	0x0800f75d
 800f740:	0800f767 	.word	0x0800f767
 800f744:	0800f771 	.word	0x0800f771
      case VL53L0X_SEQUENCESTEP_TCC:
        SequenceConfigNew &= 0xef;
 800f748:	7dbb      	ldrb	r3, [r7, #22]
 800f74a:	f023 0310 	bic.w	r3, r3, #16
 800f74e:	75bb      	strb	r3, [r7, #22]
        break;
 800f750:	e015      	b.n	800f77e <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_DSS:
        SequenceConfigNew &= 0xd7;
 800f752:	7dbb      	ldrb	r3, [r7, #22]
 800f754:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 800f758:	75bb      	strb	r3, [r7, #22]
        break;
 800f75a:	e010      	b.n	800f77e <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_MSRC:
        SequenceConfigNew &= 0xfb;
 800f75c:	7dbb      	ldrb	r3, [r7, #22]
 800f75e:	f023 0304 	bic.w	r3, r3, #4
 800f762:	75bb      	strb	r3, [r7, #22]
        break;
 800f764:	e00b      	b.n	800f77e <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_PRE_RANGE:
        SequenceConfigNew &= 0xbf;
 800f766:	7dbb      	ldrb	r3, [r7, #22]
 800f768:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f76c:	75bb      	strb	r3, [r7, #22]
        break;
 800f76e:	e006      	b.n	800f77e <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
        SequenceConfigNew &= 0x7f;
 800f770:	7dbb      	ldrb	r3, [r7, #22]
 800f772:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f776:	75bb      	strb	r3, [r7, #22]
        break;
 800f778:	e001      	b.n	800f77e <VL53L0X_SetSequenceStepEnable+0xee>
      default:
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 800f77a:	23fc      	movs	r3, #252	@ 0xfc
 800f77c:	75fb      	strb	r3, [r7, #23]
      }
    }
  }

  if (SequenceConfigNew != SequenceConfig) {
 800f77e:	7bfb      	ldrb	r3, [r7, #15]
 800f780:	7dba      	ldrb	r2, [r7, #22]
 800f782:	429a      	cmp	r2, r3
 800f784:	d01e      	beq.n	800f7c4 <VL53L0X_SetSequenceStepEnable+0x134>
    /* Apply New Setting */
    if (Status == VL53L0X_ERROR_NONE) {
 800f786:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d107      	bne.n	800f79e <VL53L0X_SetSequenceStepEnable+0x10e>
      Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800f78e:	7dbb      	ldrb	r3, [r7, #22]
 800f790:	461a      	mov	r2, r3
 800f792:	2101      	movs	r1, #1
 800f794:	6878      	ldr	r0, [r7, #4]
 800f796:	f004 f875 	bl	8013884 <VL53L0X_WrByte>
 800f79a:	4603      	mov	r3, r0
 800f79c:	75fb      	strb	r3, [r7, #23]
                              SequenceConfigNew);
    }
    if (Status == VL53L0X_ERROR_NONE)
 800f79e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d103      	bne.n	800f7ae <VL53L0X_SetSequenceStepEnable+0x11e>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	7dba      	ldrb	r2, [r7, #22]
 800f7aa:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

    /* Recalculate timing budget */
    if (Status == VL53L0X_ERROR_NONE) {
 800f7ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d106      	bne.n	800f7c4 <VL53L0X_SetSequenceStepEnable+0x134>
      VL53L0X_GETPARAMETERFIELD(Dev, MeasurementTimingBudgetMicroSeconds,
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	695b      	ldr	r3, [r3, #20]
 800f7ba:	613b      	str	r3, [r7, #16]
                                MeasurementTimingBudgetMicroSeconds);

      VL53L0X_SetMeasurementTimingBudgetMicroSeconds(
 800f7bc:	6939      	ldr	r1, [r7, #16]
 800f7be:	6878      	ldr	r0, [r7, #4]
 800f7c0:	f7ff ff29 	bl	800f616 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
          Dev, MeasurementTimingBudgetMicroSeconds);
    }
  }

  return Status;
 800f7c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f7c8:	4618      	mov	r0, r3
 800f7ca:	3718      	adds	r7, #24
 800f7cc:	46bd      	mov	sp, r7
 800f7ce:	bd80      	pop	{r7, pc}

0800f7d0 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
                                    VL53L0X_SequenceStepId SequenceStepId,
                                    uint8_t SequenceConfig,
                                    uint8_t *pSequenceStepEnabled) {
 800f7d0:	b480      	push	{r7}
 800f7d2:	b087      	sub	sp, #28
 800f7d4:	af00      	add	r7, sp, #0
 800f7d6:	60f8      	str	r0, [r7, #12]
 800f7d8:	607b      	str	r3, [r7, #4]
 800f7da:	460b      	mov	r3, r1
 800f7dc:	72fb      	strb	r3, [r7, #11]
 800f7de:	4613      	mov	r3, r2
 800f7e0:	72bb      	strb	r3, [r7, #10]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	75fb      	strb	r3, [r7, #23]
  *pSequenceStepEnabled = 0;
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	2200      	movs	r2, #0
 800f7ea:	701a      	strb	r2, [r3, #0]

  switch (SequenceStepId) {
 800f7ec:	7afb      	ldrb	r3, [r7, #11]
 800f7ee:	2b04      	cmp	r3, #4
 800f7f0:	d836      	bhi.n	800f860 <sequence_step_enabled+0x90>
 800f7f2:	a201      	add	r2, pc, #4	@ (adr r2, 800f7f8 <sequence_step_enabled+0x28>)
 800f7f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7f8:	0800f80d 	.word	0x0800f80d
 800f7fc:	0800f81f 	.word	0x0800f81f
 800f800:	0800f831 	.word	0x0800f831
 800f804:	0800f843 	.word	0x0800f843
 800f808:	0800f855 	.word	0x0800f855
  case VL53L0X_SEQUENCESTEP_TCC:
    *pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 800f80c:	7abb      	ldrb	r3, [r7, #10]
 800f80e:	111b      	asrs	r3, r3, #4
 800f810:	b2db      	uxtb	r3, r3
 800f812:	f003 0301 	and.w	r3, r3, #1
 800f816:	b2da      	uxtb	r2, r3
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	701a      	strb	r2, [r3, #0]
    break;
 800f81c:	e022      	b.n	800f864 <sequence_step_enabled+0x94>
  case VL53L0X_SEQUENCESTEP_DSS:
    *pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800f81e:	7abb      	ldrb	r3, [r7, #10]
 800f820:	10db      	asrs	r3, r3, #3
 800f822:	b2db      	uxtb	r3, r3
 800f824:	f003 0301 	and.w	r3, r3, #1
 800f828:	b2da      	uxtb	r2, r3
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	701a      	strb	r2, [r3, #0]
    break;
 800f82e:	e019      	b.n	800f864 <sequence_step_enabled+0x94>
  case VL53L0X_SEQUENCESTEP_MSRC:
    *pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800f830:	7abb      	ldrb	r3, [r7, #10]
 800f832:	109b      	asrs	r3, r3, #2
 800f834:	b2db      	uxtb	r3, r3
 800f836:	f003 0301 	and.w	r3, r3, #1
 800f83a:	b2da      	uxtb	r2, r3
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	701a      	strb	r2, [r3, #0]
    break;
 800f840:	e010      	b.n	800f864 <sequence_step_enabled+0x94>
  case VL53L0X_SEQUENCESTEP_PRE_RANGE:
    *pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800f842:	7abb      	ldrb	r3, [r7, #10]
 800f844:	119b      	asrs	r3, r3, #6
 800f846:	b2db      	uxtb	r3, r3
 800f848:	f003 0301 	and.w	r3, r3, #1
 800f84c:	b2da      	uxtb	r2, r3
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	701a      	strb	r2, [r3, #0]
    break;
 800f852:	e007      	b.n	800f864 <sequence_step_enabled+0x94>
  case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
    *pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 800f854:	7abb      	ldrb	r3, [r7, #10]
 800f856:	09db      	lsrs	r3, r3, #7
 800f858:	b2da      	uxtb	r2, r3
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	701a      	strb	r2, [r3, #0]
    break;
 800f85e:	e001      	b.n	800f864 <sequence_step_enabled+0x94>
  default:
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 800f860:	23fc      	movs	r3, #252	@ 0xfc
 800f862:	75fb      	strb	r3, [r7, #23]
  }

  return Status;
 800f864:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f868:	4618      	mov	r0, r3
 800f86a:	371c      	adds	r7, #28
 800f86c:	46bd      	mov	sp, r7
 800f86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f872:	4770      	bx	lr

0800f874 <VL53L0X_GetSequenceStepEnables>:
  return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(
    VL53L0X_DEV Dev,
    VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps) {
 800f874:	b580      	push	{r7, lr}
 800f876:	b084      	sub	sp, #16
 800f878:	af00      	add	r7, sp, #0
 800f87a:	6078      	str	r0, [r7, #4]
 800f87c:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f87e:	2300      	movs	r3, #0
 800f880:	73fb      	strb	r3, [r7, #15]
  uint8_t SequenceConfig = 0;
 800f882:	2300      	movs	r3, #0
 800f884:	73bb      	strb	r3, [r7, #14]

  Status =
      VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &SequenceConfig);
 800f886:	f107 030e 	add.w	r3, r7, #14
 800f88a:	461a      	mov	r2, r3
 800f88c:	2101      	movs	r1, #1
 800f88e:	6878      	ldr	r0, [r7, #4]
 800f890:	f003 fef7 	bl	8013682 <VL53L0X_RdByte>
 800f894:	4603      	mov	r3, r0
 800f896:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE) {
 800f898:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d107      	bne.n	800f8b0 <VL53L0X_GetSequenceStepEnables+0x3c>
    Status =
        sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
 800f8a0:	7bba      	ldrb	r2, [r7, #14]
 800f8a2:	683b      	ldr	r3, [r7, #0]
 800f8a4:	2100      	movs	r1, #0
 800f8a6:	6878      	ldr	r0, [r7, #4]
 800f8a8:	f7ff ff92 	bl	800f7d0 <sequence_step_enabled>
 800f8ac:	4603      	mov	r3, r0
 800f8ae:	73fb      	strb	r3, [r7, #15]
                              &pSchedulerSequenceSteps->TccOn);
  }
  if (Status == VL53L0X_ERROR_NONE) {
 800f8b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d108      	bne.n	800f8ca <VL53L0X_GetSequenceStepEnables+0x56>
    Status =
        sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
 800f8b8:	7bba      	ldrb	r2, [r7, #14]
 800f8ba:	683b      	ldr	r3, [r7, #0]
 800f8bc:	3302      	adds	r3, #2
 800f8be:	2101      	movs	r1, #1
 800f8c0:	6878      	ldr	r0, [r7, #4]
 800f8c2:	f7ff ff85 	bl	800f7d0 <sequence_step_enabled>
 800f8c6:	4603      	mov	r3, r0
 800f8c8:	73fb      	strb	r3, [r7, #15]
                              &pSchedulerSequenceSteps->DssOn);
  }
  if (Status == VL53L0X_ERROR_NONE) {
 800f8ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d108      	bne.n	800f8e4 <VL53L0X_GetSequenceStepEnables+0x70>
    Status =
        sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
 800f8d2:	7bba      	ldrb	r2, [r7, #14]
 800f8d4:	683b      	ldr	r3, [r7, #0]
 800f8d6:	3301      	adds	r3, #1
 800f8d8:	2102      	movs	r1, #2
 800f8da:	6878      	ldr	r0, [r7, #4]
 800f8dc:	f7ff ff78 	bl	800f7d0 <sequence_step_enabled>
 800f8e0:	4603      	mov	r3, r0
 800f8e2:	73fb      	strb	r3, [r7, #15]
                              &pSchedulerSequenceSteps->MsrcOn);
  }
  if (Status == VL53L0X_ERROR_NONE) {
 800f8e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d108      	bne.n	800f8fe <VL53L0X_GetSequenceStepEnables+0x8a>
    Status = sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 800f8ec:	7bba      	ldrb	r2, [r7, #14]
 800f8ee:	683b      	ldr	r3, [r7, #0]
 800f8f0:	3303      	adds	r3, #3
 800f8f2:	2103      	movs	r1, #3
 800f8f4:	6878      	ldr	r0, [r7, #4]
 800f8f6:	f7ff ff6b 	bl	800f7d0 <sequence_step_enabled>
 800f8fa:	4603      	mov	r3, r0
 800f8fc:	73fb      	strb	r3, [r7, #15]
                                   SequenceConfig,
                                   &pSchedulerSequenceSteps->PreRangeOn);
  }
  if (Status == VL53L0X_ERROR_NONE) {
 800f8fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f902:	2b00      	cmp	r3, #0
 800f904:	d108      	bne.n	800f918 <VL53L0X_GetSequenceStepEnables+0xa4>
    Status = sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE,
 800f906:	7bba      	ldrb	r2, [r7, #14]
 800f908:	683b      	ldr	r3, [r7, #0]
 800f90a:	3304      	adds	r3, #4
 800f90c:	2104      	movs	r1, #4
 800f90e:	6878      	ldr	r0, [r7, #4]
 800f910:	f7ff ff5e 	bl	800f7d0 <sequence_step_enabled>
 800f914:	4603      	mov	r3, r0
 800f916:	73fb      	strb	r3, [r7, #15]
                                   SequenceConfig,
                                   &pSchedulerSequenceSteps->FinalRangeOn);
  }

  return Status;
 800f918:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f91c:	4618      	mov	r0, r3
 800f91e:	3710      	adds	r7, #16
 800f920:	46bd      	mov	sp, r7
 800f922:	bd80      	pop	{r7, pc}

0800f924 <VL53L0X_GetSequenceStepTimeout>:
}

VL53L0X_Error
VL53L0X_GetSequenceStepTimeout(VL53L0X_DEV Dev,
                               VL53L0X_SequenceStepId SequenceStepId,
                               FixPoint1616_t *pTimeOutMilliSecs) {
 800f924:	b580      	push	{r7, lr}
 800f926:	b088      	sub	sp, #32
 800f928:	af00      	add	r7, sp, #0
 800f92a:	60f8      	str	r0, [r7, #12]
 800f92c:	460b      	mov	r3, r1
 800f92e:	607a      	str	r2, [r7, #4]
 800f930:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f932:	2300      	movs	r3, #0
 800f934:	77fb      	strb	r3, [r7, #31]
  uint32_t TimeoutMicroSeconds;
  uint32_t WholeNumber_ms = 0;
 800f936:	2300      	movs	r3, #0
 800f938:	61bb      	str	r3, [r7, #24]
  uint32_t Fraction_ms = 0;
 800f93a:	2300      	movs	r3, #0
 800f93c:	617b      	str	r3, [r7, #20]

  Status = get_sequence_step_timeout(Dev, SequenceStepId, &TimeoutMicroSeconds);
 800f93e:	f107 0210 	add.w	r2, r7, #16
 800f942:	7afb      	ldrb	r3, [r7, #11]
 800f944:	4619      	mov	r1, r3
 800f946:	68f8      	ldr	r0, [r7, #12]
 800f948:	f002 fbbe 	bl	80120c8 <get_sequence_step_timeout>
 800f94c:	4603      	mov	r3, r0
 800f94e:	77fb      	strb	r3, [r7, #31]
  if (Status == VL53L0X_ERROR_NONE) {
 800f950:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800f954:	2b00      	cmp	r3, #0
 800f956:	d11c      	bne.n	800f992 <VL53L0X_GetSequenceStepTimeout+0x6e>
    WholeNumber_ms = TimeoutMicroSeconds / 1000;
 800f958:	693b      	ldr	r3, [r7, #16]
 800f95a:	4a11      	ldr	r2, [pc, #68]	@ (800f9a0 <VL53L0X_GetSequenceStepTimeout+0x7c>)
 800f95c:	fba2 2303 	umull	r2, r3, r2, r3
 800f960:	099b      	lsrs	r3, r3, #6
 800f962:	61bb      	str	r3, [r7, #24]
    Fraction_ms = TimeoutMicroSeconds - (WholeNumber_ms * 1000);
 800f964:	693a      	ldr	r2, [r7, #16]
 800f966:	69bb      	ldr	r3, [r7, #24]
 800f968:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800f96c:	fb01 f303 	mul.w	r3, r1, r3
 800f970:	1ad3      	subs	r3, r2, r3
 800f972:	617b      	str	r3, [r7, #20]
    *pTimeOutMilliSecs =
        (WholeNumber_ms << 16) + (((Fraction_ms * 0xffff) + 500) / 1000);
 800f974:	69bb      	ldr	r3, [r7, #24]
 800f976:	0419      	lsls	r1, r3, #16
 800f978:	697a      	ldr	r2, [r7, #20]
 800f97a:	4613      	mov	r3, r2
 800f97c:	041b      	lsls	r3, r3, #16
 800f97e:	1a9b      	subs	r3, r3, r2
 800f980:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800f984:	4a06      	ldr	r2, [pc, #24]	@ (800f9a0 <VL53L0X_GetSequenceStepTimeout+0x7c>)
 800f986:	fba2 2303 	umull	r2, r3, r2, r3
 800f98a:	099b      	lsrs	r3, r3, #6
 800f98c:	18ca      	adds	r2, r1, r3
    *pTimeOutMilliSecs =
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	601a      	str	r2, [r3, #0]
  }

  return Status;
 800f992:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800f996:	4618      	mov	r0, r3
 800f998:	3720      	adds	r7, #32
 800f99a:	46bd      	mov	sp, r7
 800f99c:	bd80      	pop	{r7, pc}
 800f99e:	bf00      	nop
 800f9a0:	10624dd3 	.word	0x10624dd3

0800f9a4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:

  return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(
    VL53L0X_DEV Dev, uint32_t *pInterMeasurementPeriodMilliSeconds) {
 800f9a4:	b580      	push	{r7, lr}
 800f9a6:	b084      	sub	sp, #16
 800f9a8:	af00      	add	r7, sp, #0
 800f9aa:	6078      	str	r0, [r7, #4]
 800f9ac:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f9ae:	2300      	movs	r3, #0
 800f9b0:	73fb      	strb	r3, [r7, #15]
  uint16_t osc_calibrate_val;
  uint32_t IMPeriodMilliSeconds;

  Status =
      VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL, &osc_calibrate_val);
 800f9b2:	f107 030c 	add.w	r3, r7, #12
 800f9b6:	461a      	mov	r2, r3
 800f9b8:	21f8      	movs	r1, #248	@ 0xf8
 800f9ba:	6878      	ldr	r0, [r7, #4]
 800f9bc:	f003 feec 	bl	8013798 <VL53L0X_RdWord>
 800f9c0:	4603      	mov	r3, r0
 800f9c2:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE) {
 800f9c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d108      	bne.n	800f9de <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
    Status = VL53L0X_RdDWord(Dev, VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
 800f9cc:	f107 0308 	add.w	r3, r7, #8
 800f9d0:	461a      	mov	r2, r3
 800f9d2:	2104      	movs	r1, #4
 800f9d4:	6878      	ldr	r0, [r7, #4]
 800f9d6:	f003 ff17 	bl	8013808 <VL53L0X_RdDWord>
 800f9da:	4603      	mov	r3, r0
 800f9dc:	73fb      	strb	r3, [r7, #15]
                             &IMPeriodMilliSeconds);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f9de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d10c      	bne.n	800fa00 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
    if (osc_calibrate_val != 0) {
 800f9e6:	89bb      	ldrh	r3, [r7, #12]
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d005      	beq.n	800f9f8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
      *pInterMeasurementPeriodMilliSeconds =
          IMPeriodMilliSeconds / osc_calibrate_val;
 800f9ec:	68bb      	ldr	r3, [r7, #8]
 800f9ee:	89ba      	ldrh	r2, [r7, #12]
 800f9f0:	fbb3 f2f2 	udiv	r2, r3, r2
      *pInterMeasurementPeriodMilliSeconds =
 800f9f4:	683b      	ldr	r3, [r7, #0]
 800f9f6:	601a      	str	r2, [r3, #0]
    }
    VL53L0X_SETPARAMETERFIELD(Dev, InterMeasurementPeriodMilliSeconds,
 800f9f8:	683b      	ldr	r3, [r7, #0]
 800f9fa:	681a      	ldr	r2, [r3, #0]
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	619a      	str	r2, [r3, #24]
                              *pInterMeasurementPeriodMilliSeconds);
  }

  return Status;
 800fa00:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fa04:	4618      	mov	r0, r3
 800fa06:	3710      	adds	r7, #16
 800fa08:	46bd      	mov	sp, r7
 800fa0a:	bd80      	pop	{r7, pc}

0800fa0c <VL53L0X_GetXTalkCompensationEnable>:
  return Status;
}

VL53L0X_Error
VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
                                   uint8_t *pXTalkCompensationEnable) {
 800fa0c:	b480      	push	{r7}
 800fa0e:	b085      	sub	sp, #20
 800fa10:	af00      	add	r7, sp, #0
 800fa12:	6078      	str	r0, [r7, #4]
 800fa14:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fa16:	2300      	movs	r3, #0
 800fa18:	73fb      	strb	r3, [r7, #15]
  uint8_t Temp8;

  VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	7f1b      	ldrb	r3, [r3, #28]
 800fa1e:	73bb      	strb	r3, [r7, #14]
  *pXTalkCompensationEnable = Temp8;
 800fa20:	683b      	ldr	r3, [r7, #0]
 800fa22:	7bba      	ldrb	r2, [r7, #14]
 800fa24:	701a      	strb	r2, [r3, #0]

  return Status;
 800fa26:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fa2a:	4618      	mov	r0, r3
 800fa2c:	3714      	adds	r7, #20
 800fa2e:	46bd      	mov	sp, r7
 800fa30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa34:	4770      	bx	lr

0800fa36 <VL53L0X_GetXTalkCompensationRateMegaCps>:

  return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(
    VL53L0X_DEV Dev, FixPoint1616_t *pXTalkCompensationRateMegaCps) {
 800fa36:	b580      	push	{r7, lr}
 800fa38:	b086      	sub	sp, #24
 800fa3a:	af00      	add	r7, sp, #0
 800fa3c:	6078      	str	r0, [r7, #4]
 800fa3e:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fa40:	2300      	movs	r3, #0
 800fa42:	75fb      	strb	r3, [r7, #23]
  uint16_t Value;
  FixPoint1616_t TempFix1616;

  Status =
      VL53L0X_RdWord(Dev, VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS,
 800fa44:	f107 030e 	add.w	r3, r7, #14
 800fa48:	461a      	mov	r2, r3
 800fa4a:	2120      	movs	r1, #32
 800fa4c:	6878      	ldr	r0, [r7, #4]
 800fa4e:	f003 fea3 	bl	8013798 <VL53L0X_RdWord>
 800fa52:	4603      	mov	r3, r0
 800fa54:	75fb      	strb	r3, [r7, #23]
                     (uint16_t *)&Value);
  if (Status == VL53L0X_ERROR_NONE) {
 800fa56:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d118      	bne.n	800fa90 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
    if (Value == 0) {
 800fa5e:	89fb      	ldrh	r3, [r7, #14]
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d109      	bne.n	800fa78 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
      /* the Xtalk is disabled return value from memory */
      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, TempFix1616);
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	6a1b      	ldr	r3, [r3, #32]
 800fa68:	613b      	str	r3, [r7, #16]
      *pXTalkCompensationRateMegaCps = TempFix1616;
 800fa6a:	683b      	ldr	r3, [r7, #0]
 800fa6c:	693a      	ldr	r2, [r7, #16]
 800fa6e:	601a      	str	r2, [r3, #0]
      VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable, 0);
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	2200      	movs	r2, #0
 800fa74:	771a      	strb	r2, [r3, #28]
 800fa76:	e00b      	b.n	800fa90 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
    } else {
      TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 800fa78:	89fb      	ldrh	r3, [r7, #14]
 800fa7a:	00db      	lsls	r3, r3, #3
 800fa7c:	613b      	str	r3, [r7, #16]
      *pXTalkCompensationRateMegaCps = TempFix1616;
 800fa7e:	683b      	ldr	r3, [r7, #0]
 800fa80:	693a      	ldr	r2, [r7, #16]
 800fa82:	601a      	str	r2, [r3, #0]
      VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, TempFix1616);
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	693a      	ldr	r2, [r7, #16]
 800fa88:	621a      	str	r2, [r3, #32]
      VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable, 1);
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	2201      	movs	r2, #1
 800fa8e:	771a      	strb	r2, [r3, #28]
    }
  }

  return Status;
 800fa90:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fa94:	4618      	mov	r0, r3
 800fa96:	3718      	adds	r7, #24
 800fa98:	46bd      	mov	sp, r7
 800fa9a:	bd80      	pop	{r7, pc}

0800fa9c <VL53L0X_SetLimitCheckEnable>:
  return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev,
                                          uint16_t LimitCheckId,
                                          uint8_t LimitCheckEnable) {
 800fa9c:	b580      	push	{r7, lr}
 800fa9e:	b086      	sub	sp, #24
 800faa0:	af00      	add	r7, sp, #0
 800faa2:	6078      	str	r0, [r7, #4]
 800faa4:	460b      	mov	r3, r1
 800faa6:	807b      	strh	r3, [r7, #2]
 800faa8:	4613      	mov	r3, r2
 800faaa:	707b      	strb	r3, [r7, #1]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800faac:	2300      	movs	r3, #0
 800faae:	75fb      	strb	r3, [r7, #23]
  FixPoint1616_t TempFix1616 = 0;
 800fab0:	2300      	movs	r3, #0
 800fab2:	613b      	str	r3, [r7, #16]
  uint8_t LimitCheckEnableInt = 0;
 800fab4:	2300      	movs	r3, #0
 800fab6:	73fb      	strb	r3, [r7, #15]
  uint8_t LimitCheckDisable = 0;
 800fab8:	2300      	movs	r3, #0
 800faba:	73bb      	strb	r3, [r7, #14]
  uint8_t Temp8;

  if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800fabc:	887b      	ldrh	r3, [r7, #2]
 800fabe:	2b05      	cmp	r3, #5
 800fac0:	d902      	bls.n	800fac8 <VL53L0X_SetLimitCheckEnable+0x2c>
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 800fac2:	23fc      	movs	r3, #252	@ 0xfc
 800fac4:	75fb      	strb	r3, [r7, #23]
 800fac6:	e05b      	b.n	800fb80 <VL53L0X_SetLimitCheckEnable+0xe4>
  } else {
    if (LimitCheckEnable == 0) {
 800fac8:	787b      	ldrb	r3, [r7, #1]
 800faca:	2b00      	cmp	r3, #0
 800facc:	d106      	bne.n	800fadc <VL53L0X_SetLimitCheckEnable+0x40>
      TempFix1616 = 0;
 800face:	2300      	movs	r3, #0
 800fad0:	613b      	str	r3, [r7, #16]
      LimitCheckEnableInt = 0;
 800fad2:	2300      	movs	r3, #0
 800fad4:	73fb      	strb	r3, [r7, #15]
      LimitCheckDisable = 1;
 800fad6:	2301      	movs	r3, #1
 800fad8:	73bb      	strb	r3, [r7, #14]
 800fada:	e00a      	b.n	800faf2 <VL53L0X_SetLimitCheckEnable+0x56>

    } else {
      VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 800fadc:	887b      	ldrh	r3, [r7, #2]
 800fade:	687a      	ldr	r2, [r7, #4]
 800fae0:	330c      	adds	r3, #12
 800fae2:	009b      	lsls	r3, r3, #2
 800fae4:	4413      	add	r3, r2
 800fae6:	685b      	ldr	r3, [r3, #4]
 800fae8:	613b      	str	r3, [r7, #16]
                                     TempFix1616);
      LimitCheckDisable = 0;
 800faea:	2300      	movs	r3, #0
 800faec:	73bb      	strb	r3, [r7, #14]
      /* this to be sure to have either 0 or 1 */
      LimitCheckEnableInt = 1;
 800faee:	2301      	movs	r3, #1
 800faf0:	73fb      	strb	r3, [r7, #15]
    }

    switch (LimitCheckId) {
 800faf2:	887b      	ldrh	r3, [r7, #2]
 800faf4:	2b05      	cmp	r3, #5
 800faf6:	d841      	bhi.n	800fb7c <VL53L0X_SetLimitCheckEnable+0xe0>
 800faf8:	a201      	add	r2, pc, #4	@ (adr r2, 800fb00 <VL53L0X_SetLimitCheckEnable+0x64>)
 800fafa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fafe:	bf00      	nop
 800fb00:	0800fb19 	.word	0x0800fb19
 800fb04:	0800fb23 	.word	0x0800fb23
 800fb08:	0800fb39 	.word	0x0800fb39
 800fb0c:	0800fb43 	.word	0x0800fb43
 800fb10:	0800fb4d 	.word	0x0800fb4d
 800fb14:	0800fb65 	.word	0x0800fb65

    case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	7bfa      	ldrb	r2, [r7, #15]
 800fb1c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                                     VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
                                     LimitCheckEnableInt);

      break;
 800fb20:	e02e      	b.n	800fb80 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

      Status = VL53L0X_WrWord(
          Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
          VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 800fb22:	693b      	ldr	r3, [r7, #16]
 800fb24:	0a5b      	lsrs	r3, r3, #9
      Status = VL53L0X_WrWord(
 800fb26:	b29b      	uxth	r3, r3
 800fb28:	461a      	mov	r2, r3
 800fb2a:	2144      	movs	r1, #68	@ 0x44
 800fb2c:	6878      	ldr	r0, [r7, #4]
 800fb2e:	f003 fecd 	bl	80138cc <VL53L0X_WrWord>
 800fb32:	4603      	mov	r3, r0
 800fb34:	75fb      	strb	r3, [r7, #23]

      break;
 800fb36:	e023      	b.n	800fb80 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	7bfa      	ldrb	r2, [r7, #15]
 800fb3c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
                                     VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
                                     LimitCheckEnableInt);

      break;
 800fb40:	e01e      	b.n	800fb80 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	7bfa      	ldrb	r2, [r7, #15]
 800fb46:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
                                     VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
                                     LimitCheckEnableInt);

      break;
 800fb4a:	e019      	b.n	800fb80 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

      Temp8 = (uint8_t)(LimitCheckDisable << 1);
 800fb4c:	7bbb      	ldrb	r3, [r7, #14]
 800fb4e:	005b      	lsls	r3, r3, #1
 800fb50:	737b      	strb	r3, [r7, #13]
      Status =
          VL53L0X_UpdateByte(Dev, VL53L0X_REG_MSRC_CONFIG_CONTROL, 0xFE, Temp8);
 800fb52:	7b7b      	ldrb	r3, [r7, #13]
 800fb54:	22fe      	movs	r2, #254	@ 0xfe
 800fb56:	2160      	movs	r1, #96	@ 0x60
 800fb58:	6878      	ldr	r0, [r7, #4]
 800fb5a:	f003 fee3 	bl	8013924 <VL53L0X_UpdateByte>
 800fb5e:	4603      	mov	r3, r0
 800fb60:	75fb      	strb	r3, [r7, #23]

      break;
 800fb62:	e00d      	b.n	800fb80 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

      Temp8 = (uint8_t)(LimitCheckDisable << 4);
 800fb64:	7bbb      	ldrb	r3, [r7, #14]
 800fb66:	011b      	lsls	r3, r3, #4
 800fb68:	737b      	strb	r3, [r7, #13]
      Status =
          VL53L0X_UpdateByte(Dev, VL53L0X_REG_MSRC_CONFIG_CONTROL, 0xEF, Temp8);
 800fb6a:	7b7b      	ldrb	r3, [r7, #13]
 800fb6c:	22ef      	movs	r2, #239	@ 0xef
 800fb6e:	2160      	movs	r1, #96	@ 0x60
 800fb70:	6878      	ldr	r0, [r7, #4]
 800fb72:	f003 fed7 	bl	8013924 <VL53L0X_UpdateByte>
 800fb76:	4603      	mov	r3, r0
 800fb78:	75fb      	strb	r3, [r7, #23]

      break;
 800fb7a:	e001      	b.n	800fb80 <VL53L0X_SetLimitCheckEnable+0xe4>

    default:
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 800fb7c:	23fc      	movs	r3, #252	@ 0xfc
 800fb7e:	75fb      	strb	r3, [r7, #23]
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800fb80:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d10f      	bne.n	800fba8 <VL53L0X_SetLimitCheckEnable+0x10c>
    if (LimitCheckEnable == 0) {
 800fb88:	787b      	ldrb	r3, [r7, #1]
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d106      	bne.n	800fb9c <VL53L0X_SetLimitCheckEnable+0x100>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 0);
 800fb8e:	887b      	ldrh	r3, [r7, #2]
 800fb90:	687a      	ldr	r2, [r7, #4]
 800fb92:	4413      	add	r3, r2
 800fb94:	2200      	movs	r2, #0
 800fb96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800fb9a:	e005      	b.n	800fba8 <VL53L0X_SetLimitCheckEnable+0x10c>
    } else {
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 1);
 800fb9c:	887b      	ldrh	r3, [r7, #2]
 800fb9e:	687a      	ldr	r2, [r7, #4]
 800fba0:	4413      	add	r3, r2
 800fba2:	2201      	movs	r2, #1
 800fba4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    }
  }

  return Status;
 800fba8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fbac:	4618      	mov	r0, r3
 800fbae:	3718      	adds	r7, #24
 800fbb0:	46bd      	mov	sp, r7
 800fbb2:	bd80      	pop	{r7, pc}

0800fbb4 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev,
                                          uint16_t LimitCheckId,
                                          uint8_t *pLimitCheckEnable) {
 800fbb4:	b480      	push	{r7}
 800fbb6:	b087      	sub	sp, #28
 800fbb8:	af00      	add	r7, sp, #0
 800fbba:	60f8      	str	r0, [r7, #12]
 800fbbc:	460b      	mov	r3, r1
 800fbbe:	607a      	str	r2, [r7, #4]
 800fbc0:	817b      	strh	r3, [r7, #10]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fbc2:	2300      	movs	r3, #0
 800fbc4:	75fb      	strb	r3, [r7, #23]
  uint8_t Temp8;

  if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800fbc6:	897b      	ldrh	r3, [r7, #10]
 800fbc8:	2b05      	cmp	r3, #5
 800fbca:	d905      	bls.n	800fbd8 <VL53L0X_GetLimitCheckEnable+0x24>
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 800fbcc:	23fc      	movs	r3, #252	@ 0xfc
 800fbce:	75fb      	strb	r3, [r7, #23]
    *pLimitCheckEnable = 0;
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	2200      	movs	r2, #0
 800fbd4:	701a      	strb	r2, [r3, #0]
 800fbd6:	e008      	b.n	800fbea <VL53L0X_GetLimitCheckEnable+0x36>
  } else {
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, Temp8);
 800fbd8:	897b      	ldrh	r3, [r7, #10]
 800fbda:	68fa      	ldr	r2, [r7, #12]
 800fbdc:	4413      	add	r3, r2
 800fbde:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fbe2:	75bb      	strb	r3, [r7, #22]
    *pLimitCheckEnable = Temp8;
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	7dba      	ldrb	r2, [r7, #22]
 800fbe8:	701a      	strb	r2, [r3, #0]
  }

  return Status;
 800fbea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fbee:	4618      	mov	r0, r3
 800fbf0:	371c      	adds	r7, #28
 800fbf2:	46bd      	mov	sp, r7
 800fbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbf8:	4770      	bx	lr
	...

0800fbfc <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
                                         FixPoint1616_t LimitCheckValue) {
 800fbfc:	b580      	push	{r7, lr}
 800fbfe:	b086      	sub	sp, #24
 800fc00:	af00      	add	r7, sp, #0
 800fc02:	60f8      	str	r0, [r7, #12]
 800fc04:	460b      	mov	r3, r1
 800fc06:	607a      	str	r2, [r7, #4]
 800fc08:	817b      	strh	r3, [r7, #10]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fc0a:	2300      	movs	r3, #0
 800fc0c:	75fb      	strb	r3, [r7, #23]
  uint8_t Temp8;

  VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, Temp8);
 800fc0e:	897b      	ldrh	r3, [r7, #10]
 800fc10:	68fa      	ldr	r2, [r7, #12]
 800fc12:	4413      	add	r3, r2
 800fc14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fc18:	75bb      	strb	r3, [r7, #22]

  if (Temp8 == 0) { /* disabled write only internal value */
 800fc1a:	7dbb      	ldrb	r3, [r7, #22]
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d107      	bne.n	800fc30 <VL53L0X_SetLimitCheckValue+0x34>
    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 800fc20:	897b      	ldrh	r3, [r7, #10]
 800fc22:	68fa      	ldr	r2, [r7, #12]
 800fc24:	330c      	adds	r3, #12
 800fc26:	009b      	lsls	r3, r3, #2
 800fc28:	4413      	add	r3, r2
 800fc2a:	687a      	ldr	r2, [r7, #4]
 800fc2c:	605a      	str	r2, [r3, #4]
 800fc2e:	e040      	b.n	800fcb2 <VL53L0X_SetLimitCheckValue+0xb6>
                                   LimitCheckValue);
  } else {

    switch (LimitCheckId) {
 800fc30:	897b      	ldrh	r3, [r7, #10]
 800fc32:	2b05      	cmp	r3, #5
 800fc34:	d830      	bhi.n	800fc98 <VL53L0X_SetLimitCheckValue+0x9c>
 800fc36:	a201      	add	r2, pc, #4	@ (adr r2, 800fc3c <VL53L0X_SetLimitCheckValue+0x40>)
 800fc38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc3c:	0800fc55 	.word	0x0800fc55
 800fc40:	0800fc5d 	.word	0x0800fc5d
 800fc44:	0800fc73 	.word	0x0800fc73
 800fc48:	0800fc7b 	.word	0x0800fc7b
 800fc4c:	0800fc83 	.word	0x0800fc83
 800fc50:	0800fc83 	.word	0x0800fc83

    case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800fc54:	68fb      	ldr	r3, [r7, #12]
 800fc56:	687a      	ldr	r2, [r7, #4]
 800fc58:	635a      	str	r2, [r3, #52]	@ 0x34
                                     VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
                                     LimitCheckValue);
      break;
 800fc5a:	e01f      	b.n	800fc9c <VL53L0X_SetLimitCheckValue+0xa0>

    case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

      Status = VL53L0X_WrWord(
          Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
          VL53L0X_FIXPOINT1616TOFIXPOINT97(LimitCheckValue));
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	0a5b      	lsrs	r3, r3, #9
      Status = VL53L0X_WrWord(
 800fc60:	b29b      	uxth	r3, r3
 800fc62:	461a      	mov	r2, r3
 800fc64:	2144      	movs	r1, #68	@ 0x44
 800fc66:	68f8      	ldr	r0, [r7, #12]
 800fc68:	f003 fe30 	bl	80138cc <VL53L0X_WrWord>
 800fc6c:	4603      	mov	r3, r0
 800fc6e:	75fb      	strb	r3, [r7, #23]

      break;
 800fc70:	e014      	b.n	800fc9c <VL53L0X_SetLimitCheckValue+0xa0>

    case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800fc72:	68fb      	ldr	r3, [r7, #12]
 800fc74:	687a      	ldr	r2, [r7, #4]
 800fc76:	63da      	str	r2, [r3, #60]	@ 0x3c
                                     VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
                                     LimitCheckValue);

      break;
 800fc78:	e010      	b.n	800fc9c <VL53L0X_SetLimitCheckValue+0xa0>

    case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800fc7a:	68fb      	ldr	r3, [r7, #12]
 800fc7c:	687a      	ldr	r2, [r7, #4]
 800fc7e:	641a      	str	r2, [r3, #64]	@ 0x40
                                     VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
                                     LimitCheckValue);

      break;
 800fc80:	e00c      	b.n	800fc9c <VL53L0X_SetLimitCheckValue+0xa0>
    case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
    case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

      Status =
          VL53L0X_WrWord(Dev, VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
                         VL53L0X_FIXPOINT1616TOFIXPOINT97(LimitCheckValue));
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	0a5b      	lsrs	r3, r3, #9
          VL53L0X_WrWord(Dev, VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
 800fc86:	b29b      	uxth	r3, r3
 800fc88:	461a      	mov	r2, r3
 800fc8a:	2164      	movs	r1, #100	@ 0x64
 800fc8c:	68f8      	ldr	r0, [r7, #12]
 800fc8e:	f003 fe1d 	bl	80138cc <VL53L0X_WrWord>
 800fc92:	4603      	mov	r3, r0
 800fc94:	75fb      	strb	r3, [r7, #23]

      break;
 800fc96:	e001      	b.n	800fc9c <VL53L0X_SetLimitCheckValue+0xa0>

    default:
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 800fc98:	23fc      	movs	r3, #252	@ 0xfc
 800fc9a:	75fb      	strb	r3, [r7, #23]
    }

    if (Status == VL53L0X_ERROR_NONE) {
 800fc9c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d106      	bne.n	800fcb2 <VL53L0X_SetLimitCheckValue+0xb6>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 800fca4:	897b      	ldrh	r3, [r7, #10]
 800fca6:	68fa      	ldr	r2, [r7, #12]
 800fca8:	330c      	adds	r3, #12
 800fcaa:	009b      	lsls	r3, r3, #2
 800fcac:	4413      	add	r3, r2
 800fcae:	687a      	ldr	r2, [r7, #4]
 800fcb0:	605a      	str	r2, [r3, #4]
                                     LimitCheckValue);
    }
  }

  return Status;
 800fcb2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fcb6:	4618      	mov	r0, r3
 800fcb8:	3718      	adds	r7, #24
 800fcba:	46bd      	mov	sp, r7
 800fcbc:	bd80      	pop	{r7, pc}
 800fcbe:	bf00      	nop

0800fcc0 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
                                         FixPoint1616_t *pLimitCheckValue) {
 800fcc0:	b580      	push	{r7, lr}
 800fcc2:	b088      	sub	sp, #32
 800fcc4:	af00      	add	r7, sp, #0
 800fcc6:	60f8      	str	r0, [r7, #12]
 800fcc8:	460b      	mov	r3, r1
 800fcca:	607a      	str	r2, [r7, #4]
 800fccc:	817b      	strh	r3, [r7, #10]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fcce:	2300      	movs	r3, #0
 800fcd0:	77fb      	strb	r3, [r7, #31]
  uint8_t EnableZeroValue = 0;
 800fcd2:	2300      	movs	r3, #0
 800fcd4:	77bb      	strb	r3, [r7, #30]
  uint16_t Temp16;
  FixPoint1616_t TempFix1616;

  switch (LimitCheckId) {
 800fcd6:	897b      	ldrh	r3, [r7, #10]
 800fcd8:	2b05      	cmp	r3, #5
 800fcda:	d847      	bhi.n	800fd6c <VL53L0X_GetLimitCheckValue+0xac>
 800fcdc:	a201      	add	r2, pc, #4	@ (adr r2, 800fce4 <VL53L0X_GetLimitCheckValue+0x24>)
 800fcde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fce2:	bf00      	nop
 800fce4:	0800fcfd 	.word	0x0800fcfd
 800fce8:	0800fd09 	.word	0x0800fd09
 800fcec:	0800fd2f 	.word	0x0800fd2f
 800fcf0:	0800fd3b 	.word	0x0800fd3b
 800fcf4:	0800fd47 	.word	0x0800fd47
 800fcf8:	0800fd47 	.word	0x0800fd47

  case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
    /* internal computation: */
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fd00:	61bb      	str	r3, [r7, #24]
                                   VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
                                   TempFix1616);
    EnableZeroValue = 0;
 800fd02:	2300      	movs	r3, #0
 800fd04:	77bb      	strb	r3, [r7, #30]
    break;
 800fd06:	e033      	b.n	800fd70 <VL53L0X_GetLimitCheckValue+0xb0>

  case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
    Status = VL53L0X_RdWord(
 800fd08:	f107 0316 	add.w	r3, r7, #22
 800fd0c:	461a      	mov	r2, r3
 800fd0e:	2144      	movs	r1, #68	@ 0x44
 800fd10:	68f8      	ldr	r0, [r7, #12]
 800fd12:	f003 fd41 	bl	8013798 <VL53L0X_RdWord>
 800fd16:	4603      	mov	r3, r0
 800fd18:	77fb      	strb	r3, [r7, #31]
        Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, &Temp16);
    if (Status == VL53L0X_ERROR_NONE)
 800fd1a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fd1e:	2b00      	cmp	r3, #0
 800fd20:	d102      	bne.n	800fd28 <VL53L0X_GetLimitCheckValue+0x68>
      TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800fd22:	8afb      	ldrh	r3, [r7, #22]
 800fd24:	025b      	lsls	r3, r3, #9
 800fd26:	61bb      	str	r3, [r7, #24]

    EnableZeroValue = 1;
 800fd28:	2301      	movs	r3, #1
 800fd2a:	77bb      	strb	r3, [r7, #30]
    break;
 800fd2c:	e020      	b.n	800fd70 <VL53L0X_GetLimitCheckValue+0xb0>

  case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
    /* internal computation: */
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fd32:	61bb      	str	r3, [r7, #24]
                                   VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
                                   TempFix1616);
    EnableZeroValue = 0;
 800fd34:	2300      	movs	r3, #0
 800fd36:	77bb      	strb	r3, [r7, #30]
    break;
 800fd38:	e01a      	b.n	800fd70 <VL53L0X_GetLimitCheckValue+0xb0>

  case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
    /* internal computation: */
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd3e:	61bb      	str	r3, [r7, #24]
                                   VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
                                   TempFix1616);
    EnableZeroValue = 0;
 800fd40:	2300      	movs	r3, #0
 800fd42:	77bb      	strb	r3, [r7, #30]
    break;
 800fd44:	e014      	b.n	800fd70 <VL53L0X_GetLimitCheckValue+0xb0>

  case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
  case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
    Status = VL53L0X_RdWord(Dev, VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
 800fd46:	f107 0316 	add.w	r3, r7, #22
 800fd4a:	461a      	mov	r2, r3
 800fd4c:	2164      	movs	r1, #100	@ 0x64
 800fd4e:	68f8      	ldr	r0, [r7, #12]
 800fd50:	f003 fd22 	bl	8013798 <VL53L0X_RdWord>
 800fd54:	4603      	mov	r3, r0
 800fd56:	77fb      	strb	r3, [r7, #31]
                            &Temp16);
    if (Status == VL53L0X_ERROR_NONE)
 800fd58:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	d102      	bne.n	800fd66 <VL53L0X_GetLimitCheckValue+0xa6>
      TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800fd60:	8afb      	ldrh	r3, [r7, #22]
 800fd62:	025b      	lsls	r3, r3, #9
 800fd64:	61bb      	str	r3, [r7, #24]

    EnableZeroValue = 0;
 800fd66:	2300      	movs	r3, #0
 800fd68:	77bb      	strb	r3, [r7, #30]
    break;
 800fd6a:	e001      	b.n	800fd70 <VL53L0X_GetLimitCheckValue+0xb0>

  default:
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 800fd6c:	23fc      	movs	r3, #252	@ 0xfc
 800fd6e:	77fb      	strb	r3, [r7, #31]
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800fd70:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d12a      	bne.n	800fdce <VL53L0X_GetLimitCheckValue+0x10e>

    if (EnableZeroValue == 1) {
 800fd78:	7fbb      	ldrb	r3, [r7, #30]
 800fd7a:	2b01      	cmp	r3, #1
 800fd7c:	d124      	bne.n	800fdc8 <VL53L0X_GetLimitCheckValue+0x108>

      if (TempFix1616 == 0) {
 800fd7e:	69bb      	ldr	r3, [r7, #24]
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	d110      	bne.n	800fda6 <VL53L0X_GetLimitCheckValue+0xe6>
        /* disabled: return value from memory */
        VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 800fd84:	897b      	ldrh	r3, [r7, #10]
 800fd86:	68fa      	ldr	r2, [r7, #12]
 800fd88:	330c      	adds	r3, #12
 800fd8a:	009b      	lsls	r3, r3, #2
 800fd8c:	4413      	add	r3, r2
 800fd8e:	685b      	ldr	r3, [r3, #4]
 800fd90:	61bb      	str	r3, [r7, #24]
                                       TempFix1616);
        *pLimitCheckValue = TempFix1616;
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	69ba      	ldr	r2, [r7, #24]
 800fd96:	601a      	str	r2, [r3, #0]
        VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 0);
 800fd98:	897b      	ldrh	r3, [r7, #10]
 800fd9a:	68fa      	ldr	r2, [r7, #12]
 800fd9c:	4413      	add	r3, r2
 800fd9e:	2200      	movs	r2, #0
 800fda0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800fda4:	e013      	b.n	800fdce <VL53L0X_GetLimitCheckValue+0x10e>
      } else {
        *pLimitCheckValue = TempFix1616;
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	69ba      	ldr	r2, [r7, #24]
 800fdaa:	601a      	str	r2, [r3, #0]
        VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 800fdac:	897b      	ldrh	r3, [r7, #10]
 800fdae:	68fa      	ldr	r2, [r7, #12]
 800fdb0:	330c      	adds	r3, #12
 800fdb2:	009b      	lsls	r3, r3, #2
 800fdb4:	4413      	add	r3, r2
 800fdb6:	69ba      	ldr	r2, [r7, #24]
 800fdb8:	605a      	str	r2, [r3, #4]
                                       TempFix1616);
        VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 1);
 800fdba:	897b      	ldrh	r3, [r7, #10]
 800fdbc:	68fa      	ldr	r2, [r7, #12]
 800fdbe:	4413      	add	r3, r2
 800fdc0:	2201      	movs	r2, #1
 800fdc2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800fdc6:	e002      	b.n	800fdce <VL53L0X_GetLimitCheckValue+0x10e>
      }
    } else {
      *pLimitCheckValue = TempFix1616;
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	69ba      	ldr	r2, [r7, #24]
 800fdcc:	601a      	str	r2, [r3, #0]
    }
  }

  return Status;
 800fdce:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800fdd2:	4618      	mov	r0, r3
 800fdd4:	3720      	adds	r7, #32
 800fdd6:	46bd      	mov	sp, r7
 800fdd8:	bd80      	pop	{r7, pc}
 800fdda:	bf00      	nop

0800fddc <VL53L0X_GetWrapAroundCheckEnable>:
  return Status;
}

VL53L0X_Error
VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
                                 uint8_t *pWrapAroundCheckEnable) {
 800fddc:	b580      	push	{r7, lr}
 800fdde:	b084      	sub	sp, #16
 800fde0:	af00      	add	r7, sp, #0
 800fde2:	6078      	str	r0, [r7, #4]
 800fde4:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fde6:	2300      	movs	r3, #0
 800fde8:	73fb      	strb	r3, [r7, #15]
  uint8_t data;

  Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 800fdea:	f107 030e 	add.w	r3, r7, #14
 800fdee:	461a      	mov	r2, r3
 800fdf0:	2101      	movs	r1, #1
 800fdf2:	6878      	ldr	r0, [r7, #4]
 800fdf4:	f003 fc45 	bl	8013682 <VL53L0X_RdByte>
 800fdf8:	4603      	mov	r3, r0
 800fdfa:	73fb      	strb	r3, [r7, #15]
  if (Status == VL53L0X_ERROR_NONE) {
 800fdfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	d10e      	bne.n	800fe22 <VL53L0X_GetWrapAroundCheckEnable+0x46>
    PALDevDataSet(Dev, SequenceConfig, data);
 800fe04:	7bba      	ldrb	r2, [r7, #14]
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    if (data & (0x01 << 7))
 800fe0c:	7bbb      	ldrb	r3, [r7, #14]
 800fe0e:	b25b      	sxtb	r3, r3
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	da03      	bge.n	800fe1c <VL53L0X_GetWrapAroundCheckEnable+0x40>
      *pWrapAroundCheckEnable = 0x01;
 800fe14:	683b      	ldr	r3, [r7, #0]
 800fe16:	2201      	movs	r2, #1
 800fe18:	701a      	strb	r2, [r3, #0]
 800fe1a:	e002      	b.n	800fe22 <VL53L0X_GetWrapAroundCheckEnable+0x46>
    else
      *pWrapAroundCheckEnable = 0x00;
 800fe1c:	683b      	ldr	r3, [r7, #0]
 800fe1e:	2200      	movs	r2, #0
 800fe20:	701a      	strb	r2, [r3, #0]
  }
  if (Status == VL53L0X_ERROR_NONE) {
 800fe22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d104      	bne.n	800fe34 <VL53L0X_GetWrapAroundCheckEnable+0x58>
    VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 800fe2a:	683b      	ldr	r3, [r7, #0]
 800fe2c:	781a      	ldrb	r2, [r3, #0]
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                              *pWrapAroundCheckEnable);
  }

  return Status;
 800fe34:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fe38:	4618      	mov	r0, r3
 800fe3a:	3710      	adds	r7, #16
 800fe3c:	46bd      	mov	sp, r7
 800fe3e:	bd80      	pop	{r7, pc}

0800fe40 <VL53L0X_PerformSingleMeasurement>:
}

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev) {
 800fe40:	b580      	push	{r7, lr}
 800fe42:	b084      	sub	sp, #16
 800fe44:	af00      	add	r7, sp, #0
 800fe46:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fe48:	2300      	movs	r3, #0
 800fe4a:	73fb      	strb	r3, [r7, #15]
  VL53L0X_DeviceModes DeviceMode;

  /* Get Current DeviceMode */
  Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800fe4c:	f107 030e 	add.w	r3, r7, #14
 800fe50:	4619      	mov	r1, r3
 800fe52:	6878      	ldr	r0, [r7, #4]
 800fe54:	f7ff fbac 	bl	800f5b0 <VL53L0X_GetDeviceMode>
 800fe58:	4603      	mov	r3, r0
 800fe5a:	73fb      	strb	r3, [r7, #15]

  /* Start immediately to run a single ranging measurement in case of
   * single ranging or single histogram */
  if (Status == VL53L0X_ERROR_NONE &&
 800fe5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	d107      	bne.n	800fe74 <VL53L0X_PerformSingleMeasurement+0x34>
      DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800fe64:	7bbb      	ldrb	r3, [r7, #14]
  if (Status == VL53L0X_ERROR_NONE &&
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d104      	bne.n	800fe74 <VL53L0X_PerformSingleMeasurement+0x34>
    Status = VL53L0X_StartMeasurement(Dev);
 800fe6a:	6878      	ldr	r0, [r7, #4]
 800fe6c:	f000 f898 	bl	800ffa0 <VL53L0X_StartMeasurement>
 800fe70:	4603      	mov	r3, r0
 800fe72:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 800fe74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d104      	bne.n	800fe86 <VL53L0X_PerformSingleMeasurement+0x46>
    Status = VL53L0X_measurement_poll_for_completion(Dev);
 800fe7c:	6878      	ldr	r0, [r7, #4]
 800fe7e:	f001 faeb 	bl	8011458 <VL53L0X_measurement_poll_for_completion>
 800fe82:	4603      	mov	r3, r0
 800fe84:	73fb      	strb	r3, [r7, #15]

  /* Change PAL State in case of single ranging or single histogram */
  if (Status == VL53L0X_ERROR_NONE &&
 800fe86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d106      	bne.n	800fe9c <VL53L0X_PerformSingleMeasurement+0x5c>
      DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800fe8e:	7bbb      	ldrb	r3, [r7, #14]
  if (Status == VL53L0X_ERROR_NONE &&
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d103      	bne.n	800fe9c <VL53L0X_PerformSingleMeasurement+0x5c>
    PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	2203      	movs	r2, #3
 800fe98:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132

  return Status;
 800fe9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fea0:	4618      	mov	r0, r3
 800fea2:	3710      	adds	r7, #16
 800fea4:	46bd      	mov	sp, r7
 800fea6:	bd80      	pop	{r7, pc}

0800fea8 <VL53L0X_PerformRefCalibration>:
  return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev,
                                            uint8_t *pVhvSettings,
                                            uint8_t *pPhaseCal) {
 800fea8:	b580      	push	{r7, lr}
 800feaa:	b086      	sub	sp, #24
 800feac:	af00      	add	r7, sp, #0
 800feae:	60f8      	str	r0, [r7, #12]
 800feb0:	60b9      	str	r1, [r7, #8]
 800feb2:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800feb4:	2300      	movs	r3, #0
 800feb6:	75fb      	strb	r3, [r7, #23]

  Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings, pPhaseCal, 1);
 800feb8:	2301      	movs	r3, #1
 800feba:	687a      	ldr	r2, [r7, #4]
 800febc:	68b9      	ldr	r1, [r7, #8]
 800febe:	68f8      	ldr	r0, [r7, #12]
 800fec0:	f001 fa8d 	bl	80113de <VL53L0X_perform_ref_calibration>
 800fec4:	4603      	mov	r3, r0
 800fec6:	75fb      	strb	r3, [r7, #23]

  return Status;
 800fec8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fecc:	4618      	mov	r0, r3
 800fece:	3718      	adds	r7, #24
 800fed0:	46bd      	mov	sp, r7
 800fed2:	bd80      	pop	{r7, pc}

0800fed4 <VL53L0X_CheckAndLoadInterruptSettings>:

  return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
                                                    uint8_t StartNotStopFlag) {
 800fed4:	b580      	push	{r7, lr}
 800fed6:	b086      	sub	sp, #24
 800fed8:	af00      	add	r7, sp, #0
 800feda:	6078      	str	r0, [r7, #4]
 800fedc:	460b      	mov	r3, r1
 800fede:	70fb      	strb	r3, [r7, #3]
  uint8_t InterruptConfig;
  FixPoint1616_t ThresholdLow;
  FixPoint1616_t ThresholdHigh;
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fee0:	2300      	movs	r3, #0
 800fee2:	75fb      	strb	r3, [r7, #23]

  InterruptConfig =
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800feea:	75bb      	strb	r3, [r7, #22]
      VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Pin0GpioFunctionality);

  if ((InterruptConfig == VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 800feec:	7dbb      	ldrb	r3, [r7, #22]
 800feee:	2b01      	cmp	r3, #1
 800fef0:	d005      	beq.n	800fefe <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
 800fef2:	7dbb      	ldrb	r3, [r7, #22]
 800fef4:	2b02      	cmp	r3, #2
 800fef6:	d002      	beq.n	800fefe <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
      (InterruptConfig == VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 800fef8:	7dbb      	ldrb	r3, [r7, #22]
 800fefa:	2b03      	cmp	r3, #3
 800fefc:	d147      	bne.n	800ff8e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
      (InterruptConfig == VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

    Status = VL53L0X_GetInterruptThresholds(
 800fefe:	f107 030c 	add.w	r3, r7, #12
 800ff02:	f107 0210 	add.w	r2, r7, #16
 800ff06:	2101      	movs	r1, #1
 800ff08:	6878      	ldr	r0, [r7, #4]
 800ff0a:	f000 fb83 	bl	8010614 <VL53L0X_GetInterruptThresholds>
 800ff0e:	4603      	mov	r3, r0
 800ff10:	75fb      	strb	r3, [r7, #23]
        Dev, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING, &ThresholdLow,
        &ThresholdHigh);

    if (((ThresholdLow > 255 * 65536) || (ThresholdHigh > 255 * 65536)) &&
 800ff12:	693b      	ldr	r3, [r7, #16]
 800ff14:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 800ff18:	d803      	bhi.n	800ff22 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 800ff20:	d935      	bls.n	800ff8e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
 800ff22:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d131      	bne.n	800ff8e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
        (Status == VL53L0X_ERROR_NONE)) {

      if (StartNotStopFlag != 0) {
 800ff2a:	78fb      	ldrb	r3, [r7, #3]
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	d006      	beq.n	800ff3e <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
        Status = VL53L0X_load_tuning_settings(Dev, InterruptThresholdSettings);
 800ff30:	491a      	ldr	r1, [pc, #104]	@ (800ff9c <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 800ff32:	6878      	ldr	r0, [r7, #4]
 800ff34:	f002 fc64 	bl	8012800 <VL53L0X_load_tuning_settings>
 800ff38:	4603      	mov	r3, r0
 800ff3a:	75fb      	strb	r3, [r7, #23]
 800ff3c:	e027      	b.n	800ff8e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
      } else {
        Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800ff3e:	2204      	movs	r2, #4
 800ff40:	21ff      	movs	r1, #255	@ 0xff
 800ff42:	6878      	ldr	r0, [r7, #4]
 800ff44:	f003 fc9e 	bl	8013884 <VL53L0X_WrByte>
 800ff48:	4603      	mov	r3, r0
 800ff4a:	461a      	mov	r2, r3
 800ff4c:	7dfb      	ldrb	r3, [r7, #23]
 800ff4e:	4313      	orrs	r3, r2
 800ff50:	75fb      	strb	r3, [r7, #23]
        Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 800ff52:	2200      	movs	r2, #0
 800ff54:	2170      	movs	r1, #112	@ 0x70
 800ff56:	6878      	ldr	r0, [r7, #4]
 800ff58:	f003 fc94 	bl	8013884 <VL53L0X_WrByte>
 800ff5c:	4603      	mov	r3, r0
 800ff5e:	461a      	mov	r2, r3
 800ff60:	7dfb      	ldrb	r3, [r7, #23]
 800ff62:	4313      	orrs	r3, r2
 800ff64:	75fb      	strb	r3, [r7, #23]
        Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800ff66:	2200      	movs	r2, #0
 800ff68:	21ff      	movs	r1, #255	@ 0xff
 800ff6a:	6878      	ldr	r0, [r7, #4]
 800ff6c:	f003 fc8a 	bl	8013884 <VL53L0X_WrByte>
 800ff70:	4603      	mov	r3, r0
 800ff72:	461a      	mov	r2, r3
 800ff74:	7dfb      	ldrb	r3, [r7, #23]
 800ff76:	4313      	orrs	r3, r2
 800ff78:	75fb      	strb	r3, [r7, #23]
        Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800ff7a:	2200      	movs	r2, #0
 800ff7c:	2180      	movs	r1, #128	@ 0x80
 800ff7e:	6878      	ldr	r0, [r7, #4]
 800ff80:	f003 fc80 	bl	8013884 <VL53L0X_WrByte>
 800ff84:	4603      	mov	r3, r0
 800ff86:	461a      	mov	r2, r3
 800ff88:	7dfb      	ldrb	r3, [r7, #23]
 800ff8a:	4313      	orrs	r3, r2
 800ff8c:	75fb      	strb	r3, [r7, #23]
      }
    }
  }

  return Status;
 800ff8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ff92:	4618      	mov	r0, r3
 800ff94:	3718      	adds	r7, #24
 800ff96:	46bd      	mov	sp, r7
 800ff98:	bd80      	pop	{r7, pc}
 800ff9a:	bf00      	nop
 800ff9c:	20000060 	.word	0x20000060

0800ffa0 <VL53L0X_StartMeasurement>:

VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev) {
 800ffa0:	b580      	push	{r7, lr}
 800ffa2:	b086      	sub	sp, #24
 800ffa4:	af00      	add	r7, sp, #0
 800ffa6:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ffa8:	2300      	movs	r3, #0
 800ffaa:	75fb      	strb	r3, [r7, #23]
  VL53L0X_DeviceModes DeviceMode;
  uint8_t Byte;
  uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 800ffac:	2301      	movs	r3, #1
 800ffae:	73fb      	strb	r3, [r7, #15]
  uint32_t LoopNb;

  /* Get Current DeviceMode */
  VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800ffb0:	f107 030e 	add.w	r3, r7, #14
 800ffb4:	4619      	mov	r1, r3
 800ffb6:	6878      	ldr	r0, [r7, #4]
 800ffb8:	f7ff fafa 	bl	800f5b0 <VL53L0X_GetDeviceMode>

  switch (DeviceMode) {
 800ffbc:	7bbb      	ldrb	r3, [r7, #14]
 800ffbe:	2b03      	cmp	r3, #3
 800ffc0:	d052      	beq.n	8010068 <VL53L0X_StartMeasurement+0xc8>
 800ffc2:	2b03      	cmp	r3, #3
 800ffc4:	dc6a      	bgt.n	801009c <VL53L0X_StartMeasurement+0xfc>
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	d002      	beq.n	800ffd0 <VL53L0X_StartMeasurement+0x30>
 800ffca:	2b01      	cmp	r3, #1
 800ffcc:	d032      	beq.n	8010034 <VL53L0X_StartMeasurement+0x94>
 800ffce:	e065      	b.n	801009c <VL53L0X_StartMeasurement+0xfc>
  case VL53L0X_DEVICEMODE_SINGLE_RANGING:
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 800ffd0:	2201      	movs	r2, #1
 800ffd2:	2100      	movs	r1, #0
 800ffd4:	6878      	ldr	r0, [r7, #4]
 800ffd6:	f003 fc55 	bl	8013884 <VL53L0X_WrByte>
 800ffda:	4603      	mov	r3, r0
 800ffdc:	75fb      	strb	r3, [r7, #23]

    Byte = StartStopByte;
 800ffde:	7bfb      	ldrb	r3, [r7, #15]
 800ffe0:	737b      	strb	r3, [r7, #13]
    if (Status == VL53L0X_ERROR_NONE) {
 800ffe2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d15b      	bne.n	80100a2 <VL53L0X_StartMeasurement+0x102>
      /* Wait until start bit has been cleared */
      LoopNb = 0;
 800ffea:	2300      	movs	r3, #0
 800ffec:	613b      	str	r3, [r7, #16]
      do {
        if (LoopNb > 0)
 800ffee:	693b      	ldr	r3, [r7, #16]
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	d008      	beq.n	8010006 <VL53L0X_StartMeasurement+0x66>
          Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSRANGE_START, &Byte);
 800fff4:	f107 030d 	add.w	r3, r7, #13
 800fff8:	461a      	mov	r2, r3
 800fffa:	2100      	movs	r1, #0
 800fffc:	6878      	ldr	r0, [r7, #4]
 800fffe:	f003 fb40 	bl	8013682 <VL53L0X_RdByte>
 8010002:	4603      	mov	r3, r0
 8010004:	75fb      	strb	r3, [r7, #23]
        LoopNb = LoopNb + 1;
 8010006:	693b      	ldr	r3, [r7, #16]
 8010008:	3301      	adds	r3, #1
 801000a:	613b      	str	r3, [r7, #16]
      } while (((Byte & StartStopByte) == StartStopByte) &&
 801000c:	7b7a      	ldrb	r2, [r7, #13]
 801000e:	7bfb      	ldrb	r3, [r7, #15]
 8010010:	4013      	ands	r3, r2
 8010012:	b2db      	uxtb	r3, r3
               (Status == VL53L0X_ERROR_NONE) &&
 8010014:	7bfa      	ldrb	r2, [r7, #15]
 8010016:	429a      	cmp	r2, r3
 8010018:	d106      	bne.n	8010028 <VL53L0X_StartMeasurement+0x88>
      } while (((Byte & StartStopByte) == StartStopByte) &&
 801001a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801001e:	2b00      	cmp	r3, #0
 8010020:	d102      	bne.n	8010028 <VL53L0X_StartMeasurement+0x88>
               (Status == VL53L0X_ERROR_NONE) &&
 8010022:	693b      	ldr	r3, [r7, #16]
 8010024:	2bc7      	cmp	r3, #199	@ 0xc7
 8010026:	d9e2      	bls.n	800ffee <VL53L0X_StartMeasurement+0x4e>
               (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));

      if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8010028:	693b      	ldr	r3, [r7, #16]
 801002a:	2bc7      	cmp	r3, #199	@ 0xc7
 801002c:	d939      	bls.n	80100a2 <VL53L0X_StartMeasurement+0x102>
        Status = VL53L0X_ERROR_TIME_OUT;
 801002e:	23f9      	movs	r3, #249	@ 0xf9
 8010030:	75fb      	strb	r3, [r7, #23]
    }

    break;
 8010032:	e036      	b.n	80100a2 <VL53L0X_StartMeasurement+0x102>
  case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
    /* Back-to-back mode */

    /* Check if need to apply interrupt settings */
    if (Status == VL53L0X_ERROR_NONE)
 8010034:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010038:	2b00      	cmp	r3, #0
 801003a:	d105      	bne.n	8010048 <VL53L0X_StartMeasurement+0xa8>
      Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 801003c:	2101      	movs	r1, #1
 801003e:	6878      	ldr	r0, [r7, #4]
 8010040:	f7ff ff48 	bl	800fed4 <VL53L0X_CheckAndLoadInterruptSettings>
 8010044:	4603      	mov	r3, r0
 8010046:	75fb      	strb	r3, [r7, #23]

    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8010048:	2202      	movs	r2, #2
 801004a:	2100      	movs	r1, #0
 801004c:	6878      	ldr	r0, [r7, #4]
 801004e:	f003 fc19 	bl	8013884 <VL53L0X_WrByte>
 8010052:	4603      	mov	r3, r0
 8010054:	75fb      	strb	r3, [r7, #23]
                            VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
    if (Status == VL53L0X_ERROR_NONE) {
 8010056:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801005a:	2b00      	cmp	r3, #0
 801005c:	d123      	bne.n	80100a6 <VL53L0X_StartMeasurement+0x106>
      /* Set PAL State to Running */
      PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	2204      	movs	r2, #4
 8010062:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    }
    break;
 8010066:	e01e      	b.n	80100a6 <VL53L0X_StartMeasurement+0x106>
  case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
    /* Continuous mode */
    /* Check if need to apply interrupt settings */
    if (Status == VL53L0X_ERROR_NONE)
 8010068:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801006c:	2b00      	cmp	r3, #0
 801006e:	d105      	bne.n	801007c <VL53L0X_StartMeasurement+0xdc>
      Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8010070:	2101      	movs	r1, #1
 8010072:	6878      	ldr	r0, [r7, #4]
 8010074:	f7ff ff2e 	bl	800fed4 <VL53L0X_CheckAndLoadInterruptSettings>
 8010078:	4603      	mov	r3, r0
 801007a:	75fb      	strb	r3, [r7, #23]

    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 801007c:	2204      	movs	r2, #4
 801007e:	2100      	movs	r1, #0
 8010080:	6878      	ldr	r0, [r7, #4]
 8010082:	f003 fbff 	bl	8013884 <VL53L0X_WrByte>
 8010086:	4603      	mov	r3, r0
 8010088:	75fb      	strb	r3, [r7, #23]
                            VL53L0X_REG_SYSRANGE_MODE_TIMED);

    if (Status == VL53L0X_ERROR_NONE) {
 801008a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801008e:	2b00      	cmp	r3, #0
 8010090:	d10b      	bne.n	80100aa <VL53L0X_StartMeasurement+0x10a>
      /* Set PAL State to Running */
      PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	2204      	movs	r2, #4
 8010096:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    }
    break;
 801009a:	e006      	b.n	80100aa <VL53L0X_StartMeasurement+0x10a>
  default:
    /* Selected mode not supported */
    Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 801009c:	23f8      	movs	r3, #248	@ 0xf8
 801009e:	75fb      	strb	r3, [r7, #23]
 80100a0:	e004      	b.n	80100ac <VL53L0X_StartMeasurement+0x10c>
    break;
 80100a2:	bf00      	nop
 80100a4:	e002      	b.n	80100ac <VL53L0X_StartMeasurement+0x10c>
    break;
 80100a6:	bf00      	nop
 80100a8:	e000      	b.n	80100ac <VL53L0X_StartMeasurement+0x10c>
    break;
 80100aa:	bf00      	nop
  }

  return Status;
 80100ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80100b0:	4618      	mov	r0, r3
 80100b2:	3718      	adds	r7, #24
 80100b4:	46bd      	mov	sp, r7
 80100b6:	bd80      	pop	{r7, pc}

080100b8 <VL53L0X_GetMeasurementDataReady>:

  return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
                                              uint8_t *pMeasurementDataReady) {
 80100b8:	b580      	push	{r7, lr}
 80100ba:	b084      	sub	sp, #16
 80100bc:	af00      	add	r7, sp, #0
 80100be:	6078      	str	r0, [r7, #4]
 80100c0:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80100c2:	2300      	movs	r3, #0
 80100c4:	73fb      	strb	r3, [r7, #15]
  uint8_t SysRangeStatusRegister;
  uint8_t InterruptConfig;
  uint32_t InterruptMask;

  InterruptConfig =
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 80100cc:	73bb      	strb	r3, [r7, #14]
      VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Pin0GpioFunctionality);

  if (InterruptConfig == VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
 80100ce:	7bbb      	ldrb	r3, [r7, #14]
 80100d0:	2b04      	cmp	r3, #4
 80100d2:	d112      	bne.n	80100fa <VL53L0X_GetMeasurementDataReady+0x42>
    Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 80100d4:	f107 0308 	add.w	r3, r7, #8
 80100d8:	4619      	mov	r1, r3
 80100da:	6878      	ldr	r0, [r7, #4]
 80100dc:	f000 fb0e 	bl	80106fc <VL53L0X_GetInterruptMaskStatus>
 80100e0:	4603      	mov	r3, r0
 80100e2:	73fb      	strb	r3, [r7, #15]
    if (InterruptMask == VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
 80100e4:	68bb      	ldr	r3, [r7, #8]
 80100e6:	2b04      	cmp	r3, #4
 80100e8:	d103      	bne.n	80100f2 <VL53L0X_GetMeasurementDataReady+0x3a>
      *pMeasurementDataReady = 1;
 80100ea:	683b      	ldr	r3, [r7, #0]
 80100ec:	2201      	movs	r2, #1
 80100ee:	701a      	strb	r2, [r3, #0]
 80100f0:	e01c      	b.n	801012c <VL53L0X_GetMeasurementDataReady+0x74>
    else
      *pMeasurementDataReady = 0;
 80100f2:	683b      	ldr	r3, [r7, #0]
 80100f4:	2200      	movs	r2, #0
 80100f6:	701a      	strb	r2, [r3, #0]
 80100f8:	e018      	b.n	801012c <VL53L0X_GetMeasurementDataReady+0x74>
  } else {
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 80100fa:	f107 030d 	add.w	r3, r7, #13
 80100fe:	461a      	mov	r2, r3
 8010100:	2114      	movs	r1, #20
 8010102:	6878      	ldr	r0, [r7, #4]
 8010104:	f003 fabd 	bl	8013682 <VL53L0X_RdByte>
 8010108:	4603      	mov	r3, r0
 801010a:	73fb      	strb	r3, [r7, #15]
                            &SysRangeStatusRegister);
    if (Status == VL53L0X_ERROR_NONE) {
 801010c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010110:	2b00      	cmp	r3, #0
 8010112:	d10b      	bne.n	801012c <VL53L0X_GetMeasurementDataReady+0x74>
      if (SysRangeStatusRegister & 0x01)
 8010114:	7b7b      	ldrb	r3, [r7, #13]
 8010116:	f003 0301 	and.w	r3, r3, #1
 801011a:	2b00      	cmp	r3, #0
 801011c:	d003      	beq.n	8010126 <VL53L0X_GetMeasurementDataReady+0x6e>
        *pMeasurementDataReady = 1;
 801011e:	683b      	ldr	r3, [r7, #0]
 8010120:	2201      	movs	r2, #1
 8010122:	701a      	strb	r2, [r3, #0]
 8010124:	e002      	b.n	801012c <VL53L0X_GetMeasurementDataReady+0x74>
      else
        *pMeasurementDataReady = 0;
 8010126:	683b      	ldr	r3, [r7, #0]
 8010128:	2200      	movs	r2, #0
 801012a:	701a      	strb	r2, [r3, #0]
    }
  }

  return Status;
 801012c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010130:	4618      	mov	r0, r3
 8010132:	3710      	adds	r7, #16
 8010134:	46bd      	mov	sp, r7
 8010136:	bd80      	pop	{r7, pc}

08010138 <VL53L0X_GetRangingMeasurementData>:
  return Status;
}

VL53L0X_Error VL53L0X_GetRangingMeasurementData(
    VL53L0X_DEV Dev,
    VL53L0X_RangingMeasurementData_t *pRangingMeasurementData) {
 8010138:	b5b0      	push	{r4, r5, r7, lr}
 801013a:	b096      	sub	sp, #88	@ 0x58
 801013c:	af02      	add	r7, sp, #8
 801013e:	6078      	str	r0, [r7, #4]
 8010140:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010142:	2300      	movs	r3, #0
 8010144:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
   * use multi read even if some registers are not useful, result will
   * be more efficient
   * start reading at 0x14 dec20
   * end reading at 0x21 dec33 total 14 bytes to read
   */
  Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8010148:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 801014c:	230c      	movs	r3, #12
 801014e:	2114      	movs	r1, #20
 8010150:	6878      	ldr	r0, [r7, #4]
 8010152:	f003 faf3 	bl	801373c <VL53L0X_ReadMulti>
 8010156:	4603      	mov	r3, r0
 8010158:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (Status == VL53L0X_ERROR_NONE) {
 801015c:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8010160:	2b00      	cmp	r3, #0
 8010162:	f040 80c8 	bne.w	80102f6 <VL53L0X_GetRangingMeasurementData+0x1be>

    pRangingMeasurementData->ZoneId = 0;    /* Only one zone */
 8010166:	683b      	ldr	r3, [r7, #0]
 8010168:	2200      	movs	r2, #0
 801016a:	759a      	strb	r2, [r3, #22]
    pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 801016c:	683b      	ldr	r3, [r7, #0]
 801016e:	2200      	movs	r2, #0
 8010170:	601a      	str	r2, [r3, #0]

    tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8010172:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8010176:	021b      	lsls	r3, r3, #8
 8010178:	b29b      	uxth	r3, r3
 801017a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 801017e:	4413      	add	r3, r2
 8010180:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    /* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
     *(format 11.2) else no fractional
     */

    pRangingMeasurementData->MeasurementTimeUsec = 0;
 8010184:	683b      	ldr	r3, [r7, #0]
 8010186:	2200      	movs	r2, #0
 8010188:	605a      	str	r2, [r3, #4]

    SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 801018a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801018e:	021b      	lsls	r3, r3, #8
 8010190:	b29b      	uxth	r3, r3
 8010192:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8010196:	4413      	add	r3, r2
 8010198:	b29b      	uxth	r3, r3
 801019a:	025b      	lsls	r3, r3, #9
 801019c:	647b      	str	r3, [r7, #68]	@ 0x44
        VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
    /* peak_signal_count_rate_rtn_mcps */
    pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 801019e:	683b      	ldr	r3, [r7, #0]
 80101a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80101a2:	60da      	str	r2, [r3, #12]

    AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 80101a4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80101a8:	021b      	lsls	r3, r3, #8
 80101aa:	b29b      	uxth	r3, r3
 80101ac:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80101b0:	4413      	add	r3, r2
 80101b2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    pRangingMeasurementData->AmbientRateRtnMegaCps =
        VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 80101b6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80101ba:	025a      	lsls	r2, r3, #9
    pRangingMeasurementData->AmbientRateRtnMegaCps =
 80101bc:	683b      	ldr	r3, [r7, #0]
 80101be:	611a      	str	r2, [r3, #16]

    EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3], localBuffer[2]);
 80101c0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80101c4:	021b      	lsls	r3, r3, #8
 80101c6:	b29b      	uxth	r3, r3
 80101c8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80101cc:	4413      	add	r3, r2
 80101ce:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* EffectiveSpadRtnCount is 8.8 format */
    pRangingMeasurementData->EffectiveSpadRtnCount = EffectiveSpadRtnCount;
 80101d2:	683b      	ldr	r3, [r7, #0]
 80101d4:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80101d8:	829a      	strh	r2, [r3, #20]

    DeviceRangeStatus = localBuffer[0];
 80101da:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80101de:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    /* Get Linearity Corrective Gain */
    LinearityCorrectiveGain = PALDevDataGet(Dev, LinearityCorrectiveGain);
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	f8b3 314e 	ldrh.w	r3, [r3, #334]	@ 0x14e
 80101e8:	87bb      	strh	r3, [r7, #60]	@ 0x3c

    /* Get ranging configuration */
    RangeFractionalEnable = PALDevDataGet(Dev, RangeFractionalEnable);
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80101f0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

    if (LinearityCorrectiveGain != 1000) {
 80101f4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80101f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80101fa:	d046      	beq.n	801028a <VL53L0X_GetRangingMeasurementData+0x152>

      tmpuint16 =
          (uint16_t)((LinearityCorrectiveGain * tmpuint16 + 500) / 1000);
 80101fc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80101fe:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8010202:	fb02 f303 	mul.w	r3, r2, r3
 8010206:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 801020a:	4a58      	ldr	r2, [pc, #352]	@ (801036c <VL53L0X_GetRangingMeasurementData+0x234>)
 801020c:	fb82 1203 	smull	r1, r2, r2, r3
 8010210:	1192      	asrs	r2, r2, #6
 8010212:	17db      	asrs	r3, r3, #31
 8010214:	1ad3      	subs	r3, r2, r3
      tmpuint16 =
 8010216:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

      /* Implement Xtalk */
      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	6a1b      	ldr	r3, [r3, #32]
 801021e:	873b      	strh	r3, [r7, #56]	@ 0x38
                                XTalkCompensationRateMegaCps);
      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	7f1b      	ldrb	r3, [r3, #28]
 8010224:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                                XTalkCompensationEnable);

      if (XTalkCompensationEnable) {
 8010228:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801022c:	2b00      	cmp	r3, #0
 801022e:	d02c      	beq.n	801028a <VL53L0X_GetRangingMeasurementData+0x152>

        if ((SignalRate -
             ((XTalkCompensationRateMegaCps * EffectiveSpadRtnCount) >> 8)) <=
 8010230:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8010232:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8010236:	fb02 f303 	mul.w	r3, r2, r3
 801023a:	121a      	asrs	r2, r3, #8
 801023c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
        if ((SignalRate -
 801023e:	429a      	cmp	r2, r3
 8010240:	d10d      	bne.n	801025e <VL53L0X_GetRangingMeasurementData+0x126>
            0) {
          if (RangeFractionalEnable)
 8010242:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010246:	2b00      	cmp	r3, #0
 8010248:	d004      	beq.n	8010254 <VL53L0X_GetRangingMeasurementData+0x11c>
            XtalkRangeMilliMeter = 8888;
 801024a:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 801024e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8010252:	e016      	b.n	8010282 <VL53L0X_GetRangingMeasurementData+0x14a>
          else
            XtalkRangeMilliMeter = 8888 << 2;
 8010254:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 8010258:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 801025c:	e011      	b.n	8010282 <VL53L0X_GetRangingMeasurementData+0x14a>
        } else {
          XtalkRangeMilliMeter =
              (tmpuint16 * SignalRate) /
 801025e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8010262:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010264:	fb03 f202 	mul.w	r2, r3, r2
              (SignalRate -
               ((XTalkCompensationRateMegaCps * EffectiveSpadRtnCount) >> 8));
 8010268:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801026a:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 801026e:	fb01 f303 	mul.w	r3, r1, r3
 8010272:	121b      	asrs	r3, r3, #8
 8010274:	4619      	mov	r1, r3
              (SignalRate -
 8010276:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010278:	1a5b      	subs	r3, r3, r1
              (tmpuint16 * SignalRate) /
 801027a:	fbb2 f3f3 	udiv	r3, r2, r3
          XtalkRangeMilliMeter =
 801027e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
        }

        tmpuint16 = XtalkRangeMilliMeter;
 8010282:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8010286:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
      }
    }

    if (RangeFractionalEnable) {
 801028a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 801028e:	2b00      	cmp	r3, #0
 8010290:	d00d      	beq.n	80102ae <VL53L0X_GetRangingMeasurementData+0x176>
      pRangingMeasurementData->RangeMilliMeter = (uint16_t)((tmpuint16) >> 2);
 8010292:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8010296:	089b      	lsrs	r3, r3, #2
 8010298:	b29a      	uxth	r2, r3
 801029a:	683b      	ldr	r3, [r7, #0]
 801029c:	811a      	strh	r2, [r3, #8]
      pRangingMeasurementData->RangeFractionalPart =
          (uint8_t)((tmpuint16 & 0x03) << 6);
 801029e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80102a2:	b2db      	uxtb	r3, r3
 80102a4:	019b      	lsls	r3, r3, #6
 80102a6:	b2da      	uxtb	r2, r3
      pRangingMeasurementData->RangeFractionalPart =
 80102a8:	683b      	ldr	r3, [r7, #0]
 80102aa:	75da      	strb	r2, [r3, #23]
 80102ac:	e006      	b.n	80102bc <VL53L0X_GetRangingMeasurementData+0x184>
    } else {
      pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 80102ae:	683b      	ldr	r3, [r7, #0]
 80102b0:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80102b4:	811a      	strh	r2, [r3, #8]
      pRangingMeasurementData->RangeFractionalPart = 0;
 80102b6:	683b      	ldr	r3, [r7, #0]
 80102b8:	2200      	movs	r2, #0
 80102ba:	75da      	strb	r2, [r3, #23]
     * For a standard definition of RangeStatus, this should
     * return 0 in case of good result after a ranging
     * The range status depends on the device so call a device
     * specific function to obtain the right Status.
     */
    Status |= VL53L0X_get_pal_range_status(
 80102bc:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80102c0:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80102c4:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 80102c8:	9301      	str	r3, [sp, #4]
 80102ca:	683b      	ldr	r3, [r7, #0]
 80102cc:	9300      	str	r3, [sp, #0]
 80102ce:	4613      	mov	r3, r2
 80102d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80102d2:	6878      	ldr	r0, [r7, #4]
 80102d4:	f002 fef6 	bl	80130c4 <VL53L0X_get_pal_range_status>
 80102d8:	4603      	mov	r3, r0
 80102da:	461a      	mov	r2, r3
 80102dc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80102e0:	4313      	orrs	r3, r2
 80102e2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, DeviceRangeStatus, SignalRate, EffectiveSpadRtnCount,
        pRangingMeasurementData, &PalRangeStatus);

    if (Status == VL53L0X_ERROR_NONE)
 80102e6:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80102ea:	2b00      	cmp	r3, #0
 80102ec:	d103      	bne.n	80102f6 <VL53L0X_GetRangingMeasurementData+0x1be>
      pRangingMeasurementData->RangeStatus = PalRangeStatus;
 80102ee:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 80102f2:	683b      	ldr	r3, [r7, #0]
 80102f4:	761a      	strb	r2, [r3, #24]
  }

  if (Status == VL53L0X_ERROR_NONE) {
 80102f6:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d12f      	bne.n	801035e <VL53L0X_GetRangingMeasurementData+0x226>
    /* Copy last read data into Dev buffer */
    LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	f107 040c 	add.w	r4, r7, #12
 8010304:	f103 0550 	add.w	r5, r3, #80	@ 0x50
 8010308:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801030a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801030c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8010310:	e884 0007 	stmia.w	r4, {r0, r1, r2}

    LastRangeDataBuffer.RangeMilliMeter =
        pRangingMeasurementData->RangeMilliMeter;
 8010314:	683b      	ldr	r3, [r7, #0]
 8010316:	891b      	ldrh	r3, [r3, #8]
    LastRangeDataBuffer.RangeMilliMeter =
 8010318:	82bb      	strh	r3, [r7, #20]
    LastRangeDataBuffer.RangeFractionalPart =
        pRangingMeasurementData->RangeFractionalPart;
 801031a:	683b      	ldr	r3, [r7, #0]
 801031c:	7ddb      	ldrb	r3, [r3, #23]
    LastRangeDataBuffer.RangeFractionalPart =
 801031e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    LastRangeDataBuffer.RangeDMaxMilliMeter =
        pRangingMeasurementData->RangeDMaxMilliMeter;
 8010322:	683b      	ldr	r3, [r7, #0]
 8010324:	895b      	ldrh	r3, [r3, #10]
    LastRangeDataBuffer.RangeDMaxMilliMeter =
 8010326:	82fb      	strh	r3, [r7, #22]
    LastRangeDataBuffer.MeasurementTimeUsec =
        pRangingMeasurementData->MeasurementTimeUsec;
 8010328:	683b      	ldr	r3, [r7, #0]
 801032a:	685b      	ldr	r3, [r3, #4]
    LastRangeDataBuffer.MeasurementTimeUsec =
 801032c:	613b      	str	r3, [r7, #16]
    LastRangeDataBuffer.SignalRateRtnMegaCps =
        pRangingMeasurementData->SignalRateRtnMegaCps;
 801032e:	683b      	ldr	r3, [r7, #0]
 8010330:	68db      	ldr	r3, [r3, #12]
    LastRangeDataBuffer.SignalRateRtnMegaCps =
 8010332:	61bb      	str	r3, [r7, #24]
    LastRangeDataBuffer.AmbientRateRtnMegaCps =
        pRangingMeasurementData->AmbientRateRtnMegaCps;
 8010334:	683b      	ldr	r3, [r7, #0]
 8010336:	691b      	ldr	r3, [r3, #16]
    LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8010338:	61fb      	str	r3, [r7, #28]
    LastRangeDataBuffer.EffectiveSpadRtnCount =
        pRangingMeasurementData->EffectiveSpadRtnCount;
 801033a:	683b      	ldr	r3, [r7, #0]
 801033c:	8a9b      	ldrh	r3, [r3, #20]
    LastRangeDataBuffer.EffectiveSpadRtnCount =
 801033e:	843b      	strh	r3, [r7, #32]
    LastRangeDataBuffer.RangeStatus = pRangingMeasurementData->RangeStatus;
 8010340:	683b      	ldr	r3, [r7, #0]
 8010342:	7e1b      	ldrb	r3, [r3, #24]
 8010344:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 801034e:	f107 050c 	add.w	r5, r7, #12
 8010352:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010354:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010356:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 801035a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  }

  return Status;
 801035e:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 8010362:	4618      	mov	r0, r3
 8010364:	3750      	adds	r7, #80	@ 0x50
 8010366:	46bd      	mov	sp, r7
 8010368:	bdb0      	pop	{r4, r5, r7, pc}
 801036a:	bf00      	nop
 801036c:	10624dd3 	.word	0x10624dd3

08010370 <VL53L0X_PerformSingleRangingMeasurement>:
  return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(
    VL53L0X_DEV Dev,
    VL53L0X_RangingMeasurementData_t *pRangingMeasurementData) {
 8010370:	b580      	push	{r7, lr}
 8010372:	b084      	sub	sp, #16
 8010374:	af00      	add	r7, sp, #0
 8010376:	6078      	str	r0, [r7, #4]
 8010378:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801037a:	2300      	movs	r3, #0
 801037c:	73fb      	strb	r3, [r7, #15]

  /* This function will do a complete single ranging
   * Here we fix the mode! */
  Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 801037e:	2100      	movs	r1, #0
 8010380:	6878      	ldr	r0, [r7, #4]
 8010382:	f7ff f8e9 	bl	800f558 <VL53L0X_SetDeviceMode>
 8010386:	4603      	mov	r3, r0
 8010388:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 801038a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801038e:	2b00      	cmp	r3, #0
 8010390:	d104      	bne.n	801039c <VL53L0X_PerformSingleRangingMeasurement+0x2c>
    Status = VL53L0X_PerformSingleMeasurement(Dev);
 8010392:	6878      	ldr	r0, [r7, #4]
 8010394:	f7ff fd54 	bl	800fe40 <VL53L0X_PerformSingleMeasurement>
 8010398:	4603      	mov	r3, r0
 801039a:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 801039c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	d105      	bne.n	80103b0 <VL53L0X_PerformSingleRangingMeasurement+0x40>
    Status = VL53L0X_GetRangingMeasurementData(Dev, pRangingMeasurementData);
 80103a4:	6839      	ldr	r1, [r7, #0]
 80103a6:	6878      	ldr	r0, [r7, #4]
 80103a8:	f7ff fec6 	bl	8010138 <VL53L0X_GetRangingMeasurementData>
 80103ac:	4603      	mov	r3, r0
 80103ae:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 80103b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	d105      	bne.n	80103c4 <VL53L0X_PerformSingleRangingMeasurement+0x54>
    Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80103b8:	2100      	movs	r1, #0
 80103ba:	6878      	ldr	r0, [r7, #4]
 80103bc:	f000 f95e 	bl	801067c <VL53L0X_ClearInterruptMask>
 80103c0:	4603      	mov	r3, r0
 80103c2:	73fb      	strb	r3, [r7, #15]

  return Status;
 80103c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80103c8:	4618      	mov	r0, r3
 80103ca:	3710      	adds	r7, #16
 80103cc:	46bd      	mov	sp, r7
 80103ce:	bd80      	pop	{r7, pc}

080103d0 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
                                    VL53L0X_DeviceModes DeviceMode,
                                    VL53L0X_GpioFunctionality Functionality,
                                    VL53L0X_InterruptPolarity Polarity) {
 80103d0:	b580      	push	{r7, lr}
 80103d2:	b084      	sub	sp, #16
 80103d4:	af00      	add	r7, sp, #0
 80103d6:	6078      	str	r0, [r7, #4]
 80103d8:	4608      	mov	r0, r1
 80103da:	4611      	mov	r1, r2
 80103dc:	461a      	mov	r2, r3
 80103de:	4603      	mov	r3, r0
 80103e0:	70fb      	strb	r3, [r7, #3]
 80103e2:	460b      	mov	r3, r1
 80103e4:	70bb      	strb	r3, [r7, #2]
 80103e6:	4613      	mov	r3, r2
 80103e8:	707b      	strb	r3, [r7, #1]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80103ea:	2300      	movs	r3, #0
 80103ec:	73fb      	strb	r3, [r7, #15]
  uint8_t data;

  if (Pin != 0) {
 80103ee:	78fb      	ldrb	r3, [r7, #3]
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d002      	beq.n	80103fa <VL53L0X_SetGpioConfig+0x2a>
    Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 80103f4:	23f6      	movs	r3, #246	@ 0xf6
 80103f6:	73fb      	strb	r3, [r7, #15]
 80103f8:	e105      	b.n	8010606 <VL53L0X_SetGpioConfig+0x236>
  } else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 80103fa:	78bb      	ldrb	r3, [r7, #2]
 80103fc:	2b14      	cmp	r3, #20
 80103fe:	d110      	bne.n	8010422 <VL53L0X_SetGpioConfig+0x52>
    if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8010400:	7e3b      	ldrb	r3, [r7, #24]
 8010402:	2b00      	cmp	r3, #0
 8010404:	d102      	bne.n	801040c <VL53L0X_SetGpioConfig+0x3c>
      data = 0x10;
 8010406:	2310      	movs	r3, #16
 8010408:	73bb      	strb	r3, [r7, #14]
 801040a:	e001      	b.n	8010410 <VL53L0X_SetGpioConfig+0x40>
    else
      data = 1;
 801040c:	2301      	movs	r3, #1
 801040e:	73bb      	strb	r3, [r7, #14]

    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);
 8010410:	7bbb      	ldrb	r3, [r7, #14]
 8010412:	461a      	mov	r2, r3
 8010414:	2184      	movs	r1, #132	@ 0x84
 8010416:	6878      	ldr	r0, [r7, #4]
 8010418:	f003 fa34 	bl	8013884 <VL53L0X_WrByte>
 801041c:	4603      	mov	r3, r0
 801041e:	73fb      	strb	r3, [r7, #15]
 8010420:	e0f1      	b.n	8010606 <VL53L0X_SetGpioConfig+0x236>

  } else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8010422:	78bb      	ldrb	r3, [r7, #2]
 8010424:	2b15      	cmp	r3, #21
 8010426:	f040 8097 	bne.w	8010558 <VL53L0X_SetGpioConfig+0x188>

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 801042a:	2201      	movs	r2, #1
 801042c:	21ff      	movs	r1, #255	@ 0xff
 801042e:	6878      	ldr	r0, [r7, #4]
 8010430:	f003 fa28 	bl	8013884 <VL53L0X_WrByte>
 8010434:	4603      	mov	r3, r0
 8010436:	461a      	mov	r2, r3
 8010438:	7bfb      	ldrb	r3, [r7, #15]
 801043a:	4313      	orrs	r3, r2
 801043c:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 801043e:	2200      	movs	r2, #0
 8010440:	2100      	movs	r1, #0
 8010442:	6878      	ldr	r0, [r7, #4]
 8010444:	f003 fa1e 	bl	8013884 <VL53L0X_WrByte>
 8010448:	4603      	mov	r3, r0
 801044a:	461a      	mov	r2, r3
 801044c:	7bfb      	ldrb	r3, [r7, #15]
 801044e:	4313      	orrs	r3, r2
 8010450:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8010452:	2200      	movs	r2, #0
 8010454:	21ff      	movs	r1, #255	@ 0xff
 8010456:	6878      	ldr	r0, [r7, #4]
 8010458:	f003 fa14 	bl	8013884 <VL53L0X_WrByte>
 801045c:	4603      	mov	r3, r0
 801045e:	461a      	mov	r2, r3
 8010460:	7bfb      	ldrb	r3, [r7, #15]
 8010462:	4313      	orrs	r3, r2
 8010464:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8010466:	2201      	movs	r2, #1
 8010468:	2180      	movs	r1, #128	@ 0x80
 801046a:	6878      	ldr	r0, [r7, #4]
 801046c:	f003 fa0a 	bl	8013884 <VL53L0X_WrByte>
 8010470:	4603      	mov	r3, r0
 8010472:	461a      	mov	r2, r3
 8010474:	7bfb      	ldrb	r3, [r7, #15]
 8010476:	4313      	orrs	r3, r2
 8010478:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 801047a:	2202      	movs	r2, #2
 801047c:	2185      	movs	r1, #133	@ 0x85
 801047e:	6878      	ldr	r0, [r7, #4]
 8010480:	f003 fa00 	bl	8013884 <VL53L0X_WrByte>
 8010484:	4603      	mov	r3, r0
 8010486:	461a      	mov	r2, r3
 8010488:	7bfb      	ldrb	r3, [r7, #15]
 801048a:	4313      	orrs	r3, r2
 801048c:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 801048e:	2204      	movs	r2, #4
 8010490:	21ff      	movs	r1, #255	@ 0xff
 8010492:	6878      	ldr	r0, [r7, #4]
 8010494:	f003 f9f6 	bl	8013884 <VL53L0X_WrByte>
 8010498:	4603      	mov	r3, r0
 801049a:	461a      	mov	r2, r3
 801049c:	7bfb      	ldrb	r3, [r7, #15]
 801049e:	4313      	orrs	r3, r2
 80104a0:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 80104a2:	2200      	movs	r2, #0
 80104a4:	21cd      	movs	r1, #205	@ 0xcd
 80104a6:	6878      	ldr	r0, [r7, #4]
 80104a8:	f003 f9ec 	bl	8013884 <VL53L0X_WrByte>
 80104ac:	4603      	mov	r3, r0
 80104ae:	461a      	mov	r2, r3
 80104b0:	7bfb      	ldrb	r3, [r7, #15]
 80104b2:	4313      	orrs	r3, r2
 80104b4:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 80104b6:	2211      	movs	r2, #17
 80104b8:	21cc      	movs	r1, #204	@ 0xcc
 80104ba:	6878      	ldr	r0, [r7, #4]
 80104bc:	f003 f9e2 	bl	8013884 <VL53L0X_WrByte>
 80104c0:	4603      	mov	r3, r0
 80104c2:	461a      	mov	r2, r3
 80104c4:	7bfb      	ldrb	r3, [r7, #15]
 80104c6:	4313      	orrs	r3, r2
 80104c8:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 80104ca:	2207      	movs	r2, #7
 80104cc:	21ff      	movs	r1, #255	@ 0xff
 80104ce:	6878      	ldr	r0, [r7, #4]
 80104d0:	f003 f9d8 	bl	8013884 <VL53L0X_WrByte>
 80104d4:	4603      	mov	r3, r0
 80104d6:	461a      	mov	r2, r3
 80104d8:	7bfb      	ldrb	r3, [r7, #15]
 80104da:	4313      	orrs	r3, r2
 80104dc:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 80104de:	2200      	movs	r2, #0
 80104e0:	21be      	movs	r1, #190	@ 0xbe
 80104e2:	6878      	ldr	r0, [r7, #4]
 80104e4:	f003 f9ce 	bl	8013884 <VL53L0X_WrByte>
 80104e8:	4603      	mov	r3, r0
 80104ea:	461a      	mov	r2, r3
 80104ec:	7bfb      	ldrb	r3, [r7, #15]
 80104ee:	4313      	orrs	r3, r2
 80104f0:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 80104f2:	2206      	movs	r2, #6
 80104f4:	21ff      	movs	r1, #255	@ 0xff
 80104f6:	6878      	ldr	r0, [r7, #4]
 80104f8:	f003 f9c4 	bl	8013884 <VL53L0X_WrByte>
 80104fc:	4603      	mov	r3, r0
 80104fe:	461a      	mov	r2, r3
 8010500:	7bfb      	ldrb	r3, [r7, #15]
 8010502:	4313      	orrs	r3, r2
 8010504:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8010506:	2209      	movs	r2, #9
 8010508:	21cc      	movs	r1, #204	@ 0xcc
 801050a:	6878      	ldr	r0, [r7, #4]
 801050c:	f003 f9ba 	bl	8013884 <VL53L0X_WrByte>
 8010510:	4603      	mov	r3, r0
 8010512:	461a      	mov	r2, r3
 8010514:	7bfb      	ldrb	r3, [r7, #15]
 8010516:	4313      	orrs	r3, r2
 8010518:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 801051a:	2200      	movs	r2, #0
 801051c:	21ff      	movs	r1, #255	@ 0xff
 801051e:	6878      	ldr	r0, [r7, #4]
 8010520:	f003 f9b0 	bl	8013884 <VL53L0X_WrByte>
 8010524:	4603      	mov	r3, r0
 8010526:	461a      	mov	r2, r3
 8010528:	7bfb      	ldrb	r3, [r7, #15]
 801052a:	4313      	orrs	r3, r2
 801052c:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 801052e:	2201      	movs	r2, #1
 8010530:	21ff      	movs	r1, #255	@ 0xff
 8010532:	6878      	ldr	r0, [r7, #4]
 8010534:	f003 f9a6 	bl	8013884 <VL53L0X_WrByte>
 8010538:	4603      	mov	r3, r0
 801053a:	461a      	mov	r2, r3
 801053c:	7bfb      	ldrb	r3, [r7, #15]
 801053e:	4313      	orrs	r3, r2
 8010540:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8010542:	2200      	movs	r2, #0
 8010544:	2100      	movs	r1, #0
 8010546:	6878      	ldr	r0, [r7, #4]
 8010548:	f003 f99c 	bl	8013884 <VL53L0X_WrByte>
 801054c:	4603      	mov	r3, r0
 801054e:	461a      	mov	r2, r3
 8010550:	7bfb      	ldrb	r3, [r7, #15]
 8010552:	4313      	orrs	r3, r2
 8010554:	73fb      	strb	r3, [r7, #15]
 8010556:	e056      	b.n	8010606 <VL53L0X_SetGpioConfig+0x236>

  } else {

    if (Status == VL53L0X_ERROR_NONE) {
 8010558:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801055c:	2b00      	cmp	r3, #0
 801055e:	d120      	bne.n	80105a2 <VL53L0X_SetGpioConfig+0x1d2>
      switch (Functionality) {
 8010560:	787b      	ldrb	r3, [r7, #1]
 8010562:	2b04      	cmp	r3, #4
 8010564:	d81b      	bhi.n	801059e <VL53L0X_SetGpioConfig+0x1ce>
 8010566:	a201      	add	r2, pc, #4	@ (adr r2, 801056c <VL53L0X_SetGpioConfig+0x19c>)
 8010568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801056c:	08010581 	.word	0x08010581
 8010570:	08010587 	.word	0x08010587
 8010574:	0801058d 	.word	0x0801058d
 8010578:	08010593 	.word	0x08010593
 801057c:	08010599 	.word	0x08010599
      case VL53L0X_GPIOFUNCTIONALITY_OFF:
        data = 0x00;
 8010580:	2300      	movs	r3, #0
 8010582:	73bb      	strb	r3, [r7, #14]
        break;
 8010584:	e00d      	b.n	80105a2 <VL53L0X_SetGpioConfig+0x1d2>
      case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
        data = 0x01;
 8010586:	2301      	movs	r3, #1
 8010588:	73bb      	strb	r3, [r7, #14]
        break;
 801058a:	e00a      	b.n	80105a2 <VL53L0X_SetGpioConfig+0x1d2>
      case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
        data = 0x02;
 801058c:	2302      	movs	r3, #2
 801058e:	73bb      	strb	r3, [r7, #14]
        break;
 8010590:	e007      	b.n	80105a2 <VL53L0X_SetGpioConfig+0x1d2>
      case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
        data = 0x03;
 8010592:	2303      	movs	r3, #3
 8010594:	73bb      	strb	r3, [r7, #14]
        break;
 8010596:	e004      	b.n	80105a2 <VL53L0X_SetGpioConfig+0x1d2>
      case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
        data = 0x04;
 8010598:	2304      	movs	r3, #4
 801059a:	73bb      	strb	r3, [r7, #14]
        break;
 801059c:	e001      	b.n	80105a2 <VL53L0X_SetGpioConfig+0x1d2>
      default:
        Status = VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
 801059e:	23f5      	movs	r3, #245	@ 0xf5
 80105a0:	73fb      	strb	r3, [r7, #15]
      }
    }

    if (Status == VL53L0X_ERROR_NONE)
 80105a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d107      	bne.n	80105ba <VL53L0X_SetGpioConfig+0x1ea>
      Status =
          VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);
 80105aa:	7bbb      	ldrb	r3, [r7, #14]
 80105ac:	461a      	mov	r2, r3
 80105ae:	210a      	movs	r1, #10
 80105b0:	6878      	ldr	r0, [r7, #4]
 80105b2:	f003 f967 	bl	8013884 <VL53L0X_WrByte>
 80105b6:	4603      	mov	r3, r0
 80105b8:	73fb      	strb	r3, [r7, #15]

    if (Status == VL53L0X_ERROR_NONE) {
 80105ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d10f      	bne.n	80105e2 <VL53L0X_SetGpioConfig+0x212>
      if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 80105c2:	7e3b      	ldrb	r3, [r7, #24]
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d102      	bne.n	80105ce <VL53L0X_SetGpioConfig+0x1fe>
        data = 0;
 80105c8:	2300      	movs	r3, #0
 80105ca:	73bb      	strb	r3, [r7, #14]
 80105cc:	e001      	b.n	80105d2 <VL53L0X_SetGpioConfig+0x202>
      else
        data = (uint8_t)(1 << 4);
 80105ce:	2310      	movs	r3, #16
 80105d0:	73bb      	strb	r3, [r7, #14]

      Status = VL53L0X_UpdateByte(Dev, VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH,
 80105d2:	7bbb      	ldrb	r3, [r7, #14]
 80105d4:	22ef      	movs	r2, #239	@ 0xef
 80105d6:	2184      	movs	r1, #132	@ 0x84
 80105d8:	6878      	ldr	r0, [r7, #4]
 80105da:	f003 f9a3 	bl	8013924 <VL53L0X_UpdateByte>
 80105de:	4603      	mov	r3, r0
 80105e0:	73fb      	strb	r3, [r7, #15]
                                  0xEF, data);
    }

    if (Status == VL53L0X_ERROR_NONE)
 80105e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d103      	bne.n	80105f2 <VL53L0X_SetGpioConfig+0x222>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, Pin0GpioFunctionality,
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	787a      	ldrb	r2, [r7, #1]
 80105ee:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
                                         Functionality);

    if (Status == VL53L0X_ERROR_NONE)
 80105f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d105      	bne.n	8010606 <VL53L0X_SetGpioConfig+0x236>
      Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80105fa:	2100      	movs	r1, #0
 80105fc:	6878      	ldr	r0, [r7, #4]
 80105fe:	f000 f83d 	bl	801067c <VL53L0X_ClearInterruptMask>
 8010602:	4603      	mov	r3, r0
 8010604:	73fb      	strb	r3, [r7, #15]
  }

  return Status;
 8010606:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801060a:	4618      	mov	r0, r3
 801060c:	3710      	adds	r7, #16
 801060e:	46bd      	mov	sp, r7
 8010610:	bd80      	pop	{r7, pc}
 8010612:	bf00      	nop

08010614 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
                                             VL53L0X_DeviceModes DeviceMode,
                                             FixPoint1616_t *pThresholdLow,
                                             FixPoint1616_t *pThresholdHigh) {
 8010614:	b580      	push	{r7, lr}
 8010616:	b086      	sub	sp, #24
 8010618:	af00      	add	r7, sp, #0
 801061a:	60f8      	str	r0, [r7, #12]
 801061c:	607a      	str	r2, [r7, #4]
 801061e:	603b      	str	r3, [r7, #0]
 8010620:	460b      	mov	r3, r1
 8010622:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010624:	2300      	movs	r3, #0
 8010626:	75fb      	strb	r3, [r7, #23]
  uint16_t Threshold16;

  /* no dependency on DeviceMode for Ewok */

  Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8010628:	f107 0314 	add.w	r3, r7, #20
 801062c:	461a      	mov	r2, r3
 801062e:	210e      	movs	r1, #14
 8010630:	68f8      	ldr	r0, [r7, #12]
 8010632:	f003 f8b1 	bl	8013798 <VL53L0X_RdWord>
 8010636:	4603      	mov	r3, r0
 8010638:	75fb      	strb	r3, [r7, #23]
  /* Need to multiply by 2 because the FW will apply a x2 */
  *pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 801063a:	8abb      	ldrh	r3, [r7, #20]
 801063c:	045a      	lsls	r2, r3, #17
 801063e:	4b0e      	ldr	r3, [pc, #56]	@ (8010678 <VL53L0X_GetInterruptThresholds+0x64>)
 8010640:	4013      	ands	r3, r2
 8010642:	687a      	ldr	r2, [r7, #4]
 8010644:	6013      	str	r3, [r2, #0]

  if (Status == VL53L0X_ERROR_NONE) {
 8010646:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801064a:	2b00      	cmp	r3, #0
 801064c:	d10e      	bne.n	801066c <VL53L0X_GetInterruptThresholds+0x58>
    Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH, &Threshold16);
 801064e:	f107 0314 	add.w	r3, r7, #20
 8010652:	461a      	mov	r2, r3
 8010654:	210c      	movs	r1, #12
 8010656:	68f8      	ldr	r0, [r7, #12]
 8010658:	f003 f89e 	bl	8013798 <VL53L0X_RdWord>
 801065c:	4603      	mov	r3, r0
 801065e:	75fb      	strb	r3, [r7, #23]
    /* Need to multiply by 2 because the FW will apply a x2 */
    *pThresholdHigh = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8010660:	8abb      	ldrh	r3, [r7, #20]
 8010662:	045a      	lsls	r2, r3, #17
 8010664:	4b04      	ldr	r3, [pc, #16]	@ (8010678 <VL53L0X_GetInterruptThresholds+0x64>)
 8010666:	4013      	ands	r3, r2
 8010668:	683a      	ldr	r2, [r7, #0]
 801066a:	6013      	str	r3, [r2, #0]
  }

  return Status;
 801066c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010670:	4618      	mov	r0, r3
 8010672:	3718      	adds	r7, #24
 8010674:	46bd      	mov	sp, r7
 8010676:	bd80      	pop	{r7, pc}
 8010678:	1ffe0000 	.word	0x1ffe0000

0801067c <VL53L0X_ClearInterruptMask>:
  return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev,
                                         uint32_t InterruptMask) {
 801067c:	b580      	push	{r7, lr}
 801067e:	b084      	sub	sp, #16
 8010680:	af00      	add	r7, sp, #0
 8010682:	6078      	str	r0, [r7, #4]
 8010684:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010686:	2300      	movs	r3, #0
 8010688:	73fb      	strb	r3, [r7, #15]
  uint8_t LoopCount;
  uint8_t Byte;

  /* clear bit 0 range interrupt, bit 1 error interrupt */
  LoopCount = 0;
 801068a:	2300      	movs	r3, #0
 801068c:	73bb      	strb	r3, [r7, #14]
  do {
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
 801068e:	2201      	movs	r2, #1
 8010690:	210b      	movs	r1, #11
 8010692:	6878      	ldr	r0, [r7, #4]
 8010694:	f003 f8f6 	bl	8013884 <VL53L0X_WrByte>
 8010698:	4603      	mov	r3, r0
 801069a:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
 801069c:	2200      	movs	r2, #0
 801069e:	210b      	movs	r1, #11
 80106a0:	6878      	ldr	r0, [r7, #4]
 80106a2:	f003 f8ef 	bl	8013884 <VL53L0X_WrByte>
 80106a6:	4603      	mov	r3, r0
 80106a8:	461a      	mov	r2, r3
 80106aa:	7bfb      	ldrb	r3, [r7, #15]
 80106ac:	4313      	orrs	r3, r2
 80106ae:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 80106b0:	f107 030d 	add.w	r3, r7, #13
 80106b4:	461a      	mov	r2, r3
 80106b6:	2113      	movs	r1, #19
 80106b8:	6878      	ldr	r0, [r7, #4]
 80106ba:	f002 ffe2 	bl	8013682 <VL53L0X_RdByte>
 80106be:	4603      	mov	r3, r0
 80106c0:	461a      	mov	r2, r3
 80106c2:	7bfb      	ldrb	r3, [r7, #15]
 80106c4:	4313      	orrs	r3, r2
 80106c6:	73fb      	strb	r3, [r7, #15]
    LoopCount++;
 80106c8:	7bbb      	ldrb	r3, [r7, #14]
 80106ca:	3301      	adds	r3, #1
 80106cc:	73bb      	strb	r3, [r7, #14]
  } while (((Byte & 0x07) != 0x00) && (LoopCount < 3) &&
 80106ce:	7b7b      	ldrb	r3, [r7, #13]
 80106d0:	f003 0307 	and.w	r3, r3, #7
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	d006      	beq.n	80106e6 <VL53L0X_ClearInterruptMask+0x6a>
 80106d8:	7bbb      	ldrb	r3, [r7, #14]
 80106da:	2b02      	cmp	r3, #2
 80106dc:	d803      	bhi.n	80106e6 <VL53L0X_ClearInterruptMask+0x6a>
 80106de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d0d3      	beq.n	801068e <VL53L0X_ClearInterruptMask+0x12>
           (Status == VL53L0X_ERROR_NONE));

  if (LoopCount >= 3)
 80106e6:	7bbb      	ldrb	r3, [r7, #14]
 80106e8:	2b02      	cmp	r3, #2
 80106ea:	d901      	bls.n	80106f0 <VL53L0X_ClearInterruptMask+0x74>
    Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 80106ec:	23f4      	movs	r3, #244	@ 0xf4
 80106ee:	73fb      	strb	r3, [r7, #15]

  return Status;
 80106f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80106f4:	4618      	mov	r0, r3
 80106f6:	3710      	adds	r7, #16
 80106f8:	46bd      	mov	sp, r7
 80106fa:	bd80      	pop	{r7, pc}

080106fc <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
                                             uint32_t *pInterruptMaskStatus) {
 80106fc:	b580      	push	{r7, lr}
 80106fe:	b084      	sub	sp, #16
 8010700:	af00      	add	r7, sp, #0
 8010702:	6078      	str	r0, [r7, #4]
 8010704:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010706:	2300      	movs	r3, #0
 8010708:	73fb      	strb	r3, [r7, #15]
  uint8_t Byte;

  Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 801070a:	f107 030e 	add.w	r3, r7, #14
 801070e:	461a      	mov	r2, r3
 8010710:	2113      	movs	r1, #19
 8010712:	6878      	ldr	r0, [r7, #4]
 8010714:	f002 ffb5 	bl	8013682 <VL53L0X_RdByte>
 8010718:	4603      	mov	r3, r0
 801071a:	73fb      	strb	r3, [r7, #15]
  *pInterruptMaskStatus = Byte & 0x07;
 801071c:	7bbb      	ldrb	r3, [r7, #14]
 801071e:	f003 0207 	and.w	r2, r3, #7
 8010722:	683b      	ldr	r3, [r7, #0]
 8010724:	601a      	str	r2, [r3, #0]

  if (Byte & 0x18)
 8010726:	7bbb      	ldrb	r3, [r7, #14]
 8010728:	f003 0318 	and.w	r3, r3, #24
 801072c:	2b00      	cmp	r3, #0
 801072e:	d001      	beq.n	8010734 <VL53L0X_GetInterruptMaskStatus+0x38>
    Status = VL53L0X_ERROR_RANGE_ERROR;
 8010730:	23fa      	movs	r3, #250	@ 0xfa
 8010732:	73fb      	strb	r3, [r7, #15]

  return Status;
 8010734:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010738:	4618      	mov	r0, r3
 801073a:	3710      	adds	r7, #16
 801073c:	46bd      	mov	sp, r7
 801073e:	bd80      	pop	{r7, pc}

08010740 <VL53L0X_get_offset_calibration_data_micro_meter>:

  return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(
    VL53L0X_DEV Dev, int32_t *pOffsetCalibrationDataMicroMeter) {
 8010740:	b580      	push	{r7, lr}
 8010742:	b084      	sub	sp, #16
 8010744:	af00      	add	r7, sp, #0
 8010746:	6078      	str	r0, [r7, #4]
 8010748:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801074a:	2300      	movs	r3, #0
 801074c:	73fb      	strb	r3, [r7, #15]
  uint16_t RangeOffsetRegister;
  int16_t cMaxOffset = 2047;
 801074e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8010752:	81bb      	strh	r3, [r7, #12]
  int16_t cOffsetRange = 4096;
 8010754:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010758:	817b      	strh	r3, [r7, #10]

  /* Note that offset has 10.2 format */

  Status = VL53L0X_RdWord(Dev, VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
 801075a:	f107 0308 	add.w	r3, r7, #8
 801075e:	461a      	mov	r2, r3
 8010760:	2128      	movs	r1, #40	@ 0x28
 8010762:	6878      	ldr	r0, [r7, #4]
 8010764:	f003 f818 	bl	8013798 <VL53L0X_RdWord>
 8010768:	4603      	mov	r3, r0
 801076a:	73fb      	strb	r3, [r7, #15]
                          &RangeOffsetRegister);

  if (Status == VL53L0X_ERROR_NONE) {
 801076c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010770:	2b00      	cmp	r3, #0
 8010772:	d11e      	bne.n	80107b2 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
    RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8010774:	893b      	ldrh	r3, [r7, #8]
 8010776:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801077a:	b29b      	uxth	r3, r3
 801077c:	813b      	strh	r3, [r7, #8]

    /* Apply 12 bit 2's compliment conversion */
    if (RangeOffsetRegister > cMaxOffset)
 801077e:	893b      	ldrh	r3, [r7, #8]
 8010780:	461a      	mov	r2, r3
 8010782:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8010786:	429a      	cmp	r2, r3
 8010788:	dd0b      	ble.n	80107a2 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
      *pOffsetCalibrationDataMicroMeter =
          (int16_t)(RangeOffsetRegister - cOffsetRange) * 250;
 801078a:	893a      	ldrh	r2, [r7, #8]
 801078c:	897b      	ldrh	r3, [r7, #10]
 801078e:	1ad3      	subs	r3, r2, r3
 8010790:	b29b      	uxth	r3, r3
 8010792:	b21b      	sxth	r3, r3
 8010794:	461a      	mov	r2, r3
 8010796:	23fa      	movs	r3, #250	@ 0xfa
 8010798:	fb03 f202 	mul.w	r2, r3, r2
      *pOffsetCalibrationDataMicroMeter =
 801079c:	683b      	ldr	r3, [r7, #0]
 801079e:	601a      	str	r2, [r3, #0]
 80107a0:	e007      	b.n	80107b2 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
    else
      *pOffsetCalibrationDataMicroMeter = (int16_t)RangeOffsetRegister * 250;
 80107a2:	893b      	ldrh	r3, [r7, #8]
 80107a4:	b21b      	sxth	r3, r3
 80107a6:	461a      	mov	r2, r3
 80107a8:	23fa      	movs	r3, #250	@ 0xfa
 80107aa:	fb03 f202 	mul.w	r2, r3, r2
 80107ae:	683b      	ldr	r3, [r7, #0]
 80107b0:	601a      	str	r2, [r3, #0]
  }

  return Status;
 80107b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80107b6:	4618      	mov	r0, r3
 80107b8:	3710      	adds	r7, #16
 80107ba:	46bd      	mov	sp, r7
 80107bc:	bd80      	pop	{r7, pc}

080107be <get_next_good_spad>:

  return Status;
}

void get_next_good_spad(volatile uint8_t goodSpadArray[], uint32_t size,
                        uint32_t curr, int32_t *next) {
 80107be:	b480      	push	{r7}
 80107c0:	b08b      	sub	sp, #44	@ 0x2c
 80107c2:	af00      	add	r7, sp, #0
 80107c4:	60f8      	str	r0, [r7, #12]
 80107c6:	60b9      	str	r1, [r7, #8]
 80107c8:	607a      	str	r2, [r7, #4]
 80107ca:	603b      	str	r3, [r7, #0]
  uint32_t startIndex;
  uint32_t fineOffset;
  uint32_t cSpadsPerByte = 8;
 80107cc:	2308      	movs	r3, #8
 80107ce:	61bb      	str	r3, [r7, #24]
  uint32_t coarseIndex;
  uint32_t fineIndex;
  uint8_t dataByte;
  uint8_t success = 0;
 80107d0:	2300      	movs	r3, #0
 80107d2:	77bb      	strb	r3, [r7, #30]
   *
   * The coarse index is the byte index of the array and the fine index is
   * the index of the bit within each byte.
   */

  *next = -1;
 80107d4:	683b      	ldr	r3, [r7, #0]
 80107d6:	f04f 32ff 	mov.w	r2, #4294967295
 80107da:	601a      	str	r2, [r3, #0]

  startIndex = curr / cSpadsPerByte;
 80107dc:	687a      	ldr	r2, [r7, #4]
 80107de:	69bb      	ldr	r3, [r7, #24]
 80107e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80107e4:	617b      	str	r3, [r7, #20]
  fineOffset = curr % cSpadsPerByte;
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	69ba      	ldr	r2, [r7, #24]
 80107ea:	fbb3 f2f2 	udiv	r2, r3, r2
 80107ee:	69b9      	ldr	r1, [r7, #24]
 80107f0:	fb01 f202 	mul.w	r2, r1, r2
 80107f4:	1a9b      	subs	r3, r3, r2
 80107f6:	613b      	str	r3, [r7, #16]

  for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80107f8:	697b      	ldr	r3, [r7, #20]
 80107fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80107fc:	e030      	b.n	8010860 <get_next_good_spad+0xa2>
       coarseIndex++) {
    fineIndex = 0;
 80107fe:	2300      	movs	r3, #0
 8010800:	623b      	str	r3, [r7, #32]
    dataByte = goodSpadArray[coarseIndex];
 8010802:	68fa      	ldr	r2, [r7, #12]
 8010804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010806:	4413      	add	r3, r2
 8010808:	781b      	ldrb	r3, [r3, #0]
 801080a:	77fb      	strb	r3, [r7, #31]

    if (coarseIndex == startIndex) {
 801080c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801080e:	697b      	ldr	r3, [r7, #20]
 8010810:	429a      	cmp	r2, r3
 8010812:	d11e      	bne.n	8010852 <get_next_good_spad+0x94>
      /* locate the bit position of the provided current
       * spad bit before iterating */
      dataByte >>= fineOffset;
 8010814:	7ffa      	ldrb	r2, [r7, #31]
 8010816:	693b      	ldr	r3, [r7, #16]
 8010818:	fa42 f303 	asr.w	r3, r2, r3
 801081c:	77fb      	strb	r3, [r7, #31]
      fineIndex = fineOffset;
 801081e:	693b      	ldr	r3, [r7, #16]
 8010820:	623b      	str	r3, [r7, #32]
    }

    while (fineIndex < cSpadsPerByte) {
 8010822:	e016      	b.n	8010852 <get_next_good_spad+0x94>
      if ((dataByte & 0x1) == 1) {
 8010824:	7ffb      	ldrb	r3, [r7, #31]
 8010826:	f003 0301 	and.w	r3, r3, #1
 801082a:	2b00      	cmp	r3, #0
 801082c:	d00b      	beq.n	8010846 <get_next_good_spad+0x88>
        success = 1;
 801082e:	2301      	movs	r3, #1
 8010830:	77bb      	strb	r3, [r7, #30]
        *next = coarseIndex * cSpadsPerByte + fineIndex;
 8010832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010834:	69ba      	ldr	r2, [r7, #24]
 8010836:	fb03 f202 	mul.w	r2, r3, r2
 801083a:	6a3b      	ldr	r3, [r7, #32]
 801083c:	4413      	add	r3, r2
 801083e:	461a      	mov	r2, r3
 8010840:	683b      	ldr	r3, [r7, #0]
 8010842:	601a      	str	r2, [r3, #0]
        break;
 8010844:	e009      	b.n	801085a <get_next_good_spad+0x9c>
      }
      dataByte >>= 1;
 8010846:	7ffb      	ldrb	r3, [r7, #31]
 8010848:	085b      	lsrs	r3, r3, #1
 801084a:	77fb      	strb	r3, [r7, #31]
      fineIndex++;
 801084c:	6a3b      	ldr	r3, [r7, #32]
 801084e:	3301      	adds	r3, #1
 8010850:	623b      	str	r3, [r7, #32]
    while (fineIndex < cSpadsPerByte) {
 8010852:	6a3a      	ldr	r2, [r7, #32]
 8010854:	69bb      	ldr	r3, [r7, #24]
 8010856:	429a      	cmp	r2, r3
 8010858:	d3e4      	bcc.n	8010824 <get_next_good_spad+0x66>
       coarseIndex++) {
 801085a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801085c:	3301      	adds	r3, #1
 801085e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8010860:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010862:	68bb      	ldr	r3, [r7, #8]
 8010864:	429a      	cmp	r2, r3
 8010866:	d202      	bcs.n	801086e <get_next_good_spad+0xb0>
 8010868:	7fbb      	ldrb	r3, [r7, #30]
 801086a:	2b00      	cmp	r3, #0
 801086c:	d0c7      	beq.n	80107fe <get_next_good_spad+0x40>
    }
  }
}
 801086e:	bf00      	nop
 8010870:	372c      	adds	r7, #44	@ 0x2c
 8010872:	46bd      	mov	sp, r7
 8010874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010878:	4770      	bx	lr
	...

0801087c <is_aperture>:

uint8_t is_aperture(uint32_t spadIndex) {
 801087c:	b480      	push	{r7}
 801087e:	b085      	sub	sp, #20
 8010880:	af00      	add	r7, sp, #0
 8010882:	6078      	str	r0, [r7, #4]
  /*
   * This function reports if a given spad index is an aperture SPAD by
   * deriving the quadrant.
   */
  uint32_t quadrant;
  uint8_t isAperture = 1;
 8010884:	2301      	movs	r3, #1
 8010886:	73fb      	strb	r3, [r7, #15]
  quadrant = spadIndex >> 6;
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	099b      	lsrs	r3, r3, #6
 801088c:	60bb      	str	r3, [r7, #8]
  if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 801088e:	4a07      	ldr	r2, [pc, #28]	@ (80108ac <is_aperture+0x30>)
 8010890:	68bb      	ldr	r3, [r7, #8]
 8010892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010896:	2b00      	cmp	r3, #0
 8010898:	d101      	bne.n	801089e <is_aperture+0x22>
    isAperture = 0;
 801089a:	2300      	movs	r3, #0
 801089c:	73fb      	strb	r3, [r7, #15]

  return isAperture;
 801089e:	7bfb      	ldrb	r3, [r7, #15]
}
 80108a0:	4618      	mov	r0, r3
 80108a2:	3714      	adds	r7, #20
 80108a4:	46bd      	mov	sp, r7
 80108a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108aa:	4770      	bx	lr
 80108ac:	2000030c 	.word	0x2000030c

080108b0 <enable_spad_bit>:

VL53L0X_Error enable_spad_bit(volatile uint8_t spadArray[], uint32_t size,
                              uint32_t spadIndex) {
 80108b0:	b480      	push	{r7}
 80108b2:	b089      	sub	sp, #36	@ 0x24
 80108b4:	af00      	add	r7, sp, #0
 80108b6:	60f8      	str	r0, [r7, #12]
 80108b8:	60b9      	str	r1, [r7, #8]
 80108ba:	607a      	str	r2, [r7, #4]
  VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80108bc:	2300      	movs	r3, #0
 80108be:	77fb      	strb	r3, [r7, #31]
  uint32_t cSpadsPerByte = 8;
 80108c0:	2308      	movs	r3, #8
 80108c2:	61bb      	str	r3, [r7, #24]
  uint32_t coarseIndex;
  uint32_t fineIndex;

  coarseIndex = spadIndex / cSpadsPerByte;
 80108c4:	687a      	ldr	r2, [r7, #4]
 80108c6:	69bb      	ldr	r3, [r7, #24]
 80108c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80108cc:	617b      	str	r3, [r7, #20]
  fineIndex = spadIndex % cSpadsPerByte;
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	69ba      	ldr	r2, [r7, #24]
 80108d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80108d6:	69b9      	ldr	r1, [r7, #24]
 80108d8:	fb01 f202 	mul.w	r2, r1, r2
 80108dc:	1a9b      	subs	r3, r3, r2
 80108de:	613b      	str	r3, [r7, #16]
  if (coarseIndex >= size)
 80108e0:	697a      	ldr	r2, [r7, #20]
 80108e2:	68bb      	ldr	r3, [r7, #8]
 80108e4:	429a      	cmp	r2, r3
 80108e6:	d302      	bcc.n	80108ee <enable_spad_bit+0x3e>
    status = VL53L0X_ERROR_REF_SPAD_INIT;
 80108e8:	23ce      	movs	r3, #206	@ 0xce
 80108ea:	77fb      	strb	r3, [r7, #31]
 80108ec:	e011      	b.n	8010912 <enable_spad_bit+0x62>
  else
    spadArray[coarseIndex] |= (1 << fineIndex);
 80108ee:	68fa      	ldr	r2, [r7, #12]
 80108f0:	697b      	ldr	r3, [r7, #20]
 80108f2:	4413      	add	r3, r2
 80108f4:	781b      	ldrb	r3, [r3, #0]
 80108f6:	b2db      	uxtb	r3, r3
 80108f8:	b25a      	sxtb	r2, r3
 80108fa:	2101      	movs	r1, #1
 80108fc:	693b      	ldr	r3, [r7, #16]
 80108fe:	fa01 f303 	lsl.w	r3, r1, r3
 8010902:	b25b      	sxtb	r3, r3
 8010904:	4313      	orrs	r3, r2
 8010906:	b259      	sxtb	r1, r3
 8010908:	68fa      	ldr	r2, [r7, #12]
 801090a:	697b      	ldr	r3, [r7, #20]
 801090c:	4413      	add	r3, r2
 801090e:	b2ca      	uxtb	r2, r1
 8010910:	701a      	strb	r2, [r3, #0]

  return status;
 8010912:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8010916:	4618      	mov	r0, r3
 8010918:	3724      	adds	r7, #36	@ 0x24
 801091a:	46bd      	mov	sp, r7
 801091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010920:	4770      	bx	lr

08010922 <set_ref_spad_map>:

  return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev,
                               volatile uint8_t *refSpadArray) {
 8010922:	b580      	push	{r7, lr}
 8010924:	b084      	sub	sp, #16
 8010926:	af00      	add	r7, sp, #0
 8010928:	6078      	str	r0, [r7, #4]
 801092a:	6039      	str	r1, [r7, #0]
  VL53L0X_Error status = VL53L0X_WriteMulti(
 801092c:	2306      	movs	r3, #6
 801092e:	683a      	ldr	r2, [r7, #0]
 8010930:	21b0      	movs	r1, #176	@ 0xb0
 8010932:	6878      	ldr	r0, [r7, #4]
 8010934:	f002 fed2 	bl	80136dc <VL53L0X_WriteMulti>
 8010938:	4603      	mov	r3, r0
 801093a:	73fb      	strb	r3, [r7, #15]
      Dev, VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0, refSpadArray, 6);
  return status;
 801093c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010940:	4618      	mov	r0, r3
 8010942:	3710      	adds	r7, #16
 8010944:	46bd      	mov	sp, r7
 8010946:	bd80      	pop	{r7, pc}

08010948 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray) {
 8010948:	b580      	push	{r7, lr}
 801094a:	b084      	sub	sp, #16
 801094c:	af00      	add	r7, sp, #0
 801094e:	6078      	str	r0, [r7, #4]
 8010950:	6039      	str	r1, [r7, #0]
  VL53L0X_Error status = VL53L0X_ReadMulti(
 8010952:	2306      	movs	r3, #6
 8010954:	683a      	ldr	r2, [r7, #0]
 8010956:	21b0      	movs	r1, #176	@ 0xb0
 8010958:	6878      	ldr	r0, [r7, #4]
 801095a:	f002 feef 	bl	801373c <VL53L0X_ReadMulti>
 801095e:	4603      	mov	r3, r0
 8010960:	73fb      	strb	r3, [r7, #15]
      Dev, VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0, refSpadArray, 6);
  return status;
 8010962:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010966:	4618      	mov	r0, r3
 8010968:	3710      	adds	r7, #16
 801096a:	46bd      	mov	sp, r7
 801096c:	bd80      	pop	{r7, pc}

0801096e <enable_ref_spads>:

VL53L0X_Error enable_ref_spads(VL53L0X_DEV Dev, uint8_t apertureSpads,
                               volatile uint8_t goodSpadArray[],
                               volatile uint8_t spadArray[], uint32_t size,
                               uint32_t start, uint32_t offset,
                               uint32_t spadCount, uint32_t *lastSpad) {
 801096e:	b580      	push	{r7, lr}
 8010970:	b08c      	sub	sp, #48	@ 0x30
 8010972:	af00      	add	r7, sp, #0
 8010974:	60f8      	str	r0, [r7, #12]
 8010976:	607a      	str	r2, [r7, #4]
 8010978:	603b      	str	r3, [r7, #0]
 801097a:	460b      	mov	r3, r1
 801097c:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error status = VL53L0X_ERROR_NONE;
 801097e:	2300      	movs	r3, #0
 8010980:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t index;
  uint32_t i;
  int32_t nextGoodSpad = offset;
 8010984:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010986:	61fb      	str	r3, [r7, #28]
   *
   * This function applies to only aperture or only non-aperture spads.
   * Checks are performed to ensure this.
   */

  currentSpad = offset;
 8010988:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801098a:	623b      	str	r3, [r7, #32]
  for (index = 0; index < spadCount; index++) {
 801098c:	2300      	movs	r3, #0
 801098e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010990:	e02b      	b.n	80109ea <enable_ref_spads+0x7c>
    get_next_good_spad(goodSpadArray, size, currentSpad, &nextGoodSpad);
 8010992:	f107 031c 	add.w	r3, r7, #28
 8010996:	6a3a      	ldr	r2, [r7, #32]
 8010998:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801099a:	6878      	ldr	r0, [r7, #4]
 801099c:	f7ff ff0f 	bl	80107be <get_next_good_spad>

    if (nextGoodSpad == -1) {
 80109a0:	69fb      	ldr	r3, [r7, #28]
 80109a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80109a6:	d103      	bne.n	80109b0 <enable_ref_spads+0x42>
      status = VL53L0X_ERROR_REF_SPAD_INIT;
 80109a8:	23ce      	movs	r3, #206	@ 0xce
 80109aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 80109ae:	e020      	b.n	80109f2 <enable_ref_spads+0x84>
    }

    /* Confirm that the next good SPAD is non-aperture */
    if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 80109b0:	69fb      	ldr	r3, [r7, #28]
 80109b2:	461a      	mov	r2, r3
 80109b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109b6:	4413      	add	r3, r2
 80109b8:	4618      	mov	r0, r3
 80109ba:	f7ff ff5f 	bl	801087c <is_aperture>
 80109be:	4603      	mov	r3, r0
 80109c0:	461a      	mov	r2, r3
 80109c2:	7afb      	ldrb	r3, [r7, #11]
 80109c4:	4293      	cmp	r3, r2
 80109c6:	d003      	beq.n	80109d0 <enable_ref_spads+0x62>
      /* if we can't get the required number of good aperture
       * spads from the current quadrant then this is an error
       */
      status = VL53L0X_ERROR_REF_SPAD_INIT;
 80109c8:	23ce      	movs	r3, #206	@ 0xce
 80109ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 80109ce:	e010      	b.n	80109f2 <enable_ref_spads+0x84>
    }
    currentSpad = (uint32_t)nextGoodSpad;
 80109d0:	69fb      	ldr	r3, [r7, #28]
 80109d2:	623b      	str	r3, [r7, #32]
    enable_spad_bit(spadArray, size, currentSpad);
 80109d4:	6a3a      	ldr	r2, [r7, #32]
 80109d6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80109d8:	6838      	ldr	r0, [r7, #0]
 80109da:	f7ff ff69 	bl	80108b0 <enable_spad_bit>
    currentSpad++;
 80109de:	6a3b      	ldr	r3, [r7, #32]
 80109e0:	3301      	adds	r3, #1
 80109e2:	623b      	str	r3, [r7, #32]
  for (index = 0; index < spadCount; index++) {
 80109e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109e6:	3301      	adds	r3, #1
 80109e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80109ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80109ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80109ee:	429a      	cmp	r2, r3
 80109f0:	d3cf      	bcc.n	8010992 <enable_ref_spads+0x24>
  }
  *lastSpad = currentSpad;
 80109f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80109f4:	6a3a      	ldr	r2, [r7, #32]
 80109f6:	601a      	str	r2, [r3, #0]

  if (status == VL53L0X_ERROR_NONE)
 80109f8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	d106      	bne.n	8010a0e <enable_ref_spads+0xa0>
    status = set_ref_spad_map(Dev, spadArray);
 8010a00:	6839      	ldr	r1, [r7, #0]
 8010a02:	68f8      	ldr	r0, [r7, #12]
 8010a04:	f7ff ff8d 	bl	8010922 <set_ref_spad_map>
 8010a08:	4603      	mov	r3, r0
 8010a0a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (status == VL53L0X_ERROR_NONE) {
 8010a0e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d122      	bne.n	8010a5c <enable_ref_spads+0xee>
    status = get_ref_spad_map(Dev, checkSpadArray);
 8010a16:	f107 0314 	add.w	r3, r7, #20
 8010a1a:	4619      	mov	r1, r3
 8010a1c:	68f8      	ldr	r0, [r7, #12]
 8010a1e:	f7ff ff93 	bl	8010948 <get_ref_spad_map>
 8010a22:	4603      	mov	r3, r0
 8010a24:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    i = 0;
 8010a28:	2300      	movs	r3, #0
 8010a2a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Compare spad maps. If not equal report error. */
    while (i < size) {
 8010a2c:	e012      	b.n	8010a54 <enable_ref_spads+0xe6>
      if (spadArray[i] != checkSpadArray[i]) {
 8010a2e:	683a      	ldr	r2, [r7, #0]
 8010a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a32:	4413      	add	r3, r2
 8010a34:	781b      	ldrb	r3, [r3, #0]
 8010a36:	b2da      	uxtb	r2, r3
 8010a38:	f107 0114 	add.w	r1, r7, #20
 8010a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a3e:	440b      	add	r3, r1
 8010a40:	781b      	ldrb	r3, [r3, #0]
 8010a42:	429a      	cmp	r2, r3
 8010a44:	d003      	beq.n	8010a4e <enable_ref_spads+0xe0>
        status = VL53L0X_ERROR_REF_SPAD_INIT;
 8010a46:	23ce      	movs	r3, #206	@ 0xce
 8010a48:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        break;
 8010a4c:	e006      	b.n	8010a5c <enable_ref_spads+0xee>
      }
      i++;
 8010a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a50:	3301      	adds	r3, #1
 8010a52:	627b      	str	r3, [r7, #36]	@ 0x24
    while (i < size) {
 8010a54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a58:	429a      	cmp	r2, r3
 8010a5a:	d3e8      	bcc.n	8010a2e <enable_ref_spads+0xc0>
    }
  }
  return status;
 8010a5c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8010a60:	4618      	mov	r0, r3
 8010a62:	3730      	adds	r7, #48	@ 0x30
 8010a64:	46bd      	mov	sp, r7
 8010a66:	bd80      	pop	{r7, pc}

08010a68 <perform_ref_signal_measurement>:

VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
                                             uint16_t *refSignalRate) {
 8010a68:	b580      	push	{r7, lr}
 8010a6a:	b08a      	sub	sp, #40	@ 0x28
 8010a6c:	af00      	add	r7, sp, #0
 8010a6e:	6078      	str	r0, [r7, #4]
 8010a70:	6039      	str	r1, [r7, #0]
  VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8010a72:	2300      	movs	r3, #0
 8010a74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  VL53L0X_RangingMeasurementData_t rangingMeasurementData;

  uint8_t SequenceConfig = 0;
 8010a78:	2300      	movs	r3, #0
 8010a7a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  /* store the value of the sequence config,
   * this will be reset before the end of the function
   */

  SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8010a84:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  /*
   * This function performs a reference signal rate measurement.
   */
  if (status == VL53L0X_ERROR_NONE)
 8010a88:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d107      	bne.n	8010aa0 <perform_ref_signal_measurement+0x38>
    status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);
 8010a90:	22c0      	movs	r2, #192	@ 0xc0
 8010a92:	2101      	movs	r1, #1
 8010a94:	6878      	ldr	r0, [r7, #4]
 8010a96:	f002 fef5 	bl	8013884 <VL53L0X_WrByte>
 8010a9a:	4603      	mov	r3, r0
 8010a9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (status == VL53L0X_ERROR_NONE)
 8010aa0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	d108      	bne.n	8010aba <perform_ref_signal_measurement+0x52>
    status =
        VL53L0X_PerformSingleRangingMeasurement(Dev, &rangingMeasurementData);
 8010aa8:	f107 0308 	add.w	r3, r7, #8
 8010aac:	4619      	mov	r1, r3
 8010aae:	6878      	ldr	r0, [r7, #4]
 8010ab0:	f7ff fc5e 	bl	8010370 <VL53L0X_PerformSingleRangingMeasurement>
 8010ab4:	4603      	mov	r3, r0
 8010ab6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (status == VL53L0X_ERROR_NONE)
 8010aba:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d107      	bne.n	8010ad2 <perform_ref_signal_measurement+0x6a>
    status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8010ac2:	2201      	movs	r2, #1
 8010ac4:	21ff      	movs	r1, #255	@ 0xff
 8010ac6:	6878      	ldr	r0, [r7, #4]
 8010ac8:	f002 fedc 	bl	8013884 <VL53L0X_WrByte>
 8010acc:	4603      	mov	r3, r0
 8010ace:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (status == VL53L0X_ERROR_NONE)
 8010ad2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d107      	bne.n	8010aea <perform_ref_signal_measurement+0x82>
    status = VL53L0X_RdWord(Dev, VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
 8010ada:	683a      	ldr	r2, [r7, #0]
 8010adc:	21b6      	movs	r1, #182	@ 0xb6
 8010ade:	6878      	ldr	r0, [r7, #4]
 8010ae0:	f002 fe5a 	bl	8013798 <VL53L0X_RdWord>
 8010ae4:	4603      	mov	r3, r0
 8010ae6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                            refSignalRate);

  if (status == VL53L0X_ERROR_NONE)
 8010aea:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d107      	bne.n	8010b02 <perform_ref_signal_measurement+0x9a>
    status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8010af2:	2200      	movs	r2, #0
 8010af4:	21ff      	movs	r1, #255	@ 0xff
 8010af6:	6878      	ldr	r0, [r7, #4]
 8010af8:	f002 fec4 	bl	8013884 <VL53L0X_WrByte>
 8010afc:	4603      	mov	r3, r0
 8010afe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (status == VL53L0X_ERROR_NONE) {
 8010b02:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d112      	bne.n	8010b30 <perform_ref_signal_measurement+0xc8>
    /* restore the previous Sequence Config */
    status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 8010b0a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010b0e:	461a      	mov	r2, r3
 8010b10:	2101      	movs	r1, #1
 8010b12:	6878      	ldr	r0, [r7, #4]
 8010b14:	f002 feb6 	bl	8013884 <VL53L0X_WrByte>
 8010b18:	4603      	mov	r3, r0
 8010b1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status == VL53L0X_ERROR_NONE)
 8010b1e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d104      	bne.n	8010b30 <perform_ref_signal_measurement+0xc8>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8010b2c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  return status;
 8010b30:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8010b34:	4618      	mov	r0, r3
 8010b36:	3728      	adds	r7, #40	@ 0x28
 8010b38:	46bd      	mov	sp, r7
 8010b3a:	bd80      	pop	{r7, pc}

08010b3c <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
                                                  uint32_t *refSpadCount,
                                                  uint8_t *isApertureSpads) {
 8010b3c:	b590      	push	{r4, r7, lr}
 8010b3e:	b09d      	sub	sp, #116	@ 0x74
 8010b40:	af06      	add	r7, sp, #24
 8010b42:	60f8      	str	r0, [r7, #12]
 8010b44:	60b9      	str	r1, [r7, #8]
 8010b46:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010b48:	2300      	movs	r3, #0
 8010b4a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  uint8_t lastSpadArray[6];
  uint8_t startSelect = 0xB4;
 8010b4e:	23b4      	movs	r3, #180	@ 0xb4
 8010b50:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  uint32_t minimumSpadCount = 3;
 8010b54:	2303      	movs	r3, #3
 8010b56:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t maxSpadCount = 44;
 8010b58:	232c      	movs	r3, #44	@ 0x2c
 8010b5a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t currentSpadIndex = 0;
 8010b5c:	2300      	movs	r3, #0
 8010b5e:	653b      	str	r3, [r7, #80]	@ 0x50
  uint32_t lastSpadIndex = 0;
 8010b60:	2300      	movs	r3, #0
 8010b62:	61bb      	str	r3, [r7, #24]
  int32_t nextGoodSpad = 0;
 8010b64:	2300      	movs	r3, #0
 8010b66:	617b      	str	r3, [r7, #20]
  uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8010b68:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8010b6c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  uint16_t peakSignalRateRef;
  uint32_t needAptSpads = 0;
 8010b6e:	2300      	movs	r3, #0
 8010b70:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t index = 0;
 8010b72:	2300      	movs	r3, #0
 8010b74:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint32_t spadArraySize = 6;
 8010b76:	2306      	movs	r3, #6
 8010b78:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t signalRateDiff = 0;
 8010b7a:	2300      	movs	r3, #0
 8010b7c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t lastSignalRateDiff = 0;
 8010b7e:	2300      	movs	r3, #0
 8010b80:	647b      	str	r3, [r7, #68]	@ 0x44
  uint8_t complete = 0;
 8010b82:	2300      	movs	r3, #0
 8010b84:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  uint8_t VhvSettings = 0;
 8010b88:	2300      	movs	r3, #0
 8010b8a:	747b      	strb	r3, [r7, #17]
  uint8_t PhaseCal = 0;
 8010b8c:	2300      	movs	r3, #0
 8010b8e:	743b      	strb	r3, [r7, #16]
  uint32_t refSpadCount_int = 0;
 8010b90:	2300      	movs	r3, #0
 8010b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint8_t isApertureSpads_int = 0;
 8010b94:	2300      	movs	r3, #0
 8010b96:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
   * The start point is currently fixed to 180, which lies towards the end
   * of the non-aperture quadrant and runs in to the adjacent aperture
   * quadrant.
   */

  targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8010b9a:	68fb      	ldr	r3, [r7, #12]
 8010b9c:	f8b3 313a 	ldrh.w	r3, [r3, #314]	@ 0x13a
 8010ba0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
   * This is a short term implementation. The good spad map will be
   * provided as an input.
   * Note that there are 6 bytes. Only the first 44 bits will be used to
   * represent spads.
   */
  for (index = 0; index < spadArraySize; index++)
 8010ba2:	2300      	movs	r3, #0
 8010ba4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010ba6:	e009      	b.n	8010bbc <VL53L0X_perform_ref_spad_management+0x80>
    Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8010ba8:	68fa      	ldr	r2, [r7, #12]
 8010baa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010bac:	4413      	add	r3, r2
 8010bae:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8010bb2:	2200      	movs	r2, #0
 8010bb4:	701a      	strb	r2, [r3, #0]
  for (index = 0; index < spadArraySize; index++)
 8010bb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010bb8:	3301      	adds	r3, #1
 8010bba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010bbc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bc0:	429a      	cmp	r2, r3
 8010bc2:	d3f1      	bcc.n	8010ba8 <VL53L0X_perform_ref_spad_management+0x6c>

  Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8010bc4:	2201      	movs	r2, #1
 8010bc6:	21ff      	movs	r1, #255	@ 0xff
 8010bc8:	68f8      	ldr	r0, [r7, #12]
 8010bca:	f002 fe5b 	bl	8013884 <VL53L0X_WrByte>
 8010bce:	4603      	mov	r3, r0
 8010bd0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  if (Status == VL53L0X_ERROR_NONE)
 8010bd4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010bd8:	2b00      	cmp	r3, #0
 8010bda:	d107      	bne.n	8010bec <VL53L0X_perform_ref_spad_management+0xb0>
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8010bdc:	2200      	movs	r2, #0
 8010bde:	214f      	movs	r1, #79	@ 0x4f
 8010be0:	68f8      	ldr	r0, [r7, #12]
 8010be2:	f002 fe4f 	bl	8013884 <VL53L0X_WrByte>
 8010be6:	4603      	mov	r3, r0
 8010be8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  if (Status == VL53L0X_ERROR_NONE)
 8010bec:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d107      	bne.n	8010c04 <VL53L0X_perform_ref_spad_management+0xc8>
    Status = VL53L0X_WrByte(
 8010bf4:	222c      	movs	r2, #44	@ 0x2c
 8010bf6:	214e      	movs	r1, #78	@ 0x4e
 8010bf8:	68f8      	ldr	r0, [r7, #12]
 8010bfa:	f002 fe43 	bl	8013884 <VL53L0X_WrByte>
 8010bfe:	4603      	mov	r3, r0
 8010c00:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        Dev, VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

  if (Status == VL53L0X_ERROR_NONE)
 8010c04:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	d107      	bne.n	8010c1c <VL53L0X_perform_ref_spad_management+0xe0>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8010c0c:	2200      	movs	r2, #0
 8010c0e:	21ff      	movs	r1, #255	@ 0xff
 8010c10:	68f8      	ldr	r0, [r7, #12]
 8010c12:	f002 fe37 	bl	8013884 <VL53L0X_WrByte>
 8010c16:	4603      	mov	r3, r0
 8010c18:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  if (Status == VL53L0X_ERROR_NONE)
 8010c1c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010c20:	2b00      	cmp	r3, #0
 8010c22:	d109      	bne.n	8010c38 <VL53L0X_perform_ref_spad_management+0xfc>
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
 8010c24:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8010c28:	461a      	mov	r2, r3
 8010c2a:	21b6      	movs	r1, #182	@ 0xb6
 8010c2c:	68f8      	ldr	r0, [r7, #12]
 8010c2e:	f002 fe29 	bl	8013884 <VL53L0X_WrByte>
 8010c32:	4603      	mov	r3, r0
 8010c34:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                            startSelect);

  if (Status == VL53L0X_ERROR_NONE)
 8010c38:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010c3c:	2b00      	cmp	r3, #0
 8010c3e:	d107      	bne.n	8010c50 <VL53L0X_perform_ref_spad_management+0x114>
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);
 8010c40:	2200      	movs	r2, #0
 8010c42:	2180      	movs	r1, #128	@ 0x80
 8010c44:	68f8      	ldr	r0, [r7, #12]
 8010c46:	f002 fe1d 	bl	8013884 <VL53L0X_WrByte>
 8010c4a:	4603      	mov	r3, r0
 8010c4c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  /* Perform ref calibration */
  if (Status == VL53L0X_ERROR_NONE)
 8010c50:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d10a      	bne.n	8010c6e <VL53L0X_perform_ref_spad_management+0x132>
    Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings, &PhaseCal, 0);
 8010c58:	f107 0210 	add.w	r2, r7, #16
 8010c5c:	f107 0111 	add.w	r1, r7, #17
 8010c60:	2300      	movs	r3, #0
 8010c62:	68f8      	ldr	r0, [r7, #12]
 8010c64:	f000 fbbb 	bl	80113de <VL53L0X_perform_ref_calibration>
 8010c68:	4603      	mov	r3, r0
 8010c6a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  if (Status == VL53L0X_ERROR_NONE) {
 8010c6e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d121      	bne.n	8010cba <VL53L0X_perform_ref_spad_management+0x17e>
    /* Enable Minimum NON-APERTURE Spads */
    currentSpadIndex = 0;
 8010c76:	2300      	movs	r3, #0
 8010c78:	653b      	str	r3, [r7, #80]	@ 0x50
    lastSpadIndex = currentSpadIndex;
 8010c7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c7c:	61bb      	str	r3, [r7, #24]
    needAptSpads = 0;
 8010c7e:	2300      	movs	r3, #0
 8010c80:	64fb      	str	r3, [r7, #76]	@ 0x4c
    Status = enable_ref_spads(
 8010c82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010c84:	b2d9      	uxtb	r1, r3
        Dev, needAptSpads, Dev->Data.SpadData.RefGoodSpadMap,
 8010c86:	68fb      	ldr	r3, [r7, #12]
 8010c88:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
        Dev->Data.SpadData.RefSpadEnables, spadArraySize, startSelect,
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	f503 7492 	add.w	r4, r3, #292	@ 0x124
    Status = enable_ref_spads(
 8010c92:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8010c96:	f107 0218 	add.w	r2, r7, #24
 8010c9a:	9204      	str	r2, [sp, #16]
 8010c9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010c9e:	9203      	str	r2, [sp, #12]
 8010ca0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010ca2:	9202      	str	r2, [sp, #8]
 8010ca4:	9301      	str	r3, [sp, #4]
 8010ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ca8:	9300      	str	r3, [sp, #0]
 8010caa:	4623      	mov	r3, r4
 8010cac:	4602      	mov	r2, r0
 8010cae:	68f8      	ldr	r0, [r7, #12]
 8010cb0:	f7ff fe5d 	bl	801096e <enable_ref_spads>
 8010cb4:	4603      	mov	r3, r0
 8010cb6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        currentSpadIndex, minimumSpadCount, &lastSpadIndex);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8010cba:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d174      	bne.n	8010dac <VL53L0X_perform_ref_spad_management+0x270>
    currentSpadIndex = lastSpadIndex;
 8010cc2:	69bb      	ldr	r3, [r7, #24]
 8010cc4:	653b      	str	r3, [r7, #80]	@ 0x50

    Status = perform_ref_signal_measurement(Dev, &peakSignalRateRef);
 8010cc6:	f107 0312 	add.w	r3, r7, #18
 8010cca:	4619      	mov	r1, r3
 8010ccc:	68f8      	ldr	r0, [r7, #12]
 8010cce:	f7ff fecb 	bl	8010a68 <perform_ref_signal_measurement>
 8010cd2:	4603      	mov	r3, r0
 8010cd4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    if ((Status == VL53L0X_ERROR_NONE) && (peakSignalRateRef > targetRefRate)) {
 8010cd8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	d161      	bne.n	8010da4 <VL53L0X_perform_ref_spad_management+0x268>
 8010ce0:	8a7b      	ldrh	r3, [r7, #18]
 8010ce2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8010ce4:	429a      	cmp	r2, r3
 8010ce6:	d25d      	bcs.n	8010da4 <VL53L0X_perform_ref_spad_management+0x268>
      /* Signal rate measurement too high,
       * switch to APERTURE SPADs */

      for (index = 0; index < spadArraySize; index++)
 8010ce8:	2300      	movs	r3, #0
 8010cea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010cec:	e009      	b.n	8010d02 <VL53L0X_perform_ref_spad_management+0x1c6>
        Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8010cee:	68fa      	ldr	r2, [r7, #12]
 8010cf0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010cf2:	4413      	add	r3, r2
 8010cf4:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8010cf8:	2200      	movs	r2, #0
 8010cfa:	701a      	strb	r2, [r3, #0]
      for (index = 0; index < spadArraySize; index++)
 8010cfc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010cfe:	3301      	adds	r3, #1
 8010d00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010d02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d06:	429a      	cmp	r2, r3
 8010d08:	d3f1      	bcc.n	8010cee <VL53L0X_perform_ref_spad_management+0x1b2>

      /* Increment to the first APERTURE spad */
      while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8010d0a:	e002      	b.n	8010d12 <VL53L0X_perform_ref_spad_management+0x1d6>
             (currentSpadIndex < maxSpadCount)) {
        currentSpadIndex++;
 8010d0c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010d0e:	3301      	adds	r3, #1
 8010d10:	653b      	str	r3, [r7, #80]	@ 0x50
      while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8010d12:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8010d16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010d18:	4413      	add	r3, r2
 8010d1a:	4618      	mov	r0, r3
 8010d1c:	f7ff fdae 	bl	801087c <is_aperture>
 8010d20:	4603      	mov	r3, r0
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d103      	bne.n	8010d2e <VL53L0X_perform_ref_spad_management+0x1f2>
 8010d26:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d2a:	429a      	cmp	r2, r3
 8010d2c:	d3ee      	bcc.n	8010d0c <VL53L0X_perform_ref_spad_management+0x1d0>
      }

      needAptSpads = 1;
 8010d2e:	2301      	movs	r3, #1
 8010d30:	64fb      	str	r3, [r7, #76]	@ 0x4c

      Status = enable_ref_spads(
 8010d32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010d34:	b2d9      	uxtb	r1, r3
          Dev, needAptSpads, Dev->Data.SpadData.RefGoodSpadMap,
 8010d36:	68fb      	ldr	r3, [r7, #12]
 8010d38:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
          Dev->Data.SpadData.RefSpadEnables, spadArraySize, startSelect,
 8010d3c:	68fb      	ldr	r3, [r7, #12]
 8010d3e:	f503 7492 	add.w	r4, r3, #292	@ 0x124
      Status = enable_ref_spads(
 8010d42:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8010d46:	f107 0218 	add.w	r2, r7, #24
 8010d4a:	9204      	str	r2, [sp, #16]
 8010d4c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010d4e:	9203      	str	r2, [sp, #12]
 8010d50:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010d52:	9202      	str	r2, [sp, #8]
 8010d54:	9301      	str	r3, [sp, #4]
 8010d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d58:	9300      	str	r3, [sp, #0]
 8010d5a:	4623      	mov	r3, r4
 8010d5c:	4602      	mov	r2, r0
 8010d5e:	68f8      	ldr	r0, [r7, #12]
 8010d60:	f7ff fe05 	bl	801096e <enable_ref_spads>
 8010d64:	4603      	mov	r3, r0
 8010d66:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          currentSpadIndex, minimumSpadCount, &lastSpadIndex);

      if (Status == VL53L0X_ERROR_NONE) {
 8010d6a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	d11b      	bne.n	8010daa <VL53L0X_perform_ref_spad_management+0x26e>
        currentSpadIndex = lastSpadIndex;
 8010d72:	69bb      	ldr	r3, [r7, #24]
 8010d74:	653b      	str	r3, [r7, #80]	@ 0x50
        Status = perform_ref_signal_measurement(Dev, &peakSignalRateRef);
 8010d76:	f107 0312 	add.w	r3, r7, #18
 8010d7a:	4619      	mov	r1, r3
 8010d7c:	68f8      	ldr	r0, [r7, #12]
 8010d7e:	f7ff fe73 	bl	8010a68 <perform_ref_signal_measurement>
 8010d82:	4603      	mov	r3, r0
 8010d84:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        if ((Status == VL53L0X_ERROR_NONE) &&
 8010d88:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	d10c      	bne.n	8010daa <VL53L0X_perform_ref_spad_management+0x26e>
            (peakSignalRateRef > targetRefRate)) {
 8010d90:	8a7b      	ldrh	r3, [r7, #18]
        if ((Status == VL53L0X_ERROR_NONE) &&
 8010d92:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8010d94:	429a      	cmp	r2, r3
 8010d96:	d208      	bcs.n	8010daa <VL53L0X_perform_ref_spad_management+0x26e>
           * setting the minimum number of
           * APERTURE spads. Can do no more
           * therefore set the min number of
           * aperture spads as the result.
           */
          isApertureSpads_int = 1;
 8010d98:	2301      	movs	r3, #1
 8010d9a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
          refSpadCount_int = minimumSpadCount;
 8010d9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if (Status == VL53L0X_ERROR_NONE) {
 8010da2:	e002      	b.n	8010daa <VL53L0X_perform_ref_spad_management+0x26e>
        }
      }
    } else {
      needAptSpads = 0;
 8010da4:	2300      	movs	r3, #0
 8010da6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010da8:	e000      	b.n	8010dac <VL53L0X_perform_ref_spad_management+0x270>
      if (Status == VL53L0X_ERROR_NONE) {
 8010daa:	bf00      	nop
    }
  }

  if ((Status == VL53L0X_ERROR_NONE) && (peakSignalRateRef < targetRefRate)) {
 8010dac:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	f040 80af 	bne.w	8010f14 <VL53L0X_perform_ref_spad_management+0x3d8>
 8010db6:	8a7b      	ldrh	r3, [r7, #18]
 8010db8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8010dba:	429a      	cmp	r2, r3
 8010dbc:	f240 80aa 	bls.w	8010f14 <VL53L0X_perform_ref_spad_management+0x3d8>
    /* At this point, the minimum number of either aperture
     * or non-aperture spads have been set. Proceed to add
     * spads and perform measurements until the target
     * reference is reached.
     */
    isApertureSpads_int = needAptSpads;
 8010dc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010dc2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    refSpadCount_int = minimumSpadCount;
 8010dc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010dc8:	63fb      	str	r3, [r7, #60]	@ 0x3c

    memcpy(lastSpadArray, (const void *)Dev->Data.SpadData.RefSpadEnables,
 8010dca:	68fb      	ldr	r3, [r7, #12]
 8010dcc:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 8010dd0:	f107 031c 	add.w	r3, r7, #28
 8010dd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010dd6:	4618      	mov	r0, r3
 8010dd8:	f002 ff76 	bl	8013cc8 <memcpy>
           spadArraySize);
    lastSignalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8010ddc:	8a7b      	ldrh	r3, [r7, #18]
 8010dde:	461a      	mov	r2, r3
 8010de0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010de2:	1ad3      	subs	r3, r2, r3
 8010de4:	2b00      	cmp	r3, #0
 8010de6:	bfb8      	it	lt
 8010de8:	425b      	neglt	r3, r3
 8010dea:	647b      	str	r3, [r7, #68]	@ 0x44
    complete = 0;
 8010dec:	2300      	movs	r3, #0
 8010dee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    while (!complete) {
 8010df2:	e086      	b.n	8010f02 <VL53L0X_perform_ref_spad_management+0x3c6>
      get_next_good_spad(Dev->Data.SpadData.RefGoodSpadMap, spadArraySize,
 8010df4:	68fb      	ldr	r3, [r7, #12]
 8010df6:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
 8010dfa:	f107 0314 	add.w	r3, r7, #20
 8010dfe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010e00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010e02:	f7ff fcdc 	bl	80107be <get_next_good_spad>
                         currentSpadIndex, &nextGoodSpad);

      if (nextGoodSpad == -1) {
 8010e06:	697b      	ldr	r3, [r7, #20]
 8010e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e0c:	d103      	bne.n	8010e16 <VL53L0X_perform_ref_spad_management+0x2da>
        Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8010e0e:	23ce      	movs	r3, #206	@ 0xce
 8010e10:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        break;
 8010e14:	e07e      	b.n	8010f14 <VL53L0X_perform_ref_spad_management+0x3d8>
      }

      (refSpadCount_int)++;
 8010e16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e18:	3301      	adds	r3, #1
 8010e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Cannot combine Aperture and Non-Aperture spads, so
       * ensure the current spad is of the correct type.
       */
      if (is_aperture((uint32_t)startSelect + nextGoodSpad) != needAptSpads) {
 8010e1c:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8010e20:	697a      	ldr	r2, [r7, #20]
 8010e22:	4413      	add	r3, r2
 8010e24:	4618      	mov	r0, r3
 8010e26:	f7ff fd29 	bl	801087c <is_aperture>
 8010e2a:	4603      	mov	r3, r0
 8010e2c:	461a      	mov	r2, r3
 8010e2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e30:	4293      	cmp	r3, r2
 8010e32:	d003      	beq.n	8010e3c <VL53L0X_perform_ref_spad_management+0x300>
        Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8010e34:	23ce      	movs	r3, #206	@ 0xce
 8010e36:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        break;
 8010e3a:	e06b      	b.n	8010f14 <VL53L0X_perform_ref_spad_management+0x3d8>
      }

      currentSpadIndex = nextGoodSpad;
 8010e3c:	697b      	ldr	r3, [r7, #20]
 8010e3e:	653b      	str	r3, [r7, #80]	@ 0x50
      Status = enable_spad_bit(Dev->Data.SpadData.RefSpadEnables, spadArraySize,
 8010e40:	68fb      	ldr	r3, [r7, #12]
 8010e42:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8010e46:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010e48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010e4a:	4618      	mov	r0, r3
 8010e4c:	f7ff fd30 	bl	80108b0 <enable_spad_bit>
 8010e50:	4603      	mov	r3, r0
 8010e52:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                               currentSpadIndex);

      if (Status == VL53L0X_ERROR_NONE) {
 8010e56:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010e5a:	2b00      	cmp	r3, #0
 8010e5c:	d10c      	bne.n	8010e78 <VL53L0X_perform_ref_spad_management+0x33c>
        currentSpadIndex++;
 8010e5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010e60:	3301      	adds	r3, #1
 8010e62:	653b      	str	r3, [r7, #80]	@ 0x50
        /* Proceed to apply the additional spad and
         * perform measurement. */
        Status = set_ref_spad_map(Dev, Dev->Data.SpadData.RefSpadEnables);
 8010e64:	68fb      	ldr	r3, [r7, #12]
 8010e66:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8010e6a:	4619      	mov	r1, r3
 8010e6c:	68f8      	ldr	r0, [r7, #12]
 8010e6e:	f7ff fd58 	bl	8010922 <set_ref_spad_map>
 8010e72:	4603      	mov	r3, r0
 8010e74:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      }

      if (Status != VL53L0X_ERROR_NONE)
 8010e78:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d146      	bne.n	8010f0e <VL53L0X_perform_ref_spad_management+0x3d2>
        break;

      Status = perform_ref_signal_measurement(Dev, &peakSignalRateRef);
 8010e80:	f107 0312 	add.w	r3, r7, #18
 8010e84:	4619      	mov	r1, r3
 8010e86:	68f8      	ldr	r0, [r7, #12]
 8010e88:	f7ff fdee 	bl	8010a68 <perform_ref_signal_measurement>
 8010e8c:	4603      	mov	r3, r0
 8010e8e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

      if (Status != VL53L0X_ERROR_NONE)
 8010e92:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	d13b      	bne.n	8010f12 <VL53L0X_perform_ref_spad_management+0x3d6>
        break;

      signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8010e9a:	8a7b      	ldrh	r3, [r7, #18]
 8010e9c:	461a      	mov	r2, r3
 8010e9e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010ea0:	1ad3      	subs	r3, r2, r3
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	bfb8      	it	lt
 8010ea6:	425b      	neglt	r3, r3
 8010ea8:	627b      	str	r3, [r7, #36]	@ 0x24

      if (peakSignalRateRef > targetRefRate) {
 8010eaa:	8a7b      	ldrh	r3, [r7, #18]
 8010eac:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8010eae:	429a      	cmp	r2, r3
 8010eb0:	d21c      	bcs.n	8010eec <VL53L0X_perform_ref_spad_management+0x3b0>
        /* Select the spad map that provides the
         * measurement closest to the target rate,
         * either above or below it.
         */
        if (signalRateDiff > lastSignalRateDiff) {
 8010eb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010eb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010eb6:	429a      	cmp	r2, r3
 8010eb8:	d914      	bls.n	8010ee4 <VL53L0X_perform_ref_spad_management+0x3a8>
          /* Previous spad map produced a closer
           * measurement, so choose this. */
          Status = set_ref_spad_map(Dev, lastSpadArray);
 8010eba:	f107 031c 	add.w	r3, r7, #28
 8010ebe:	4619      	mov	r1, r3
 8010ec0:	68f8      	ldr	r0, [r7, #12]
 8010ec2:	f7ff fd2e 	bl	8010922 <set_ref_spad_map>
 8010ec6:	4603      	mov	r3, r0
 8010ec8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          memcpy((void *)Dev->Data.SpadData.RefSpadEnables, lastSpadArray,
 8010ecc:	68fb      	ldr	r3, [r7, #12]
 8010ece:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8010ed2:	f107 011c 	add.w	r1, r7, #28
 8010ed6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010ed8:	4618      	mov	r0, r3
 8010eda:	f002 fef5 	bl	8013cc8 <memcpy>
                 spadArraySize);

          (refSpadCount_int)--;
 8010ede:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ee0:	3b01      	subs	r3, #1
 8010ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        complete = 1;
 8010ee4:	2301      	movs	r3, #1
 8010ee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010eea:	e00a      	b.n	8010f02 <VL53L0X_perform_ref_spad_management+0x3c6>
      } else {
        /* Continue to add spads */
        lastSignalRateDiff = signalRateDiff;
 8010eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010eee:	647b      	str	r3, [r7, #68]	@ 0x44
        memcpy(lastSpadArray, (const void *)Dev->Data.SpadData.RefSpadEnables,
 8010ef0:	68fb      	ldr	r3, [r7, #12]
 8010ef2:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 8010ef6:	f107 031c 	add.w	r3, r7, #28
 8010efa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010efc:	4618      	mov	r0, r3
 8010efe:	f002 fee3 	bl	8013cc8 <memcpy>
    while (!complete) {
 8010f02:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	f43f af74 	beq.w	8010df4 <VL53L0X_perform_ref_spad_management+0x2b8>
 8010f0c:	e002      	b.n	8010f14 <VL53L0X_perform_ref_spad_management+0x3d8>
        break;
 8010f0e:	bf00      	nop
 8010f10:	e000      	b.n	8010f14 <VL53L0X_perform_ref_spad_management+0x3d8>
        break;
 8010f12:	bf00      	nop
      }

    } /* while */
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8010f14:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	d115      	bne.n	8010f48 <VL53L0X_perform_ref_spad_management+0x40c>
    *refSpadCount = refSpadCount_int;
 8010f1c:	68bb      	ldr	r3, [r7, #8]
 8010f1e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010f20:	601a      	str	r2, [r3, #0]
    *isApertureSpads = isApertureSpads_int;
 8010f22:	687b      	ldr	r3, [r7, #4]
 8010f24:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010f28:	701a      	strb	r2, [r3, #0]

    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8010f2a:	68fb      	ldr	r3, [r7, #12]
 8010f2c:	2201      	movs	r2, #1
 8010f2e:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount,
 8010f32:	68bb      	ldr	r3, [r7, #8]
 8010f34:	681b      	ldr	r3, [r3, #0]
 8010f36:	b2da      	uxtb	r2, r3
 8010f38:	68fb      	ldr	r3, [r7, #12]
 8010f3a:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
                                       (uint8_t)(*refSpadCount));
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType,
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	781a      	ldrb	r2, [r3, #0]
 8010f42:	68fb      	ldr	r3, [r7, #12]
 8010f44:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                                       *isApertureSpads);
  }

  return Status;
 8010f48:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8010f4c:	4618      	mov	r0, r3
 8010f4e:	375c      	adds	r7, #92	@ 0x5c
 8010f50:	46bd      	mov	sp, r7
 8010f52:	bd90      	pop	{r4, r7, pc}

08010f54 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev, uint32_t count,
                                          uint8_t isApertureSpads) {
 8010f54:	b590      	push	{r4, r7, lr}
 8010f56:	b093      	sub	sp, #76	@ 0x4c
 8010f58:	af06      	add	r7, sp, #24
 8010f5a:	60f8      	str	r0, [r7, #12]
 8010f5c:	60b9      	str	r1, [r7, #8]
 8010f5e:	4613      	mov	r3, r2
 8010f60:	71fb      	strb	r3, [r7, #7]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010f62:	2300      	movs	r3, #0
 8010f64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t currentSpadIndex = 0;
 8010f68:	2300      	movs	r3, #0
 8010f6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t startSelect = 0xB4;
 8010f6c:	23b4      	movs	r3, #180	@ 0xb4
 8010f6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t spadArraySize = 6;
 8010f72:	2306      	movs	r3, #6
 8010f74:	61fb      	str	r3, [r7, #28]
  uint32_t maxSpadCount = 44;
 8010f76:	232c      	movs	r3, #44	@ 0x2c
 8010f78:	61bb      	str	r3, [r7, #24]
   * aperture or
   * non-aperture, as requested.
   * The good spad map will be applied.
   */

  Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8010f7a:	2201      	movs	r2, #1
 8010f7c:	21ff      	movs	r1, #255	@ 0xff
 8010f7e:	68f8      	ldr	r0, [r7, #12]
 8010f80:	f002 fc80 	bl	8013884 <VL53L0X_WrByte>
 8010f84:	4603      	mov	r3, r0
 8010f86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (Status == VL53L0X_ERROR_NONE)
 8010f8a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	d107      	bne.n	8010fa2 <VL53L0X_set_reference_spads+0x4e>
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8010f92:	2200      	movs	r2, #0
 8010f94:	214f      	movs	r1, #79	@ 0x4f
 8010f96:	68f8      	ldr	r0, [r7, #12]
 8010f98:	f002 fc74 	bl	8013884 <VL53L0X_WrByte>
 8010f9c:	4603      	mov	r3, r0
 8010f9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (Status == VL53L0X_ERROR_NONE)
 8010fa2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d107      	bne.n	8010fba <VL53L0X_set_reference_spads+0x66>
    Status = VL53L0X_WrByte(
 8010faa:	222c      	movs	r2, #44	@ 0x2c
 8010fac:	214e      	movs	r1, #78	@ 0x4e
 8010fae:	68f8      	ldr	r0, [r7, #12]
 8010fb0:	f002 fc68 	bl	8013884 <VL53L0X_WrByte>
 8010fb4:	4603      	mov	r3, r0
 8010fb6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        Dev, VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

  if (Status == VL53L0X_ERROR_NONE)
 8010fba:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d107      	bne.n	8010fd2 <VL53L0X_set_reference_spads+0x7e>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8010fc2:	2200      	movs	r2, #0
 8010fc4:	21ff      	movs	r1, #255	@ 0xff
 8010fc6:	68f8      	ldr	r0, [r7, #12]
 8010fc8:	f002 fc5c 	bl	8013884 <VL53L0X_WrByte>
 8010fcc:	4603      	mov	r3, r0
 8010fce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (Status == VL53L0X_ERROR_NONE)
 8010fd2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d109      	bne.n	8010fee <VL53L0X_set_reference_spads+0x9a>
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
 8010fda:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010fde:	461a      	mov	r2, r3
 8010fe0:	21b6      	movs	r1, #182	@ 0xb6
 8010fe2:	68f8      	ldr	r0, [r7, #12]
 8010fe4:	f002 fc4e 	bl	8013884 <VL53L0X_WrByte>
 8010fe8:	4603      	mov	r3, r0
 8010fea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                            startSelect);

  for (index = 0; index < spadArraySize; index++)
 8010fee:	2300      	movs	r3, #0
 8010ff0:	627b      	str	r3, [r7, #36]	@ 0x24
 8010ff2:	e009      	b.n	8011008 <VL53L0X_set_reference_spads+0xb4>
    Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8010ff4:	68fa      	ldr	r2, [r7, #12]
 8010ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ff8:	4413      	add	r3, r2
 8010ffa:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8010ffe:	2200      	movs	r2, #0
 8011000:	701a      	strb	r2, [r3, #0]
  for (index = 0; index < spadArraySize; index++)
 8011002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011004:	3301      	adds	r3, #1
 8011006:	627b      	str	r3, [r7, #36]	@ 0x24
 8011008:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801100a:	69fb      	ldr	r3, [r7, #28]
 801100c:	429a      	cmp	r2, r3
 801100e:	d3f1      	bcc.n	8010ff4 <VL53L0X_set_reference_spads+0xa0>

  if (isApertureSpads) {
 8011010:	79fb      	ldrb	r3, [r7, #7]
 8011012:	2b00      	cmp	r3, #0
 8011014:	d011      	beq.n	801103a <VL53L0X_set_reference_spads+0xe6>
    /* Increment to the first APERTURE spad */
    while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8011016:	e002      	b.n	801101e <VL53L0X_set_reference_spads+0xca>
           (currentSpadIndex < maxSpadCount)) {
      currentSpadIndex++;
 8011018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801101a:	3301      	adds	r3, #1
 801101c:	62bb      	str	r3, [r7, #40]	@ 0x28
    while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 801101e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8011022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011024:	4413      	add	r3, r2
 8011026:	4618      	mov	r0, r3
 8011028:	f7ff fc28 	bl	801087c <is_aperture>
 801102c:	4603      	mov	r3, r0
 801102e:	2b00      	cmp	r3, #0
 8011030:	d103      	bne.n	801103a <VL53L0X_set_reference_spads+0xe6>
 8011032:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011034:	69bb      	ldr	r3, [r7, #24]
 8011036:	429a      	cmp	r2, r3
 8011038:	d3ee      	bcc.n	8011018 <VL53L0X_set_reference_spads+0xc4>
    }
  }
  Status =
      enable_ref_spads(Dev, isApertureSpads, Dev->Data.SpadData.RefGoodSpadMap,
 801103a:	68fb      	ldr	r3, [r7, #12]
 801103c:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
                       Dev->Data.SpadData.RefSpadEnables, spadArraySize,
 8011040:	68fb      	ldr	r3, [r7, #12]
 8011042:	f503 7492 	add.w	r4, r3, #292	@ 0x124
      enable_ref_spads(Dev, isApertureSpads, Dev->Data.SpadData.RefGoodSpadMap,
 8011046:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801104a:	79f9      	ldrb	r1, [r7, #7]
 801104c:	f107 0214 	add.w	r2, r7, #20
 8011050:	9204      	str	r2, [sp, #16]
 8011052:	68ba      	ldr	r2, [r7, #8]
 8011054:	9203      	str	r2, [sp, #12]
 8011056:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011058:	9202      	str	r2, [sp, #8]
 801105a:	9301      	str	r3, [sp, #4]
 801105c:	69fb      	ldr	r3, [r7, #28]
 801105e:	9300      	str	r3, [sp, #0]
 8011060:	4623      	mov	r3, r4
 8011062:	4602      	mov	r2, r0
 8011064:	68f8      	ldr	r0, [r7, #12]
 8011066:	f7ff fc82 	bl	801096e <enable_ref_spads>
 801106a:	4603      	mov	r3, r0
 801106c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                       startSelect, currentSpadIndex, count, &lastSpadIndex);

  if (Status == VL53L0X_ERROR_NONE) {
 8011070:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8011074:	2b00      	cmp	r3, #0
 8011076:	d10c      	bne.n	8011092 <VL53L0X_set_reference_spads+0x13e>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8011078:	68fb      	ldr	r3, [r7, #12]
 801107a:	2201      	movs	r2, #1
 801107c:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount,
 8011080:	68bb      	ldr	r3, [r7, #8]
 8011082:	b2da      	uxtb	r2, r3
 8011084:	68fb      	ldr	r3, [r7, #12]
 8011086:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
                                       (uint8_t)(count));
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType, isApertureSpads);
 801108a:	68fb      	ldr	r3, [r7, #12]
 801108c:	79fa      	ldrb	r2, [r7, #7]
 801108e:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  }

  return Status;
 8011092:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8011096:	4618      	mov	r0, r3
 8011098:	3734      	adds	r7, #52	@ 0x34
 801109a:	46bd      	mov	sp, r7
 801109c:	bd90      	pop	{r4, r7, pc}

0801109e <VL53L0X_perform_single_ref_calibration>:

  return Status;
}

VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
                                                     uint8_t vhv_init_byte) {
 801109e:	b580      	push	{r7, lr}
 80110a0:	b084      	sub	sp, #16
 80110a2:	af00      	add	r7, sp, #0
 80110a4:	6078      	str	r0, [r7, #4]
 80110a6:	460b      	mov	r3, r1
 80110a8:	70fb      	strb	r3, [r7, #3]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80110aa:	2300      	movs	r3, #0
 80110ac:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 80110ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d10a      	bne.n	80110cc <VL53L0X_perform_single_ref_calibration+0x2e>
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 80110b6:	78fb      	ldrb	r3, [r7, #3]
 80110b8:	f043 0301 	orr.w	r3, r3, #1
 80110bc:	b2db      	uxtb	r3, r3
 80110be:	461a      	mov	r2, r3
 80110c0:	2100      	movs	r1, #0
 80110c2:	6878      	ldr	r0, [r7, #4]
 80110c4:	f002 fbde 	bl	8013884 <VL53L0X_WrByte>
 80110c8:	4603      	mov	r3, r0
 80110ca:	73fb      	strb	r3, [r7, #15]
                       VL53L0X_REG_SYSRANGE_MODE_START_STOP | vhv_init_byte);

  if (Status == VL53L0X_ERROR_NONE)
 80110cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d104      	bne.n	80110de <VL53L0X_perform_single_ref_calibration+0x40>
    Status = VL53L0X_measurement_poll_for_completion(Dev);
 80110d4:	6878      	ldr	r0, [r7, #4]
 80110d6:	f000 f9bf 	bl	8011458 <VL53L0X_measurement_poll_for_completion>
 80110da:	4603      	mov	r3, r0
 80110dc:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 80110de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	d105      	bne.n	80110f2 <VL53L0X_perform_single_ref_calibration+0x54>
    Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80110e6:	2100      	movs	r1, #0
 80110e8:	6878      	ldr	r0, [r7, #4]
 80110ea:	f7ff fac7 	bl	801067c <VL53L0X_ClearInterruptMask>
 80110ee:	4603      	mov	r3, r0
 80110f0:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 80110f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d106      	bne.n	8011108 <VL53L0X_perform_single_ref_calibration+0x6a>
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 80110fa:	2200      	movs	r2, #0
 80110fc:	2100      	movs	r1, #0
 80110fe:	6878      	ldr	r0, [r7, #4]
 8011100:	f002 fbc0 	bl	8013884 <VL53L0X_WrByte>
 8011104:	4603      	mov	r3, r0
 8011106:	73fb      	strb	r3, [r7, #15]

  return Status;
 8011108:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801110c:	4618      	mov	r0, r3
 801110e:	3710      	adds	r7, #16
 8011110:	46bd      	mov	sp, r7
 8011112:	bd80      	pop	{r7, pc}

08011114 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(
    VL53L0X_DEV Dev, uint8_t read_not_write, uint8_t VhvSettings,
    uint8_t PhaseCal, uint8_t *pVhvSettings, uint8_t *pPhaseCal,
    const uint8_t vhv_enable, const uint8_t phase_enable) {
 8011114:	b580      	push	{r7, lr}
 8011116:	b084      	sub	sp, #16
 8011118:	af00      	add	r7, sp, #0
 801111a:	6078      	str	r0, [r7, #4]
 801111c:	4608      	mov	r0, r1
 801111e:	4611      	mov	r1, r2
 8011120:	461a      	mov	r2, r3
 8011122:	4603      	mov	r3, r0
 8011124:	70fb      	strb	r3, [r7, #3]
 8011126:	460b      	mov	r3, r1
 8011128:	70bb      	strb	r3, [r7, #2]
 801112a:	4613      	mov	r3, r2
 801112c:	707b      	strb	r3, [r7, #1]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801112e:	2300      	movs	r3, #0
 8011130:	73fb      	strb	r3, [r7, #15]
  uint8_t PhaseCalint = 0;
 8011132:	2300      	movs	r3, #0
 8011134:	73bb      	strb	r3, [r7, #14]

  /* Read VHV from device */
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8011136:	2201      	movs	r2, #1
 8011138:	21ff      	movs	r1, #255	@ 0xff
 801113a:	6878      	ldr	r0, [r7, #4]
 801113c:	f002 fba2 	bl	8013884 <VL53L0X_WrByte>
 8011140:	4603      	mov	r3, r0
 8011142:	461a      	mov	r2, r3
 8011144:	7bfb      	ldrb	r3, [r7, #15]
 8011146:	4313      	orrs	r3, r2
 8011148:	73fb      	strb	r3, [r7, #15]
  Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 801114a:	2200      	movs	r2, #0
 801114c:	2100      	movs	r1, #0
 801114e:	6878      	ldr	r0, [r7, #4]
 8011150:	f002 fb98 	bl	8013884 <VL53L0X_WrByte>
 8011154:	4603      	mov	r3, r0
 8011156:	461a      	mov	r2, r3
 8011158:	7bfb      	ldrb	r3, [r7, #15]
 801115a:	4313      	orrs	r3, r2
 801115c:	73fb      	strb	r3, [r7, #15]
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801115e:	2200      	movs	r2, #0
 8011160:	21ff      	movs	r1, #255	@ 0xff
 8011162:	6878      	ldr	r0, [r7, #4]
 8011164:	f002 fb8e 	bl	8013884 <VL53L0X_WrByte>
 8011168:	4603      	mov	r3, r0
 801116a:	461a      	mov	r2, r3
 801116c:	7bfb      	ldrb	r3, [r7, #15]
 801116e:	4313      	orrs	r3, r2
 8011170:	73fb      	strb	r3, [r7, #15]

  if (read_not_write) {
 8011172:	78fb      	ldrb	r3, [r7, #3]
 8011174:	2b00      	cmp	r3, #0
 8011176:	d01e      	beq.n	80111b6 <VL53L0X_ref_calibration_io+0xa2>
    if (vhv_enable)
 8011178:	f897 3020 	ldrb.w	r3, [r7, #32]
 801117c:	2b00      	cmp	r3, #0
 801117e:	d009      	beq.n	8011194 <VL53L0X_ref_calibration_io+0x80>
      Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8011180:	69ba      	ldr	r2, [r7, #24]
 8011182:	21cb      	movs	r1, #203	@ 0xcb
 8011184:	6878      	ldr	r0, [r7, #4]
 8011186:	f002 fa7c 	bl	8013682 <VL53L0X_RdByte>
 801118a:	4603      	mov	r3, r0
 801118c:	461a      	mov	r2, r3
 801118e:	7bfb      	ldrb	r3, [r7, #15]
 8011190:	4313      	orrs	r3, r2
 8011192:	73fb      	strb	r3, [r7, #15]
    if (phase_enable)
 8011194:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8011198:	2b00      	cmp	r3, #0
 801119a:	d02a      	beq.n	80111f2 <VL53L0X_ref_calibration_io+0xde>
      Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 801119c:	f107 030e 	add.w	r3, r7, #14
 80111a0:	461a      	mov	r2, r3
 80111a2:	21ee      	movs	r1, #238	@ 0xee
 80111a4:	6878      	ldr	r0, [r7, #4]
 80111a6:	f002 fa6c 	bl	8013682 <VL53L0X_RdByte>
 80111aa:	4603      	mov	r3, r0
 80111ac:	461a      	mov	r2, r3
 80111ae:	7bfb      	ldrb	r3, [r7, #15]
 80111b0:	4313      	orrs	r3, r2
 80111b2:	73fb      	strb	r3, [r7, #15]
 80111b4:	e01d      	b.n	80111f2 <VL53L0X_ref_calibration_io+0xde>
  } else {
    if (vhv_enable)
 80111b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d00a      	beq.n	80111d4 <VL53L0X_ref_calibration_io+0xc0>
      Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 80111be:	78bb      	ldrb	r3, [r7, #2]
 80111c0:	461a      	mov	r2, r3
 80111c2:	21cb      	movs	r1, #203	@ 0xcb
 80111c4:	6878      	ldr	r0, [r7, #4]
 80111c6:	f002 fb5d 	bl	8013884 <VL53L0X_WrByte>
 80111ca:	4603      	mov	r3, r0
 80111cc:	461a      	mov	r2, r3
 80111ce:	7bfb      	ldrb	r3, [r7, #15]
 80111d0:	4313      	orrs	r3, r2
 80111d2:	73fb      	strb	r3, [r7, #15]
    if (phase_enable)
 80111d4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d00a      	beq.n	80111f2 <VL53L0X_ref_calibration_io+0xde>
      Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 80111dc:	787b      	ldrb	r3, [r7, #1]
 80111de:	2280      	movs	r2, #128	@ 0x80
 80111e0:	21ee      	movs	r1, #238	@ 0xee
 80111e2:	6878      	ldr	r0, [r7, #4]
 80111e4:	f002 fb9e 	bl	8013924 <VL53L0X_UpdateByte>
 80111e8:	4603      	mov	r3, r0
 80111ea:	461a      	mov	r2, r3
 80111ec:	7bfb      	ldrb	r3, [r7, #15]
 80111ee:	4313      	orrs	r3, r2
 80111f0:	73fb      	strb	r3, [r7, #15]
  }

  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80111f2:	2201      	movs	r2, #1
 80111f4:	21ff      	movs	r1, #255	@ 0xff
 80111f6:	6878      	ldr	r0, [r7, #4]
 80111f8:	f002 fb44 	bl	8013884 <VL53L0X_WrByte>
 80111fc:	4603      	mov	r3, r0
 80111fe:	461a      	mov	r2, r3
 8011200:	7bfb      	ldrb	r3, [r7, #15]
 8011202:	4313      	orrs	r3, r2
 8011204:	73fb      	strb	r3, [r7, #15]
  Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8011206:	2201      	movs	r2, #1
 8011208:	2100      	movs	r1, #0
 801120a:	6878      	ldr	r0, [r7, #4]
 801120c:	f002 fb3a 	bl	8013884 <VL53L0X_WrByte>
 8011210:	4603      	mov	r3, r0
 8011212:	461a      	mov	r2, r3
 8011214:	7bfb      	ldrb	r3, [r7, #15]
 8011216:	4313      	orrs	r3, r2
 8011218:	73fb      	strb	r3, [r7, #15]
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801121a:	2200      	movs	r2, #0
 801121c:	21ff      	movs	r1, #255	@ 0xff
 801121e:	6878      	ldr	r0, [r7, #4]
 8011220:	f002 fb30 	bl	8013884 <VL53L0X_WrByte>
 8011224:	4603      	mov	r3, r0
 8011226:	461a      	mov	r2, r3
 8011228:	7bfb      	ldrb	r3, [r7, #15]
 801122a:	4313      	orrs	r3, r2
 801122c:	73fb      	strb	r3, [r7, #15]

  *pPhaseCal = (uint8_t)(PhaseCalint & 0xEF);
 801122e:	7bbb      	ldrb	r3, [r7, #14]
 8011230:	f023 0310 	bic.w	r3, r3, #16
 8011234:	b2da      	uxtb	r2, r3
 8011236:	69fb      	ldr	r3, [r7, #28]
 8011238:	701a      	strb	r2, [r3, #0]

  return Status;
 801123a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801123e:	4618      	mov	r0, r3
 8011240:	3710      	adds	r7, #16
 8011242:	46bd      	mov	sp, r7
 8011244:	bd80      	pop	{r7, pc}

08011246 <VL53L0X_perform_vhv_calibration>:

VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
                                              uint8_t *pVhvSettings,
                                              const uint8_t get_data_enable,
                                              const uint8_t restore_config) {
 8011246:	b580      	push	{r7, lr}
 8011248:	b08a      	sub	sp, #40	@ 0x28
 801124a:	af04      	add	r7, sp, #16
 801124c:	60f8      	str	r0, [r7, #12]
 801124e:	60b9      	str	r1, [r7, #8]
 8011250:	4611      	mov	r1, r2
 8011252:	461a      	mov	r2, r3
 8011254:	460b      	mov	r3, r1
 8011256:	71fb      	strb	r3, [r7, #7]
 8011258:	4613      	mov	r3, r2
 801125a:	71bb      	strb	r3, [r7, #6]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801125c:	2300      	movs	r3, #0
 801125e:	75fb      	strb	r3, [r7, #23]
  uint8_t SequenceConfig = 0;
 8011260:	2300      	movs	r3, #0
 8011262:	75bb      	strb	r3, [r7, #22]
  uint8_t VhvSettings = 0;
 8011264:	2300      	movs	r3, #0
 8011266:	757b      	strb	r3, [r7, #21]
  uint8_t PhaseCal = 0;
 8011268:	2300      	movs	r3, #0
 801126a:	753b      	strb	r3, [r7, #20]
  uint8_t PhaseCalInt = 0;
 801126c:	2300      	movs	r3, #0
 801126e:	74fb      	strb	r3, [r7, #19]

  /* store the value of the sequence config,
   * this will be reset before the end of the function
   */

  if (restore_config)
 8011270:	79bb      	ldrb	r3, [r7, #6]
 8011272:	2b00      	cmp	r3, #0
 8011274:	d003      	beq.n	801127e <VL53L0X_perform_vhv_calibration+0x38>
    SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8011276:	68fb      	ldr	r3, [r7, #12]
 8011278:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 801127c:	75bb      	strb	r3, [r7, #22]

  /* Run VHV */
  Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 801127e:	2201      	movs	r2, #1
 8011280:	2101      	movs	r1, #1
 8011282:	68f8      	ldr	r0, [r7, #12]
 8011284:	f002 fafe 	bl	8013884 <VL53L0X_WrByte>
 8011288:	4603      	mov	r3, r0
 801128a:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE)
 801128c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011290:	2b00      	cmp	r3, #0
 8011292:	d105      	bne.n	80112a0 <VL53L0X_perform_vhv_calibration+0x5a>
    Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8011294:	2140      	movs	r1, #64	@ 0x40
 8011296:	68f8      	ldr	r0, [r7, #12]
 8011298:	f7ff ff01 	bl	801109e <VL53L0X_perform_single_ref_calibration>
 801129c:	4603      	mov	r3, r0
 801129e:	75fb      	strb	r3, [r7, #23]

  /* Read VHV from device */
  if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80112a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	d115      	bne.n	80112d4 <VL53L0X_perform_vhv_calibration+0x8e>
 80112a8:	79fb      	ldrb	r3, [r7, #7]
 80112aa:	2b01      	cmp	r3, #1
 80112ac:	d112      	bne.n	80112d4 <VL53L0X_perform_vhv_calibration+0x8e>
    Status = VL53L0X_ref_calibration_io(Dev, 1, VhvSettings,
 80112ae:	7d39      	ldrb	r1, [r7, #20]
 80112b0:	7d7a      	ldrb	r2, [r7, #21]
 80112b2:	2300      	movs	r3, #0
 80112b4:	9303      	str	r3, [sp, #12]
 80112b6:	2301      	movs	r3, #1
 80112b8:	9302      	str	r3, [sp, #8]
 80112ba:	f107 0313 	add.w	r3, r7, #19
 80112be:	9301      	str	r3, [sp, #4]
 80112c0:	68bb      	ldr	r3, [r7, #8]
 80112c2:	9300      	str	r3, [sp, #0]
 80112c4:	460b      	mov	r3, r1
 80112c6:	2101      	movs	r1, #1
 80112c8:	68f8      	ldr	r0, [r7, #12]
 80112ca:	f7ff ff23 	bl	8011114 <VL53L0X_ref_calibration_io>
 80112ce:	4603      	mov	r3, r0
 80112d0:	75fb      	strb	r3, [r7, #23]
 80112d2:	e002      	b.n	80112da <VL53L0X_perform_vhv_calibration+0x94>
                                        PhaseCal, /* Not used here */
                                        pVhvSettings, &PhaseCalInt, 1, 0);
  } else
    *pVhvSettings = 0;
 80112d4:	68bb      	ldr	r3, [r7, #8]
 80112d6:	2200      	movs	r2, #0
 80112d8:	701a      	strb	r2, [r3, #0]

  if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 80112da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80112de:	2b00      	cmp	r3, #0
 80112e0:	d112      	bne.n	8011308 <VL53L0X_perform_vhv_calibration+0xc2>
 80112e2:	79bb      	ldrb	r3, [r7, #6]
 80112e4:	2b00      	cmp	r3, #0
 80112e6:	d00f      	beq.n	8011308 <VL53L0X_perform_vhv_calibration+0xc2>
    /* restore the previous Sequence Config */
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 80112e8:	7dbb      	ldrb	r3, [r7, #22]
 80112ea:	461a      	mov	r2, r3
 80112ec:	2101      	movs	r1, #1
 80112ee:	68f8      	ldr	r0, [r7, #12]
 80112f0:	f002 fac8 	bl	8013884 <VL53L0X_WrByte>
 80112f4:	4603      	mov	r3, r0
 80112f6:	75fb      	strb	r3, [r7, #23]
    if (Status == VL53L0X_ERROR_NONE)
 80112f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80112fc:	2b00      	cmp	r3, #0
 80112fe:	d103      	bne.n	8011308 <VL53L0X_perform_vhv_calibration+0xc2>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8011300:	68fb      	ldr	r3, [r7, #12]
 8011302:	7dba      	ldrb	r2, [r7, #22]
 8011304:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  return Status;
 8011308:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801130c:	4618      	mov	r0, r3
 801130e:	3718      	adds	r7, #24
 8011310:	46bd      	mov	sp, r7
 8011312:	bd80      	pop	{r7, pc}

08011314 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
                                                uint8_t *pPhaseCal,
                                                const uint8_t get_data_enable,
                                                const uint8_t restore_config) {
 8011314:	b580      	push	{r7, lr}
 8011316:	b08a      	sub	sp, #40	@ 0x28
 8011318:	af04      	add	r7, sp, #16
 801131a:	60f8      	str	r0, [r7, #12]
 801131c:	60b9      	str	r1, [r7, #8]
 801131e:	4611      	mov	r1, r2
 8011320:	461a      	mov	r2, r3
 8011322:	460b      	mov	r3, r1
 8011324:	71fb      	strb	r3, [r7, #7]
 8011326:	4613      	mov	r3, r2
 8011328:	71bb      	strb	r3, [r7, #6]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801132a:	2300      	movs	r3, #0
 801132c:	75fb      	strb	r3, [r7, #23]
  uint8_t SequenceConfig = 0;
 801132e:	2300      	movs	r3, #0
 8011330:	75bb      	strb	r3, [r7, #22]
  uint8_t VhvSettings = 0;
 8011332:	2300      	movs	r3, #0
 8011334:	757b      	strb	r3, [r7, #21]
  uint8_t PhaseCal = 0;
 8011336:	2300      	movs	r3, #0
 8011338:	753b      	strb	r3, [r7, #20]

  /* store the value of the sequence config,
   * this will be reset before the end of the function
   */

  if (restore_config)
 801133a:	79bb      	ldrb	r3, [r7, #6]
 801133c:	2b00      	cmp	r3, #0
 801133e:	d003      	beq.n	8011348 <VL53L0X_perform_phase_calibration+0x34>
    SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8011340:	68fb      	ldr	r3, [r7, #12]
 8011342:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8011346:	75bb      	strb	r3, [r7, #22]

  /* Run PhaseCal */
  Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8011348:	2202      	movs	r2, #2
 801134a:	2101      	movs	r1, #1
 801134c:	68f8      	ldr	r0, [r7, #12]
 801134e:	f002 fa99 	bl	8013884 <VL53L0X_WrByte>
 8011352:	4603      	mov	r3, r0
 8011354:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE)
 8011356:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801135a:	2b00      	cmp	r3, #0
 801135c:	d105      	bne.n	801136a <VL53L0X_perform_phase_calibration+0x56>
    Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 801135e:	2100      	movs	r1, #0
 8011360:	68f8      	ldr	r0, [r7, #12]
 8011362:	f7ff fe9c 	bl	801109e <VL53L0X_perform_single_ref_calibration>
 8011366:	4603      	mov	r3, r0
 8011368:	75fb      	strb	r3, [r7, #23]

  /* Read PhaseCal from device */
  if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 801136a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801136e:	2b00      	cmp	r3, #0
 8011370:	d115      	bne.n	801139e <VL53L0X_perform_phase_calibration+0x8a>
 8011372:	79fb      	ldrb	r3, [r7, #7]
 8011374:	2b01      	cmp	r3, #1
 8011376:	d112      	bne.n	801139e <VL53L0X_perform_phase_calibration+0x8a>
    Status = VL53L0X_ref_calibration_io(Dev, 1, VhvSettings,
 8011378:	7d39      	ldrb	r1, [r7, #20]
 801137a:	7d7a      	ldrb	r2, [r7, #21]
 801137c:	2301      	movs	r3, #1
 801137e:	9303      	str	r3, [sp, #12]
 8011380:	2300      	movs	r3, #0
 8011382:	9302      	str	r3, [sp, #8]
 8011384:	68bb      	ldr	r3, [r7, #8]
 8011386:	9301      	str	r3, [sp, #4]
 8011388:	f107 0313 	add.w	r3, r7, #19
 801138c:	9300      	str	r3, [sp, #0]
 801138e:	460b      	mov	r3, r1
 8011390:	2101      	movs	r1, #1
 8011392:	68f8      	ldr	r0, [r7, #12]
 8011394:	f7ff febe 	bl	8011114 <VL53L0X_ref_calibration_io>
 8011398:	4603      	mov	r3, r0
 801139a:	75fb      	strb	r3, [r7, #23]
 801139c:	e002      	b.n	80113a4 <VL53L0X_perform_phase_calibration+0x90>
                                        PhaseCal, /* Not used here */
                                        &VhvSettingsint, pPhaseCal, 0, 1);
  } else
    *pPhaseCal = 0;
 801139e:	68bb      	ldr	r3, [r7, #8]
 80113a0:	2200      	movs	r2, #0
 80113a2:	701a      	strb	r2, [r3, #0]

  if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 80113a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d112      	bne.n	80113d2 <VL53L0X_perform_phase_calibration+0xbe>
 80113ac:	79bb      	ldrb	r3, [r7, #6]
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d00f      	beq.n	80113d2 <VL53L0X_perform_phase_calibration+0xbe>
    /* restore the previous Sequence Config */
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 80113b2:	7dbb      	ldrb	r3, [r7, #22]
 80113b4:	461a      	mov	r2, r3
 80113b6:	2101      	movs	r1, #1
 80113b8:	68f8      	ldr	r0, [r7, #12]
 80113ba:	f002 fa63 	bl	8013884 <VL53L0X_WrByte>
 80113be:	4603      	mov	r3, r0
 80113c0:	75fb      	strb	r3, [r7, #23]
    if (Status == VL53L0X_ERROR_NONE)
 80113c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d103      	bne.n	80113d2 <VL53L0X_perform_phase_calibration+0xbe>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80113ca:	68fb      	ldr	r3, [r7, #12]
 80113cc:	7dba      	ldrb	r2, [r7, #22]
 80113ce:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  return Status;
 80113d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80113d6:	4618      	mov	r0, r3
 80113d8:	3718      	adds	r7, #24
 80113da:	46bd      	mov	sp, r7
 80113dc:	bd80      	pop	{r7, pc}

080113de <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
                                              uint8_t *pVhvSettings,
                                              uint8_t *pPhaseCal,
                                              uint8_t get_data_enable) {
 80113de:	b580      	push	{r7, lr}
 80113e0:	b086      	sub	sp, #24
 80113e2:	af00      	add	r7, sp, #0
 80113e4:	60f8      	str	r0, [r7, #12]
 80113e6:	60b9      	str	r1, [r7, #8]
 80113e8:	607a      	str	r2, [r7, #4]
 80113ea:	70fb      	strb	r3, [r7, #3]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80113ec:	2300      	movs	r3, #0
 80113ee:	75fb      	strb	r3, [r7, #23]
  uint8_t SequenceConfig = 0;
 80113f0:	2300      	movs	r3, #0
 80113f2:	75bb      	strb	r3, [r7, #22]

  /* store the value of the sequence config,
   * this will be reset before the end of the function
   */

  SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80113f4:	68fb      	ldr	r3, [r7, #12]
 80113f6:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80113fa:	75bb      	strb	r3, [r7, #22]

  /* In the following function we don't save the config to optimize
   * writes on device. Config is saved and restored only once. */
  Status =
      VL53L0X_perform_vhv_calibration(Dev, pVhvSettings, get_data_enable, 0);
 80113fc:	78fa      	ldrb	r2, [r7, #3]
 80113fe:	2300      	movs	r3, #0
 8011400:	68b9      	ldr	r1, [r7, #8]
 8011402:	68f8      	ldr	r0, [r7, #12]
 8011404:	f7ff ff1f 	bl	8011246 <VL53L0X_perform_vhv_calibration>
 8011408:	4603      	mov	r3, r0
 801140a:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE)
 801140c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011410:	2b00      	cmp	r3, #0
 8011412:	d107      	bne.n	8011424 <VL53L0X_perform_ref_calibration+0x46>
    Status =
        VL53L0X_perform_phase_calibration(Dev, pPhaseCal, get_data_enable, 0);
 8011414:	78fa      	ldrb	r2, [r7, #3]
 8011416:	2300      	movs	r3, #0
 8011418:	6879      	ldr	r1, [r7, #4]
 801141a:	68f8      	ldr	r0, [r7, #12]
 801141c:	f7ff ff7a 	bl	8011314 <VL53L0X_perform_phase_calibration>
 8011420:	4603      	mov	r3, r0
 8011422:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE) {
 8011424:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011428:	2b00      	cmp	r3, #0
 801142a:	d10f      	bne.n	801144c <VL53L0X_perform_ref_calibration+0x6e>
    /* restore the previous Sequence Config */
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 801142c:	7dbb      	ldrb	r3, [r7, #22]
 801142e:	461a      	mov	r2, r3
 8011430:	2101      	movs	r1, #1
 8011432:	68f8      	ldr	r0, [r7, #12]
 8011434:	f002 fa26 	bl	8013884 <VL53L0X_WrByte>
 8011438:	4603      	mov	r3, r0
 801143a:	75fb      	strb	r3, [r7, #23]
    if (Status == VL53L0X_ERROR_NONE)
 801143c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011440:	2b00      	cmp	r3, #0
 8011442:	d103      	bne.n	801144c <VL53L0X_perform_ref_calibration+0x6e>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8011444:	68fb      	ldr	r3, [r7, #12]
 8011446:	7dba      	ldrb	r2, [r7, #22]
 8011448:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  return Status;
 801144c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011450:	4618      	mov	r0, r3
 8011452:	3718      	adds	r7, #24
 8011454:	46bd      	mov	sp, r7
 8011456:	bd80      	pop	{r7, pc}

08011458 <VL53L0X_measurement_poll_for_completion>:
    data[mirrorIndex] = tempData;
  }
  return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev) {
 8011458:	b580      	push	{r7, lr}
 801145a:	b086      	sub	sp, #24
 801145c:	af00      	add	r7, sp, #0
 801145e:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011460:	2300      	movs	r3, #0
 8011462:	75fb      	strb	r3, [r7, #23]
  uint8_t NewDataReady = 0;
 8011464:	2300      	movs	r3, #0
 8011466:	73fb      	strb	r3, [r7, #15]
  uint32_t LoopNb;

  LoopNb = 0;
 8011468:	2300      	movs	r3, #0
 801146a:	613b      	str	r3, [r7, #16]

  do {
    Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 801146c:	f107 030f 	add.w	r3, r7, #15
 8011470:	4619      	mov	r1, r3
 8011472:	6878      	ldr	r0, [r7, #4]
 8011474:	f7fe fe20 	bl	80100b8 <VL53L0X_GetMeasurementDataReady>
 8011478:	4603      	mov	r3, r0
 801147a:	75fb      	strb	r3, [r7, #23]
    if (Status != 0)
 801147c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011480:	2b00      	cmp	r3, #0
 8011482:	d10f      	bne.n	80114a4 <VL53L0X_measurement_poll_for_completion+0x4c>
      break; /* the error is set */

    if (NewDataReady == 1)
 8011484:	7bfb      	ldrb	r3, [r7, #15]
 8011486:	2b01      	cmp	r3, #1
 8011488:	d00e      	beq.n	80114a8 <VL53L0X_measurement_poll_for_completion+0x50>
      break; /* done note that status == 0 */

    LoopNb++;
 801148a:	693b      	ldr	r3, [r7, #16]
 801148c:	3301      	adds	r3, #1
 801148e:	613b      	str	r3, [r7, #16]
    if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8011490:	693b      	ldr	r3, [r7, #16]
 8011492:	2bc7      	cmp	r3, #199	@ 0xc7
 8011494:	d902      	bls.n	801149c <VL53L0X_measurement_poll_for_completion+0x44>
      Status = VL53L0X_ERROR_TIME_OUT;
 8011496:	23f9      	movs	r3, #249	@ 0xf9
 8011498:	75fb      	strb	r3, [r7, #23]
      break;
 801149a:	e006      	b.n	80114aa <VL53L0X_measurement_poll_for_completion+0x52>
    }

    VL53L0X_PollingDelay(Dev);
 801149c:	6878      	ldr	r0, [r7, #4]
 801149e:	f002 fa75 	bl	801398c <VL53L0X_PollingDelay>
    Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80114a2:	e7e3      	b.n	801146c <VL53L0X_measurement_poll_for_completion+0x14>
      break; /* the error is set */
 80114a4:	bf00      	nop
 80114a6:	e000      	b.n	80114aa <VL53L0X_measurement_poll_for_completion+0x52>
      break; /* done note that status == 0 */
 80114a8:	bf00      	nop
  } while (1);

  return Status;
 80114aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80114ae:	4618      	mov	r0, r3
 80114b0:	3718      	adds	r7, #24
 80114b2:	46bd      	mov	sp, r7
 80114b4:	bd80      	pop	{r7, pc}

080114b6 <VL53L0X_decode_vcsel_period>:

uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg) {
 80114b6:	b480      	push	{r7}
 80114b8:	b085      	sub	sp, #20
 80114ba:	af00      	add	r7, sp, #0
 80114bc:	4603      	mov	r3, r0
 80114be:	71fb      	strb	r3, [r7, #7]
  /*!
   * Converts the encoded VCSEL period register value into the real
   * period in PLL clocks
   */

  uint8_t vcsel_period_pclks = 0;
 80114c0:	2300      	movs	r3, #0
 80114c2:	73fb      	strb	r3, [r7, #15]

  vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 80114c4:	79fb      	ldrb	r3, [r7, #7]
 80114c6:	3301      	adds	r3, #1
 80114c8:	b2db      	uxtb	r3, r3
 80114ca:	005b      	lsls	r3, r3, #1
 80114cc:	73fb      	strb	r3, [r7, #15]

  return vcsel_period_pclks;
 80114ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80114d0:	4618      	mov	r0, r3
 80114d2:	3714      	adds	r7, #20
 80114d4:	46bd      	mov	sp, r7
 80114d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114da:	4770      	bx	lr

080114dc <VL53L0X_isqrt>:
  vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;

  return vcsel_period_reg;
}

uint32_t VL53L0X_isqrt(uint32_t num) {
 80114dc:	b480      	push	{r7}
 80114de:	b085      	sub	sp, #20
 80114e0:	af00      	add	r7, sp, #0
 80114e2:	6078      	str	r0, [r7, #4]
   * Implements an integer square root
   *
   * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
   */

  uint32_t res = 0;
 80114e4:	2300      	movs	r3, #0
 80114e6:	60fb      	str	r3, [r7, #12]
  uint32_t bit = 1 << 30;
 80114e8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80114ec:	60bb      	str	r3, [r7, #8]
  /* The second-to-top bit is set:
   *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

  /* "bit" starts at the highest power of four <= the argument. */
  while (bit > num)
 80114ee:	e002      	b.n	80114f6 <VL53L0X_isqrt+0x1a>
    bit >>= 2;
 80114f0:	68bb      	ldr	r3, [r7, #8]
 80114f2:	089b      	lsrs	r3, r3, #2
 80114f4:	60bb      	str	r3, [r7, #8]
  while (bit > num)
 80114f6:	68ba      	ldr	r2, [r7, #8]
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	429a      	cmp	r2, r3
 80114fc:	d8f8      	bhi.n	80114f0 <VL53L0X_isqrt+0x14>

  while (bit != 0) {
 80114fe:	e017      	b.n	8011530 <VL53L0X_isqrt+0x54>
    if (num >= res + bit) {
 8011500:	68fa      	ldr	r2, [r7, #12]
 8011502:	68bb      	ldr	r3, [r7, #8]
 8011504:	4413      	add	r3, r2
 8011506:	687a      	ldr	r2, [r7, #4]
 8011508:	429a      	cmp	r2, r3
 801150a:	d30b      	bcc.n	8011524 <VL53L0X_isqrt+0x48>
      num -= res + bit;
 801150c:	68fa      	ldr	r2, [r7, #12]
 801150e:	68bb      	ldr	r3, [r7, #8]
 8011510:	4413      	add	r3, r2
 8011512:	687a      	ldr	r2, [r7, #4]
 8011514:	1ad3      	subs	r3, r2, r3
 8011516:	607b      	str	r3, [r7, #4]
      res = (res >> 1) + bit;
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	085b      	lsrs	r3, r3, #1
 801151c:	68ba      	ldr	r2, [r7, #8]
 801151e:	4413      	add	r3, r2
 8011520:	60fb      	str	r3, [r7, #12]
 8011522:	e002      	b.n	801152a <VL53L0X_isqrt+0x4e>
    } else
      res >>= 1;
 8011524:	68fb      	ldr	r3, [r7, #12]
 8011526:	085b      	lsrs	r3, r3, #1
 8011528:	60fb      	str	r3, [r7, #12]

    bit >>= 2;
 801152a:	68bb      	ldr	r3, [r7, #8]
 801152c:	089b      	lsrs	r3, r3, #2
 801152e:	60bb      	str	r3, [r7, #8]
  while (bit != 0) {
 8011530:	68bb      	ldr	r3, [r7, #8]
 8011532:	2b00      	cmp	r3, #0
 8011534:	d1e4      	bne.n	8011500 <VL53L0X_isqrt+0x24>
  }

  return res;
 8011536:	68fb      	ldr	r3, [r7, #12]
}
 8011538:	4618      	mov	r0, r3
 801153a:	3714      	adds	r7, #20
 801153c:	46bd      	mov	sp, r7
 801153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011542:	4770      	bx	lr

08011544 <VL53L0X_device_read_strobe>:
    res = VL53L0X_isqrt(a * a + b * b);

  return res;
}

VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev) {
 8011544:	b580      	push	{r7, lr}
 8011546:	b086      	sub	sp, #24
 8011548:	af00      	add	r7, sp, #0
 801154a:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801154c:	2300      	movs	r3, #0
 801154e:	75fb      	strb	r3, [r7, #23]
  uint8_t strobe;
  uint32_t LoopNb;

  Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8011550:	2200      	movs	r2, #0
 8011552:	2183      	movs	r1, #131	@ 0x83
 8011554:	6878      	ldr	r0, [r7, #4]
 8011556:	f002 f995 	bl	8013884 <VL53L0X_WrByte>
 801155a:	4603      	mov	r3, r0
 801155c:	461a      	mov	r2, r3
 801155e:	7dfb      	ldrb	r3, [r7, #23]
 8011560:	4313      	orrs	r3, r2
 8011562:	75fb      	strb	r3, [r7, #23]

  /* polling
   * use timeout to avoid deadlock*/
  if (Status == VL53L0X_ERROR_NONE) {
 8011564:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011568:	2b00      	cmp	r3, #0
 801156a:	d11c      	bne.n	80115a6 <VL53L0X_device_read_strobe+0x62>
    LoopNb = 0;
 801156c:	2300      	movs	r3, #0
 801156e:	613b      	str	r3, [r7, #16]
    do {
      Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8011570:	f107 030f 	add.w	r3, r7, #15
 8011574:	461a      	mov	r2, r3
 8011576:	2183      	movs	r1, #131	@ 0x83
 8011578:	6878      	ldr	r0, [r7, #4]
 801157a:	f002 f882 	bl	8013682 <VL53L0X_RdByte>
 801157e:	4603      	mov	r3, r0
 8011580:	75fb      	strb	r3, [r7, #23]
      if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8011582:	7bfb      	ldrb	r3, [r7, #15]
 8011584:	2b00      	cmp	r3, #0
 8011586:	d109      	bne.n	801159c <VL53L0X_device_read_strobe+0x58>
 8011588:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801158c:	2b00      	cmp	r3, #0
 801158e:	d105      	bne.n	801159c <VL53L0X_device_read_strobe+0x58>
        break;

      LoopNb = LoopNb + 1;
 8011590:	693b      	ldr	r3, [r7, #16]
 8011592:	3301      	adds	r3, #1
 8011594:	613b      	str	r3, [r7, #16]
    } while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8011596:	693b      	ldr	r3, [r7, #16]
 8011598:	2bc7      	cmp	r3, #199	@ 0xc7
 801159a:	d9e9      	bls.n	8011570 <VL53L0X_device_read_strobe+0x2c>

    if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 801159c:	693b      	ldr	r3, [r7, #16]
 801159e:	2bc7      	cmp	r3, #199	@ 0xc7
 80115a0:	d901      	bls.n	80115a6 <VL53L0X_device_read_strobe+0x62>
      Status = VL53L0X_ERROR_TIME_OUT;
 80115a2:	23f9      	movs	r3, #249	@ 0xf9
 80115a4:	75fb      	strb	r3, [r7, #23]
  }

  Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 80115a6:	2201      	movs	r2, #1
 80115a8:	2183      	movs	r1, #131	@ 0x83
 80115aa:	6878      	ldr	r0, [r7, #4]
 80115ac:	f002 f96a 	bl	8013884 <VL53L0X_WrByte>
 80115b0:	4603      	mov	r3, r0
 80115b2:	461a      	mov	r2, r3
 80115b4:	7dfb      	ldrb	r3, [r7, #23]
 80115b6:	4313      	orrs	r3, r2
 80115b8:	75fb      	strb	r3, [r7, #23]

  return Status;
 80115ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80115be:	4618      	mov	r0, r3
 80115c0:	3718      	adds	r7, #24
 80115c2:	46bd      	mov	sp, r7
 80115c4:	bd80      	pop	{r7, pc}

080115c6 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option) {
 80115c6:	b580      	push	{r7, lr}
 80115c8:	b098      	sub	sp, #96	@ 0x60
 80115ca:	af00      	add	r7, sp, #0
 80115cc:	6078      	str	r0, [r7, #4]
 80115ce:	460b      	mov	r3, r1
 80115d0:	70fb      	strb	r3, [r7, #3]

  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80115d2:	2300      	movs	r3, #0
 80115d4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  uint8_t byte;
  uint32_t TmpDWord;
  uint8_t ModuleId;
  uint8_t Revision;
  uint8_t ReferenceSpadCount = 0;
 80115d8:	2300      	movs	r3, #0
 80115da:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  uint8_t ReferenceSpadType = 0;
 80115de:	2300      	movs	r3, #0
 80115e0:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  uint32_t PartUIDUpper = 0;
 80115e4:	2300      	movs	r3, #0
 80115e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t PartUIDLower = 0;
 80115e8:	2300      	movs	r3, #0
 80115ea:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t OffsetFixed1104_mm = 0;
 80115ec:	2300      	movs	r3, #0
 80115ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  int16_t OffsetMicroMeters = 0;
 80115f0:	2300      	movs	r3, #0
 80115f2:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
  uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 80115f6:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 80115fa:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t DistMeasFixed1104_400_mm = 0;
 80115fc:	2300      	movs	r3, #0
 80115fe:	657b      	str	r3, [r7, #84]	@ 0x54
  uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8011600:	2300      	movs	r3, #0
 8011602:	653b      	str	r3, [r7, #80]	@ 0x50
  char ProductId[19];
  char *ProductId_tmp;
  uint8_t ReadDataFromDeviceDone;
  FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8011604:	2300      	movs	r3, #0
 8011606:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t NvmRefGoodSpadMap[VL53L0X_REF_SPAD_BUFFER_SIZE];
  int i;

  ReadDataFromDeviceDone =
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 801160e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone);

  /* This access is done only once after that a GetDeviceInfo or
   * datainit is done*/
  if (ReadDataFromDeviceDone != 7) {
 8011612:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011616:	2b07      	cmp	r3, #7
 8011618:	f000 8408 	beq.w	8011e2c <VL53L0X_get_info_from_device+0x866>

    Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 801161c:	2201      	movs	r2, #1
 801161e:	2180      	movs	r1, #128	@ 0x80
 8011620:	6878      	ldr	r0, [r7, #4]
 8011622:	f002 f92f 	bl	8013884 <VL53L0X_WrByte>
 8011626:	4603      	mov	r3, r0
 8011628:	461a      	mov	r2, r3
 801162a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801162e:	4313      	orrs	r3, r2
 8011630:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8011634:	2201      	movs	r2, #1
 8011636:	21ff      	movs	r1, #255	@ 0xff
 8011638:	6878      	ldr	r0, [r7, #4]
 801163a:	f002 f923 	bl	8013884 <VL53L0X_WrByte>
 801163e:	4603      	mov	r3, r0
 8011640:	461a      	mov	r2, r3
 8011642:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011646:	4313      	orrs	r3, r2
 8011648:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 801164c:	2200      	movs	r2, #0
 801164e:	2100      	movs	r1, #0
 8011650:	6878      	ldr	r0, [r7, #4]
 8011652:	f002 f917 	bl	8013884 <VL53L0X_WrByte>
 8011656:	4603      	mov	r3, r0
 8011658:	461a      	mov	r2, r3
 801165a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801165e:	4313      	orrs	r3, r2
 8011660:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8011664:	2206      	movs	r2, #6
 8011666:	21ff      	movs	r1, #255	@ 0xff
 8011668:	6878      	ldr	r0, [r7, #4]
 801166a:	f002 f90b 	bl	8013884 <VL53L0X_WrByte>
 801166e:	4603      	mov	r3, r0
 8011670:	461a      	mov	r2, r3
 8011672:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011676:	4313      	orrs	r3, r2
 8011678:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 801167c:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8011680:	461a      	mov	r2, r3
 8011682:	2183      	movs	r1, #131	@ 0x83
 8011684:	6878      	ldr	r0, [r7, #4]
 8011686:	f001 fffc 	bl	8013682 <VL53L0X_RdByte>
 801168a:	4603      	mov	r3, r0
 801168c:	461a      	mov	r2, r3
 801168e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011692:	4313      	orrs	r3, r2
 8011694:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x83, byte | 4);
 8011698:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801169c:	f043 0304 	orr.w	r3, r3, #4
 80116a0:	b2db      	uxtb	r3, r3
 80116a2:	461a      	mov	r2, r3
 80116a4:	2183      	movs	r1, #131	@ 0x83
 80116a6:	6878      	ldr	r0, [r7, #4]
 80116a8:	f002 f8ec 	bl	8013884 <VL53L0X_WrByte>
 80116ac:	4603      	mov	r3, r0
 80116ae:	461a      	mov	r2, r3
 80116b0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80116b4:	4313      	orrs	r3, r2
 80116b6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 80116ba:	2207      	movs	r2, #7
 80116bc:	21ff      	movs	r1, #255	@ 0xff
 80116be:	6878      	ldr	r0, [r7, #4]
 80116c0:	f002 f8e0 	bl	8013884 <VL53L0X_WrByte>
 80116c4:	4603      	mov	r3, r0
 80116c6:	461a      	mov	r2, r3
 80116c8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80116cc:	4313      	orrs	r3, r2
 80116ce:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 80116d2:	2201      	movs	r2, #1
 80116d4:	2181      	movs	r1, #129	@ 0x81
 80116d6:	6878      	ldr	r0, [r7, #4]
 80116d8:	f002 f8d4 	bl	8013884 <VL53L0X_WrByte>
 80116dc:	4603      	mov	r3, r0
 80116de:	461a      	mov	r2, r3
 80116e0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80116e4:	4313      	orrs	r3, r2
 80116e6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    Status |= VL53L0X_PollingDelay(Dev);
 80116ea:	6878      	ldr	r0, [r7, #4]
 80116ec:	f002 f94e 	bl	801398c <VL53L0X_PollingDelay>
 80116f0:	4603      	mov	r3, r0
 80116f2:	461a      	mov	r2, r3
 80116f4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80116f8:	4313      	orrs	r3, r2
 80116fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80116fe:	2201      	movs	r2, #1
 8011700:	2180      	movs	r1, #128	@ 0x80
 8011702:	6878      	ldr	r0, [r7, #4]
 8011704:	f002 f8be 	bl	8013884 <VL53L0X_WrByte>
 8011708:	4603      	mov	r3, r0
 801170a:	461a      	mov	r2, r3
 801170c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011710:	4313      	orrs	r3, r2
 8011712:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    if (((option & 1) == 1) && ((ReadDataFromDeviceDone & 1) == 0)) {
 8011716:	78fb      	ldrb	r3, [r7, #3]
 8011718:	f003 0301 	and.w	r3, r3, #1
 801171c:	2b00      	cmp	r3, #0
 801171e:	f000 8098 	beq.w	8011852 <VL53L0X_get_info_from_device+0x28c>
 8011722:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011726:	f003 0301 	and.w	r3, r3, #1
 801172a:	2b00      	cmp	r3, #0
 801172c:	f040 8091 	bne.w	8011852 <VL53L0X_get_info_from_device+0x28c>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8011730:	226b      	movs	r2, #107	@ 0x6b
 8011732:	2194      	movs	r1, #148	@ 0x94
 8011734:	6878      	ldr	r0, [r7, #4]
 8011736:	f002 f8a5 	bl	8013884 <VL53L0X_WrByte>
 801173a:	4603      	mov	r3, r0
 801173c:	461a      	mov	r2, r3
 801173e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011742:	4313      	orrs	r3, r2
 8011744:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011748:	6878      	ldr	r0, [r7, #4]
 801174a:	f7ff fefb 	bl	8011544 <VL53L0X_device_read_strobe>
 801174e:	4603      	mov	r3, r0
 8011750:	461a      	mov	r2, r3
 8011752:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011756:	4313      	orrs	r3, r2
 8011758:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801175c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011760:	461a      	mov	r2, r3
 8011762:	2190      	movs	r1, #144	@ 0x90
 8011764:	6878      	ldr	r0, [r7, #4]
 8011766:	f002 f84f 	bl	8013808 <VL53L0X_RdDWord>
 801176a:	4603      	mov	r3, r0
 801176c:	461a      	mov	r2, r3
 801176e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011772:	4313      	orrs	r3, r2
 8011774:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8011778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801177a:	0a1b      	lsrs	r3, r3, #8
 801177c:	b2db      	uxtb	r3, r3
 801177e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011782:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
      ReferenceSpadType = (uint8_t)((TmpDWord >> 15) & 0x01);
 8011786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011788:	0bdb      	lsrs	r3, r3, #15
 801178a:	b2db      	uxtb	r3, r3
 801178c:	f003 0301 	and.w	r3, r3, #1
 8011790:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8011794:	2224      	movs	r2, #36	@ 0x24
 8011796:	2194      	movs	r1, #148	@ 0x94
 8011798:	6878      	ldr	r0, [r7, #4]
 801179a:	f002 f873 	bl	8013884 <VL53L0X_WrByte>
 801179e:	4603      	mov	r3, r0
 80117a0:	461a      	mov	r2, r3
 80117a2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80117a6:	4313      	orrs	r3, r2
 80117a8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 80117ac:	6878      	ldr	r0, [r7, #4]
 80117ae:	f7ff fec9 	bl	8011544 <VL53L0X_device_read_strobe>
 80117b2:	4603      	mov	r3, r0
 80117b4:	461a      	mov	r2, r3
 80117b6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80117ba:	4313      	orrs	r3, r2
 80117bc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80117c0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80117c4:	461a      	mov	r2, r3
 80117c6:	2190      	movs	r1, #144	@ 0x90
 80117c8:	6878      	ldr	r0, [r7, #4]
 80117ca:	f002 f81d 	bl	8013808 <VL53L0X_RdDWord>
 80117ce:	4603      	mov	r3, r0
 80117d0:	461a      	mov	r2, r3
 80117d2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80117d6:	4313      	orrs	r3, r2
 80117d8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24) & 0xff);
 80117dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117de:	0e1b      	lsrs	r3, r3, #24
 80117e0:	b2db      	uxtb	r3, r3
 80117e2:	723b      	strb	r3, [r7, #8]
      NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16) & 0xff);
 80117e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117e6:	0c1b      	lsrs	r3, r3, #16
 80117e8:	b2db      	uxtb	r3, r3
 80117ea:	727b      	strb	r3, [r7, #9]
      NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8) & 0xff);
 80117ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117ee:	0a1b      	lsrs	r3, r3, #8
 80117f0:	b2db      	uxtb	r3, r3
 80117f2:	72bb      	strb	r3, [r7, #10]
      NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 80117f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117f6:	b2db      	uxtb	r3, r3
 80117f8:	72fb      	strb	r3, [r7, #11]

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 80117fa:	2225      	movs	r2, #37	@ 0x25
 80117fc:	2194      	movs	r1, #148	@ 0x94
 80117fe:	6878      	ldr	r0, [r7, #4]
 8011800:	f002 f840 	bl	8013884 <VL53L0X_WrByte>
 8011804:	4603      	mov	r3, r0
 8011806:	461a      	mov	r2, r3
 8011808:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801180c:	4313      	orrs	r3, r2
 801180e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011812:	6878      	ldr	r0, [r7, #4]
 8011814:	f7ff fe96 	bl	8011544 <VL53L0X_device_read_strobe>
 8011818:	4603      	mov	r3, r0
 801181a:	461a      	mov	r2, r3
 801181c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011820:	4313      	orrs	r3, r2
 8011822:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011826:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801182a:	461a      	mov	r2, r3
 801182c:	2190      	movs	r1, #144	@ 0x90
 801182e:	6878      	ldr	r0, [r7, #4]
 8011830:	f001 ffea 	bl	8013808 <VL53L0X_RdDWord>
 8011834:	4603      	mov	r3, r0
 8011836:	461a      	mov	r2, r3
 8011838:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801183c:	4313      	orrs	r3, r2
 801183e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24) & 0xff);
 8011842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011844:	0e1b      	lsrs	r3, r3, #24
 8011846:	b2db      	uxtb	r3, r3
 8011848:	733b      	strb	r3, [r7, #12]
      NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16) & 0xff);
 801184a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801184c:	0c1b      	lsrs	r3, r3, #16
 801184e:	b2db      	uxtb	r3, r3
 8011850:	737b      	strb	r3, [r7, #13]
    }

    if (((option & 2) == 2) && ((ReadDataFromDeviceDone & 2) == 0)) {
 8011852:	78fb      	ldrb	r3, [r7, #3]
 8011854:	f003 0302 	and.w	r3, r3, #2
 8011858:	2b00      	cmp	r3, #0
 801185a:	f000 8189 	beq.w	8011b70 <VL53L0X_get_info_from_device+0x5aa>
 801185e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011862:	f003 0302 	and.w	r3, r3, #2
 8011866:	2b00      	cmp	r3, #0
 8011868:	f040 8182 	bne.w	8011b70 <VL53L0X_get_info_from_device+0x5aa>

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 801186c:	2202      	movs	r2, #2
 801186e:	2194      	movs	r1, #148	@ 0x94
 8011870:	6878      	ldr	r0, [r7, #4]
 8011872:	f002 f807 	bl	8013884 <VL53L0X_WrByte>
 8011876:	4603      	mov	r3, r0
 8011878:	461a      	mov	r2, r3
 801187a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801187e:	4313      	orrs	r3, r2
 8011880:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011884:	6878      	ldr	r0, [r7, #4]
 8011886:	f7ff fe5d 	bl	8011544 <VL53L0X_device_read_strobe>
 801188a:	4603      	mov	r3, r0
 801188c:	461a      	mov	r2, r3
 801188e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011892:	4313      	orrs	r3, r2
 8011894:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8011898:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 801189c:	461a      	mov	r2, r3
 801189e:	2190      	movs	r1, #144	@ 0x90
 80118a0:	6878      	ldr	r0, [r7, #4]
 80118a2:	f001 feee 	bl	8013682 <VL53L0X_RdByte>
 80118a6:	4603      	mov	r3, r0
 80118a8:	461a      	mov	r2, r3
 80118aa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80118ae:	4313      	orrs	r3, r2
 80118b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80118b4:	227b      	movs	r2, #123	@ 0x7b
 80118b6:	2194      	movs	r1, #148	@ 0x94
 80118b8:	6878      	ldr	r0, [r7, #4]
 80118ba:	f001 ffe3 	bl	8013884 <VL53L0X_WrByte>
 80118be:	4603      	mov	r3, r0
 80118c0:	461a      	mov	r2, r3
 80118c2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80118c6:	4313      	orrs	r3, r2
 80118c8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 80118cc:	6878      	ldr	r0, [r7, #4]
 80118ce:	f7ff fe39 	bl	8011544 <VL53L0X_device_read_strobe>
 80118d2:	4603      	mov	r3, r0
 80118d4:	461a      	mov	r2, r3
 80118d6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80118da:	4313      	orrs	r3, r2
 80118dc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 80118e0:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 80118e4:	461a      	mov	r2, r3
 80118e6:	2190      	movs	r1, #144	@ 0x90
 80118e8:	6878      	ldr	r0, [r7, #4]
 80118ea:	f001 feca 	bl	8013682 <VL53L0X_RdByte>
 80118ee:	4603      	mov	r3, r0
 80118f0:	461a      	mov	r2, r3
 80118f2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80118f6:	4313      	orrs	r3, r2
 80118f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 80118fc:	2277      	movs	r2, #119	@ 0x77
 80118fe:	2194      	movs	r1, #148	@ 0x94
 8011900:	6878      	ldr	r0, [r7, #4]
 8011902:	f001 ffbf 	bl	8013884 <VL53L0X_WrByte>
 8011906:	4603      	mov	r3, r0
 8011908:	461a      	mov	r2, r3
 801190a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801190e:	4313      	orrs	r3, r2
 8011910:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011914:	6878      	ldr	r0, [r7, #4]
 8011916:	f7ff fe15 	bl	8011544 <VL53L0X_device_read_strobe>
 801191a:	4603      	mov	r3, r0
 801191c:	461a      	mov	r2, r3
 801191e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011922:	4313      	orrs	r3, r2
 8011924:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011928:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801192c:	461a      	mov	r2, r3
 801192e:	2190      	movs	r1, #144	@ 0x90
 8011930:	6878      	ldr	r0, [r7, #4]
 8011932:	f001 ff69 	bl	8013808 <VL53L0X_RdDWord>
 8011936:	4603      	mov	r3, r0
 8011938:	461a      	mov	r2, r3
 801193a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801193e:	4313      	orrs	r3, r2
 8011940:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8011944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011946:	0e5b      	lsrs	r3, r3, #25
 8011948:	b2db      	uxtb	r3, r3
 801194a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801194e:	b2db      	uxtb	r3, r3
 8011950:	743b      	strb	r3, [r7, #16]
      ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8011952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011954:	0c9b      	lsrs	r3, r3, #18
 8011956:	b2db      	uxtb	r3, r3
 8011958:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801195c:	b2db      	uxtb	r3, r3
 801195e:	747b      	strb	r3, [r7, #17]
      ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 8011960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011962:	0adb      	lsrs	r3, r3, #11
 8011964:	b2db      	uxtb	r3, r3
 8011966:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801196a:	b2db      	uxtb	r3, r3
 801196c:	74bb      	strb	r3, [r7, #18]
      ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 801196e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011970:	091b      	lsrs	r3, r3, #4
 8011972:	b2db      	uxtb	r3, r3
 8011974:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011978:	b2db      	uxtb	r3, r3
 801197a:	74fb      	strb	r3, [r7, #19]

      byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 801197c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801197e:	b2db      	uxtb	r3, r3
 8011980:	00db      	lsls	r3, r3, #3
 8011982:	b2db      	uxtb	r3, r3
 8011984:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 8011988:	b2db      	uxtb	r3, r3
 801198a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 801198e:	2278      	movs	r2, #120	@ 0x78
 8011990:	2194      	movs	r1, #148	@ 0x94
 8011992:	6878      	ldr	r0, [r7, #4]
 8011994:	f001 ff76 	bl	8013884 <VL53L0X_WrByte>
 8011998:	4603      	mov	r3, r0
 801199a:	461a      	mov	r2, r3
 801199c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80119a0:	4313      	orrs	r3, r2
 80119a2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 80119a6:	6878      	ldr	r0, [r7, #4]
 80119a8:	f7ff fdcc 	bl	8011544 <VL53L0X_device_read_strobe>
 80119ac:	4603      	mov	r3, r0
 80119ae:	461a      	mov	r2, r3
 80119b0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80119b4:	4313      	orrs	r3, r2
 80119b6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80119ba:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80119be:	461a      	mov	r2, r3
 80119c0:	2190      	movs	r1, #144	@ 0x90
 80119c2:	6878      	ldr	r0, [r7, #4]
 80119c4:	f001 ff20 	bl	8013808 <VL53L0X_RdDWord>
 80119c8:	4603      	mov	r3, r0
 80119ca:	461a      	mov	r2, r3
 80119cc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80119d0:	4313      	orrs	r3, r2
 80119d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ProductId[4] = (char)(byte + ((TmpDWord >> 29) & 0x07f));
 80119d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119d8:	0f5b      	lsrs	r3, r3, #29
 80119da:	b2db      	uxtb	r3, r3
 80119dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80119e0:	b2da      	uxtb	r2, r3
 80119e2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80119e6:	4413      	add	r3, r2
 80119e8:	b2db      	uxtb	r3, r3
 80119ea:	753b      	strb	r3, [r7, #20]
      ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 80119ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119ee:	0d9b      	lsrs	r3, r3, #22
 80119f0:	b2db      	uxtb	r3, r3
 80119f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80119f6:	b2db      	uxtb	r3, r3
 80119f8:	757b      	strb	r3, [r7, #21]
      ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 80119fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119fc:	0bdb      	lsrs	r3, r3, #15
 80119fe:	b2db      	uxtb	r3, r3
 8011a00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011a04:	b2db      	uxtb	r3, r3
 8011a06:	75bb      	strb	r3, [r7, #22]
      ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8011a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a0a:	0a1b      	lsrs	r3, r3, #8
 8011a0c:	b2db      	uxtb	r3, r3
 8011a0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011a12:	b2db      	uxtb	r3, r3
 8011a14:	75fb      	strb	r3, [r7, #23]
      ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8011a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a18:	085b      	lsrs	r3, r3, #1
 8011a1a:	b2db      	uxtb	r3, r3
 8011a1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011a20:	b2db      	uxtb	r3, r3
 8011a22:	763b      	strb	r3, [r7, #24]

      byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8011a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a26:	b2db      	uxtb	r3, r3
 8011a28:	019b      	lsls	r3, r3, #6
 8011a2a:	b2db      	uxtb	r3, r3
 8011a2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011a30:	b2db      	uxtb	r3, r3
 8011a32:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8011a36:	2279      	movs	r2, #121	@ 0x79
 8011a38:	2194      	movs	r1, #148	@ 0x94
 8011a3a:	6878      	ldr	r0, [r7, #4]
 8011a3c:	f001 ff22 	bl	8013884 <VL53L0X_WrByte>
 8011a40:	4603      	mov	r3, r0
 8011a42:	461a      	mov	r2, r3
 8011a44:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011a48:	4313      	orrs	r3, r2
 8011a4a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_device_read_strobe(Dev);
 8011a4e:	6878      	ldr	r0, [r7, #4]
 8011a50:	f7ff fd78 	bl	8011544 <VL53L0X_device_read_strobe>
 8011a54:	4603      	mov	r3, r0
 8011a56:	461a      	mov	r2, r3
 8011a58:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011a5c:	4313      	orrs	r3, r2
 8011a5e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011a62:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011a66:	461a      	mov	r2, r3
 8011a68:	2190      	movs	r1, #144	@ 0x90
 8011a6a:	6878      	ldr	r0, [r7, #4]
 8011a6c:	f001 fecc 	bl	8013808 <VL53L0X_RdDWord>
 8011a70:	4603      	mov	r3, r0
 8011a72:	461a      	mov	r2, r3
 8011a74:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011a78:	4313      	orrs	r3, r2
 8011a7a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ProductId[9] = (char)(byte + ((TmpDWord >> 26) & 0x07f));
 8011a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a80:	0e9b      	lsrs	r3, r3, #26
 8011a82:	b2db      	uxtb	r3, r3
 8011a84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011a88:	b2da      	uxtb	r2, r3
 8011a8a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011a8e:	4413      	add	r3, r2
 8011a90:	b2db      	uxtb	r3, r3
 8011a92:	767b      	strb	r3, [r7, #25]
      ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8011a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a96:	0cdb      	lsrs	r3, r3, #19
 8011a98:	b2db      	uxtb	r3, r3
 8011a9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011a9e:	b2db      	uxtb	r3, r3
 8011aa0:	76bb      	strb	r3, [r7, #26]
      ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8011aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011aa4:	0b1b      	lsrs	r3, r3, #12
 8011aa6:	b2db      	uxtb	r3, r3
 8011aa8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011aac:	b2db      	uxtb	r3, r3
 8011aae:	76fb      	strb	r3, [r7, #27]
      ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8011ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ab2:	095b      	lsrs	r3, r3, #5
 8011ab4:	b2db      	uxtb	r3, r3
 8011ab6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011aba:	b2db      	uxtb	r3, r3
 8011abc:	773b      	strb	r3, [r7, #28]

      byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 8011abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ac0:	b2db      	uxtb	r3, r3
 8011ac2:	009b      	lsls	r3, r3, #2
 8011ac4:	b2db      	uxtb	r3, r3
 8011ac6:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8011aca:	b2db      	uxtb	r3, r3
 8011acc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8011ad0:	227a      	movs	r2, #122	@ 0x7a
 8011ad2:	2194      	movs	r1, #148	@ 0x94
 8011ad4:	6878      	ldr	r0, [r7, #4]
 8011ad6:	f001 fed5 	bl	8013884 <VL53L0X_WrByte>
 8011ada:	4603      	mov	r3, r0
 8011adc:	461a      	mov	r2, r3
 8011ade:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011ae2:	4313      	orrs	r3, r2
 8011ae4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_device_read_strobe(Dev);
 8011ae8:	6878      	ldr	r0, [r7, #4]
 8011aea:	f7ff fd2b 	bl	8011544 <VL53L0X_device_read_strobe>
 8011aee:	4603      	mov	r3, r0
 8011af0:	461a      	mov	r2, r3
 8011af2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011af6:	4313      	orrs	r3, r2
 8011af8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011afc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011b00:	461a      	mov	r2, r3
 8011b02:	2190      	movs	r1, #144	@ 0x90
 8011b04:	6878      	ldr	r0, [r7, #4]
 8011b06:	f001 fe7f 	bl	8013808 <VL53L0X_RdDWord>
 8011b0a:	4603      	mov	r3, r0
 8011b0c:	461a      	mov	r2, r3
 8011b0e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011b12:	4313      	orrs	r3, r2
 8011b14:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ProductId[13] = (char)(byte + ((TmpDWord >> 30) & 0x07f));
 8011b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b1a:	0f9b      	lsrs	r3, r3, #30
 8011b1c:	b2db      	uxtb	r3, r3
 8011b1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011b22:	b2da      	uxtb	r2, r3
 8011b24:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011b28:	4413      	add	r3, r2
 8011b2a:	b2db      	uxtb	r3, r3
 8011b2c:	777b      	strb	r3, [r7, #29]
      ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8011b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b30:	0ddb      	lsrs	r3, r3, #23
 8011b32:	b2db      	uxtb	r3, r3
 8011b34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011b38:	b2db      	uxtb	r3, r3
 8011b3a:	77bb      	strb	r3, [r7, #30]
      ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8011b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b3e:	0c1b      	lsrs	r3, r3, #16
 8011b40:	b2db      	uxtb	r3, r3
 8011b42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011b46:	b2db      	uxtb	r3, r3
 8011b48:	77fb      	strb	r3, [r7, #31]
      ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8011b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b4c:	0a5b      	lsrs	r3, r3, #9
 8011b4e:	b2db      	uxtb	r3, r3
 8011b50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011b54:	b2db      	uxtb	r3, r3
 8011b56:	f887 3020 	strb.w	r3, [r7, #32]
      ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8011b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b5c:	089b      	lsrs	r3, r3, #2
 8011b5e:	b2db      	uxtb	r3, r3
 8011b60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011b64:	b2db      	uxtb	r3, r3
 8011b66:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
      ProductId[18] = '\0';
 8011b6a:	2300      	movs	r3, #0
 8011b6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    }

    if (((option & 4) == 4) && ((ReadDataFromDeviceDone & 4) == 0)) {
 8011b70:	78fb      	ldrb	r3, [r7, #3]
 8011b72:	f003 0304 	and.w	r3, r3, #4
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	f000 80f1 	beq.w	8011d5e <VL53L0X_get_info_from_device+0x798>
 8011b7c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011b80:	f003 0304 	and.w	r3, r3, #4
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	f040 80ea 	bne.w	8011d5e <VL53L0X_get_info_from_device+0x798>

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8011b8a:	227b      	movs	r2, #123	@ 0x7b
 8011b8c:	2194      	movs	r1, #148	@ 0x94
 8011b8e:	6878      	ldr	r0, [r7, #4]
 8011b90:	f001 fe78 	bl	8013884 <VL53L0X_WrByte>
 8011b94:	4603      	mov	r3, r0
 8011b96:	461a      	mov	r2, r3
 8011b98:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011b9c:	4313      	orrs	r3, r2
 8011b9e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011ba2:	6878      	ldr	r0, [r7, #4]
 8011ba4:	f7ff fcce 	bl	8011544 <VL53L0X_device_read_strobe>
 8011ba8:	4603      	mov	r3, r0
 8011baa:	461a      	mov	r2, r3
 8011bac:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011bb0:	4313      	orrs	r3, r2
 8011bb2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8011bb6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8011bba:	461a      	mov	r2, r3
 8011bbc:	2190      	movs	r1, #144	@ 0x90
 8011bbe:	6878      	ldr	r0, [r7, #4]
 8011bc0:	f001 fe22 	bl	8013808 <VL53L0X_RdDWord>
 8011bc4:	4603      	mov	r3, r0
 8011bc6:	461a      	mov	r2, r3
 8011bc8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011bcc:	4313      	orrs	r3, r2
 8011bce:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8011bd2:	227c      	movs	r2, #124	@ 0x7c
 8011bd4:	2194      	movs	r1, #148	@ 0x94
 8011bd6:	6878      	ldr	r0, [r7, #4]
 8011bd8:	f001 fe54 	bl	8013884 <VL53L0X_WrByte>
 8011bdc:	4603      	mov	r3, r0
 8011bde:	461a      	mov	r2, r3
 8011be0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011be4:	4313      	orrs	r3, r2
 8011be6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011bea:	6878      	ldr	r0, [r7, #4]
 8011bec:	f7ff fcaa 	bl	8011544 <VL53L0X_device_read_strobe>
 8011bf0:	4603      	mov	r3, r0
 8011bf2:	461a      	mov	r2, r3
 8011bf4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011bf8:	4313      	orrs	r3, r2
 8011bfa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8011bfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011c02:	461a      	mov	r2, r3
 8011c04:	2190      	movs	r1, #144	@ 0x90
 8011c06:	6878      	ldr	r0, [r7, #4]
 8011c08:	f001 fdfe 	bl	8013808 <VL53L0X_RdDWord>
 8011c0c:	4603      	mov	r3, r0
 8011c0e:	461a      	mov	r2, r3
 8011c10:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011c14:	4313      	orrs	r3, r2
 8011c16:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8011c1a:	2273      	movs	r2, #115	@ 0x73
 8011c1c:	2194      	movs	r1, #148	@ 0x94
 8011c1e:	6878      	ldr	r0, [r7, #4]
 8011c20:	f001 fe30 	bl	8013884 <VL53L0X_WrByte>
 8011c24:	4603      	mov	r3, r0
 8011c26:	461a      	mov	r2, r3
 8011c28:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011c2c:	4313      	orrs	r3, r2
 8011c2e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011c32:	6878      	ldr	r0, [r7, #4]
 8011c34:	f7ff fc86 	bl	8011544 <VL53L0X_device_read_strobe>
 8011c38:	4603      	mov	r3, r0
 8011c3a:	461a      	mov	r2, r3
 8011c3c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011c40:	4313      	orrs	r3, r2
 8011c42:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011c46:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011c4a:	461a      	mov	r2, r3
 8011c4c:	2190      	movs	r1, #144	@ 0x90
 8011c4e:	6878      	ldr	r0, [r7, #4]
 8011c50:	f001 fdda 	bl	8013808 <VL53L0X_RdDWord>
 8011c54:	4603      	mov	r3, r0
 8011c56:	461a      	mov	r2, r3
 8011c58:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011c5c:	4313      	orrs	r3, r2
 8011c5e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      SignalRateMeasFixed1104_400_mm = (TmpDWord & 0x000000ff) << 8;
 8011c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c64:	021b      	lsls	r3, r3, #8
 8011c66:	b29b      	uxth	r3, r3
 8011c68:	653b      	str	r3, [r7, #80]	@ 0x50

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8011c6a:	2274      	movs	r2, #116	@ 0x74
 8011c6c:	2194      	movs	r1, #148	@ 0x94
 8011c6e:	6878      	ldr	r0, [r7, #4]
 8011c70:	f001 fe08 	bl	8013884 <VL53L0X_WrByte>
 8011c74:	4603      	mov	r3, r0
 8011c76:	461a      	mov	r2, r3
 8011c78:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011c7c:	4313      	orrs	r3, r2
 8011c7e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011c82:	6878      	ldr	r0, [r7, #4]
 8011c84:	f7ff fc5e 	bl	8011544 <VL53L0X_device_read_strobe>
 8011c88:	4603      	mov	r3, r0
 8011c8a:	461a      	mov	r2, r3
 8011c8c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011c90:	4313      	orrs	r3, r2
 8011c92:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011c96:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011c9a:	461a      	mov	r2, r3
 8011c9c:	2190      	movs	r1, #144	@ 0x90
 8011c9e:	6878      	ldr	r0, [r7, #4]
 8011ca0:	f001 fdb2 	bl	8013808 <VL53L0X_RdDWord>
 8011ca4:	4603      	mov	r3, r0
 8011ca6:	461a      	mov	r2, r3
 8011ca8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011cac:	4313      	orrs	r3, r2
 8011cae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      SignalRateMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000) >> 24);
 8011cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011cb4:	0e1b      	lsrs	r3, r3, #24
 8011cb6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011cb8:	4313      	orrs	r3, r2
 8011cba:	653b      	str	r3, [r7, #80]	@ 0x50

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 8011cbc:	2275      	movs	r2, #117	@ 0x75
 8011cbe:	2194      	movs	r1, #148	@ 0x94
 8011cc0:	6878      	ldr	r0, [r7, #4]
 8011cc2:	f001 fddf 	bl	8013884 <VL53L0X_WrByte>
 8011cc6:	4603      	mov	r3, r0
 8011cc8:	461a      	mov	r2, r3
 8011cca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011cce:	4313      	orrs	r3, r2
 8011cd0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011cd4:	6878      	ldr	r0, [r7, #4]
 8011cd6:	f7ff fc35 	bl	8011544 <VL53L0X_device_read_strobe>
 8011cda:	4603      	mov	r3, r0
 8011cdc:	461a      	mov	r2, r3
 8011cde:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011ce2:	4313      	orrs	r3, r2
 8011ce4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011ce8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011cec:	461a      	mov	r2, r3
 8011cee:	2190      	movs	r1, #144	@ 0x90
 8011cf0:	6878      	ldr	r0, [r7, #4]
 8011cf2:	f001 fd89 	bl	8013808 <VL53L0X_RdDWord>
 8011cf6:	4603      	mov	r3, r0
 8011cf8:	461a      	mov	r2, r3
 8011cfa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011cfe:	4313      	orrs	r3, r2
 8011d00:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff) << 8;
 8011d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d06:	021b      	lsls	r3, r3, #8
 8011d08:	b29b      	uxth	r3, r3
 8011d0a:	657b      	str	r3, [r7, #84]	@ 0x54

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 8011d0c:	2276      	movs	r2, #118	@ 0x76
 8011d0e:	2194      	movs	r1, #148	@ 0x94
 8011d10:	6878      	ldr	r0, [r7, #4]
 8011d12:	f001 fdb7 	bl	8013884 <VL53L0X_WrByte>
 8011d16:	4603      	mov	r3, r0
 8011d18:	461a      	mov	r2, r3
 8011d1a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011d1e:	4313      	orrs	r3, r2
 8011d20:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011d24:	6878      	ldr	r0, [r7, #4]
 8011d26:	f7ff fc0d 	bl	8011544 <VL53L0X_device_read_strobe>
 8011d2a:	4603      	mov	r3, r0
 8011d2c:	461a      	mov	r2, r3
 8011d2e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011d32:	4313      	orrs	r3, r2
 8011d34:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011d38:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011d3c:	461a      	mov	r2, r3
 8011d3e:	2190      	movs	r1, #144	@ 0x90
 8011d40:	6878      	ldr	r0, [r7, #4]
 8011d42:	f001 fd61 	bl	8013808 <VL53L0X_RdDWord>
 8011d46:	4603      	mov	r3, r0
 8011d48:	461a      	mov	r2, r3
 8011d4a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011d4e:	4313      	orrs	r3, r2
 8011d50:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000) >> 24);
 8011d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d56:	0e1b      	lsrs	r3, r3, #24
 8011d58:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011d5a:	4313      	orrs	r3, r2
 8011d5c:	657b      	str	r3, [r7, #84]	@ 0x54
    }

    Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8011d5e:	2200      	movs	r2, #0
 8011d60:	2181      	movs	r1, #129	@ 0x81
 8011d62:	6878      	ldr	r0, [r7, #4]
 8011d64:	f001 fd8e 	bl	8013884 <VL53L0X_WrByte>
 8011d68:	4603      	mov	r3, r0
 8011d6a:	461a      	mov	r2, r3
 8011d6c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011d70:	4313      	orrs	r3, r2
 8011d72:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8011d76:	2206      	movs	r2, #6
 8011d78:	21ff      	movs	r1, #255	@ 0xff
 8011d7a:	6878      	ldr	r0, [r7, #4]
 8011d7c:	f001 fd82 	bl	8013884 <VL53L0X_WrByte>
 8011d80:	4603      	mov	r3, r0
 8011d82:	461a      	mov	r2, r3
 8011d84:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011d88:	4313      	orrs	r3, r2
 8011d8a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8011d8e:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8011d92:	461a      	mov	r2, r3
 8011d94:	2183      	movs	r1, #131	@ 0x83
 8011d96:	6878      	ldr	r0, [r7, #4]
 8011d98:	f001 fc73 	bl	8013682 <VL53L0X_RdByte>
 8011d9c:	4603      	mov	r3, r0
 8011d9e:	461a      	mov	r2, r3
 8011da0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011da4:	4313      	orrs	r3, r2
 8011da6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x83, byte & 0xfb);
 8011daa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011dae:	f023 0304 	bic.w	r3, r3, #4
 8011db2:	b2db      	uxtb	r3, r3
 8011db4:	461a      	mov	r2, r3
 8011db6:	2183      	movs	r1, #131	@ 0x83
 8011db8:	6878      	ldr	r0, [r7, #4]
 8011dba:	f001 fd63 	bl	8013884 <VL53L0X_WrByte>
 8011dbe:	4603      	mov	r3, r0
 8011dc0:	461a      	mov	r2, r3
 8011dc2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011dc6:	4313      	orrs	r3, r2
 8011dc8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8011dcc:	2201      	movs	r2, #1
 8011dce:	21ff      	movs	r1, #255	@ 0xff
 8011dd0:	6878      	ldr	r0, [r7, #4]
 8011dd2:	f001 fd57 	bl	8013884 <VL53L0X_WrByte>
 8011dd6:	4603      	mov	r3, r0
 8011dd8:	461a      	mov	r2, r3
 8011dda:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011dde:	4313      	orrs	r3, r2
 8011de0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8011de4:	2201      	movs	r2, #1
 8011de6:	2100      	movs	r1, #0
 8011de8:	6878      	ldr	r0, [r7, #4]
 8011dea:	f001 fd4b 	bl	8013884 <VL53L0X_WrByte>
 8011dee:	4603      	mov	r3, r0
 8011df0:	461a      	mov	r2, r3
 8011df2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011df6:	4313      	orrs	r3, r2
 8011df8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8011dfc:	2200      	movs	r2, #0
 8011dfe:	21ff      	movs	r1, #255	@ 0xff
 8011e00:	6878      	ldr	r0, [r7, #4]
 8011e02:	f001 fd3f 	bl	8013884 <VL53L0X_WrByte>
 8011e06:	4603      	mov	r3, r0
 8011e08:	461a      	mov	r2, r3
 8011e0a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011e0e:	4313      	orrs	r3, r2
 8011e10:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8011e14:	2200      	movs	r2, #0
 8011e16:	2180      	movs	r1, #128	@ 0x80
 8011e18:	6878      	ldr	r0, [r7, #4]
 8011e1a:	f001 fd33 	bl	8013884 <VL53L0X_WrByte>
 8011e1e:	4603      	mov	r3, r0
 8011e20:	461a      	mov	r2, r3
 8011e22:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011e26:	4313      	orrs	r3, r2
 8011e28:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if ((Status == VL53L0X_ERROR_NONE) && (ReadDataFromDeviceDone != 7)) {
 8011e2c:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 8011e30:	2b00      	cmp	r3, #0
 8011e32:	f040 808f 	bne.w	8011f54 <VL53L0X_get_info_from_device+0x98e>
 8011e36:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011e3a:	2b07      	cmp	r3, #7
 8011e3c:	f000 808a 	beq.w	8011f54 <VL53L0X_get_info_from_device+0x98e>
    /* Assign to variable if status is ok */
    if (((option & 1) == 1) && ((ReadDataFromDeviceDone & 1) == 0)) {
 8011e40:	78fb      	ldrb	r3, [r7, #3]
 8011e42:	f003 0301 	and.w	r3, r3, #1
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d024      	beq.n	8011e94 <VL53L0X_get_info_from_device+0x8ce>
 8011e4a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011e4e:	f003 0301 	and.w	r3, r3, #1
 8011e52:	2b00      	cmp	r3, #0
 8011e54:	d11e      	bne.n	8011e94 <VL53L0X_get_info_from_device+0x8ce>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount,
 8011e56:	687b      	ldr	r3, [r7, #4]
 8011e58:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8011e5c:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
                                         ReferenceSpadCount);

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType,
 8011e60:	687b      	ldr	r3, [r7, #4]
 8011e62:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8011e66:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                                         ReferenceSpadType);

      for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8011e6a:	2300      	movs	r3, #0
 8011e6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011e6e:	e00e      	b.n	8011e8e <VL53L0X_get_info_from_device+0x8c8>
        Dev->Data.SpadData.RefGoodSpadMap[i] = NvmRefGoodSpadMap[i];
 8011e70:	f107 0208 	add.w	r2, r7, #8
 8011e74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011e76:	4413      	add	r3, r2
 8011e78:	7819      	ldrb	r1, [r3, #0]
 8011e7a:	687a      	ldr	r2, [r7, #4]
 8011e7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011e7e:	4413      	add	r3, r2
 8011e80:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 8011e84:	460a      	mov	r2, r1
 8011e86:	701a      	strb	r2, [r3, #0]
      for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8011e88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011e8a:	3301      	adds	r3, #1
 8011e8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011e8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011e90:	2b05      	cmp	r3, #5
 8011e92:	dded      	ble.n	8011e70 <VL53L0X_get_info_from_device+0x8aa>
      }
    }

    if (((option & 2) == 2) && ((ReadDataFromDeviceDone & 2) == 0)) {
 8011e94:	78fb      	ldrb	r3, [r7, #3]
 8011e96:	f003 0302 	and.w	r3, r3, #2
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d018      	beq.n	8011ed0 <VL53L0X_get_info_from_device+0x90a>
 8011e9e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011ea2:	f003 0302 	and.w	r3, r3, #2
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d112      	bne.n	8011ed0 <VL53L0X_get_info_from_device+0x90a>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ModuleId, ModuleId);
 8011eaa:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, Revision, Revision);
 8011eb4:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2

      ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ProductId);
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	33f3      	adds	r3, #243	@ 0xf3
 8011ec2:	63bb      	str	r3, [r7, #56]	@ 0x38
      VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8011ec4:	f107 0310 	add.w	r3, r7, #16
 8011ec8:	4619      	mov	r1, r3
 8011eca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011ecc:	f001 fef4 	bl	8013cb8 <strcpy>
    }

    if (((option & 4) == 4) && ((ReadDataFromDeviceDone & 4) == 0)) {
 8011ed0:	78fb      	ldrb	r3, [r7, #3]
 8011ed2:	f003 0304 	and.w	r3, r3, #4
 8011ed6:	2b00      	cmp	r3, #0
 8011ed8:	d030      	beq.n	8011f3c <VL53L0X_get_info_from_device+0x976>
 8011eda:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011ede:	f003 0304 	and.w	r3, r3, #4
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	d12a      	bne.n	8011f3c <VL53L0X_get_info_from_device+0x976>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PartUIDUpper, PartUIDUpper);
 8011ee6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011ee8:	687b      	ldr	r3, [r7, #4]
 8011eea:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PartUIDLower, PartUIDLower);
 8011eee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011ef0:	687b      	ldr	r3, [r7, #4]
 8011ef2:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

      SignalRateMeasFixed400mmFix =
 8011ef6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011ef8:	025b      	lsls	r3, r3, #9
 8011efa:	643b      	str	r3, [r7, #64]	@ 0x40
          VL53L0X_FIXPOINT97TOFIXPOINT1616(SignalRateMeasFixed1104_400_mm);

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, SignalRateMeasFixed400mm,
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011f00:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
                                         SignalRateMeasFixed400mmFix);

      OffsetMicroMeters = 0;
 8011f04:	2300      	movs	r3, #0
 8011f06:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
      if (DistMeasFixed1104_400_mm != 0) {
 8011f0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d011      	beq.n	8011f34 <VL53L0X_get_info_from_device+0x96e>
        OffsetFixed1104_mm = DistMeasFixed1104_400_mm - DistMeasTgtFixed1104_mm;
 8011f10:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011f12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011f14:	1ad3      	subs	r3, r2, r3
 8011f16:	64bb      	str	r3, [r7, #72]	@ 0x48
        OffsetMicroMeters = (OffsetFixed1104_mm * 1000) >> 4;
 8011f18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011f1a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8011f1e:	fb02 f303 	mul.w	r3, r2, r3
 8011f22:	091b      	lsrs	r3, r3, #4
 8011f24:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
        OffsetMicroMeters *= -1;
 8011f28:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8011f2c:	425b      	negs	r3, r3
 8011f2e:	b29b      	uxth	r3, r3
 8011f30:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
      }

      PALDevDataSet(Dev, Part2PartOffsetAdjustmentNVMMicroMeter,
 8011f34:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 8011f38:	687b      	ldr	r3, [r7, #4]
 8011f3a:	60da      	str	r2, [r3, #12]
                    OffsetMicroMeters);
    }
    byte = (uint8_t)(ReadDataFromDeviceDone | option);
 8011f3c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8011f40:	78fb      	ldrb	r3, [r7, #3]
 8011f42:	4313      	orrs	r3, r2
 8011f44:	b2db      	uxtb	r3, r3
 8011f46:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, byte);
 8011f4a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
  }

  return Status;
 8011f54:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 8011f58:	4618      	mov	r0, r3
 8011f5a:	3760      	adds	r7, #96	@ 0x60
 8011f5c:	46bd      	mov	sp, r7
 8011f5e:	bd80      	pop	{r7, pc}

08011f60 <VL53L0X_calc_macro_period_ps>:

uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev,
                                      uint8_t vcsel_period_pclks) {
 8011f60:	b480      	push	{r7}
 8011f62:	b087      	sub	sp, #28
 8011f64:	af00      	add	r7, sp, #0
 8011f66:	6078      	str	r0, [r7, #4]
 8011f68:	460b      	mov	r3, r1
 8011f6a:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ps;

  /* The above calculation will produce rounding errors,
     therefore set fixed value
  */
  PLL_period_ps = 1655;
 8011f6c:	f240 6277 	movw	r2, #1655	@ 0x677
 8011f70:	f04f 0300 	mov.w	r3, #0
 8011f74:	e9c7 2304 	strd	r2, r3, [r7, #16]

  macro_period_vclks = 2304;
 8011f78:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8011f7c:	60fb      	str	r3, [r7, #12]
  macro_period_ps =
      (uint32_t)(macro_period_vclks * vcsel_period_pclks * PLL_period_ps);
 8011f7e:	78fb      	ldrb	r3, [r7, #3]
 8011f80:	68fa      	ldr	r2, [r7, #12]
 8011f82:	fb02 f303 	mul.w	r3, r2, r3
 8011f86:	693a      	ldr	r2, [r7, #16]
  macro_period_ps =
 8011f88:	fb02 f303 	mul.w	r3, r2, r3
 8011f8c:	60bb      	str	r3, [r7, #8]

  LOG_FUNCTION_END("");
  return macro_period_ps;
 8011f8e:	68bb      	ldr	r3, [r7, #8]
}
 8011f90:	4618      	mov	r0, r3
 8011f92:	371c      	adds	r7, #28
 8011f94:	46bd      	mov	sp, r7
 8011f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f9a:	4770      	bx	lr

08011f9c <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks) {
 8011f9c:	b480      	push	{r7}
 8011f9e:	b087      	sub	sp, #28
 8011fa0:	af00      	add	r7, sp, #0
 8011fa2:	6078      	str	r0, [r7, #4]
  /*!
   * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
   */

  uint16_t encoded_timeout = 0;
 8011fa4:	2300      	movs	r3, #0
 8011fa6:	82fb      	strh	r3, [r7, #22]
  uint32_t ls_byte = 0;
 8011fa8:	2300      	movs	r3, #0
 8011faa:	613b      	str	r3, [r7, #16]
  uint16_t ms_byte = 0;
 8011fac:	2300      	movs	r3, #0
 8011fae:	81fb      	strh	r3, [r7, #14]

  if (timeout_macro_clks > 0) {
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	2b00      	cmp	r3, #0
 8011fb4:	d015      	beq.n	8011fe2 <VL53L0X_encode_timeout+0x46>
    ls_byte = timeout_macro_clks - 1;
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	3b01      	subs	r3, #1
 8011fba:	613b      	str	r3, [r7, #16]

    while ((ls_byte & 0xFFFFFF00) > 0) {
 8011fbc:	e005      	b.n	8011fca <VL53L0X_encode_timeout+0x2e>
      ls_byte = ls_byte >> 1;
 8011fbe:	693b      	ldr	r3, [r7, #16]
 8011fc0:	085b      	lsrs	r3, r3, #1
 8011fc2:	613b      	str	r3, [r7, #16]
      ms_byte++;
 8011fc4:	89fb      	ldrh	r3, [r7, #14]
 8011fc6:	3301      	adds	r3, #1
 8011fc8:	81fb      	strh	r3, [r7, #14]
    while ((ls_byte & 0xFFFFFF00) > 0) {
 8011fca:	693b      	ldr	r3, [r7, #16]
 8011fcc:	2bff      	cmp	r3, #255	@ 0xff
 8011fce:	d8f6      	bhi.n	8011fbe <VL53L0X_encode_timeout+0x22>
    }

    encoded_timeout = (ms_byte << 8) + (uint16_t)(ls_byte & 0x000000FF);
 8011fd0:	89fb      	ldrh	r3, [r7, #14]
 8011fd2:	021b      	lsls	r3, r3, #8
 8011fd4:	b29a      	uxth	r2, r3
 8011fd6:	693b      	ldr	r3, [r7, #16]
 8011fd8:	b29b      	uxth	r3, r3
 8011fda:	b2db      	uxtb	r3, r3
 8011fdc:	b29b      	uxth	r3, r3
 8011fde:	4413      	add	r3, r2
 8011fe0:	82fb      	strh	r3, [r7, #22]
  }

  return encoded_timeout;
 8011fe2:	8afb      	ldrh	r3, [r7, #22]
}
 8011fe4:	4618      	mov	r0, r3
 8011fe6:	371c      	adds	r7, #28
 8011fe8:	46bd      	mov	sp, r7
 8011fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fee:	4770      	bx	lr

08011ff0 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout) {
 8011ff0:	b480      	push	{r7}
 8011ff2:	b085      	sub	sp, #20
 8011ff4:	af00      	add	r7, sp, #0
 8011ff6:	4603      	mov	r3, r0
 8011ff8:	80fb      	strh	r3, [r7, #6]
  /*!
   * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
   */

  uint32_t timeout_macro_clks = 0;
 8011ffa:	2300      	movs	r3, #0
 8011ffc:	60fb      	str	r3, [r7, #12]

  timeout_macro_clks = ((uint32_t)(encoded_timeout & 0x00FF)
 8011ffe:	88fb      	ldrh	r3, [r7, #6]
 8012000:	b2db      	uxtb	r3, r3
                        << (uint32_t)((encoded_timeout & 0xFF00) >> 8)) +
 8012002:	88fa      	ldrh	r2, [r7, #6]
 8012004:	0a12      	lsrs	r2, r2, #8
 8012006:	b292      	uxth	r2, r2
 8012008:	4093      	lsls	r3, r2
  timeout_macro_clks = ((uint32_t)(encoded_timeout & 0x00FF)
 801200a:	3301      	adds	r3, #1
 801200c:	60fb      	str	r3, [r7, #12]
                       1;

  return timeout_macro_clks;
 801200e:	68fb      	ldr	r3, [r7, #12]
}
 8012010:	4618      	mov	r0, r3
 8012012:	3714      	adds	r7, #20
 8012014:	46bd      	mov	sp, r7
 8012016:	f85d 7b04 	ldr.w	r7, [sp], #4
 801201a:	4770      	bx	lr

0801201c <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev, uint32_t timeout_period_us,
                                    uint8_t vcsel_period_pclks) {
 801201c:	b580      	push	{r7, lr}
 801201e:	b088      	sub	sp, #32
 8012020:	af00      	add	r7, sp, #0
 8012022:	60f8      	str	r0, [r7, #12]
 8012024:	60b9      	str	r1, [r7, #8]
 8012026:	4613      	mov	r3, r2
 8012028:	71fb      	strb	r3, [r7, #7]
  uint32_t macro_period_ps;
  uint32_t macro_period_ns;
  uint32_t timeout_period_mclks = 0;
 801202a:	2300      	movs	r3, #0
 801202c:	61fb      	str	r3, [r7, #28]

  macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 801202e:	79fb      	ldrb	r3, [r7, #7]
 8012030:	4619      	mov	r1, r3
 8012032:	68f8      	ldr	r0, [r7, #12]
 8012034:	f7ff ff94 	bl	8011f60 <VL53L0X_calc_macro_period_ps>
 8012038:	61b8      	str	r0, [r7, #24]
  macro_period_ns = (macro_period_ps + 500) / 1000;
 801203a:	69bb      	ldr	r3, [r7, #24]
 801203c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8012040:	4a0a      	ldr	r2, [pc, #40]	@ (801206c <VL53L0X_calc_timeout_mclks+0x50>)
 8012042:	fba2 2303 	umull	r2, r3, r2, r3
 8012046:	099b      	lsrs	r3, r3, #6
 8012048:	617b      	str	r3, [r7, #20]

  timeout_period_mclks =
      (uint32_t)(((timeout_period_us * 1000) + (macro_period_ns / 2)) /
 801204a:	68bb      	ldr	r3, [r7, #8]
 801204c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8012050:	fb03 f202 	mul.w	r2, r3, r2
 8012054:	697b      	ldr	r3, [r7, #20]
 8012056:	085b      	lsrs	r3, r3, #1
 8012058:	441a      	add	r2, r3
  timeout_period_mclks =
 801205a:	697b      	ldr	r3, [r7, #20]
 801205c:	fbb2 f3f3 	udiv	r3, r2, r3
 8012060:	61fb      	str	r3, [r7, #28]
                 macro_period_ns);

  return timeout_period_mclks;
 8012062:	69fb      	ldr	r3, [r7, #28]
}
 8012064:	4618      	mov	r0, r3
 8012066:	3720      	adds	r7, #32
 8012068:	46bd      	mov	sp, r7
 801206a:	bd80      	pop	{r7, pc}
 801206c:	10624dd3 	.word	0x10624dd3

08012070 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev, uint16_t timeout_period_mclks,
                                 uint8_t vcsel_period_pclks) {
 8012070:	b580      	push	{r7, lr}
 8012072:	b086      	sub	sp, #24
 8012074:	af00      	add	r7, sp, #0
 8012076:	6078      	str	r0, [r7, #4]
 8012078:	460b      	mov	r3, r1
 801207a:	807b      	strh	r3, [r7, #2]
 801207c:	4613      	mov	r3, r2
 801207e:	707b      	strb	r3, [r7, #1]
  uint32_t macro_period_ps;
  uint32_t macro_period_ns;
  uint32_t actual_timeout_period_us = 0;
 8012080:	2300      	movs	r3, #0
 8012082:	617b      	str	r3, [r7, #20]

  macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8012084:	787b      	ldrb	r3, [r7, #1]
 8012086:	4619      	mov	r1, r3
 8012088:	6878      	ldr	r0, [r7, #4]
 801208a:	f7ff ff69 	bl	8011f60 <VL53L0X_calc_macro_period_ps>
 801208e:	6138      	str	r0, [r7, #16]
  macro_period_ns = (macro_period_ps + 500) / 1000;
 8012090:	693b      	ldr	r3, [r7, #16]
 8012092:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8012096:	4a0b      	ldr	r2, [pc, #44]	@ (80120c4 <VL53L0X_calc_timeout_us+0x54>)
 8012098:	fba2 2303 	umull	r2, r3, r2, r3
 801209c:	099b      	lsrs	r3, r3, #6
 801209e:	60fb      	str	r3, [r7, #12]

  actual_timeout_period_us =
      ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 80120a0:	887b      	ldrh	r3, [r7, #2]
 80120a2:	68fa      	ldr	r2, [r7, #12]
 80120a4:	fb03 f202 	mul.w	r2, r3, r2
 80120a8:	68fb      	ldr	r3, [r7, #12]
 80120aa:	085b      	lsrs	r3, r3, #1
 80120ac:	4413      	add	r3, r2
  actual_timeout_period_us =
 80120ae:	4a05      	ldr	r2, [pc, #20]	@ (80120c4 <VL53L0X_calc_timeout_us+0x54>)
 80120b0:	fba2 2303 	umull	r2, r3, r2, r3
 80120b4:	099b      	lsrs	r3, r3, #6
 80120b6:	617b      	str	r3, [r7, #20]

  return actual_timeout_period_us;
 80120b8:	697b      	ldr	r3, [r7, #20]
}
 80120ba:	4618      	mov	r0, r3
 80120bc:	3718      	adds	r7, #24
 80120be:	46bd      	mov	sp, r7
 80120c0:	bd80      	pop	{r7, pc}
 80120c2:	bf00      	nop
 80120c4:	10624dd3 	.word	0x10624dd3

080120c8 <get_sequence_step_timeout>:

VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
                                        VL53L0X_SequenceStepId SequenceStepId,
                                        uint32_t *pTimeOutMicroSecs) {
 80120c8:	b580      	push	{r7, lr}
 80120ca:	b08c      	sub	sp, #48	@ 0x30
 80120cc:	af00      	add	r7, sp, #0
 80120ce:	60f8      	str	r0, [r7, #12]
 80120d0:	460b      	mov	r3, r1
 80120d2:	607a      	str	r2, [r7, #4]
 80120d4:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80120d6:	2300      	movs	r3, #0
 80120d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint8_t CurrentVCSELPulsePeriodPClk;
  uint8_t EncodedTimeOutByte = 0;
 80120dc:	2300      	movs	r3, #0
 80120de:	f887 3020 	strb.w	r3, [r7, #32]
  uint32_t TimeoutMicroSeconds = 0;
 80120e2:	2300      	movs	r3, #0
 80120e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint16_t PreRangeEncodedTimeOut = 0;
 80120e6:	2300      	movs	r3, #0
 80120e8:	83fb      	strh	r3, [r7, #30]
  uint16_t MsrcTimeOutMClks;
  uint16_t PreRangeTimeOutMClks;
  uint16_t FinalRangeTimeOutMClks = 0;
 80120ea:	2300      	movs	r3, #0
 80120ec:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t FinalRangeEncodedTimeOut;
  VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

  if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC) ||
 80120ee:	7afb      	ldrb	r3, [r7, #11]
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	d005      	beq.n	8012100 <get_sequence_step_timeout+0x38>
 80120f4:	7afb      	ldrb	r3, [r7, #11]
 80120f6:	2b01      	cmp	r3, #1
 80120f8:	d002      	beq.n	8012100 <get_sequence_step_timeout+0x38>
      (SequenceStepId == VL53L0X_SEQUENCESTEP_DSS) ||
 80120fa:	7afb      	ldrb	r3, [r7, #11]
 80120fc:	2b02      	cmp	r3, #2
 80120fe:	d127      	bne.n	8012150 <get_sequence_step_timeout+0x88>
      (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 8012100:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8012104:	461a      	mov	r2, r3
 8012106:	2100      	movs	r1, #0
 8012108:	68f8      	ldr	r0, [r7, #12]
 801210a:	f7fd faaa 	bl	800f662 <VL53L0X_GetVcselPulsePeriod>
 801210e:	4603      	mov	r3, r0
 8012110:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                         &CurrentVCSELPulsePeriodPClk);
    if (Status == VL53L0X_ERROR_NONE) {
 8012114:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8012118:	2b00      	cmp	r3, #0
 801211a:	d109      	bne.n	8012130 <get_sequence_step_timeout+0x68>
      Status = VL53L0X_RdByte(Dev, VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
 801211c:	f107 0320 	add.w	r3, r7, #32
 8012120:	461a      	mov	r2, r3
 8012122:	2146      	movs	r1, #70	@ 0x46
 8012124:	68f8      	ldr	r0, [r7, #12]
 8012126:	f001 faac 	bl	8013682 <VL53L0X_RdByte>
 801212a:	4603      	mov	r3, r0
 801212c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                              &EncodedTimeOutByte);
    }
    MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8012130:	f897 3020 	ldrb.w	r3, [r7, #32]
 8012134:	4618      	mov	r0, r3
 8012136:	f7ff ff5b 	bl	8011ff0 <VL53L0X_decode_timeout>
 801213a:	4603      	mov	r3, r0
 801213c:	847b      	strh	r3, [r7, #34]	@ 0x22

    TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev, MsrcTimeOutMClks,
 801213e:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8012142:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012144:	4619      	mov	r1, r3
 8012146:	68f8      	ldr	r0, [r7, #12]
 8012148:	f7ff ff92 	bl	8012070 <VL53L0X_calc_timeout_us>
 801214c:	62b8      	str	r0, [r7, #40]	@ 0x28
 801214e:	e092      	b.n	8012276 <get_sequence_step_timeout+0x1ae>
                                                  CurrentVCSELPulsePeriodPClk);
  } else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8012150:	7afb      	ldrb	r3, [r7, #11]
 8012152:	2b03      	cmp	r3, #3
 8012154:	d135      	bne.n	80121c2 <get_sequence_step_timeout+0xfa>
    /* Retrieve PRE-RANGE VCSEL Period */
    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 8012156:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 801215a:	461a      	mov	r2, r3
 801215c:	2100      	movs	r1, #0
 801215e:	68f8      	ldr	r0, [r7, #12]
 8012160:	f7fd fa7f 	bl	800f662 <VL53L0X_GetVcselPulsePeriod>
 8012164:	4603      	mov	r3, r0
 8012166:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                         &CurrentVCSELPulsePeriodPClk);

    /* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
    if (Status == VL53L0X_ERROR_NONE) {
 801216a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 801216e:	2b00      	cmp	r3, #0
 8012170:	f040 8081 	bne.w	8012276 <get_sequence_step_timeout+0x1ae>

      /* Retrieve PRE-RANGE VCSEL Period */
      Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 8012174:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8012178:	461a      	mov	r2, r3
 801217a:	2100      	movs	r1, #0
 801217c:	68f8      	ldr	r0, [r7, #12]
 801217e:	f7fd fa70 	bl	800f662 <VL53L0X_GetVcselPulsePeriod>
 8012182:	4603      	mov	r3, r0
 8012184:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                           &CurrentVCSELPulsePeriodPClk);

      if (Status == VL53L0X_ERROR_NONE) {
 8012188:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 801218c:	2b00      	cmp	r3, #0
 801218e:	d109      	bne.n	80121a4 <get_sequence_step_timeout+0xdc>
        Status =
            VL53L0X_RdWord(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8012190:	f107 031e 	add.w	r3, r7, #30
 8012194:	461a      	mov	r2, r3
 8012196:	2151      	movs	r1, #81	@ 0x51
 8012198:	68f8      	ldr	r0, [r7, #12]
 801219a:	f001 fafd 	bl	8013798 <VL53L0X_RdWord>
 801219e:	4603      	mov	r3, r0
 80121a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                           &PreRangeEncodedTimeOut);
      }

      PreRangeTimeOutMClks = VL53L0X_decode_timeout(PreRangeEncodedTimeOut);
 80121a4:	8bfb      	ldrh	r3, [r7, #30]
 80121a6:	4618      	mov	r0, r3
 80121a8:	f7ff ff22 	bl	8011ff0 <VL53L0X_decode_timeout>
 80121ac:	4603      	mov	r3, r0
 80121ae:	84fb      	strh	r3, [r7, #38]	@ 0x26

      TimeoutMicroSeconds = VL53L0X_calc_timeout_us(
 80121b0:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 80121b4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80121b6:	4619      	mov	r1, r3
 80121b8:	68f8      	ldr	r0, [r7, #12]
 80121ba:	f7ff ff59 	bl	8012070 <VL53L0X_calc_timeout_us>
 80121be:	62b8      	str	r0, [r7, #40]	@ 0x28
 80121c0:	e059      	b.n	8012276 <get_sequence_step_timeout+0x1ae>
          Dev, PreRangeTimeOutMClks, CurrentVCSELPulsePeriodPClk);
    }
  } else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 80121c2:	7afb      	ldrb	r3, [r7, #11]
 80121c4:	2b04      	cmp	r3, #4
 80121c6:	d156      	bne.n	8012276 <get_sequence_step_timeout+0x1ae>

    VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 80121c8:	f107 0314 	add.w	r3, r7, #20
 80121cc:	4619      	mov	r1, r3
 80121ce:	68f8      	ldr	r0, [r7, #12]
 80121d0:	f7fd fb50 	bl	800f874 <VL53L0X_GetSequenceStepEnables>
    PreRangeTimeOutMClks = 0;
 80121d4:	2300      	movs	r3, #0
 80121d6:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (SchedulerSequenceSteps.PreRangeOn) {
 80121d8:	7dfb      	ldrb	r3, [r7, #23]
 80121da:	2b00      	cmp	r3, #0
 80121dc:	d01d      	beq.n	801221a <get_sequence_step_timeout+0x152>
      /* Retrieve PRE-RANGE VCSEL Period */
      Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 80121de:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 80121e2:	461a      	mov	r2, r3
 80121e4:	2100      	movs	r1, #0
 80121e6:	68f8      	ldr	r0, [r7, #12]
 80121e8:	f7fd fa3b 	bl	800f662 <VL53L0X_GetVcselPulsePeriod>
 80121ec:	4603      	mov	r3, r0
 80121ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                           &CurrentVCSELPulsePeriodPClk);

      /* Retrieve PRE-RANGE Timeout in Macro periods
       * (MCLKS) */
      if (Status == VL53L0X_ERROR_NONE) {
 80121f2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d10f      	bne.n	801221a <get_sequence_step_timeout+0x152>
        Status =
            VL53L0X_RdWord(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 80121fa:	f107 031e 	add.w	r3, r7, #30
 80121fe:	461a      	mov	r2, r3
 8012200:	2151      	movs	r1, #81	@ 0x51
 8012202:	68f8      	ldr	r0, [r7, #12]
 8012204:	f001 fac8 	bl	8013798 <VL53L0X_RdWord>
 8012208:	4603      	mov	r3, r0
 801220a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                           &PreRangeEncodedTimeOut);
        PreRangeTimeOutMClks = VL53L0X_decode_timeout(PreRangeEncodedTimeOut);
 801220e:	8bfb      	ldrh	r3, [r7, #30]
 8012210:	4618      	mov	r0, r3
 8012212:	f7ff feed 	bl	8011ff0 <VL53L0X_decode_timeout>
 8012216:	4603      	mov	r3, r0
 8012218:	84fb      	strh	r3, [r7, #38]	@ 0x26
      }
    }

    if (Status == VL53L0X_ERROR_NONE) {
 801221a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 801221e:	2b00      	cmp	r3, #0
 8012220:	d109      	bne.n	8012236 <get_sequence_step_timeout+0x16e>
      /* Retrieve FINAL-RANGE VCSEL Period */
      Status = VL53L0X_GetVcselPulsePeriod(
 8012222:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8012226:	461a      	mov	r2, r3
 8012228:	2101      	movs	r1, #1
 801222a:	68f8      	ldr	r0, [r7, #12]
 801222c:	f7fd fa19 	bl	800f662 <VL53L0X_GetVcselPulsePeriod>
 8012230:	4603      	mov	r3, r0
 8012232:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, &CurrentVCSELPulsePeriodPClk);
    }

    /* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
    if (Status == VL53L0X_ERROR_NONE) {
 8012236:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 801223a:	2b00      	cmp	r3, #0
 801223c:	d10f      	bne.n	801225e <get_sequence_step_timeout+0x196>
      Status =
          VL53L0X_RdWord(Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 801223e:	f107 031c 	add.w	r3, r7, #28
 8012242:	461a      	mov	r2, r3
 8012244:	2171      	movs	r1, #113	@ 0x71
 8012246:	68f8      	ldr	r0, [r7, #12]
 8012248:	f001 faa6 	bl	8013798 <VL53L0X_RdWord>
 801224c:	4603      	mov	r3, r0
 801224e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                         &FinalRangeEncodedTimeOut);
      FinalRangeTimeOutMClks = VL53L0X_decode_timeout(FinalRangeEncodedTimeOut);
 8012252:	8bbb      	ldrh	r3, [r7, #28]
 8012254:	4618      	mov	r0, r3
 8012256:	f7ff fecb 	bl	8011ff0 <VL53L0X_decode_timeout>
 801225a:	4603      	mov	r3, r0
 801225c:	84bb      	strh	r3, [r7, #36]	@ 0x24
    }

    FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 801225e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8012260:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012262:	1ad3      	subs	r3, r2, r3
 8012264:	84bb      	strh	r3, [r7, #36]	@ 0x24
    TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev, FinalRangeTimeOutMClks,
 8012266:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 801226a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801226c:	4619      	mov	r1, r3
 801226e:	68f8      	ldr	r0, [r7, #12]
 8012270:	f7ff fefe 	bl	8012070 <VL53L0X_calc_timeout_us>
 8012274:	62b8      	str	r0, [r7, #40]	@ 0x28
                                                  CurrentVCSELPulsePeriodPClk);
  }

  *pTimeOutMicroSecs = TimeoutMicroSeconds;
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801227a:	601a      	str	r2, [r3, #0]

  return Status;
 801227c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8012280:	4618      	mov	r0, r3
 8012282:	3730      	adds	r7, #48	@ 0x30
 8012284:	46bd      	mov	sp, r7
 8012286:	bd80      	pop	{r7, pc}

08012288 <set_sequence_step_timeout>:

VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
                                        VL53L0X_SequenceStepId SequenceStepId,
                                        uint32_t TimeOutMicroSecs) {
 8012288:	b580      	push	{r7, lr}
 801228a:	b08a      	sub	sp, #40	@ 0x28
 801228c:	af00      	add	r7, sp, #0
 801228e:	60f8      	str	r0, [r7, #12]
 8012290:	460b      	mov	r3, r1
 8012292:	607a      	str	r2, [r7, #4]
 8012294:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012296:	2300      	movs	r3, #0
 8012298:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint16_t MsrcRangeTimeOutMClks;
  uint16_t FinalRangeTimeOutMClks;
  uint16_t FinalRangeEncodedTimeOut;
  VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

  if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC) ||
 801229c:	7afb      	ldrb	r3, [r7, #11]
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d005      	beq.n	80122ae <set_sequence_step_timeout+0x26>
 80122a2:	7afb      	ldrb	r3, [r7, #11]
 80122a4:	2b01      	cmp	r3, #1
 80122a6:	d002      	beq.n	80122ae <set_sequence_step_timeout+0x26>
      (SequenceStepId == VL53L0X_SEQUENCESTEP_DSS) ||
 80122a8:	7afb      	ldrb	r3, [r7, #11]
 80122aa:	2b02      	cmp	r3, #2
 80122ac:	d138      	bne.n	8012320 <set_sequence_step_timeout+0x98>
      (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 80122ae:	f107 031d 	add.w	r3, r7, #29
 80122b2:	461a      	mov	r2, r3
 80122b4:	2100      	movs	r1, #0
 80122b6:	68f8      	ldr	r0, [r7, #12]
 80122b8:	f7fd f9d3 	bl	800f662 <VL53L0X_GetVcselPulsePeriod>
 80122bc:	4603      	mov	r3, r0
 80122be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                         &CurrentVCSELPulsePeriodPClk);

    if (Status == VL53L0X_ERROR_NONE) {
 80122c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d11a      	bne.n	8012300 <set_sequence_step_timeout+0x78>
      MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(
 80122ca:	7f7b      	ldrb	r3, [r7, #29]
 80122cc:	461a      	mov	r2, r3
 80122ce:	6879      	ldr	r1, [r7, #4]
 80122d0:	68f8      	ldr	r0, [r7, #12]
 80122d2:	f7ff fea3 	bl	801201c <VL53L0X_calc_timeout_mclks>
 80122d6:	4603      	mov	r3, r0
 80122d8:	83fb      	strh	r3, [r7, #30]
          Dev, TimeOutMicroSecs, (uint8_t)CurrentVCSELPulsePeriodPClk);

      if (MsrcRangeTimeOutMClks > 256)
 80122da:	8bfb      	ldrh	r3, [r7, #30]
 80122dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80122e0:	d903      	bls.n	80122ea <set_sequence_step_timeout+0x62>
        MsrcEncodedTimeOut = 255;
 80122e2:	23ff      	movs	r3, #255	@ 0xff
 80122e4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80122e8:	e004      	b.n	80122f4 <set_sequence_step_timeout+0x6c>
      else
        MsrcEncodedTimeOut = (uint8_t)MsrcRangeTimeOutMClks - 1;
 80122ea:	8bfb      	ldrh	r3, [r7, #30]
 80122ec:	b2db      	uxtb	r3, r3
 80122ee:	3b01      	subs	r3, #1
 80122f0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, LastEncodedTimeout,
 80122f4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80122f8:	b29a      	uxth	r2, r3
 80122fa:	68fb      	ldr	r3, [r7, #12]
 80122fc:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
                                         MsrcEncodedTimeOut);
    }

    if (Status == VL53L0X_ERROR_NONE) {
 8012300:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012304:	2b00      	cmp	r3, #0
 8012306:	f040 80ad 	bne.w	8012464 <set_sequence_step_timeout+0x1dc>
      Status = VL53L0X_WrByte(Dev, VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
 801230a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801230e:	461a      	mov	r2, r3
 8012310:	2146      	movs	r1, #70	@ 0x46
 8012312:	68f8      	ldr	r0, [r7, #12]
 8012314:	f001 fab6 	bl	8013884 <VL53L0X_WrByte>
 8012318:	4603      	mov	r3, r0
 801231a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (Status == VL53L0X_ERROR_NONE) {
 801231e:	e0a1      	b.n	8012464 <set_sequence_step_timeout+0x1dc>
                              MsrcEncodedTimeOut);
    }
  } else {

    if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8012320:	7afb      	ldrb	r3, [r7, #11]
 8012322:	2b03      	cmp	r3, #3
 8012324:	d135      	bne.n	8012392 <set_sequence_step_timeout+0x10a>

      if (Status == VL53L0X_ERROR_NONE) {
 8012326:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801232a:	2b00      	cmp	r3, #0
 801232c:	d11b      	bne.n	8012366 <set_sequence_step_timeout+0xde>
        Status = VL53L0X_GetVcselPulsePeriod(
 801232e:	f107 031d 	add.w	r3, r7, #29
 8012332:	461a      	mov	r2, r3
 8012334:	2100      	movs	r1, #0
 8012336:	68f8      	ldr	r0, [r7, #12]
 8012338:	f7fd f993 	bl	800f662 <VL53L0X_GetVcselPulsePeriod>
 801233c:	4603      	mov	r3, r0
 801233e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, &CurrentVCSELPulsePeriodPClk);
        PreRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(
 8012342:	7f7b      	ldrb	r3, [r7, #29]
 8012344:	461a      	mov	r2, r3
 8012346:	6879      	ldr	r1, [r7, #4]
 8012348:	68f8      	ldr	r0, [r7, #12]
 801234a:	f7ff fe67 	bl	801201c <VL53L0X_calc_timeout_mclks>
 801234e:	4603      	mov	r3, r0
 8012350:	84bb      	strh	r3, [r7, #36]	@ 0x24
            Dev, TimeOutMicroSecs, (uint8_t)CurrentVCSELPulsePeriodPClk);
        PreRangeEncodedTimeOut = VL53L0X_encode_timeout(PreRangeTimeOutMClks);
 8012352:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012354:	4618      	mov	r0, r3
 8012356:	f7ff fe21 	bl	8011f9c <VL53L0X_encode_timeout>
 801235a:	4603      	mov	r3, r0
 801235c:	837b      	strh	r3, [r7, #26]

        VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, LastEncodedTimeout,
 801235e:	8b7a      	ldrh	r2, [r7, #26]
 8012360:	68fb      	ldr	r3, [r7, #12]
 8012362:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
                                           PreRangeEncodedTimeOut);
      }

      if (Status == VL53L0X_ERROR_NONE) {
 8012366:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801236a:	2b00      	cmp	r3, #0
 801236c:	d108      	bne.n	8012380 <set_sequence_step_timeout+0xf8>
        Status =
            VL53L0X_WrWord(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 801236e:	8b7b      	ldrh	r3, [r7, #26]
 8012370:	461a      	mov	r2, r3
 8012372:	2151      	movs	r1, #81	@ 0x51
 8012374:	68f8      	ldr	r0, [r7, #12]
 8012376:	f001 faa9 	bl	80138cc <VL53L0X_WrWord>
 801237a:	4603      	mov	r3, r0
 801237c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                           PreRangeEncodedTimeOut);
      }

      if (Status == VL53L0X_ERROR_NONE) {
 8012380:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012384:	2b00      	cmp	r3, #0
 8012386:	d16d      	bne.n	8012464 <set_sequence_step_timeout+0x1dc>
        VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PreRangeTimeoutMicroSecs,
 8012388:	68fb      	ldr	r3, [r7, #12]
 801238a:	687a      	ldr	r2, [r7, #4]
 801238c:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 8012390:	e068      	b.n	8012464 <set_sequence_step_timeout+0x1dc>
                                           TimeOutMicroSecs);
      }
    } else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8012392:	7afb      	ldrb	r3, [r7, #11]
 8012394:	2b04      	cmp	r3, #4
 8012396:	d162      	bne.n	801245e <set_sequence_step_timeout+0x1d6>
       * must be added. To do this both final and pre-range
       * timeouts must be expressed in macro periods MClks
       * because they have different vcsel periods.
       */

      VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8012398:	f107 0314 	add.w	r3, r7, #20
 801239c:	4619      	mov	r1, r3
 801239e:	68f8      	ldr	r0, [r7, #12]
 80123a0:	f7fd fa68 	bl	800f874 <VL53L0X_GetSequenceStepEnables>
      PreRangeTimeOutMClks = 0;
 80123a4:	2300      	movs	r3, #0
 80123a6:	84bb      	strh	r3, [r7, #36]	@ 0x24
      if (SchedulerSequenceSteps.PreRangeOn) {
 80123a8:	7dfb      	ldrb	r3, [r7, #23]
 80123aa:	2b00      	cmp	r3, #0
 80123ac:	d01d      	beq.n	80123ea <set_sequence_step_timeout+0x162>

        /* Retrieve PRE-RANGE VCSEL Period */
        Status = VL53L0X_GetVcselPulsePeriod(
 80123ae:	f107 031d 	add.w	r3, r7, #29
 80123b2:	461a      	mov	r2, r3
 80123b4:	2100      	movs	r1, #0
 80123b6:	68f8      	ldr	r0, [r7, #12]
 80123b8:	f7fd f953 	bl	800f662 <VL53L0X_GetVcselPulsePeriod>
 80123bc:	4603      	mov	r3, r0
 80123be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, &CurrentVCSELPulsePeriodPClk);

        /* Retrieve PRE-RANGE Timeout in Macro periods
         * (MCLKS) */
        if (Status == VL53L0X_ERROR_NONE) {
 80123c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d10f      	bne.n	80123ea <set_sequence_step_timeout+0x162>
          Status = VL53L0X_RdWord(Dev, 0x51, &PreRangeEncodedTimeOut);
 80123ca:	f107 031a 	add.w	r3, r7, #26
 80123ce:	461a      	mov	r2, r3
 80123d0:	2151      	movs	r1, #81	@ 0x51
 80123d2:	68f8      	ldr	r0, [r7, #12]
 80123d4:	f001 f9e0 	bl	8013798 <VL53L0X_RdWord>
 80123d8:	4603      	mov	r3, r0
 80123da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          PreRangeTimeOutMClks = VL53L0X_decode_timeout(PreRangeEncodedTimeOut);
 80123de:	8b7b      	ldrh	r3, [r7, #26]
 80123e0:	4618      	mov	r0, r3
 80123e2:	f7ff fe05 	bl	8011ff0 <VL53L0X_decode_timeout>
 80123e6:	4603      	mov	r3, r0
 80123e8:	84bb      	strh	r3, [r7, #36]	@ 0x24
      }

      /* Calculate FINAL RANGE Timeout in Macro Periods
       * (MCLKS) and add PRE-RANGE value
       */
      if (Status == VL53L0X_ERROR_NONE) {
 80123ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	d109      	bne.n	8012406 <set_sequence_step_timeout+0x17e>

        Status =
            VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
 80123f2:	f107 031d 	add.w	r3, r7, #29
 80123f6:	461a      	mov	r2, r3
 80123f8:	2101      	movs	r1, #1
 80123fa:	68f8      	ldr	r0, [r7, #12]
 80123fc:	f7fd f931 	bl	800f662 <VL53L0X_GetVcselPulsePeriod>
 8012400:	4603      	mov	r3, r0
 8012402:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                        &CurrentVCSELPulsePeriodPClk);
      }
      if (Status == VL53L0X_ERROR_NONE) {
 8012406:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801240a:	2b00      	cmp	r3, #0
 801240c:	d12a      	bne.n	8012464 <set_sequence_step_timeout+0x1dc>

        FinalRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(
 801240e:	7f7b      	ldrb	r3, [r7, #29]
 8012410:	461a      	mov	r2, r3
 8012412:	6879      	ldr	r1, [r7, #4]
 8012414:	68f8      	ldr	r0, [r7, #12]
 8012416:	f7ff fe01 	bl	801201c <VL53L0X_calc_timeout_mclks>
 801241a:	4603      	mov	r3, r0
 801241c:	847b      	strh	r3, [r7, #34]	@ 0x22
            Dev, TimeOutMicroSecs, (uint8_t)CurrentVCSELPulsePeriodPClk);

        FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 801241e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8012420:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012422:	4413      	add	r3, r2
 8012424:	847b      	strh	r3, [r7, #34]	@ 0x22

        FinalRangeEncodedTimeOut =
            VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 8012426:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012428:	4618      	mov	r0, r3
 801242a:	f7ff fdb7 	bl	8011f9c <VL53L0X_encode_timeout>
 801242e:	4603      	mov	r3, r0
 8012430:	843b      	strh	r3, [r7, #32]

        if (Status == VL53L0X_ERROR_NONE) {
 8012432:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012436:	2b00      	cmp	r3, #0
 8012438:	d108      	bne.n	801244c <set_sequence_step_timeout+0x1c4>
          Status = VL53L0X_WrWord(Dev, 0x71, FinalRangeEncodedTimeOut);
 801243a:	8c3b      	ldrh	r3, [r7, #32]
 801243c:	461a      	mov	r2, r3
 801243e:	2171      	movs	r1, #113	@ 0x71
 8012440:	68f8      	ldr	r0, [r7, #12]
 8012442:	f001 fa43 	bl	80138cc <VL53L0X_WrWord>
 8012446:	4603      	mov	r3, r0
 8012448:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (Status == VL53L0X_ERROR_NONE) {
 801244c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012450:	2b00      	cmp	r3, #0
 8012452:	d107      	bne.n	8012464 <set_sequence_step_timeout+0x1dc>
          VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, FinalRangeTimeoutMicroSecs,
 8012454:	68fb      	ldr	r3, [r7, #12]
 8012456:	687a      	ldr	r2, [r7, #4]
 8012458:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 801245c:	e002      	b.n	8012464 <set_sequence_step_timeout+0x1dc>
                                             TimeOutMicroSecs);
        }
      }
    } else
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 801245e:	23fc      	movs	r3, #252	@ 0xfc
 8012460:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return Status;
 8012464:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8012468:	4618      	mov	r0, r3
 801246a:	3728      	adds	r7, #40	@ 0x28
 801246c:	46bd      	mov	sp, r7
 801246e:	bd80      	pop	{r7, pc}

08012470 <VL53L0X_get_vcsel_pulse_period>:
}

VL53L0X_Error
VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
                               VL53L0X_VcselPeriod VcselPeriodType,
                               uint8_t *pVCSELPulsePeriodPCLK) {
 8012470:	b580      	push	{r7, lr}
 8012472:	b086      	sub	sp, #24
 8012474:	af00      	add	r7, sp, #0
 8012476:	60f8      	str	r0, [r7, #12]
 8012478:	460b      	mov	r3, r1
 801247a:	607a      	str	r2, [r7, #4]
 801247c:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801247e:	2300      	movs	r3, #0
 8012480:	75fb      	strb	r3, [r7, #23]
  uint8_t vcsel_period_reg;

  switch (VcselPeriodType) {
 8012482:	7afb      	ldrb	r3, [r7, #11]
 8012484:	2b00      	cmp	r3, #0
 8012486:	d002      	beq.n	801248e <VL53L0X_get_vcsel_pulse_period+0x1e>
 8012488:	2b01      	cmp	r3, #1
 801248a:	d00a      	beq.n	80124a2 <VL53L0X_get_vcsel_pulse_period+0x32>
 801248c:	e013      	b.n	80124b6 <VL53L0X_get_vcsel_pulse_period+0x46>
  case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
 801248e:	f107 0316 	add.w	r3, r7, #22
 8012492:	461a      	mov	r2, r3
 8012494:	2150      	movs	r1, #80	@ 0x50
 8012496:	68f8      	ldr	r0, [r7, #12]
 8012498:	f001 f8f3 	bl	8013682 <VL53L0X_RdByte>
 801249c:	4603      	mov	r3, r0
 801249e:	75fb      	strb	r3, [r7, #23]
                            &vcsel_period_reg);
    break;
 80124a0:	e00b      	b.n	80124ba <VL53L0X_get_vcsel_pulse_period+0x4a>
  case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
 80124a2:	f107 0316 	add.w	r3, r7, #22
 80124a6:	461a      	mov	r2, r3
 80124a8:	2170      	movs	r1, #112	@ 0x70
 80124aa:	68f8      	ldr	r0, [r7, #12]
 80124ac:	f001 f8e9 	bl	8013682 <VL53L0X_RdByte>
 80124b0:	4603      	mov	r3, r0
 80124b2:	75fb      	strb	r3, [r7, #23]
                            &vcsel_period_reg);
    break;
 80124b4:	e001      	b.n	80124ba <VL53L0X_get_vcsel_pulse_period+0x4a>
  default:
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 80124b6:	23fc      	movs	r3, #252	@ 0xfc
 80124b8:	75fb      	strb	r3, [r7, #23]
  }

  if (Status == VL53L0X_ERROR_NONE)
 80124ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80124be:	2b00      	cmp	r3, #0
 80124c0:	d107      	bne.n	80124d2 <VL53L0X_get_vcsel_pulse_period+0x62>
    *pVCSELPulsePeriodPCLK = VL53L0X_decode_vcsel_period(vcsel_period_reg);
 80124c2:	7dbb      	ldrb	r3, [r7, #22]
 80124c4:	4618      	mov	r0, r3
 80124c6:	f7fe fff6 	bl	80114b6 <VL53L0X_decode_vcsel_period>
 80124ca:	4603      	mov	r3, r0
 80124cc:	461a      	mov	r2, r3
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	701a      	strb	r2, [r3, #0]

  return Status;
 80124d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80124d6:	4618      	mov	r0, r3
 80124d8:	3718      	adds	r7, #24
 80124da:	46bd      	mov	sp, r7
 80124dc:	bd80      	pop	{r7, pc}

080124de <VL53L0X_set_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(
    VL53L0X_DEV Dev, uint32_t MeasurementTimingBudgetMicroSeconds) {
 80124de:	b580      	push	{r7, lr}
 80124e0:	b092      	sub	sp, #72	@ 0x48
 80124e2:	af00      	add	r7, sp, #0
 80124e4:	6078      	str	r0, [r7, #4]
 80124e6:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80124e8:	2300      	movs	r3, #0
 80124ea:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t FinalRangeTimingBudgetMicroSeconds;
  VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
  uint32_t MsrcDccTccTimeoutMicroSeconds = 2000;
 80124ee:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80124f2:	613b      	str	r3, [r7, #16]
  uint32_t StartOverheadMicroSeconds = 1320;
 80124f4:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 80124f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t EndOverheadMicroSeconds = 960;
 80124fa:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80124fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t MsrcOverheadMicroSeconds = 660;
 8012500:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8012504:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t TccOverheadMicroSeconds = 590;
 8012506:	f240 234e 	movw	r3, #590	@ 0x24e
 801250a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t DssOverheadMicroSeconds = 690;
 801250c:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8012510:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t PreRangeOverheadMicroSeconds = 660;
 8012512:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8012516:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t FinalRangeOverheadMicroSeconds = 550;
 8012518:	f240 2326 	movw	r3, #550	@ 0x226
 801251c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t PreRangeTimeoutMicroSeconds = 0;
 801251e:	2300      	movs	r3, #0
 8012520:	60fb      	str	r3, [r7, #12]
  uint32_t cMinTimingBudgetMicroSeconds = 20000;
 8012522:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8012526:	623b      	str	r3, [r7, #32]
  uint32_t SubTimeout = 0;
 8012528:	2300      	movs	r3, #0
 801252a:	61fb      	str	r3, [r7, #28]

  if (MeasurementTimingBudgetMicroSeconds < cMinTimingBudgetMicroSeconds) {
 801252c:	683a      	ldr	r2, [r7, #0]
 801252e:	6a3b      	ldr	r3, [r7, #32]
 8012530:	429a      	cmp	r2, r3
 8012532:	d205      	bcs.n	8012540 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012534:	23fc      	movs	r3, #252	@ 0xfc
 8012536:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    return Status;
 801253a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 801253e:	e0aa      	b.n	8012696 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
  }

  FinalRangeTimingBudgetMicroSeconds =
      MeasurementTimingBudgetMicroSeconds -
      (StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 8012540:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012544:	4413      	add	r3, r2
  FinalRangeTimingBudgetMicroSeconds =
 8012546:	683a      	ldr	r2, [r7, #0]
 8012548:	1ad3      	subs	r3, r2, r3
 801254a:	643b      	str	r3, [r7, #64]	@ 0x40

  Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 801254c:	f107 0314 	add.w	r3, r7, #20
 8012550:	4619      	mov	r1, r3
 8012552:	6878      	ldr	r0, [r7, #4]
 8012554:	f7fd f98e 	bl	800f874 <VL53L0X_GetSequenceStepEnables>
 8012558:	4603      	mov	r3, r0
 801255a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

  if (Status == VL53L0X_ERROR_NONE &&
 801255e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8012562:	2b00      	cmp	r3, #0
 8012564:	d15b      	bne.n	801261e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 8012566:	7d3b      	ldrb	r3, [r7, #20]
  if (Status == VL53L0X_ERROR_NONE &&
 8012568:	2b00      	cmp	r3, #0
 801256a:	d105      	bne.n	8012578 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
      (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 801256c:	7d7b      	ldrb	r3, [r7, #21]
 801256e:	2b00      	cmp	r3, #0
 8012570:	d102      	bne.n	8012578 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
       SchedulerSequenceSteps.DssOn)) {
 8012572:	7dbb      	ldrb	r3, [r7, #22]
      (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 8012574:	2b00      	cmp	r3, #0
 8012576:	d052      	beq.n	801261e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

    /* TCC, MSRC and DSS all share the same timeout */
    Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_MSRC,
 8012578:	f107 0310 	add.w	r3, r7, #16
 801257c:	461a      	mov	r2, r3
 801257e:	2102      	movs	r1, #2
 8012580:	6878      	ldr	r0, [r7, #4]
 8012582:	f7ff fda1 	bl	80120c8 <get_sequence_step_timeout>
 8012586:	4603      	mov	r3, r0
 8012588:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                                       &MsrcDccTccTimeoutMicroSeconds);

    /* Subtract the TCC, MSRC and DSS timeouts if they are
     * enabled. */

    if (Status != VL53L0X_ERROR_NONE)
 801258c:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8012590:	2b00      	cmp	r3, #0
 8012592:	d002      	beq.n	801259a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
      return Status;
 8012594:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8012598:	e07d      	b.n	8012696 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

    /* TCC */
    if (SchedulerSequenceSteps.TccOn) {
 801259a:	7d3b      	ldrb	r3, [r7, #20]
 801259c:	2b00      	cmp	r3, #0
 801259e:	d00f      	beq.n	80125c0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

      SubTimeout = MsrcDccTccTimeoutMicroSeconds + TccOverheadMicroSeconds;
 80125a0:	693b      	ldr	r3, [r7, #16]
 80125a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80125a4:	4413      	add	r3, r2
 80125a6:	61fb      	str	r3, [r7, #28]

      if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80125a8:	69fa      	ldr	r2, [r7, #28]
 80125aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80125ac:	429a      	cmp	r2, r3
 80125ae:	d204      	bcs.n	80125ba <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
        FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 80125b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80125b2:	69fb      	ldr	r3, [r7, #28]
 80125b4:	1ad3      	subs	r3, r2, r3
 80125b6:	643b      	str	r3, [r7, #64]	@ 0x40
 80125b8:	e002      	b.n	80125c0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
      } else {
        /* Requested timeout too big. */
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 80125ba:	23fc      	movs	r3, #252	@ 0xfc
 80125bc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }

    if (Status != VL53L0X_ERROR_NONE) {
 80125c0:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80125c4:	2b00      	cmp	r3, #0
 80125c6:	d002      	beq.n	80125ce <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>

      return Status;
 80125c8:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80125cc:	e063      	b.n	8012696 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
    }

    /* DSS */
    if (SchedulerSequenceSteps.DssOn) {
 80125ce:	7dbb      	ldrb	r3, [r7, #22]
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	d011      	beq.n	80125f8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

      SubTimeout =
          2 * (MsrcDccTccTimeoutMicroSeconds + DssOverheadMicroSeconds);
 80125d4:	693a      	ldr	r2, [r7, #16]
 80125d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125d8:	4413      	add	r3, r2
      SubTimeout =
 80125da:	005b      	lsls	r3, r3, #1
 80125dc:	61fb      	str	r3, [r7, #28]

      if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80125de:	69fa      	ldr	r2, [r7, #28]
 80125e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80125e2:	429a      	cmp	r2, r3
 80125e4:	d204      	bcs.n	80125f0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
        FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 80125e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80125e8:	69fb      	ldr	r3, [r7, #28]
 80125ea:	1ad3      	subs	r3, r2, r3
 80125ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80125ee:	e016      	b.n	801261e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      } else {
        /* Requested timeout too big. */
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 80125f0:	23fc      	movs	r3, #252	@ 0xfc
 80125f2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80125f6:	e012      	b.n	801261e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      }
    } else if (SchedulerSequenceSteps.MsrcOn) {
 80125f8:	7d7b      	ldrb	r3, [r7, #21]
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	d00f      	beq.n	801261e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      /* MSRC */
      SubTimeout = MsrcDccTccTimeoutMicroSeconds + MsrcOverheadMicroSeconds;
 80125fe:	693b      	ldr	r3, [r7, #16]
 8012600:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012602:	4413      	add	r3, r2
 8012604:	61fb      	str	r3, [r7, #28]

      if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8012606:	69fa      	ldr	r2, [r7, #28]
 8012608:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801260a:	429a      	cmp	r2, r3
 801260c:	d204      	bcs.n	8012618 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
        FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 801260e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012610:	69fb      	ldr	r3, [r7, #28]
 8012612:	1ad3      	subs	r3, r2, r3
 8012614:	643b      	str	r3, [r7, #64]	@ 0x40
 8012616:	e002      	b.n	801261e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      } else {
        /* Requested timeout too big. */
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012618:	23fc      	movs	r3, #252	@ 0xfc
 801261a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  if (Status != VL53L0X_ERROR_NONE) {
 801261e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8012622:	2b00      	cmp	r3, #0
 8012624:	d002      	beq.n	801262c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>

    return Status;
 8012626:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 801262a:	e034      	b.n	8012696 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
  }

  if (SchedulerSequenceSteps.PreRangeOn) {
 801262c:	7dfb      	ldrb	r3, [r7, #23]
 801262e:	2b00      	cmp	r3, #0
 8012630:	d019      	beq.n	8012666 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

    /* Subtract the Pre-range timeout if enabled. */

    Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 8012632:	f107 030c 	add.w	r3, r7, #12
 8012636:	461a      	mov	r2, r3
 8012638:	2103      	movs	r1, #3
 801263a:	6878      	ldr	r0, [r7, #4]
 801263c:	f7ff fd44 	bl	80120c8 <get_sequence_step_timeout>
 8012640:	4603      	mov	r3, r0
 8012642:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                                       &PreRangeTimeoutMicroSeconds);

    SubTimeout = PreRangeTimeoutMicroSeconds + PreRangeOverheadMicroSeconds;
 8012646:	68fb      	ldr	r3, [r7, #12]
 8012648:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801264a:	4413      	add	r3, r2
 801264c:	61fb      	str	r3, [r7, #28]

    if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 801264e:	69fa      	ldr	r2, [r7, #28]
 8012650:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012652:	429a      	cmp	r2, r3
 8012654:	d204      	bcs.n	8012660 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
      FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8012656:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012658:	69fb      	ldr	r3, [r7, #28]
 801265a:	1ad3      	subs	r3, r2, r3
 801265c:	643b      	str	r3, [r7, #64]	@ 0x40
 801265e:	e002      	b.n	8012666 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
    } else {
      /* Requested timeout too big. */
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012660:	23fc      	movs	r3, #252	@ 0xfc
 8012662:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
  }

  if (Status == VL53L0X_ERROR_NONE && SchedulerSequenceSteps.FinalRangeOn) {
 8012666:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 801266a:	2b00      	cmp	r3, #0
 801266c:	d111      	bne.n	8012692 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
 801266e:	7e3b      	ldrb	r3, [r7, #24]
 8012670:	2b00      	cmp	r3, #0
 8012672:	d00e      	beq.n	8012692 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

    FinalRangeTimingBudgetMicroSeconds -= FinalRangeOverheadMicroSeconds;
 8012674:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012678:	1ad3      	subs	r3, r2, r3
 801267a:	643b      	str	r3, [r7, #64]	@ 0x40
     * budget and the sum of all other timeouts within the sequence.
     * If there is no room for the final range timeout, then an error
     * will be set. Otherwise the remaining time will be applied to
     * the final range.
     */
    Status = set_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE,
 801267c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801267e:	2104      	movs	r1, #4
 8012680:	6878      	ldr	r0, [r7, #4]
 8012682:	f7ff fe01 	bl	8012288 <set_sequence_step_timeout>
 8012686:	4603      	mov	r3, r0
 8012688:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                                       FinalRangeTimingBudgetMicroSeconds);

    VL53L0X_SETPARAMETERFIELD(Dev, MeasurementTimingBudgetMicroSeconds,
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	683a      	ldr	r2, [r7, #0]
 8012690:	615a      	str	r2, [r3, #20]
                              MeasurementTimingBudgetMicroSeconds);
  }

  return Status;
 8012692:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8012696:	4618      	mov	r0, r3
 8012698:	3748      	adds	r7, #72	@ 0x48
 801269a:	46bd      	mov	sp, r7
 801269c:	bd80      	pop	{r7, pc}

0801269e <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(
    VL53L0X_DEV Dev, uint32_t *pMeasurementTimingBudgetMicroSeconds) {
 801269e:	b580      	push	{r7, lr}
 80126a0:	b090      	sub	sp, #64	@ 0x40
 80126a2:	af00      	add	r7, sp, #0
 80126a4:	6078      	str	r0, [r7, #4]
 80126a6:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80126a8:	2300      	movs	r3, #0
 80126aa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
  uint32_t FinalRangeTimeoutMicroSeconds;
  uint32_t MsrcDccTccTimeoutMicroSeconds = 2000;
 80126ae:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80126b2:	613b      	str	r3, [r7, #16]
  uint32_t StartOverheadMicroSeconds = 1910;
 80126b4:	f240 7376 	movw	r3, #1910	@ 0x776
 80126b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t EndOverheadMicroSeconds = 960;
 80126ba:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80126be:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t MsrcOverheadMicroSeconds = 660;
 80126c0:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80126c4:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t TccOverheadMicroSeconds = 590;
 80126c6:	f240 234e 	movw	r3, #590	@ 0x24e
 80126ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t DssOverheadMicroSeconds = 690;
 80126cc:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80126d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t PreRangeOverheadMicroSeconds = 660;
 80126d2:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80126d6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t FinalRangeOverheadMicroSeconds = 550;
 80126d8:	f240 2326 	movw	r3, #550	@ 0x226
 80126dc:	623b      	str	r3, [r7, #32]
  uint32_t PreRangeTimeoutMicroSeconds = 0;
 80126de:	2300      	movs	r3, #0
 80126e0:	60fb      	str	r3, [r7, #12]

  /* Start and end overhead times always present */
  *pMeasurementTimingBudgetMicroSeconds =
      StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 80126e2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80126e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80126e6:	441a      	add	r2, r3
  *pMeasurementTimingBudgetMicroSeconds =
 80126e8:	683b      	ldr	r3, [r7, #0]
 80126ea:	601a      	str	r2, [r3, #0]

  Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 80126ec:	f107 0318 	add.w	r3, r7, #24
 80126f0:	4619      	mov	r1, r3
 80126f2:	6878      	ldr	r0, [r7, #4]
 80126f4:	f7fd f8be 	bl	800f874 <VL53L0X_GetSequenceStepEnables>
 80126f8:	4603      	mov	r3, r0
 80126fa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  if (Status != VL53L0X_ERROR_NONE) {
 80126fe:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8012702:	2b00      	cmp	r3, #0
 8012704:	d002      	beq.n	801270c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>

    return Status;
 8012706:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801270a:	e075      	b.n	80127f8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
  }

  if (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 801270c:	7e3b      	ldrb	r3, [r7, #24]
 801270e:	2b00      	cmp	r3, #0
 8012710:	d105      	bne.n	801271e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
 8012712:	7e7b      	ldrb	r3, [r7, #25]
 8012714:	2b00      	cmp	r3, #0
 8012716:	d102      	bne.n	801271e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
      SchedulerSequenceSteps.DssOn) {
 8012718:	7ebb      	ldrb	r3, [r7, #26]
  if (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 801271a:	2b00      	cmp	r3, #0
 801271c:	d030      	beq.n	8012780 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

    Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_MSRC,
 801271e:	f107 0310 	add.w	r3, r7, #16
 8012722:	461a      	mov	r2, r3
 8012724:	2102      	movs	r1, #2
 8012726:	6878      	ldr	r0, [r7, #4]
 8012728:	f7ff fcce 	bl	80120c8 <get_sequence_step_timeout>
 801272c:	4603      	mov	r3, r0
 801272e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                       &MsrcDccTccTimeoutMicroSeconds);

    if (Status == VL53L0X_ERROR_NONE) {
 8012732:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8012736:	2b00      	cmp	r3, #0
 8012738:	d122      	bne.n	8012780 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
      if (SchedulerSequenceSteps.TccOn) {
 801273a:	7e3b      	ldrb	r3, [r7, #24]
 801273c:	2b00      	cmp	r3, #0
 801273e:	d007      	beq.n	8012750 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
        *pMeasurementTimingBudgetMicroSeconds +=
 8012740:	683b      	ldr	r3, [r7, #0]
 8012742:	681a      	ldr	r2, [r3, #0]
            MsrcDccTccTimeoutMicroSeconds + TccOverheadMicroSeconds;
 8012744:	6939      	ldr	r1, [r7, #16]
 8012746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012748:	440b      	add	r3, r1
        *pMeasurementTimingBudgetMicroSeconds +=
 801274a:	441a      	add	r2, r3
 801274c:	683b      	ldr	r3, [r7, #0]
 801274e:	601a      	str	r2, [r3, #0]
      }

      if (SchedulerSequenceSteps.DssOn) {
 8012750:	7ebb      	ldrb	r3, [r7, #26]
 8012752:	2b00      	cmp	r3, #0
 8012754:	d009      	beq.n	801276a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
        *pMeasurementTimingBudgetMicroSeconds +=
 8012756:	683b      	ldr	r3, [r7, #0]
 8012758:	681a      	ldr	r2, [r3, #0]
            2 * (MsrcDccTccTimeoutMicroSeconds + DssOverheadMicroSeconds);
 801275a:	6939      	ldr	r1, [r7, #16]
 801275c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801275e:	440b      	add	r3, r1
 8012760:	005b      	lsls	r3, r3, #1
        *pMeasurementTimingBudgetMicroSeconds +=
 8012762:	441a      	add	r2, r3
 8012764:	683b      	ldr	r3, [r7, #0]
 8012766:	601a      	str	r2, [r3, #0]
 8012768:	e00a      	b.n	8012780 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
      } else if (SchedulerSequenceSteps.MsrcOn) {
 801276a:	7e7b      	ldrb	r3, [r7, #25]
 801276c:	2b00      	cmp	r3, #0
 801276e:	d007      	beq.n	8012780 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
        *pMeasurementTimingBudgetMicroSeconds +=
 8012770:	683b      	ldr	r3, [r7, #0]
 8012772:	681a      	ldr	r2, [r3, #0]
            MsrcDccTccTimeoutMicroSeconds + MsrcOverheadMicroSeconds;
 8012774:	6939      	ldr	r1, [r7, #16]
 8012776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012778:	440b      	add	r3, r1
        *pMeasurementTimingBudgetMicroSeconds +=
 801277a:	441a      	add	r2, r3
 801277c:	683b      	ldr	r3, [r7, #0]
 801277e:	601a      	str	r2, [r3, #0]
      }
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8012780:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8012784:	2b00      	cmp	r3, #0
 8012786:	d114      	bne.n	80127b2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
    if (SchedulerSequenceSteps.PreRangeOn) {
 8012788:	7efb      	ldrb	r3, [r7, #27]
 801278a:	2b00      	cmp	r3, #0
 801278c:	d011      	beq.n	80127b2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
      Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 801278e:	f107 030c 	add.w	r3, r7, #12
 8012792:	461a      	mov	r2, r3
 8012794:	2103      	movs	r1, #3
 8012796:	6878      	ldr	r0, [r7, #4]
 8012798:	f7ff fc96 	bl	80120c8 <get_sequence_step_timeout>
 801279c:	4603      	mov	r3, r0
 801279e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                         &PreRangeTimeoutMicroSeconds);
      *pMeasurementTimingBudgetMicroSeconds +=
 80127a2:	683b      	ldr	r3, [r7, #0]
 80127a4:	681a      	ldr	r2, [r3, #0]
          PreRangeTimeoutMicroSeconds + PreRangeOverheadMicroSeconds;
 80127a6:	68f9      	ldr	r1, [r7, #12]
 80127a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127aa:	440b      	add	r3, r1
      *pMeasurementTimingBudgetMicroSeconds +=
 80127ac:	441a      	add	r2, r3
 80127ae:	683b      	ldr	r3, [r7, #0]
 80127b0:	601a      	str	r2, [r3, #0]
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 80127b2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80127b6:	2b00      	cmp	r3, #0
 80127b8:	d114      	bne.n	80127e4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
    if (SchedulerSequenceSteps.FinalRangeOn) {
 80127ba:	7f3b      	ldrb	r3, [r7, #28]
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d011      	beq.n	80127e4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
      Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE,
 80127c0:	f107 0314 	add.w	r3, r7, #20
 80127c4:	461a      	mov	r2, r3
 80127c6:	2104      	movs	r1, #4
 80127c8:	6878      	ldr	r0, [r7, #4]
 80127ca:	f7ff fc7d 	bl	80120c8 <get_sequence_step_timeout>
 80127ce:	4603      	mov	r3, r0
 80127d0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                         &FinalRangeTimeoutMicroSeconds);
      *pMeasurementTimingBudgetMicroSeconds +=
 80127d4:	683b      	ldr	r3, [r7, #0]
 80127d6:	681a      	ldr	r2, [r3, #0]
          (FinalRangeTimeoutMicroSeconds + FinalRangeOverheadMicroSeconds);
 80127d8:	6979      	ldr	r1, [r7, #20]
 80127da:	6a3b      	ldr	r3, [r7, #32]
 80127dc:	440b      	add	r3, r1
      *pMeasurementTimingBudgetMicroSeconds +=
 80127de:	441a      	add	r2, r3
 80127e0:	683b      	ldr	r3, [r7, #0]
 80127e2:	601a      	str	r2, [r3, #0]
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 80127e4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80127e8:	2b00      	cmp	r3, #0
 80127ea:	d103      	bne.n	80127f4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
    VL53L0X_SETPARAMETERFIELD(Dev, MeasurementTimingBudgetMicroSeconds,
 80127ec:	683b      	ldr	r3, [r7, #0]
 80127ee:	681a      	ldr	r2, [r3, #0]
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	615a      	str	r2, [r3, #20]
                              *pMeasurementTimingBudgetMicroSeconds);
  }

  return Status;
 80127f4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80127f8:	4618      	mov	r0, r3
 80127fa:	3740      	adds	r7, #64	@ 0x40
 80127fc:	46bd      	mov	sp, r7
 80127fe:	bd80      	pop	{r7, pc}

08012800 <VL53L0X_load_tuning_settings>:

VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
                                           uint8_t *pTuningSettingBuffer) {
 8012800:	b580      	push	{r7, lr}
 8012802:	b088      	sub	sp, #32
 8012804:	af00      	add	r7, sp, #0
 8012806:	6078      	str	r0, [r7, #4]
 8012808:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801280a:	2300      	movs	r3, #0
 801280c:	77fb      	strb	r3, [r7, #31]
  uint8_t NumberOfWrites;
  uint8_t Address;
  uint8_t localBuffer[4]; /* max */
  uint16_t Temp16;

  Index = 0;
 801280e:	2300      	movs	r3, #0
 8012810:	617b      	str	r3, [r7, #20]

  while ((*(pTuningSettingBuffer + Index) != 0) &&
 8012812:	e0c6      	b.n	80129a2 <VL53L0X_load_tuning_settings+0x1a2>
         (Status == VL53L0X_ERROR_NONE)) {
    NumberOfWrites = *(pTuningSettingBuffer + Index);
 8012814:	697b      	ldr	r3, [r7, #20]
 8012816:	683a      	ldr	r2, [r7, #0]
 8012818:	4413      	add	r3, r2
 801281a:	781b      	ldrb	r3, [r3, #0]
 801281c:	74fb      	strb	r3, [r7, #19]
    Index++;
 801281e:	697b      	ldr	r3, [r7, #20]
 8012820:	3301      	adds	r3, #1
 8012822:	617b      	str	r3, [r7, #20]
    if (NumberOfWrites == 0xFF) {
 8012824:	7cfb      	ldrb	r3, [r7, #19]
 8012826:	2bff      	cmp	r3, #255	@ 0xff
 8012828:	f040 808d 	bne.w	8012946 <VL53L0X_load_tuning_settings+0x146>
      /* internal parameters */
      SelectParam = *(pTuningSettingBuffer + Index);
 801282c:	697b      	ldr	r3, [r7, #20]
 801282e:	683a      	ldr	r2, [r7, #0]
 8012830:	4413      	add	r3, r2
 8012832:	781b      	ldrb	r3, [r3, #0]
 8012834:	747b      	strb	r3, [r7, #17]
      Index++;
 8012836:	697b      	ldr	r3, [r7, #20]
 8012838:	3301      	adds	r3, #1
 801283a:	617b      	str	r3, [r7, #20]
      switch (SelectParam) {
 801283c:	7c7b      	ldrb	r3, [r7, #17]
 801283e:	2b03      	cmp	r3, #3
 8012840:	d87e      	bhi.n	8012940 <VL53L0X_load_tuning_settings+0x140>
 8012842:	a201      	add	r2, pc, #4	@ (adr r2, 8012848 <VL53L0X_load_tuning_settings+0x48>)
 8012844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012848:	08012859 	.word	0x08012859
 801284c:	08012893 	.word	0x08012893
 8012850:	080128cd 	.word	0x080128cd
 8012854:	08012907 	.word	0x08012907
      case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
        msb = *(pTuningSettingBuffer + Index);
 8012858:	697b      	ldr	r3, [r7, #20]
 801285a:	683a      	ldr	r2, [r7, #0]
 801285c:	4413      	add	r3, r2
 801285e:	781b      	ldrb	r3, [r3, #0]
 8012860:	743b      	strb	r3, [r7, #16]
        Index++;
 8012862:	697b      	ldr	r3, [r7, #20]
 8012864:	3301      	adds	r3, #1
 8012866:	617b      	str	r3, [r7, #20]
        lsb = *(pTuningSettingBuffer + Index);
 8012868:	697b      	ldr	r3, [r7, #20]
 801286a:	683a      	ldr	r2, [r7, #0]
 801286c:	4413      	add	r3, r2
 801286e:	781b      	ldrb	r3, [r3, #0]
 8012870:	73fb      	strb	r3, [r7, #15]
        Index++;
 8012872:	697b      	ldr	r3, [r7, #20]
 8012874:	3301      	adds	r3, #1
 8012876:	617b      	str	r3, [r7, #20]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8012878:	7c3b      	ldrb	r3, [r7, #16]
 801287a:	b29b      	uxth	r3, r3
 801287c:	021b      	lsls	r3, r3, #8
 801287e:	b29a      	uxth	r2, r3
 8012880:	7bfb      	ldrb	r3, [r7, #15]
 8012882:	b29b      	uxth	r3, r3
 8012884:	4413      	add	r3, r2
 8012886:	81bb      	strh	r3, [r7, #12]
        PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	89ba      	ldrh	r2, [r7, #12]
 801288c:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
        break;
 8012890:	e087      	b.n	80129a2 <VL53L0X_load_tuning_settings+0x1a2>
      case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
        msb = *(pTuningSettingBuffer + Index);
 8012892:	697b      	ldr	r3, [r7, #20]
 8012894:	683a      	ldr	r2, [r7, #0]
 8012896:	4413      	add	r3, r2
 8012898:	781b      	ldrb	r3, [r3, #0]
 801289a:	743b      	strb	r3, [r7, #16]
        Index++;
 801289c:	697b      	ldr	r3, [r7, #20]
 801289e:	3301      	adds	r3, #1
 80128a0:	617b      	str	r3, [r7, #20]
        lsb = *(pTuningSettingBuffer + Index);
 80128a2:	697b      	ldr	r3, [r7, #20]
 80128a4:	683a      	ldr	r2, [r7, #0]
 80128a6:	4413      	add	r3, r2
 80128a8:	781b      	ldrb	r3, [r3, #0]
 80128aa:	73fb      	strb	r3, [r7, #15]
        Index++;
 80128ac:	697b      	ldr	r3, [r7, #20]
 80128ae:	3301      	adds	r3, #1
 80128b0:	617b      	str	r3, [r7, #20]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80128b2:	7c3b      	ldrb	r3, [r7, #16]
 80128b4:	b29b      	uxth	r3, r3
 80128b6:	021b      	lsls	r3, r3, #8
 80128b8:	b29a      	uxth	r2, r3
 80128ba:	7bfb      	ldrb	r3, [r7, #15]
 80128bc:	b29b      	uxth	r3, r3
 80128be:	4413      	add	r3, r2
 80128c0:	81bb      	strh	r3, [r7, #12]
        PALDevDataSet(Dev, SigmaEstEffPulseWidth, Temp16);
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	89ba      	ldrh	r2, [r7, #12]
 80128c6:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
        break;
 80128ca:	e06a      	b.n	80129a2 <VL53L0X_load_tuning_settings+0x1a2>
      case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
        msb = *(pTuningSettingBuffer + Index);
 80128cc:	697b      	ldr	r3, [r7, #20]
 80128ce:	683a      	ldr	r2, [r7, #0]
 80128d0:	4413      	add	r3, r2
 80128d2:	781b      	ldrb	r3, [r3, #0]
 80128d4:	743b      	strb	r3, [r7, #16]
        Index++;
 80128d6:	697b      	ldr	r3, [r7, #20]
 80128d8:	3301      	adds	r3, #1
 80128da:	617b      	str	r3, [r7, #20]
        lsb = *(pTuningSettingBuffer + Index);
 80128dc:	697b      	ldr	r3, [r7, #20]
 80128de:	683a      	ldr	r2, [r7, #0]
 80128e0:	4413      	add	r3, r2
 80128e2:	781b      	ldrb	r3, [r3, #0]
 80128e4:	73fb      	strb	r3, [r7, #15]
        Index++;
 80128e6:	697b      	ldr	r3, [r7, #20]
 80128e8:	3301      	adds	r3, #1
 80128ea:	617b      	str	r3, [r7, #20]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80128ec:	7c3b      	ldrb	r3, [r7, #16]
 80128ee:	b29b      	uxth	r3, r3
 80128f0:	021b      	lsls	r3, r3, #8
 80128f2:	b29a      	uxth	r2, r3
 80128f4:	7bfb      	ldrb	r3, [r7, #15]
 80128f6:	b29b      	uxth	r3, r3
 80128f8:	4413      	add	r3, r2
 80128fa:	81bb      	strh	r3, [r7, #12]
        PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 80128fc:	687b      	ldr	r3, [r7, #4]
 80128fe:	89ba      	ldrh	r2, [r7, #12]
 8012900:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
        break;
 8012904:	e04d      	b.n	80129a2 <VL53L0X_load_tuning_settings+0x1a2>
      case 3: /* uint16_t targetRefRate -> 2 bytes */
        msb = *(pTuningSettingBuffer + Index);
 8012906:	697b      	ldr	r3, [r7, #20]
 8012908:	683a      	ldr	r2, [r7, #0]
 801290a:	4413      	add	r3, r2
 801290c:	781b      	ldrb	r3, [r3, #0]
 801290e:	743b      	strb	r3, [r7, #16]
        Index++;
 8012910:	697b      	ldr	r3, [r7, #20]
 8012912:	3301      	adds	r3, #1
 8012914:	617b      	str	r3, [r7, #20]
        lsb = *(pTuningSettingBuffer + Index);
 8012916:	697b      	ldr	r3, [r7, #20]
 8012918:	683a      	ldr	r2, [r7, #0]
 801291a:	4413      	add	r3, r2
 801291c:	781b      	ldrb	r3, [r3, #0]
 801291e:	73fb      	strb	r3, [r7, #15]
        Index++;
 8012920:	697b      	ldr	r3, [r7, #20]
 8012922:	3301      	adds	r3, #1
 8012924:	617b      	str	r3, [r7, #20]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8012926:	7c3b      	ldrb	r3, [r7, #16]
 8012928:	b29b      	uxth	r3, r3
 801292a:	021b      	lsls	r3, r3, #8
 801292c:	b29a      	uxth	r2, r3
 801292e:	7bfb      	ldrb	r3, [r7, #15]
 8012930:	b29b      	uxth	r3, r3
 8012932:	4413      	add	r3, r2
 8012934:	81bb      	strh	r3, [r7, #12]
        PALDevDataSet(Dev, targetRefRate, Temp16);
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	89ba      	ldrh	r2, [r7, #12]
 801293a:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a
        break;
 801293e:	e030      	b.n	80129a2 <VL53L0X_load_tuning_settings+0x1a2>
      default: /* invalid parameter */
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012940:	23fc      	movs	r3, #252	@ 0xfc
 8012942:	77fb      	strb	r3, [r7, #31]
 8012944:	e02d      	b.n	80129a2 <VL53L0X_load_tuning_settings+0x1a2>
      }

    } else if (NumberOfWrites <= 4) {
 8012946:	7cfb      	ldrb	r3, [r7, #19]
 8012948:	2b04      	cmp	r3, #4
 801294a:	d828      	bhi.n	801299e <VL53L0X_load_tuning_settings+0x19e>
      Address = *(pTuningSettingBuffer + Index);
 801294c:	697b      	ldr	r3, [r7, #20]
 801294e:	683a      	ldr	r2, [r7, #0]
 8012950:	4413      	add	r3, r2
 8012952:	781b      	ldrb	r3, [r3, #0]
 8012954:	74bb      	strb	r3, [r7, #18]
      Index++;
 8012956:	697b      	ldr	r3, [r7, #20]
 8012958:	3301      	adds	r3, #1
 801295a:	617b      	str	r3, [r7, #20]

      for (i = 0; i < NumberOfWrites; i++) {
 801295c:	2300      	movs	r3, #0
 801295e:	61bb      	str	r3, [r7, #24]
 8012960:	e00f      	b.n	8012982 <VL53L0X_load_tuning_settings+0x182>
        localBuffer[i] = *(pTuningSettingBuffer + Index);
 8012962:	697b      	ldr	r3, [r7, #20]
 8012964:	683a      	ldr	r2, [r7, #0]
 8012966:	4413      	add	r3, r2
 8012968:	7819      	ldrb	r1, [r3, #0]
 801296a:	f107 0208 	add.w	r2, r7, #8
 801296e:	69bb      	ldr	r3, [r7, #24]
 8012970:	4413      	add	r3, r2
 8012972:	460a      	mov	r2, r1
 8012974:	701a      	strb	r2, [r3, #0]
        Index++;
 8012976:	697b      	ldr	r3, [r7, #20]
 8012978:	3301      	adds	r3, #1
 801297a:	617b      	str	r3, [r7, #20]
      for (i = 0; i < NumberOfWrites; i++) {
 801297c:	69bb      	ldr	r3, [r7, #24]
 801297e:	3301      	adds	r3, #1
 8012980:	61bb      	str	r3, [r7, #24]
 8012982:	7cfb      	ldrb	r3, [r7, #19]
 8012984:	69ba      	ldr	r2, [r7, #24]
 8012986:	429a      	cmp	r2, r3
 8012988:	dbeb      	blt.n	8012962 <VL53L0X_load_tuning_settings+0x162>
      }

      Status = VL53L0X_WriteMulti(Dev, Address, localBuffer, NumberOfWrites);
 801298a:	7cfb      	ldrb	r3, [r7, #19]
 801298c:	f107 0208 	add.w	r2, r7, #8
 8012990:	7cb9      	ldrb	r1, [r7, #18]
 8012992:	6878      	ldr	r0, [r7, #4]
 8012994:	f000 fea2 	bl	80136dc <VL53L0X_WriteMulti>
 8012998:	4603      	mov	r3, r0
 801299a:	77fb      	strb	r3, [r7, #31]
 801299c:	e001      	b.n	80129a2 <VL53L0X_load_tuning_settings+0x1a2>

    } else {
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 801299e:	23fc      	movs	r3, #252	@ 0xfc
 80129a0:	77fb      	strb	r3, [r7, #31]
  while ((*(pTuningSettingBuffer + Index) != 0) &&
 80129a2:	697b      	ldr	r3, [r7, #20]
 80129a4:	683a      	ldr	r2, [r7, #0]
 80129a6:	4413      	add	r3, r2
 80129a8:	781b      	ldrb	r3, [r3, #0]
 80129aa:	2b00      	cmp	r3, #0
 80129ac:	d004      	beq.n	80129b8 <VL53L0X_load_tuning_settings+0x1b8>
 80129ae:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80129b2:	2b00      	cmp	r3, #0
 80129b4:	f43f af2e 	beq.w	8012814 <VL53L0X_load_tuning_settings+0x14>
    }
  }

  return Status;
 80129b8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80129bc:	4618      	mov	r0, r3
 80129be:	3720      	adds	r7, #32
 80129c0:	46bd      	mov	sp, r7
 80129c2:	bd80      	pop	{r7, pc}

080129c4 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(
    VL53L0X_DEV Dev, VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
    FixPoint1616_t *ptotal_xtalk_rate_mcps) {
 80129c4:	b580      	push	{r7, lr}
 80129c6:	b088      	sub	sp, #32
 80129c8:	af00      	add	r7, sp, #0
 80129ca:	60f8      	str	r0, [r7, #12]
 80129cc:	60b9      	str	r1, [r7, #8]
 80129ce:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80129d0:	2300      	movs	r3, #0
 80129d2:	77fb      	strb	r3, [r7, #31]

  uint8_t xtalkCompEnable;
  FixPoint1616_t totalXtalkMegaCps;
  FixPoint1616_t xtalkPerSpadMegaCps;

  *ptotal_xtalk_rate_mcps = 0;
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	2200      	movs	r2, #0
 80129d8:	601a      	str	r2, [r3, #0]

  Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 80129da:	f107 0313 	add.w	r3, r7, #19
 80129de:	4619      	mov	r1, r3
 80129e0:	68f8      	ldr	r0, [r7, #12]
 80129e2:	f7fd f813 	bl	800fa0c <VL53L0X_GetXTalkCompensationEnable>
 80129e6:	4603      	mov	r3, r0
 80129e8:	77fb      	strb	r3, [r7, #31]
  if (Status == VL53L0X_ERROR_NONE) {
 80129ea:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	d111      	bne.n	8012a16 <VL53L0X_get_total_xtalk_rate+0x52>

    if (xtalkCompEnable) {
 80129f2:	7cfb      	ldrb	r3, [r7, #19]
 80129f4:	2b00      	cmp	r3, #0
 80129f6:	d00e      	beq.n	8012a16 <VL53L0X_get_total_xtalk_rate+0x52>

      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 80129f8:	68fb      	ldr	r3, [r7, #12]
 80129fa:	6a1b      	ldr	r3, [r3, #32]
 80129fc:	61bb      	str	r3, [r7, #24]
                                xtalkPerSpadMegaCps);

      /* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
      totalXtalkMegaCps =
          pRangingMeasurementData->EffectiveSpadRtnCount * xtalkPerSpadMegaCps;
 80129fe:	68bb      	ldr	r3, [r7, #8]
 8012a00:	8a9b      	ldrh	r3, [r3, #20]
 8012a02:	461a      	mov	r2, r3
      totalXtalkMegaCps =
 8012a04:	69bb      	ldr	r3, [r7, #24]
 8012a06:	fb02 f303 	mul.w	r3, r2, r3
 8012a0a:	617b      	str	r3, [r7, #20]

      /* FixPoint0824 >> 8 = FixPoint1616 */
      *ptotal_xtalk_rate_mcps = (totalXtalkMegaCps + 0x80) >> 8;
 8012a0c:	697b      	ldr	r3, [r7, #20]
 8012a0e:	3380      	adds	r3, #128	@ 0x80
 8012a10:	0a1a      	lsrs	r2, r3, #8
 8012a12:	687b      	ldr	r3, [r7, #4]
 8012a14:	601a      	str	r2, [r3, #0]
    }
  }

  return Status;
 8012a16:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8012a1a:	4618      	mov	r0, r3
 8012a1c:	3720      	adds	r7, #32
 8012a1e:	46bd      	mov	sp, r7
 8012a20:	bd80      	pop	{r7, pc}

08012a22 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(
    VL53L0X_DEV Dev, VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
    FixPoint1616_t *ptotal_signal_rate_mcps) {
 8012a22:	b580      	push	{r7, lr}
 8012a24:	b086      	sub	sp, #24
 8012a26:	af00      	add	r7, sp, #0
 8012a28:	60f8      	str	r0, [r7, #12]
 8012a2a:	60b9      	str	r1, [r7, #8]
 8012a2c:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012a2e:	2300      	movs	r3, #0
 8012a30:	75fb      	strb	r3, [r7, #23]
  FixPoint1616_t totalXtalkMegaCps;

  *ptotal_signal_rate_mcps = pRangingMeasurementData->SignalRateRtnMegaCps;
 8012a32:	68bb      	ldr	r3, [r7, #8]
 8012a34:	68da      	ldr	r2, [r3, #12]
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	601a      	str	r2, [r3, #0]

  Status = VL53L0X_get_total_xtalk_rate(Dev, pRangingMeasurementData,
 8012a3a:	f107 0310 	add.w	r3, r7, #16
 8012a3e:	461a      	mov	r2, r3
 8012a40:	68b9      	ldr	r1, [r7, #8]
 8012a42:	68f8      	ldr	r0, [r7, #12]
 8012a44:	f7ff ffbe 	bl	80129c4 <VL53L0X_get_total_xtalk_rate>
 8012a48:	4603      	mov	r3, r0
 8012a4a:	75fb      	strb	r3, [r7, #23]
                                        &totalXtalkMegaCps);

  if (Status == VL53L0X_ERROR_NONE)
 8012a4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012a50:	2b00      	cmp	r3, #0
 8012a52:	d105      	bne.n	8012a60 <VL53L0X_get_total_signal_rate+0x3e>
    *ptotal_signal_rate_mcps += totalXtalkMegaCps;
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	681a      	ldr	r2, [r3, #0]
 8012a58:	693b      	ldr	r3, [r7, #16]
 8012a5a:	441a      	add	r2, r3
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	601a      	str	r2, [r3, #0]

  return Status;
 8012a60:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012a64:	4618      	mov	r0, r3
 8012a66:	3718      	adds	r7, #24
 8012a68:	46bd      	mov	sp, r7
 8012a6a:	bd80      	pop	{r7, pc}

08012a6c <VL53L0X_calc_dmax>:
                                FixPoint1616_t totalSignalRate_mcps,
                                FixPoint1616_t totalCorrSignalRate_mcps,
                                FixPoint1616_t pwMult, uint32_t sigmaEstimateP1,
                                FixPoint1616_t sigmaEstimateP2,
                                uint32_t peakVcselDuration_us,
                                uint32_t *pdmax_mm) {
 8012a6c:	b580      	push	{r7, lr}
 8012a6e:	b09a      	sub	sp, #104	@ 0x68
 8012a70:	af00      	add	r7, sp, #0
 8012a72:	60f8      	str	r0, [r7, #12]
 8012a74:	60b9      	str	r1, [r7, #8]
 8012a76:	607a      	str	r2, [r7, #4]
 8012a78:	603b      	str	r3, [r7, #0]
  const uint32_t cSigmaLimit = 18;
 8012a7a:	2312      	movs	r3, #18
 8012a7c:	657b      	str	r3, [r7, #84]	@ 0x54
  const FixPoint1616_t cSignalLimit = 0x4000;     /* 0.25 */
 8012a7e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8012a82:	653b      	str	r3, [r7, #80]	@ 0x50
  const FixPoint1616_t cSigmaEstRef = 0x00000042; /* 0.001 */
 8012a84:	2342      	movs	r3, #66	@ 0x42
 8012a86:	64fb      	str	r3, [r7, #76]	@ 0x4c
  const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 8012a88:	2306      	movs	r3, #6
 8012a8a:	64bb      	str	r3, [r7, #72]	@ 0x48
  const uint32_t cAmbEffWidthDMax_ns = 7;
 8012a8c:	2307      	movs	r3, #7
 8012a8e:	647b      	str	r3, [r7, #68]	@ 0x44
  FixPoint1616_t dmaxAmbient;
  FixPoint1616_t dmaxDarkTmp;
  FixPoint1616_t sigmaEstP2Tmp;
  uint32_t signalRateTemp_mcps;

  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012a90:	2300      	movs	r3, #0
 8012a92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  dmaxCalRange_mm = PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 8012a96:	68fb      	ldr	r3, [r7, #12]
 8012a98:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
 8012a9c:	b29b      	uxth	r3, r3
 8012a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  dmaxCalSignalRateRtn_mcps = PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);
 8012aa0:	68fb      	ldr	r3, [r7, #12]
 8012aa2:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8012aa6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* uint32 * FixPoint1616 = FixPoint1616 */
  SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 8012aa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012aaa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012aac:	fb02 f303 	mul.w	r3, r2, r3
 8012ab0:	637b      	str	r3, [r7, #52]	@ 0x34

  /* FixPoint1616 >> 8 = FixPoint2408 */
  SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 8012ab2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012ab4:	3380      	adds	r3, #128	@ 0x80
 8012ab6:	0a1b      	lsrs	r3, r3, #8
 8012ab8:	637b      	str	r3, [r7, #52]	@ 0x34
  SignalAt0mm *= dmaxCalRange_mm;
 8012aba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012abc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012abe:	fb02 f303 	mul.w	r3, r2, r3
 8012ac2:	637b      	str	r3, [r7, #52]	@ 0x34

  minSignalNeeded_p1 = 0;
 8012ac4:	2300      	movs	r3, #0
 8012ac6:	667b      	str	r3, [r7, #100]	@ 0x64
  if (totalCorrSignalRate_mcps > 0) {
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	2b00      	cmp	r3, #0
 8012acc:	d01a      	beq.n	8012b04 <VL53L0X_calc_dmax+0x98>

    /* Shift by 10 bits to increase resolution prior to the
     * division */
    signalRateTemp_mcps = totalSignalRate_mcps << 10;
 8012ace:	68bb      	ldr	r3, [r7, #8]
 8012ad0:	029b      	lsls	r3, r3, #10
 8012ad2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Add rounding value prior to division */
    minSignalNeeded_p1 = signalRateTemp_mcps + (totalCorrSignalRate_mcps / 2);
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	085b      	lsrs	r3, r3, #1
 8012ad8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012ada:	4413      	add	r3, r2
 8012adc:	667b      	str	r3, [r7, #100]	@ 0x64

    /* FixPoint0626/FixPoint1616 = FixPoint2210 */
    minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 8012ade:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8012ae6:	667b      	str	r3, [r7, #100]	@ 0x64

    /* Apply a factored version of the speed of light.
     Correction to be applied at the end */
    minSignalNeeded_p1 *= 3;
 8012ae8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012aea:	4613      	mov	r3, r2
 8012aec:	005b      	lsls	r3, r3, #1
 8012aee:	4413      	add	r3, r2
 8012af0:	667b      	str	r3, [r7, #100]	@ 0x64

    /* FixPoint2210 * FixPoint2210 = FixPoint1220 */
    minSignalNeeded_p1 *= minSignalNeeded_p1;
 8012af2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012af4:	fb03 f303 	mul.w	r3, r3, r3
 8012af8:	667b      	str	r3, [r7, #100]	@ 0x64

    /* FixPoint1220 >> 16 = FixPoint2804 */
    minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 8012afa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012afc:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8012b00:	0c1b      	lsrs	r3, r3, #16
 8012b02:	667b      	str	r3, [r7, #100]	@ 0x64
  }

  minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 8012b04:	683b      	ldr	r3, [r7, #0]
 8012b06:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8012b08:	fb02 f303 	mul.w	r3, r2, r3
 8012b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* FixPoint1616 >> 16 =	 uint32 */
  minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 8012b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b10:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8012b14:	0c1b      	lsrs	r3, r3, #16
 8012b16:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* uint32 * uint32	=  uint32 */
  minSignalNeeded_p2 *= minSignalNeeded_p2;
 8012b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b1a:	fb03 f303 	mul.w	r3, r3, r3
 8012b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Check sigmaEstimateP2
   * If this value is too high there is not enough signal rate
   * to calculate dmax value so set a suitable value to ensure
   * a very small dmax.
   */
  sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 8012b20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012b22:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8012b26:	0c1b      	lsrs	r3, r3, #16
 8012b28:	62bb      	str	r3, [r7, #40]	@ 0x28
  sigmaEstP2Tmp =
      (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns / 2) / cAmbEffWidthSigmaEst_ns;
 8012b2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012b2c:	085a      	lsrs	r2, r3, #1
 8012b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b30:	441a      	add	r2, r3
  sigmaEstP2Tmp =
 8012b32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8012b38:	62bb      	str	r3, [r7, #40]	@ 0x28
  sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 8012b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b3c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012b3e:	fb02 f303 	mul.w	r3, r2, r3
 8012b42:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (sigmaEstP2Tmp > 0xffff) {
 8012b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012b4a:	d302      	bcc.n	8012b52 <VL53L0X_calc_dmax+0xe6>
    minSignalNeeded_p3 = 0xfff00000;
 8012b4c:	4b53      	ldr	r3, [pc, #332]	@ (8012c9c <VL53L0X_calc_dmax+0x230>)
 8012b4e:	663b      	str	r3, [r7, #96]	@ 0x60
 8012b50:	e015      	b.n	8012b7e <VL53L0X_calc_dmax+0x112>

    /* DMAX uses a different ambient width from sigma, so apply
     * correction.
     * Perform division before multiplication to prevent overflow.
     */
    sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns / 2) /
 8012b52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012b54:	085a      	lsrs	r2, r3, #1
 8012b56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012b58:	441a      	add	r2, r3
 8012b5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8012b60:	677b      	str	r3, [r7, #116]	@ 0x74
                      cAmbEffWidthSigmaEst_ns;
    sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 8012b62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012b64:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012b66:	fb02 f303 	mul.w	r3, r2, r3
 8012b6a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* FixPoint1616 >> 16 = uint32 */
    minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 8012b6c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012b6e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8012b72:	0c1b      	lsrs	r3, r3, #16
 8012b74:	663b      	str	r3, [r7, #96]	@ 0x60

    minSignalNeeded_p3 *= minSignalNeeded_p3;
 8012b76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012b78:	fb03 f303 	mul.w	r3, r3, r3
 8012b7c:	663b      	str	r3, [r7, #96]	@ 0x60
  }

  /* FixPoint1814 / uint32 = FixPoint1814 */
  sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 8012b7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012b80:	039b      	lsls	r3, r3, #14
 8012b82:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8012b86:	4a46      	ldr	r2, [pc, #280]	@ (8012ca0 <VL53L0X_calc_dmax+0x234>)
 8012b88:	fba2 2303 	umull	r2, r3, r2, r3
 8012b8c:	099b      	lsrs	r3, r3, #6
 8012b8e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
  sigmaLimitTmp *= sigmaLimitTmp;
 8012b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b92:	fb03 f303 	mul.w	r3, r3, r3
 8012b96:	627b      	str	r3, [r7, #36]	@ 0x24

  /* FixPoint1616 * FixPoint1616 = FixPoint3232 */
  sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 8012b98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012b9a:	fb03 f303 	mul.w	r3, r3, r3
 8012b9e:	623b      	str	r3, [r7, #32]

  /* FixPoint3232 >> 4 = FixPoint0428 */
  sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 8012ba0:	6a3b      	ldr	r3, [r7, #32]
 8012ba2:	3308      	adds	r3, #8
 8012ba4:	091b      	lsrs	r3, r3, #4
 8012ba6:	623b      	str	r3, [r7, #32]

  /* FixPoint0428 - FixPoint0428	= FixPoint0428 */
  sigmaLimitTmp -= sigmaEstSqTmp;
 8012ba8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012baa:	6a3b      	ldr	r3, [r7, #32]
 8012bac:	1ad3      	subs	r3, r2, r3
 8012bae:	627b      	str	r3, [r7, #36]	@ 0x24

  /* uint32_t * FixPoint0428 = FixPoint0428 */
  minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 8012bb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012bb2:	4613      	mov	r3, r2
 8012bb4:	005b      	lsls	r3, r3, #1
 8012bb6:	4413      	add	r3, r2
 8012bb8:	011b      	lsls	r3, r3, #4
 8012bba:	61fb      	str	r3, [r7, #28]

  /* FixPoint0428 >> 14 = FixPoint1814 */
  minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 8012bbc:	69fb      	ldr	r3, [r7, #28]
 8012bbe:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8012bc2:	0b9b      	lsrs	r3, r3, #14
 8012bc4:	61fb      	str	r3, [r7, #28]

  /* uint32 + uint32 = uint32 */
  minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 8012bc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012bc8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012bca:	4413      	add	r3, r2
 8012bcc:	61bb      	str	r3, [r7, #24]

  /* uint32 / uint32 = uint32 */
  minSignalNeeded += (peakVcselDuration_us / 2);
 8012bce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012bd0:	085b      	lsrs	r3, r3, #1
 8012bd2:	69ba      	ldr	r2, [r7, #24]
 8012bd4:	4413      	add	r3, r2
 8012bd6:	61bb      	str	r3, [r7, #24]
  minSignalNeeded /= peakVcselDuration_us;
 8012bd8:	69ba      	ldr	r2, [r7, #24]
 8012bda:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8012be0:	61bb      	str	r3, [r7, #24]

  /* uint32 << 14 = FixPoint1814 */
  minSignalNeeded <<= 14;
 8012be2:	69bb      	ldr	r3, [r7, #24]
 8012be4:	039b      	lsls	r3, r3, #14
 8012be6:	61bb      	str	r3, [r7, #24]

  /* FixPoint1814 / FixPoint1814 = uint32 */
  minSignalNeeded += (minSignalNeeded_p4 / 2);
 8012be8:	69fb      	ldr	r3, [r7, #28]
 8012bea:	085b      	lsrs	r3, r3, #1
 8012bec:	69ba      	ldr	r2, [r7, #24]
 8012bee:	4413      	add	r3, r2
 8012bf0:	61bb      	str	r3, [r7, #24]
  minSignalNeeded /= minSignalNeeded_p4;
 8012bf2:	69ba      	ldr	r2, [r7, #24]
 8012bf4:	69fb      	ldr	r3, [r7, #28]
 8012bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8012bfa:	61bb      	str	r3, [r7, #24]

  /* FixPoint3200 * FixPoint2804 := FixPoint2804*/
  minSignalNeeded *= minSignalNeeded_p1;
 8012bfc:	69bb      	ldr	r3, [r7, #24]
 8012bfe:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012c00:	fb02 f303 	mul.w	r3, r2, r3
 8012c04:	61bb      	str	r3, [r7, #24]
   * and 10E-22 on the denominator.
   * We do this because 32bit fix point calculation can't
   * handle the larger and smaller elements of this equation,
   * i.e. speed of light and pulse widths.
   */
  minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8012c06:	69bb      	ldr	r3, [r7, #24]
 8012c08:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8012c0c:	4a24      	ldr	r2, [pc, #144]	@ (8012ca0 <VL53L0X_calc_dmax+0x234>)
 8012c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8012c12:	099b      	lsrs	r3, r3, #6
 8012c14:	61bb      	str	r3, [r7, #24]
  minSignalNeeded <<= 4;
 8012c16:	69bb      	ldr	r3, [r7, #24]
 8012c18:	011b      	lsls	r3, r3, #4
 8012c1a:	61bb      	str	r3, [r7, #24]

  minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8012c1c:	69bb      	ldr	r3, [r7, #24]
 8012c1e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8012c22:	4a1f      	ldr	r2, [pc, #124]	@ (8012ca0 <VL53L0X_calc_dmax+0x234>)
 8012c24:	fba2 2303 	umull	r2, r3, r2, r3
 8012c28:	099b      	lsrs	r3, r3, #6
 8012c2a:	61bb      	str	r3, [r7, #24]

  /* FixPoint1616 >> 8 = FixPoint2408 */
  signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 8012c2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012c2e:	3380      	adds	r3, #128	@ 0x80
 8012c30:	0a1b      	lsrs	r3, r3, #8
 8012c32:	617b      	str	r3, [r7, #20]

  /* FixPoint2408/FixPoint2408 = uint32 */
  if (signalLimitTmp != 0)
 8012c34:	697b      	ldr	r3, [r7, #20]
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	d008      	beq.n	8012c4c <VL53L0X_calc_dmax+0x1e0>
    dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2)) / signalLimitTmp;
 8012c3a:	697b      	ldr	r3, [r7, #20]
 8012c3c:	085a      	lsrs	r2, r3, #1
 8012c3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012c40:	441a      	add	r2, r3
 8012c42:	697b      	ldr	r3, [r7, #20]
 8012c44:	fbb2 f3f3 	udiv	r3, r2, r3
 8012c48:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012c4a:	e001      	b.n	8012c50 <VL53L0X_calc_dmax+0x1e4>
  else
    dmaxDarkTmp = 0;
 8012c4c:	2300      	movs	r3, #0
 8012c4e:	65bb      	str	r3, [r7, #88]	@ 0x58

  dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 8012c50:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8012c52:	f7fe fc43 	bl	80114dc <VL53L0X_isqrt>
 8012c56:	6138      	str	r0, [r7, #16]

  /* FixPoint2408/FixPoint2408 = uint32 */
  if (minSignalNeeded != 0)
 8012c58:	69bb      	ldr	r3, [r7, #24]
 8012c5a:	2b00      	cmp	r3, #0
 8012c5c:	d008      	beq.n	8012c70 <VL53L0X_calc_dmax+0x204>
    dmaxAmbient = (SignalAt0mm + minSignalNeeded / 2) / minSignalNeeded;
 8012c5e:	69bb      	ldr	r3, [r7, #24]
 8012c60:	085a      	lsrs	r2, r3, #1
 8012c62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012c64:	441a      	add	r2, r3
 8012c66:	69bb      	ldr	r3, [r7, #24]
 8012c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8012c6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012c6e:	e001      	b.n	8012c74 <VL53L0X_calc_dmax+0x208>
  else
    dmaxAmbient = 0;
 8012c70:	2300      	movs	r3, #0
 8012c72:	65fb      	str	r3, [r7, #92]	@ 0x5c

  dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 8012c74:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8012c76:	f7fe fc31 	bl	80114dc <VL53L0X_isqrt>
 8012c7a:	65f8      	str	r0, [r7, #92]	@ 0x5c

  *pdmax_mm = dmaxDark;
 8012c7c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012c7e:	693a      	ldr	r2, [r7, #16]
 8012c80:	601a      	str	r2, [r3, #0]
  if (dmaxDark > dmaxAmbient)
 8012c82:	693a      	ldr	r2, [r7, #16]
 8012c84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012c86:	429a      	cmp	r2, r3
 8012c88:	d902      	bls.n	8012c90 <VL53L0X_calc_dmax+0x224>
    *pdmax_mm = dmaxAmbient;
 8012c8a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012c8c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8012c8e:	601a      	str	r2, [r3, #0]

  return Status;
 8012c90:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
}
 8012c94:	4618      	mov	r0, r3
 8012c96:	3768      	adds	r7, #104	@ 0x68
 8012c98:	46bd      	mov	sp, r7
 8012c9a:	bd80      	pop	{r7, pc}
 8012c9c:	fff00000 	.word	0xfff00000
 8012ca0:	10624dd3 	.word	0x10624dd3

08012ca4 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(
    VL53L0X_DEV Dev, VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
    FixPoint1616_t *pSigmaEstimate, uint32_t *pDmax_mm) {
 8012ca4:	b580      	push	{r7, lr}
 8012ca6:	b0b2      	sub	sp, #200	@ 0xc8
 8012ca8:	af04      	add	r7, sp, #16
 8012caa:	60f8      	str	r0, [r7, #12]
 8012cac:	60b9      	str	r1, [r7, #8]
 8012cae:	607a      	str	r2, [r7, #4]
 8012cb0:	603b      	str	r3, [r7, #0]
  /* Expressed in 100ths of a ns, i.e. centi-ns */
  const uint32_t cPulseEffectiveWidth_centi_ns = 800;
 8012cb2:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8012cb6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  /* Expressed in 100ths of a ns, i.e. centi-ns */
  const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 8012cba:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8012cbe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  const FixPoint1616_t cSigmaEstRef = 0x00000042; /* 0.001 */
 8012cc2:	2342      	movs	r3, #66	@ 0x42
 8012cc4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  const uint32_t cVcselPulseWidth_ps = 4700;      /* pico secs */
 8012cc8:	f241 235c 	movw	r3, #4700	@ 0x125c
 8012ccc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  const FixPoint1616_t cSigmaEstMax = 0x028F87AE;
 8012cd0:	4b6b      	ldr	r3, [pc, #428]	@ (8012e80 <VL53L0X_calc_sigma_estimate+0x1dc>)
 8012cd2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  const FixPoint1616_t cSigmaEstRtnMax = 0xF000;
 8012cd6:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8012cda:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  const FixPoint1616_t cAmbToSignalRatioMax =
 8012cde:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 8012ce2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8012ce6:	fbb2 f3f3 	udiv	r3, r2, r3
 8012cea:	67fb      	str	r3, [r7, #124]	@ 0x7c
      0xF0000000 / cAmbientEffectiveWidth_centi_ns;
  /* Time Of Flight per mm (6.6 pico secs) */
  const FixPoint1616_t cTOF_per_mm_ps = 0x0006999A;
 8012cec:	4b65      	ldr	r3, [pc, #404]	@ (8012e84 <VL53L0X_calc_sigma_estimate+0x1e0>)
 8012cee:	67bb      	str	r3, [r7, #120]	@ 0x78
  const uint32_t c16BitRoundingParam = 0x00008000;
 8012cf0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012cf4:	677b      	str	r3, [r7, #116]	@ 0x74
  const FixPoint1616_t cMaxXTalk_kcps = 0x00320000;
 8012cf6:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 8012cfa:	673b      	str	r3, [r7, #112]	@ 0x70
  const uint32_t cPllPeriod_ps = 1655;
 8012cfc:	f240 6377 	movw	r3, #1655	@ 0x677
 8012d00:	66fb      	str	r3, [r7, #108]	@ 0x6c
  FixPoint1616_t xTalkCorrection;
  FixPoint1616_t ambientRate_kcps;
  FixPoint1616_t peakSignalRate_kcps;
  FixPoint1616_t xTalkCompRate_mcps;
  uint32_t xTalkCompRate_kcps;
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012d02:	2300      	movs	r3, #0
 8012d04:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
   *	- SigmaEstRefArray
   *	- SigmaEstEffPulseWidth
   *	- SigmaEstEffAmbWidth
   */

  VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8012d08:	68fb      	ldr	r3, [r7, #12]
 8012d0a:	6a1b      	ldr	r3, [r3, #32]
 8012d0c:	617b      	str	r3, [r7, #20]
   * We work in kcps rather than mcps as this helps keep within the
   * confines of the 32 Fix1616 type.
   */

  ambientRate_kcps =
      (pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 8012d0e:	68bb      	ldr	r3, [r7, #8]
 8012d10:	691b      	ldr	r3, [r3, #16]
 8012d12:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8012d16:	fb02 f303 	mul.w	r3, r2, r3
  ambientRate_kcps =
 8012d1a:	0c1b      	lsrs	r3, r3, #16
 8012d1c:	66bb      	str	r3, [r7, #104]	@ 0x68

  correctedSignalRate_mcps = pRangingMeasurementData->SignalRateRtnMegaCps;
 8012d1e:	68bb      	ldr	r3, [r7, #8]
 8012d20:	68db      	ldr	r3, [r3, #12]
 8012d22:	667b      	str	r3, [r7, #100]	@ 0x64

  Status = VL53L0X_get_total_signal_rate(Dev, pRangingMeasurementData,
 8012d24:	f107 0310 	add.w	r3, r7, #16
 8012d28:	461a      	mov	r2, r3
 8012d2a:	68b9      	ldr	r1, [r7, #8]
 8012d2c:	68f8      	ldr	r0, [r7, #12]
 8012d2e:	f7ff fe78 	bl	8012a22 <VL53L0X_get_total_signal_rate>
 8012d32:	4603      	mov	r3, r0
 8012d34:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
                                         &totalSignalRate_mcps);
  Status = VL53L0X_get_total_xtalk_rate(Dev, pRangingMeasurementData,
 8012d38:	f107 0314 	add.w	r3, r7, #20
 8012d3c:	461a      	mov	r2, r3
 8012d3e:	68b9      	ldr	r1, [r7, #8]
 8012d40:	68f8      	ldr	r0, [r7, #12]
 8012d42:	f7ff fe3f 	bl	80129c4 <VL53L0X_get_total_xtalk_rate>
 8012d46:	4603      	mov	r3, r0
 8012d48:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
                                        &xTalkCompRate_mcps);

  /* Signal rate measurement provided by device is the
   * peak signal rate, not average.
   */
  peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 8012d4c:	693b      	ldr	r3, [r7, #16]
 8012d4e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8012d52:	fb02 f303 	mul.w	r3, r2, r3
 8012d56:	663b      	str	r3, [r7, #96]	@ 0x60
  peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 8012d58:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012d5a:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8012d5e:	0c1b      	lsrs	r3, r3, #16
 8012d60:	663b      	str	r3, [r7, #96]	@ 0x60

  xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8012d62:	697b      	ldr	r3, [r7, #20]
 8012d64:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8012d68:	fb02 f303 	mul.w	r3, r2, r3
 8012d6c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

  if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 8012d70:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8012d74:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012d76:	429a      	cmp	r2, r3
 8012d78:	d902      	bls.n	8012d80 <VL53L0X_calc_sigma_estimate+0xdc>
    xTalkCompRate_kcps = cMaxXTalk_kcps;
 8012d7a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012d7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

  if (Status == VL53L0X_ERROR_NONE) {
 8012d80:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d164      	bne.n	8012e52 <VL53L0X_calc_sigma_estimate+0x1ae>

    /* Calculate final range macro periods */
    finalRangeTimeoutMicroSecs =
 8012d88:	68fb      	ldr	r3, [r7, #12]
 8012d8a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8012d8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
        VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, FinalRangeTimeoutMicroSecs);

    finalRangeVcselPCLKS =
 8012d90:	68fb      	ldr	r3, [r7, #12]
 8012d92:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8012d96:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
        VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, FinalRangeVcselPulsePeriod);

    finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8012d9a:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8012d9e:	461a      	mov	r2, r3
 8012da0:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8012da2:	68f8      	ldr	r0, [r7, #12]
 8012da4:	f7ff f93a 	bl	801201c <VL53L0X_calc_timeout_mclks>
 8012da8:	6578      	str	r0, [r7, #84]	@ 0x54
        Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

    /* Calculate pre-range macro periods */
    preRangeTimeoutMicroSecs =
 8012daa:	68fb      	ldr	r3, [r7, #12]
 8012dac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8012db0:	653b      	str	r3, [r7, #80]	@ 0x50
        VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, PreRangeTimeoutMicroSecs);

    preRangeVcselPCLKS =
 8012db2:	68fb      	ldr	r3, [r7, #12]
 8012db4:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8012db8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, PreRangeVcselPulsePeriod);

    preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8012dbc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8012dc0:	461a      	mov	r2, r3
 8012dc2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8012dc4:	68f8      	ldr	r0, [r7, #12]
 8012dc6:	f7ff f929 	bl	801201c <VL53L0X_calc_timeout_mclks>
 8012dca:	64b8      	str	r0, [r7, #72]	@ 0x48
        Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

    vcselWidth = 3;
 8012dcc:	2303      	movs	r3, #3
 8012dce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (finalRangeVcselPCLKS == 8)
 8012dd2:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8012dd6:	2b08      	cmp	r3, #8
 8012dd8:	d102      	bne.n	8012de0 <VL53L0X_calc_sigma_estimate+0x13c>
      vcselWidth = 2;
 8012dda:	2302      	movs	r3, #2
 8012ddc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

    peakVcselDuration_us =
        vcselWidth * 2048 * (preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8012de0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012de2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012de4:	4413      	add	r3, r2
 8012de6:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8012dea:	fb02 f303 	mul.w	r3, r2, r3
    peakVcselDuration_us =
 8012dee:	02db      	lsls	r3, r3, #11
 8012df0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    peakVcselDuration_us = (peakVcselDuration_us + 500) / 1000;
 8012df4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012df8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8012dfc:	4a22      	ldr	r2, [pc, #136]	@ (8012e88 <VL53L0X_calc_sigma_estimate+0x1e4>)
 8012dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8012e02:	099b      	lsrs	r3, r3, #6
 8012e04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    peakVcselDuration_us *= cPllPeriod_ps;
 8012e08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012e0c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8012e0e:	fb02 f303 	mul.w	r3, r2, r3
 8012e12:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    peakVcselDuration_us = (peakVcselDuration_us + 500) / 1000;
 8012e16:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012e1a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8012e1e:	4a1a      	ldr	r2, [pc, #104]	@ (8012e88 <VL53L0X_calc_sigma_estimate+0x1e4>)
 8012e20:	fba2 2303 	umull	r2, r3, r2, r3
 8012e24:	099b      	lsrs	r3, r3, #6
 8012e26:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

    /* Fix1616 >> 8 = Fix2408 */
    totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 8012e2a:	693b      	ldr	r3, [r7, #16]
 8012e2c:	3380      	adds	r3, #128	@ 0x80
 8012e2e:	0a1b      	lsrs	r3, r3, #8
 8012e30:	613b      	str	r3, [r7, #16]

    /* Fix2408 * uint32 = Fix2408 */
    vcselTotalEventsRtn = totalSignalRate_mcps * peakVcselDuration_us;
 8012e32:	693a      	ldr	r2, [r7, #16]
 8012e34:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012e38:	fb02 f303 	mul.w	r3, r2, r3
 8012e3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

    /* Fix2408 >> 8 = uint32 */
    vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8012e40:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8012e44:	3380      	adds	r3, #128	@ 0x80
 8012e46:	0a1b      	lsrs	r3, r3, #8
 8012e48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

    /* Fix2408 << 8 = Fix1616 = */
    totalSignalRate_mcps <<= 8;
 8012e4c:	693b      	ldr	r3, [r7, #16]
 8012e4e:	021b      	lsls	r3, r3, #8
 8012e50:	613b      	str	r3, [r7, #16]
  }

  if (Status != VL53L0X_ERROR_NONE) {
 8012e52:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
 8012e56:	2b00      	cmp	r3, #0
 8012e58:	d002      	beq.n	8012e60 <VL53L0X_calc_sigma_estimate+0x1bc>

    return Status;
 8012e5a:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
 8012e5e:	e127      	b.n	80130b0 <VL53L0X_calc_sigma_estimate+0x40c>
  }

  if (peakSignalRate_kcps == 0) {
 8012e60:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012e62:	2b00      	cmp	r3, #0
 8012e64:	d112      	bne.n	8012e8c <VL53L0X_calc_sigma_estimate+0x1e8>
    *pSigmaEstimate = cSigmaEstMax;
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8012e6c:	601a      	str	r2, [r3, #0]
    PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 8012e6e:	68fb      	ldr	r3, [r7, #12]
 8012e70:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8012e74:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    *pDmax_mm = 0;
 8012e78:	683b      	ldr	r3, [r7, #0]
 8012e7a:	2200      	movs	r2, #0
 8012e7c:	601a      	str	r2, [r3, #0]
 8012e7e:	e115      	b.n	80130ac <VL53L0X_calc_sigma_estimate+0x408>
 8012e80:	028f87ae 	.word	0x028f87ae
 8012e84:	0006999a 	.word	0x0006999a
 8012e88:	10624dd3 	.word	0x10624dd3
  } else {
    if (vcselTotalEventsRtn < 1)
 8012e8c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d102      	bne.n	8012e9a <VL53L0X_calc_sigma_estimate+0x1f6>
      vcselTotalEventsRtn = 1;
 8012e94:	2301      	movs	r3, #1
 8012e96:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     * deltaT_ps represents the time of flight in pico secs for the
     * current range measurement, using the "TOF per mm" constant
     * (in ps).
     */

    sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 8012e9a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012e9e:	647b      	str	r3, [r7, #68]	@ 0x44

    /* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
    sigmaEstimateP2 = (ambientRate_kcps << 16) / peakSignalRate_kcps;
 8012ea0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012ea2:	041a      	lsls	r2, r3, #16
 8012ea4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8012eaa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 8012eae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8012eb2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012eb4:	429a      	cmp	r2, r3
 8012eb6:	d902      	bls.n	8012ebe <VL53L0X_calc_sigma_estimate+0x21a>
      /* Clip to prevent overflow. Will ensure safe
       * max result. */
      sigmaEstimateP2 = cAmbToSignalRatioMax;
 8012eb8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012eba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    }
    sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8012ebe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8012ec2:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8012ec6:	fb02 f303 	mul.w	r3, r2, r3
 8012eca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

    sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8012ece:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8012ed2:	4613      	mov	r3, r2
 8012ed4:	005b      	lsls	r3, r3, #1
 8012ed6:	4413      	add	r3, r2
 8012ed8:	009b      	lsls	r3, r3, #2
 8012eda:	4618      	mov	r0, r3
 8012edc:	f7fe fafe 	bl	80114dc <VL53L0X_isqrt>
 8012ee0:	4603      	mov	r3, r0
 8012ee2:	005b      	lsls	r3, r3, #1
 8012ee4:	643b      	str	r3, [r7, #64]	@ 0x40

    /* uint32 * FixPoint1616 = FixPoint1616 */
    deltaT_ps = pRangingMeasurementData->RangeMilliMeter * cTOF_per_mm_ps;
 8012ee6:	68bb      	ldr	r3, [r7, #8]
 8012ee8:	891b      	ldrh	r3, [r3, #8]
 8012eea:	461a      	mov	r2, r3
 8012eec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012eee:	fb02 f303 	mul.w	r3, r2, r3
 8012ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
     * Divide result by 1000 to convert to mcps.
     * 500 is added to ensure rounding when integer division
     * truncates.
     */
    diff1_mcps =
        (((peakSignalRate_kcps << 16) - xTalkCompRate_kcps) + 500) / 1000;
 8012ef4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012ef6:	041a      	lsls	r2, r3, #16
 8012ef8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012efc:	1ad3      	subs	r3, r2, r3
 8012efe:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
    diff1_mcps =
 8012f02:	4a6d      	ldr	r2, [pc, #436]	@ (80130b8 <VL53L0X_calc_sigma_estimate+0x414>)
 8012f04:	fba2 2303 	umull	r2, r3, r2, r3
 8012f08:	099b      	lsrs	r3, r3, #6
 8012f0a:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* vcselRate + xtalkCompRate */
    diff2_mcps =
        (((peakSignalRate_kcps << 16) + xTalkCompRate_kcps) + 500) / 1000;
 8012f0c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012f0e:	041a      	lsls	r2, r3, #16
 8012f10:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012f14:	4413      	add	r3, r2
 8012f16:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
    diff2_mcps =
 8012f1a:	4a67      	ldr	r2, [pc, #412]	@ (80130b8 <VL53L0X_calc_sigma_estimate+0x414>)
 8012f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8012f20:	099b      	lsrs	r3, r3, #6
 8012f22:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Shift by 8 bits to increase resolution prior to the
     * division */
    diff1_mcps <<= 8;
 8012f24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012f26:	021b      	lsls	r3, r3, #8
 8012f28:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* FixPoint0824/FixPoint1616 = FixPoint2408 */
    xTalkCorrection = abs(diff1_mcps / diff2_mcps);
 8012f2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012f2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8012f32:	2b00      	cmp	r3, #0
 8012f34:	bfb8      	it	lt
 8012f36:	425b      	neglt	r3, r3
 8012f38:	633b      	str	r3, [r7, #48]	@ 0x30

    /* FixPoint2408 << 8 = FixPoint1616 */
    xTalkCorrection <<= 8;
 8012f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f3c:	021b      	lsls	r3, r3, #8
 8012f3e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* FixPoint1616/uint32 = FixPoint1616 */
    pwMult = deltaT_ps / cVcselPulseWidth_ps; /* smaller than 1.0f */
 8012f40:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012f42:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8012f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8012f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /*
     * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
     * values are small enough such that32 bits will not be
     * exceeded.
     */
    pwMult *= ((1 << 16) - xTalkCorrection);
 8012f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f4e:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 8012f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f54:	fb02 f303 	mul.w	r3, r2, r3
 8012f58:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* (FixPoint3232 >> 16) = FixPoint1616 */
    pwMult = (pwMult + c16BitRoundingParam) >> 16;
 8012f5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012f5c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012f5e:	4413      	add	r3, r2
 8012f60:	0c1b      	lsrs	r3, r3, #16
 8012f62:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* FixPoint1616 + FixPoint1616 = FixPoint1616 */
    pwMult += (1 << 16);
 8012f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f66:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8012f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /*
     * At this point the value will be 1.xx, therefore if we square
     * the value this will exceed 32 bits. To address this perform
     * a single shift to the right before the multiplication.
     */
    pwMult >>= 1;
 8012f6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f6e:	085b      	lsrs	r3, r3, #1
 8012f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* FixPoint1715 * FixPoint1715 = FixPoint3430 */
    pwMult = pwMult * pwMult;
 8012f72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f74:	fb03 f303 	mul.w	r3, r3, r3
 8012f78:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* (FixPoint3430 >> 14) = Fix1616 */
    pwMult >>= 14;
 8012f7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f7c:	0b9b      	lsrs	r3, r3, #14
 8012f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* FixPoint1616 * uint32 = FixPoint1616 */
    sqr1 = pwMult * sigmaEstimateP1;
 8012f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012f84:	fb02 f303 	mul.w	r3, r2, r3
 8012f88:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* (FixPoint1616 >> 16) = FixPoint3200 */
    sqr1 = (sqr1 + 0x8000) >> 16;
 8012f8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012f8c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8012f90:	0c1b      	lsrs	r3, r3, #16
 8012f92:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* FixPoint3200 * FixPoint3200 = FixPoint6400 */
    sqr1 *= sqr1;
 8012f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012f96:	fb03 f303 	mul.w	r3, r3, r3
 8012f9a:	62bb      	str	r3, [r7, #40]	@ 0x28

    sqr2 = sigmaEstimateP2;
 8012f9c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8012fa0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* (FixPoint1616 >> 16) = FixPoint3200 */
    sqr2 = (sqr2 + 0x8000) >> 16;
 8012fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012fa4:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8012fa8:	0c1b      	lsrs	r3, r3, #16
 8012faa:	627b      	str	r3, [r7, #36]	@ 0x24

    /* FixPoint3200 * FixPoint3200 = FixPoint6400 */
    sqr2 *= sqr2;
 8012fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012fae:	fb03 f303 	mul.w	r3, r3, r3
 8012fb2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* FixPoint64000 + FixPoint6400 = FixPoint6400 */
    sqrSum = sqr1 + sqr2;
 8012fb4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012fb8:	4413      	add	r3, r2
 8012fba:	623b      	str	r3, [r7, #32]

    /* SQRT(FixPoin6400) = FixPoint3200 */
    sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 8012fbc:	6a38      	ldr	r0, [r7, #32]
 8012fbe:	f7fe fa8d 	bl	80114dc <VL53L0X_isqrt>
 8012fc2:	61f8      	str	r0, [r7, #28]

    /* (FixPoint3200 << 16) = FixPoint1616 */
    sqrtResult_centi_ns <<= 16;
 8012fc4:	69fb      	ldr	r3, [r7, #28]
 8012fc6:	041b      	lsls	r3, r3, #16
 8012fc8:	61fb      	str	r3, [r7, #28]
    /*
     * Note that the Speed Of Light is expressed in um per 1E-10
     * seconds (2997) Therefore to get mm/ns we have to divide by
     * 10000
     */
    sigmaEstRtn = (((sqrtResult_centi_ns + 50) / 100) / sigmaEstimateP3);
 8012fca:	69fb      	ldr	r3, [r7, #28]
 8012fcc:	3332      	adds	r3, #50	@ 0x32
 8012fce:	4a3b      	ldr	r2, [pc, #236]	@ (80130bc <VL53L0X_calc_sigma_estimate+0x418>)
 8012fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8012fd4:	095a      	lsrs	r2, r3, #5
 8012fd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8012fdc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    sigmaEstRtn *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8012fe0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012fe4:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 8012fe8:	fb02 f303 	mul.w	r3, r2, r3
 8012fec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    /* Add 5000 before dividing by 10000 to ensure rounding. */
    sigmaEstRtn += 5000;
 8012ff0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012ff4:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8012ff8:	3308      	adds	r3, #8
 8012ffa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    sigmaEstRtn /= 10000;
 8012ffe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013002:	4a2f      	ldr	r2, [pc, #188]	@ (80130c0 <VL53L0X_calc_sigma_estimate+0x41c>)
 8013004:	fba2 2303 	umull	r2, r3, r2, r3
 8013008:	0b5b      	lsrs	r3, r3, #13
 801300a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    if (sigmaEstRtn > cSigmaEstRtnMax) {
 801300e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8013012:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8013016:	429a      	cmp	r2, r3
 8013018:	d903      	bls.n	8013022 <VL53L0X_calc_sigma_estimate+0x37e>
      /* Clip to prevent overflow. Will ensure safe
       * max result. */
      sigmaEstRtn = cSigmaEstRtnMax;
 801301a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801301e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* FixPoint1616 * FixPoint1616 = FixPoint3232 */
    sqr1 = sigmaEstRtn * sigmaEstRtn;
 8013022:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013026:	fb03 f303 	mul.w	r3, r3, r3
 801302a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* FixPoint1616 * FixPoint1616 = FixPoint3232 */
    sqr2 = cSigmaEstRef * cSigmaEstRef;
 801302c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013030:	fb03 f303 	mul.w	r3, r3, r3
 8013034:	627b      	str	r3, [r7, #36]	@ 0x24

    /* sqrt(FixPoint3232) = FixPoint1616 */
    sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 8013036:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801303a:	4413      	add	r3, r2
 801303c:	4618      	mov	r0, r3
 801303e:	f7fe fa4d 	bl	80114dc <VL53L0X_isqrt>
 8013042:	61b8      	str	r0, [r7, #24]
     * Note that the Shift by 4 bits increases resolution prior to
     * the sqrt, therefore the result must be shifted by 2 bits to
     * the right to revert back to the FixPoint1616 format.
     */

    sigmaEstimate = 1000 * sqrtResult;
 8013044:	69bb      	ldr	r3, [r7, #24]
 8013046:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801304a:	fb02 f303 	mul.w	r3, r2, r3
 801304e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

    if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 8013052:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013054:	2b00      	cmp	r3, #0
 8013056:	d009      	beq.n	801306c <VL53L0X_calc_sigma_estimate+0x3c8>
 8013058:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801305c:	2b00      	cmp	r3, #0
 801305e:	d005      	beq.n	801306c <VL53L0X_calc_sigma_estimate+0x3c8>
 8013060:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8013064:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013068:	429a      	cmp	r2, r3
 801306a:	d903      	bls.n	8013074 <VL53L0X_calc_sigma_estimate+0x3d0>
        (sigmaEstimate > cSigmaEstMax)) {
      sigmaEstimate = cSigmaEstMax;
 801306c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013070:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    }

    *pSigmaEstimate = (uint32_t)(sigmaEstimate);
 8013074:	687b      	ldr	r3, [r7, #4]
 8013076:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801307a:	601a      	str	r2, [r3, #0]
    PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	681a      	ldr	r2, [r3, #0]
 8013080:	68fb      	ldr	r3, [r7, #12]
 8013082:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    Status = VL53L0X_calc_dmax(
 8013086:	6939      	ldr	r1, [r7, #16]
 8013088:	683b      	ldr	r3, [r7, #0]
 801308a:	9303      	str	r3, [sp, #12]
 801308c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013090:	9302      	str	r3, [sp, #8]
 8013092:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8013096:	9301      	str	r3, [sp, #4]
 8013098:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801309a:	9300      	str	r3, [sp, #0]
 801309c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801309e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80130a0:	68f8      	ldr	r0, [r7, #12]
 80130a2:	f7ff fce3 	bl	8012a6c <VL53L0X_calc_dmax>
 80130a6:	4603      	mov	r3, r0
 80130a8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        Dev, totalSignalRate_mcps, correctedSignalRate_mcps, pwMult,
        sigmaEstimateP1, sigmaEstimateP2, peakVcselDuration_us, pDmax_mm);
  }

  return Status;
 80130ac:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
}
 80130b0:	4618      	mov	r0, r3
 80130b2:	37b8      	adds	r7, #184	@ 0xb8
 80130b4:	46bd      	mov	sp, r7
 80130b6:	bd80      	pop	{r7, pc}
 80130b8:	10624dd3 	.word	0x10624dd3
 80130bc:	51eb851f 	.word	0x51eb851f
 80130c0:	d1b71759 	.word	0xd1b71759

080130c4 <VL53L0X_get_pal_range_status>:

VL53L0X_Error VL53L0X_get_pal_range_status(
    VL53L0X_DEV Dev, uint8_t DeviceRangeStatus, FixPoint1616_t SignalRate,
    uint16_t EffectiveSpadRtnCount,
    VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
    uint8_t *pPalRangeStatus) {
 80130c4:	b580      	push	{r7, lr}
 80130c6:	b090      	sub	sp, #64	@ 0x40
 80130c8:	af00      	add	r7, sp, #0
 80130ca:	60f8      	str	r0, [r7, #12]
 80130cc:	607a      	str	r2, [r7, #4]
 80130ce:	461a      	mov	r2, r3
 80130d0:	460b      	mov	r3, r1
 80130d2:	72fb      	strb	r3, [r7, #11]
 80130d4:	4613      	mov	r3, r2
 80130d6:	813b      	strh	r3, [r7, #8]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80130d8:	2300      	movs	r3, #0
 80130da:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint8_t NoneFlag;
  uint8_t SigmaLimitflag = 0;
 80130de:	2300      	movs	r3, #0
 80130e0:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  uint8_t SignalRefClipflag = 0;
 80130e4:	2300      	movs	r3, #0
 80130e6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  uint8_t RangeIgnoreThresholdflag = 0;
 80130ea:	2300      	movs	r3, #0
 80130ec:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  uint8_t SigmaLimitCheckEnable = 0;
 80130f0:	2300      	movs	r3, #0
 80130f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 80130f6:	2300      	movs	r3, #0
 80130f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  uint8_t SignalRefClipLimitCheckEnable = 0;
 80130fc:	2300      	movs	r3, #0
 80130fe:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 8013102:	2300      	movs	r3, #0
 8013104:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  FixPoint1616_t SigmaEstimate;
  FixPoint1616_t SigmaLimitValue;
  FixPoint1616_t SignalRefClipValue;
  FixPoint1616_t RangeIgnoreThresholdValue;
  FixPoint1616_t SignalRatePerSpad;
  uint8_t DeviceRangeStatusInternal = 0;
 8013108:	2300      	movs	r3, #0
 801310a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  uint16_t tmpWord = 0;
 801310e:	2300      	movs	r3, #0
 8013110:	82fb      	strh	r3, [r7, #22]
  uint8_t Temp8;
  uint32_t Dmax_mm = 0;
 8013112:	2300      	movs	r3, #0
 8013114:	613b      	str	r3, [r7, #16]
   * the value 11 in the DeviceRangeStatus.
   * In addition, the SigmaEstimator is not included in the VL53L0X
   * DeviceRangeStatus, this will be added in the PalRangeStatus.
   */

  DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 8013116:	7afb      	ldrb	r3, [r7, #11]
 8013118:	10db      	asrs	r3, r3, #3
 801311a:	b2db      	uxtb	r3, r3
 801311c:	f003 030f 	and.w	r3, r3, #15
 8013120:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

  if (DeviceRangeStatusInternal == 0 || DeviceRangeStatusInternal == 5 ||
 8013124:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013128:	2b00      	cmp	r3, #0
 801312a:	d017      	beq.n	801315c <VL53L0X_get_pal_range_status+0x98>
 801312c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013130:	2b05      	cmp	r3, #5
 8013132:	d013      	beq.n	801315c <VL53L0X_get_pal_range_status+0x98>
 8013134:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013138:	2b07      	cmp	r3, #7
 801313a:	d00f      	beq.n	801315c <VL53L0X_get_pal_range_status+0x98>
      DeviceRangeStatusInternal == 7 || DeviceRangeStatusInternal == 12 ||
 801313c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013140:	2b0c      	cmp	r3, #12
 8013142:	d00b      	beq.n	801315c <VL53L0X_get_pal_range_status+0x98>
 8013144:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013148:	2b0d      	cmp	r3, #13
 801314a:	d007      	beq.n	801315c <VL53L0X_get_pal_range_status+0x98>
      DeviceRangeStatusInternal == 13 || DeviceRangeStatusInternal == 14 ||
 801314c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013150:	2b0e      	cmp	r3, #14
 8013152:	d003      	beq.n	801315c <VL53L0X_get_pal_range_status+0x98>
 8013154:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013158:	2b0f      	cmp	r3, #15
 801315a:	d103      	bne.n	8013164 <VL53L0X_get_pal_range_status+0xa0>
      DeviceRangeStatusInternal == 15) {
    NoneFlag = 1;
 801315c:	2301      	movs	r3, #1
 801315e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8013162:	e002      	b.n	801316a <VL53L0X_get_pal_range_status+0xa6>
  } else {
    NoneFlag = 0;
 8013164:	2300      	movs	r3, #0
 8013166:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  }

  /* LastSignalRefMcps */
  if (Status == VL53L0X_ERROR_NONE)
 801316a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801316e:	2b00      	cmp	r3, #0
 8013170:	d107      	bne.n	8013182 <VL53L0X_get_pal_range_status+0xbe>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8013172:	2201      	movs	r2, #1
 8013174:	21ff      	movs	r1, #255	@ 0xff
 8013176:	68f8      	ldr	r0, [r7, #12]
 8013178:	f000 fb84 	bl	8013884 <VL53L0X_WrByte>
 801317c:	4603      	mov	r3, r0
 801317e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  if (Status == VL53L0X_ERROR_NONE)
 8013182:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013186:	2b00      	cmp	r3, #0
 8013188:	d109      	bne.n	801319e <VL53L0X_get_pal_range_status+0xda>
    Status =
        VL53L0X_RdWord(Dev, VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF, &tmpWord);
 801318a:	f107 0316 	add.w	r3, r7, #22
 801318e:	461a      	mov	r2, r3
 8013190:	21b6      	movs	r1, #182	@ 0xb6
 8013192:	68f8      	ldr	r0, [r7, #12]
 8013194:	f000 fb00 	bl	8013798 <VL53L0X_RdWord>
 8013198:	4603      	mov	r3, r0
 801319a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 801319e:	8afb      	ldrh	r3, [r7, #22]
 80131a0:	025b      	lsls	r3, r3, #9
 80131a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (Status == VL53L0X_ERROR_NONE)
 80131a4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	d107      	bne.n	80131bc <VL53L0X_get_pal_range_status+0xf8>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80131ac:	2200      	movs	r2, #0
 80131ae:	21ff      	movs	r1, #255	@ 0xff
 80131b0:	68f8      	ldr	r0, [r7, #12]
 80131b2:	f000 fb67 	bl	8013884 <VL53L0X_WrByte>
 80131b6:	4603      	mov	r3, r0
 80131b8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 80131bc:	68fb      	ldr	r3, [r7, #12]
 80131be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80131c0:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144

  /*
   * Check if Sigma limit is enabled, if yes then do comparison with limit
   * value and put the result back into pPalRangeStatus.
   */
  if (Status == VL53L0X_ERROR_NONE)
 80131c4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80131c8:	2b00      	cmp	r3, #0
 80131ca:	d109      	bne.n	80131e0 <VL53L0X_get_pal_range_status+0x11c>
    Status = VL53L0X_GetLimitCheckEnable(
 80131cc:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 80131d0:	461a      	mov	r2, r3
 80131d2:	2100      	movs	r1, #0
 80131d4:	68f8      	ldr	r0, [r7, #12]
 80131d6:	f7fc fced 	bl	800fbb4 <VL53L0X_GetLimitCheckEnable>
 80131da:	4603      	mov	r3, r0
 80131dc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, &SigmaLimitCheckEnable);

  if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 80131e0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	d02e      	beq.n	8013246 <VL53L0X_get_pal_range_status+0x182>
 80131e8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80131ec:	2b00      	cmp	r3, #0
 80131ee:	d12a      	bne.n	8013246 <VL53L0X_get_pal_range_status+0x182>
    /*
     * compute the Sigma and check with limit
     */
    Status = VL53L0X_calc_sigma_estimate(Dev, pRangingMeasurementData,
 80131f0:	f107 0310 	add.w	r3, r7, #16
 80131f4:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80131f8:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80131fa:	68f8      	ldr	r0, [r7, #12]
 80131fc:	f7ff fd52 	bl	8012ca4 <VL53L0X_calc_sigma_estimate>
 8013200:	4603      	mov	r3, r0
 8013202:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                         &SigmaEstimate, &Dmax_mm);
    if (Status == VL53L0X_ERROR_NONE)
 8013206:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801320a:	2b00      	cmp	r3, #0
 801320c:	d103      	bne.n	8013216 <VL53L0X_get_pal_range_status+0x152>
      pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 801320e:	693b      	ldr	r3, [r7, #16]
 8013210:	b29a      	uxth	r2, r3
 8013212:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013214:	815a      	strh	r2, [r3, #10]

    if (Status == VL53L0X_ERROR_NONE) {
 8013216:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801321a:	2b00      	cmp	r3, #0
 801321c:	d113      	bne.n	8013246 <VL53L0X_get_pal_range_status+0x182>
      Status = VL53L0X_GetLimitCheckValue(
 801321e:	f107 0320 	add.w	r3, r7, #32
 8013222:	461a      	mov	r2, r3
 8013224:	2100      	movs	r1, #0
 8013226:	68f8      	ldr	r0, [r7, #12]
 8013228:	f7fc fd4a 	bl	800fcc0 <VL53L0X_GetLimitCheckValue>
 801322c:	4603      	mov	r3, r0
 801322e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
          Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, &SigmaLimitValue);

      if ((SigmaLimitValue > 0) && (SigmaEstimate > SigmaLimitValue))
 8013232:	6a3b      	ldr	r3, [r7, #32]
 8013234:	2b00      	cmp	r3, #0
 8013236:	d006      	beq.n	8013246 <VL53L0X_get_pal_range_status+0x182>
 8013238:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801323a:	6a3b      	ldr	r3, [r7, #32]
 801323c:	429a      	cmp	r2, r3
 801323e:	d902      	bls.n	8013246 <VL53L0X_get_pal_range_status+0x182>
        /* Limit Fail */
        SigmaLimitflag = 1;
 8013240:	2301      	movs	r3, #1
 8013242:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

  /*
   * Check if Signal ref clip limit is enabled, if yes then do comparison
   * with limit value and put the result back into pPalRangeStatus.
   */
  if (Status == VL53L0X_ERROR_NONE)
 8013246:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801324a:	2b00      	cmp	r3, #0
 801324c:	d109      	bne.n	8013262 <VL53L0X_get_pal_range_status+0x19e>
    Status =
        VL53L0X_GetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
 801324e:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 8013252:	461a      	mov	r2, r3
 8013254:	2102      	movs	r1, #2
 8013256:	68f8      	ldr	r0, [r7, #12]
 8013258:	f7fc fcac 	bl	800fbb4 <VL53L0X_GetLimitCheckEnable>
 801325c:	4603      	mov	r3, r0
 801325e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                    &SignalRefClipLimitCheckEnable);

  if ((SignalRefClipLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 8013262:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8013266:	2b00      	cmp	r3, #0
 8013268:	d017      	beq.n	801329a <VL53L0X_get_pal_range_status+0x1d6>
 801326a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801326e:	2b00      	cmp	r3, #0
 8013270:	d113      	bne.n	801329a <VL53L0X_get_pal_range_status+0x1d6>

    Status = VL53L0X_GetLimitCheckValue(
 8013272:	f107 031c 	add.w	r3, r7, #28
 8013276:	461a      	mov	r2, r3
 8013278:	2102      	movs	r1, #2
 801327a:	68f8      	ldr	r0, [r7, #12]
 801327c:	f7fc fd20 	bl	800fcc0 <VL53L0X_GetLimitCheckValue>
 8013280:	4603      	mov	r3, r0
 8013282:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, &SignalRefClipValue);

    if ((SignalRefClipValue > 0) && (LastSignalRefMcps > SignalRefClipValue)) {
 8013286:	69fb      	ldr	r3, [r7, #28]
 8013288:	2b00      	cmp	r3, #0
 801328a:	d006      	beq.n	801329a <VL53L0X_get_pal_range_status+0x1d6>
 801328c:	69fb      	ldr	r3, [r7, #28]
 801328e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013290:	429a      	cmp	r2, r3
 8013292:	d902      	bls.n	801329a <VL53L0X_get_pal_range_status+0x1d6>
      /* Limit Fail */
      SignalRefClipflag = 1;
 8013294:	2301      	movs	r3, #1
 8013296:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
   * Check if Signal ref clip limit is enabled, if yes then do comparison
   * with limit value and put the result back into pPalRangeStatus.
   * EffectiveSpadRtnCount has a format 8.8
   * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
   */
  if (Status == VL53L0X_ERROR_NONE)
 801329a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801329e:	2b00      	cmp	r3, #0
 80132a0:	d109      	bne.n	80132b6 <VL53L0X_get_pal_range_status+0x1f2>
    Status = VL53L0X_GetLimitCheckEnable(
 80132a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80132a6:	461a      	mov	r2, r3
 80132a8:	2103      	movs	r1, #3
 80132aa:	68f8      	ldr	r0, [r7, #12]
 80132ac:	f7fc fc82 	bl	800fbb4 <VL53L0X_GetLimitCheckEnable>
 80132b0:	4603      	mov	r3, r0
 80132b2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        Dev, VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
        &RangeIgnoreThresholdLimitCheckEnable);

  if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 80132b6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d023      	beq.n	8013306 <VL53L0X_get_pal_range_status+0x242>
 80132be:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80132c2:	2b00      	cmp	r3, #0
 80132c4:	d11f      	bne.n	8013306 <VL53L0X_get_pal_range_status+0x242>
      (Status == VL53L0X_ERROR_NONE)) {

    /* Compute the signal rate per spad */
    if (EffectiveSpadRtnCount == 0) {
 80132c6:	893b      	ldrh	r3, [r7, #8]
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d102      	bne.n	80132d2 <VL53L0X_get_pal_range_status+0x20e>
      SignalRatePerSpad = 0;
 80132cc:	2300      	movs	r3, #0
 80132ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80132d0:	e005      	b.n	80132de <VL53L0X_get_pal_range_status+0x21a>
    } else {
      SignalRatePerSpad =
          (FixPoint1616_t)((256 * SignalRate) / EffectiveSpadRtnCount);
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	021a      	lsls	r2, r3, #8
 80132d6:	893b      	ldrh	r3, [r7, #8]
      SignalRatePerSpad =
 80132d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80132dc:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    Status = VL53L0X_GetLimitCheckValue(
 80132de:	f107 0318 	add.w	r3, r7, #24
 80132e2:	461a      	mov	r2, r3
 80132e4:	2103      	movs	r1, #3
 80132e6:	68f8      	ldr	r0, [r7, #12]
 80132e8:	f7fc fcea 	bl	800fcc0 <VL53L0X_GetLimitCheckValue>
 80132ec:	4603      	mov	r3, r0
 80132ee:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        Dev, VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
        &RangeIgnoreThresholdValue);

    if ((RangeIgnoreThresholdValue > 0) &&
 80132f2:	69bb      	ldr	r3, [r7, #24]
 80132f4:	2b00      	cmp	r3, #0
 80132f6:	d006      	beq.n	8013306 <VL53L0X_get_pal_range_status+0x242>
        (SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 80132f8:	69bb      	ldr	r3, [r7, #24]
    if ((RangeIgnoreThresholdValue > 0) &&
 80132fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80132fc:	429a      	cmp	r2, r3
 80132fe:	d202      	bcs.n	8013306 <VL53L0X_get_pal_range_status+0x242>
      /* Limit Fail add 2^6 to range status */
      RangeIgnoreThresholdflag = 1;
 8013300:	2301      	movs	r3, #1
 8013302:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8013306:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801330a:	2b00      	cmp	r3, #0
 801330c:	d14a      	bne.n	80133a4 <VL53L0X_get_pal_range_status+0x2e0>
    if (NoneFlag == 1) {
 801330e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8013312:	2b01      	cmp	r3, #1
 8013314:	d103      	bne.n	801331e <VL53L0X_get_pal_range_status+0x25a>
      *pPalRangeStatus = 255; /* NONE */
 8013316:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013318:	22ff      	movs	r2, #255	@ 0xff
 801331a:	701a      	strb	r2, [r3, #0]
 801331c:	e042      	b.n	80133a4 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (DeviceRangeStatusInternal == 1 ||
 801331e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013322:	2b01      	cmp	r3, #1
 8013324:	d007      	beq.n	8013336 <VL53L0X_get_pal_range_status+0x272>
 8013326:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801332a:	2b02      	cmp	r3, #2
 801332c:	d003      	beq.n	8013336 <VL53L0X_get_pal_range_status+0x272>
               DeviceRangeStatusInternal == 2 ||
 801332e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013332:	2b03      	cmp	r3, #3
 8013334:	d103      	bne.n	801333e <VL53L0X_get_pal_range_status+0x27a>
               DeviceRangeStatusInternal == 3) {
      *pPalRangeStatus = 5; /* HW fail */
 8013336:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013338:	2205      	movs	r2, #5
 801333a:	701a      	strb	r2, [r3, #0]
 801333c:	e032      	b.n	80133a4 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (DeviceRangeStatusInternal == 6 ||
 801333e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013342:	2b06      	cmp	r3, #6
 8013344:	d003      	beq.n	801334e <VL53L0X_get_pal_range_status+0x28a>
 8013346:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801334a:	2b09      	cmp	r3, #9
 801334c:	d103      	bne.n	8013356 <VL53L0X_get_pal_range_status+0x292>
               DeviceRangeStatusInternal == 9) {
      *pPalRangeStatus = 4; /* Phase fail */
 801334e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013350:	2204      	movs	r2, #4
 8013352:	701a      	strb	r2, [r3, #0]
 8013354:	e026      	b.n	80133a4 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (DeviceRangeStatusInternal == 8 ||
 8013356:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801335a:	2b08      	cmp	r3, #8
 801335c:	d007      	beq.n	801336e <VL53L0X_get_pal_range_status+0x2aa>
 801335e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013362:	2b0a      	cmp	r3, #10
 8013364:	d003      	beq.n	801336e <VL53L0X_get_pal_range_status+0x2aa>
               DeviceRangeStatusInternal == 10 || SignalRefClipflag == 1) {
 8013366:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801336a:	2b01      	cmp	r3, #1
 801336c:	d103      	bne.n	8013376 <VL53L0X_get_pal_range_status+0x2b2>
      *pPalRangeStatus = 3; /* Min range */
 801336e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013370:	2203      	movs	r2, #3
 8013372:	701a      	strb	r2, [r3, #0]
 8013374:	e016      	b.n	80133a4 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (DeviceRangeStatusInternal == 4 ||
 8013376:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801337a:	2b04      	cmp	r3, #4
 801337c:	d003      	beq.n	8013386 <VL53L0X_get_pal_range_status+0x2c2>
 801337e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8013382:	2b01      	cmp	r3, #1
 8013384:	d103      	bne.n	801338e <VL53L0X_get_pal_range_status+0x2ca>
               RangeIgnoreThresholdflag == 1) {
      *pPalRangeStatus = 2; /* Signal Fail */
 8013386:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013388:	2202      	movs	r2, #2
 801338a:	701a      	strb	r2, [r3, #0]
 801338c:	e00a      	b.n	80133a4 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (SigmaLimitflag == 1) {
 801338e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8013392:	2b01      	cmp	r3, #1
 8013394:	d103      	bne.n	801339e <VL53L0X_get_pal_range_status+0x2da>
      *pPalRangeStatus = 1; /* Sigma	 Fail */
 8013396:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013398:	2201      	movs	r2, #1
 801339a:	701a      	strb	r2, [r3, #0]
 801339c:	e002      	b.n	80133a4 <VL53L0X_get_pal_range_status+0x2e0>
    } else {
      *pPalRangeStatus = 0; /* Range Valid */
 801339e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80133a0:	2200      	movs	r2, #0
 80133a2:	701a      	strb	r2, [r3, #0]
    }
  }

  /* DMAX only relevant during range error */
  if (*pPalRangeStatus == 0)
 80133a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80133a6:	781b      	ldrb	r3, [r3, #0]
 80133a8:	2b00      	cmp	r3, #0
 80133aa:	d102      	bne.n	80133b2 <VL53L0X_get_pal_range_status+0x2ee>
    pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 80133ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80133ae:	2200      	movs	r2, #0
 80133b0:	815a      	strh	r2, [r3, #10]

  /* fill the Limit Check Status */

  Status = VL53L0X_GetLimitCheckEnable(
 80133b2:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 80133b6:	461a      	mov	r2, r3
 80133b8:	2101      	movs	r1, #1
 80133ba:	68f8      	ldr	r0, [r7, #12]
 80133bc:	f7fc fbfa 	bl	800fbb4 <VL53L0X_GetLimitCheckEnable>
 80133c0:	4603      	mov	r3, r0
 80133c2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
      &SignalRateFinalRangeLimitCheckEnable);

  if (Status == VL53L0X_ERROR_NONE) {
 80133c6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80133ca:	2b00      	cmp	r3, #0
 80133cc:	d14f      	bne.n	801346e <VL53L0X_get_pal_range_status+0x3aa>
    if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 80133ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	d003      	beq.n	80133de <VL53L0X_get_pal_range_status+0x31a>
 80133d6:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80133da:	2b01      	cmp	r3, #1
 80133dc:	d103      	bne.n	80133e6 <VL53L0X_get_pal_range_status+0x322>
      Temp8 = 1;
 80133de:	2301      	movs	r3, #1
 80133e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80133e4:	e002      	b.n	80133ec <VL53L0X_get_pal_range_status+0x328>
    else
      Temp8 = 0;
 80133e6:	2300      	movs	r3, #0
 80133e8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    VL53L0X_SETARRAYPARAMETERFIELD(
 80133ec:	68fb      	ldr	r3, [r7, #12]
 80133ee:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80133f2:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        Dev, LimitChecksStatus, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

    if ((DeviceRangeStatusInternal == 4) ||
 80133f6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80133fa:	2b04      	cmp	r3, #4
 80133fc:	d003      	beq.n	8013406 <VL53L0X_get_pal_range_status+0x342>
        (SignalRateFinalRangeLimitCheckEnable == 0))
 80133fe:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
    if ((DeviceRangeStatusInternal == 4) ||
 8013402:	2b00      	cmp	r3, #0
 8013404:	d103      	bne.n	801340e <VL53L0X_get_pal_range_status+0x34a>
      Temp8 = 1;
 8013406:	2301      	movs	r3, #1
 8013408:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 801340c:	e002      	b.n	8013414 <VL53L0X_get_pal_range_status+0x350>
    else
      Temp8 = 0;
 801340e:	2300      	movs	r3, #0
 8013410:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8013414:	68fb      	ldr	r3, [r7, #12]
 8013416:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 801341a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
                                   VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
                                   Temp8);

    if ((SignalRefClipLimitCheckEnable == 0) || (SignalRefClipflag == 1))
 801341e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8013422:	2b00      	cmp	r3, #0
 8013424:	d003      	beq.n	801342e <VL53L0X_get_pal_range_status+0x36a>
 8013426:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801342a:	2b01      	cmp	r3, #1
 801342c:	d103      	bne.n	8013436 <VL53L0X_get_pal_range_status+0x372>
      Temp8 = 1;
 801342e:	2301      	movs	r3, #1
 8013430:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8013434:	e002      	b.n	801343c <VL53L0X_get_pal_range_status+0x378>
    else
      Temp8 = 0;
 8013436:	2300      	movs	r3, #0
 8013438:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 801343c:	68fb      	ldr	r3, [r7, #12]
 801343e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8013442:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
                                   VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

    if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 8013446:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801344a:	2b00      	cmp	r3, #0
 801344c:	d003      	beq.n	8013456 <VL53L0X_get_pal_range_status+0x392>
 801344e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8013452:	2b01      	cmp	r3, #1
 8013454:	d103      	bne.n	801345e <VL53L0X_get_pal_range_status+0x39a>
        (RangeIgnoreThresholdflag == 1))
      Temp8 = 1;
 8013456:	2301      	movs	r3, #1
 8013458:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 801345c:	e002      	b.n	8013464 <VL53L0X_get_pal_range_status+0x3a0>
    else
      Temp8 = 0;
 801345e:	2300      	movs	r3, #0
 8013460:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8013464:	68fb      	ldr	r3, [r7, #12]
 8013466:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 801346a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
                                   VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
                                   Temp8);
  }

  return Status;
 801346e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8013472:	4618      	mov	r0, r3
 8013474:	3740      	adds	r7, #64	@ 0x40
 8013476:	46bd      	mov	sp, r7
 8013478:	bd80      	pop	{r7, pc}

0801347a <VL53L0X_check_part_used>:
#define LOG_FUNCTION_END_FMT(status, fmt, ...)                                 \
  _LOG_FUNCTION_END_FMT(TRACE_MODULE_API, status, fmt, ##__VA_ARGS__)

VL53L0X_Error
VL53L0X_check_part_used(VL53L0X_DEV Dev, uint8_t *Revision,
                        VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo) {
 801347a:	b580      	push	{r7, lr}
 801347c:	b086      	sub	sp, #24
 801347e:	af00      	add	r7, sp, #0
 8013480:	60f8      	str	r0, [r7, #12]
 8013482:	60b9      	str	r1, [r7, #8]
 8013484:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013486:	2300      	movs	r3, #0
 8013488:	75fb      	strb	r3, [r7, #23]
  uint8_t ModuleIdInt;
  char *ProductId_tmp;

  Status = VL53L0X_get_info_from_device(Dev, 2);
 801348a:	2102      	movs	r1, #2
 801348c:	68f8      	ldr	r0, [r7, #12]
 801348e:	f7fe f89a 	bl	80115c6 <VL53L0X_get_info_from_device>
 8013492:	4603      	mov	r3, r0
 8013494:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE) {
 8013496:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801349a:	2b00      	cmp	r3, #0
 801349c:	d11d      	bne.n	80134da <VL53L0X_check_part_used+0x60>
    ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);
 801349e:	68fb      	ldr	r3, [r7, #12]
 80134a0:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 80134a4:	75bb      	strb	r3, [r7, #22]

    if (ModuleIdInt == 0) {
 80134a6:	7dbb      	ldrb	r3, [r7, #22]
 80134a8:	2b00      	cmp	r3, #0
 80134aa:	d107      	bne.n	80134bc <VL53L0X_check_part_used+0x42>
      *Revision = 0;
 80134ac:	68bb      	ldr	r3, [r7, #8]
 80134ae:	2200      	movs	r2, #0
 80134b0:	701a      	strb	r2, [r3, #0]
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 80134b2:	687b      	ldr	r3, [r7, #4]
 80134b4:	3340      	adds	r3, #64	@ 0x40
 80134b6:	2200      	movs	r2, #0
 80134b8:	701a      	strb	r2, [r3, #0]
 80134ba:	e00e      	b.n	80134da <VL53L0X_check_part_used+0x60>
    } else {
      *Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 80134bc:	68fb      	ldr	r3, [r7, #12]
 80134be:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
 80134c2:	b2da      	uxtb	r2, r3
 80134c4:	68bb      	ldr	r3, [r7, #8]
 80134c6:	701a      	strb	r2, [r3, #0]
      ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ProductId);
 80134c8:	68fb      	ldr	r3, [r7, #12]
 80134ca:	33f3      	adds	r3, #243	@ 0xf3
 80134cc:	613b      	str	r3, [r7, #16]
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	3340      	adds	r3, #64	@ 0x40
 80134d2:	6939      	ldr	r1, [r7, #16]
 80134d4:	4618      	mov	r0, r3
 80134d6:	f000 fbef 	bl	8013cb8 <strcpy>
    }
  }

  return Status;
 80134da:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80134de:	4618      	mov	r0, r3
 80134e0:	3718      	adds	r7, #24
 80134e2:	46bd      	mov	sp, r7
 80134e4:	bd80      	pop	{r7, pc}
	...

080134e8 <VL53L0X_get_device_info>:

VL53L0X_Error
VL53L0X_get_device_info(VL53L0X_DEV Dev,
                        VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo) {
 80134e8:	b5b0      	push	{r4, r5, r7, lr}
 80134ea:	b084      	sub	sp, #16
 80134ec:	af00      	add	r7, sp, #0
 80134ee:	6078      	str	r0, [r7, #4]
 80134f0:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80134f2:	2300      	movs	r3, #0
 80134f4:	73fb      	strb	r3, [r7, #15]
  uint8_t revision_id;
  uint8_t Revision;

  Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 80134f6:	f107 030d 	add.w	r3, r7, #13
 80134fa:	683a      	ldr	r2, [r7, #0]
 80134fc:	4619      	mov	r1, r3
 80134fe:	6878      	ldr	r0, [r7, #4]
 8013500:	f7ff ffbb 	bl	801347a <VL53L0X_check_part_used>
 8013504:	4603      	mov	r3, r0
 8013506:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE) {
 8013508:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801350c:	2b00      	cmp	r3, #0
 801350e:	d13b      	bne.n	8013588 <VL53L0X_get_device_info+0xa0>
    if (Revision == 0) {
 8013510:	7b7b      	ldrb	r3, [r7, #13]
 8013512:	2b00      	cmp	r3, #0
 8013514:	d108      	bne.n	8013528 <VL53L0X_get_device_info+0x40>
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8013516:	683b      	ldr	r3, [r7, #0]
 8013518:	4a30      	ldr	r2, [pc, #192]	@ (80135dc <VL53L0X_get_device_info+0xf4>)
 801351a:	461c      	mov	r4, r3
 801351c:	4613      	mov	r3, r2
 801351e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8013520:	6020      	str	r0, [r4, #0]
 8013522:	6061      	str	r1, [r4, #4]
 8013524:	60a2      	str	r2, [r4, #8]
 8013526:	e027      	b.n	8013578 <VL53L0X_get_device_info+0x90>
                         VL53L0X_STRING_DEVICE_INFO_NAME_TS0);
    } else if ((Revision <= 34) && (Revision != 32)) {
 8013528:	7b7b      	ldrb	r3, [r7, #13]
 801352a:	2b22      	cmp	r3, #34	@ 0x22
 801352c:	d80b      	bhi.n	8013546 <VL53L0X_get_device_info+0x5e>
 801352e:	7b7b      	ldrb	r3, [r7, #13]
 8013530:	2b20      	cmp	r3, #32
 8013532:	d008      	beq.n	8013546 <VL53L0X_get_device_info+0x5e>
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8013534:	683b      	ldr	r3, [r7, #0]
 8013536:	4a2a      	ldr	r2, [pc, #168]	@ (80135e0 <VL53L0X_get_device_info+0xf8>)
 8013538:	461c      	mov	r4, r3
 801353a:	4613      	mov	r3, r2
 801353c:	cb07      	ldmia	r3!, {r0, r1, r2}
 801353e:	6020      	str	r0, [r4, #0]
 8013540:	6061      	str	r1, [r4, #4]
 8013542:	60a2      	str	r2, [r4, #8]
 8013544:	e018      	b.n	8013578 <VL53L0X_get_device_info+0x90>
                         VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
    } else if (Revision < 39) {
 8013546:	7b7b      	ldrb	r3, [r7, #13]
 8013548:	2b26      	cmp	r3, #38	@ 0x26
 801354a:	d808      	bhi.n	801355e <VL53L0X_get_device_info+0x76>
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 801354c:	683b      	ldr	r3, [r7, #0]
 801354e:	4a25      	ldr	r2, [pc, #148]	@ (80135e4 <VL53L0X_get_device_info+0xfc>)
 8013550:	461c      	mov	r4, r3
 8013552:	4613      	mov	r3, r2
 8013554:	cb07      	ldmia	r3!, {r0, r1, r2}
 8013556:	6020      	str	r0, [r4, #0]
 8013558:	6061      	str	r1, [r4, #4]
 801355a:	60a2      	str	r2, [r4, #8]
 801355c:	e00c      	b.n	8013578 <VL53L0X_get_device_info+0x90>
                         VL53L0X_STRING_DEVICE_INFO_NAME_TS2);
    } else {
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 801355e:	683b      	ldr	r3, [r7, #0]
 8013560:	4a21      	ldr	r2, [pc, #132]	@ (80135e8 <VL53L0X_get_device_info+0x100>)
 8013562:	461d      	mov	r5, r3
 8013564:	4614      	mov	r4, r2
 8013566:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013568:	6028      	str	r0, [r5, #0]
 801356a:	6069      	str	r1, [r5, #4]
 801356c:	60aa      	str	r2, [r5, #8]
 801356e:	60eb      	str	r3, [r5, #12]
 8013570:	6820      	ldr	r0, [r4, #0]
 8013572:	6128      	str	r0, [r5, #16]
 8013574:	7923      	ldrb	r3, [r4, #4]
 8013576:	752b      	strb	r3, [r5, #20]
                         VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
    }

    VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 8013578:	683b      	ldr	r3, [r7, #0]
 801357a:	3320      	adds	r3, #32
 801357c:	491b      	ldr	r1, [pc, #108]	@ (80135ec <VL53L0X_get_device_info+0x104>)
 801357e:	461a      	mov	r2, r3
 8013580:	460b      	mov	r3, r1
 8013582:	cb03      	ldmia	r3!, {r0, r1}
 8013584:	6010      	str	r0, [r2, #0]
 8013586:	6051      	str	r1, [r2, #4]
                       VL53L0X_STRING_DEVICE_INFO_TYPE);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8013588:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801358c:	2b00      	cmp	r3, #0
 801358e:	d108      	bne.n	80135a2 <VL53L0X_get_device_info+0xba>
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 8013590:	683b      	ldr	r3, [r7, #0]
 8013592:	3360      	adds	r3, #96	@ 0x60
 8013594:	461a      	mov	r2, r3
 8013596:	21c0      	movs	r1, #192	@ 0xc0
 8013598:	6878      	ldr	r0, [r7, #4]
 801359a:	f000 f872 	bl	8013682 <VL53L0X_RdByte>
 801359e:	4603      	mov	r3, r0
 80135a0:	73fb      	strb	r3, [r7, #15]
                            &pVL53L0X_DeviceInfo->ProductType);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 80135a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80135a6:	2b00      	cmp	r3, #0
 80135a8:	d112      	bne.n	80135d0 <VL53L0X_get_device_info+0xe8>
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_REVISION_ID,
 80135aa:	f107 030e 	add.w	r3, r7, #14
 80135ae:	461a      	mov	r2, r3
 80135b0:	21c2      	movs	r1, #194	@ 0xc2
 80135b2:	6878      	ldr	r0, [r7, #4]
 80135b4:	f000 f865 	bl	8013682 <VL53L0X_RdByte>
 80135b8:	4603      	mov	r3, r0
 80135ba:	73fb      	strb	r3, [r7, #15]
                            &revision_id);
    pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 80135bc:	683b      	ldr	r3, [r7, #0]
 80135be:	2201      	movs	r2, #1
 80135c0:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
    pVL53L0X_DeviceInfo->ProductRevisionMinor = (revision_id & 0xF0) >> 4;
 80135c4:	7bbb      	ldrb	r3, [r7, #14]
 80135c6:	091b      	lsrs	r3, r3, #4
 80135c8:	b2da      	uxtb	r2, r3
 80135ca:	683b      	ldr	r3, [r7, #0]
 80135cc:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  }

  return Status;
 80135d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80135d4:	4618      	mov	r0, r3
 80135d6:	3710      	adds	r7, #16
 80135d8:	46bd      	mov	sp, r7
 80135da:	bdb0      	pop	{r4, r5, r7, pc}
 80135dc:	08013fec 	.word	0x08013fec
 80135e0:	08013ff8 	.word	0x08013ff8
 80135e4:	08014004 	.word	0x08014004
 80135e8:	08014010 	.word	0x08014010
 80135ec:	08014028 	.word	0x08014028

080135f0 <_I2CWrite>:
/* Private variables ---------------------------------------------------------*/
extern VL53L0X_Dev_t Dev;
/* Private function prototypes -----------------------------------------------*/
/* Exported functions --------------------------------------------------------*/

HAL_StatusTypeDef _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 80135f0:	b580      	push	{r7, lr}
 80135f2:	b086      	sub	sp, #24
 80135f4:	af00      	add	r7, sp, #0
 80135f6:	60f8      	str	r0, [r7, #12]
 80135f8:	60b9      	str	r1, [r7, #8]
 80135fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  // int i2c_time_out = I2C_TIME_OUT_BASE + count * I2C_TIME_OUT_BYTE;

  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 80135fc:	68fb      	ldr	r3, [r7, #12]
 80135fe:	f8d3 0158 	ldr.w	r0, [r3, #344]	@ 0x158
 8013602:	68fb      	ldr	r3, [r7, #12]
 8013604:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 8013608:	b2db      	uxtb	r3, r3
 801360a:	4619      	mov	r1, r3
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	b29b      	uxth	r3, r3
 8013610:	68ba      	ldr	r2, [r7, #8]
 8013612:	f7ef fa41 	bl	8002a98 <HAL_I2C_Master_Transmit_DMA>
 8013616:	4603      	mov	r3, r0
 8013618:	75fb      	strb	r3, [r7, #23]
                                       count);
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 801361a:	bf00      	nop
 801361c:	68fb      	ldr	r3, [r7, #12]
 801361e:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8013622:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8013626:	b2db      	uxtb	r3, r3
 8013628:	2b20      	cmp	r3, #32
 801362a:	d1f7      	bne.n	801361c <_I2CWrite+0x2c>
  }
  return status;
 801362c:	7dfb      	ldrb	r3, [r7, #23]
}
 801362e:	4618      	mov	r0, r3
 8013630:	3718      	adds	r7, #24
 8013632:	46bd      	mov	sp, r7
 8013634:	bd80      	pop	{r7, pc}

08013636 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8013636:	b580      	push	{r7, lr}
 8013638:	b086      	sub	sp, #24
 801363a:	af00      	add	r7, sp, #0
 801363c:	60f8      	str	r0, [r7, #12]
 801363e:	60b9      	str	r1, [r7, #8]
 8013640:	607a      	str	r2, [r7, #4]
  int status;
  // int i2c_time_out = I2C_TIME_OUT_BASE + count * I2C_TIME_OUT_BYTE;

  status = HAL_I2C_Master_Receive_DMA(Dev->I2cHandle, Dev->I2cDevAddr | 1,
 8013642:	68fb      	ldr	r3, [r7, #12]
 8013644:	f8d3 0158 	ldr.w	r0, [r3, #344]	@ 0x158
 8013648:	68fb      	ldr	r3, [r7, #12]
 801364a:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 801364e:	b2db      	uxtb	r3, r3
 8013650:	f043 0301 	orr.w	r3, r3, #1
 8013654:	b2db      	uxtb	r3, r3
 8013656:	4619      	mov	r1, r3
 8013658:	687b      	ldr	r3, [r7, #4]
 801365a:	b29b      	uxth	r3, r3
 801365c:	68ba      	ldr	r2, [r7, #8]
 801365e:	f7ef fb2f 	bl	8002cc0 <HAL_I2C_Master_Receive_DMA>
 8013662:	4603      	mov	r3, r0
 8013664:	617b      	str	r3, [r7, #20]
                                      pdata, count);
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 8013666:	bf00      	nop
 8013668:	68fb      	ldr	r3, [r7, #12]
 801366a:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 801366e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8013672:	b2db      	uxtb	r3, r3
 8013674:	2b20      	cmp	r3, #32
 8013676:	d1f7      	bne.n	8013668 <_I2CRead+0x32>
  }
  return status;
 8013678:	697b      	ldr	r3, [r7, #20]
}
 801367a:	4618      	mov	r0, r3
 801367c:	3718      	adds	r7, #24
 801367e:	46bd      	mov	sp, r7
 8013680:	bd80      	pop	{r7, pc}

08013682 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 8013682:	b580      	push	{r7, lr}
 8013684:	b086      	sub	sp, #24
 8013686:	af00      	add	r7, sp, #0
 8013688:	60f8      	str	r0, [r7, #12]
 801368a:	460b      	mov	r3, r1
 801368c:	607a      	str	r2, [r7, #4]
 801368e:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013690:	2300      	movs	r3, #0
 8013692:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);
 8013694:	f107 030b 	add.w	r3, r7, #11
 8013698:	2201      	movs	r2, #1
 801369a:	4619      	mov	r1, r3
 801369c:	68f8      	ldr	r0, [r7, #12]
 801369e:	f7ff ffa7 	bl	80135f0 <_I2CWrite>
 80136a2:	4603      	mov	r3, r0
 80136a4:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 80136a6:	7dbb      	ldrb	r3, [r7, #22]
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	d002      	beq.n	80136b2 <VL53L0X_RdByte+0x30>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80136ac:	23ec      	movs	r3, #236	@ 0xec
 80136ae:	75fb      	strb	r3, [r7, #23]
    goto done;
 80136b0:	e00d      	b.n	80136ce <VL53L0X_RdByte+0x4c>
  }

  status_int = _I2CRead(Dev, data, 1);
 80136b2:	2201      	movs	r2, #1
 80136b4:	6879      	ldr	r1, [r7, #4]
 80136b6:	68f8      	ldr	r0, [r7, #12]
 80136b8:	f7ff ffbd 	bl	8013636 <_I2CRead>
 80136bc:	4603      	mov	r3, r0
 80136be:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 80136c0:	7dbb      	ldrb	r3, [r7, #22]
 80136c2:	2b00      	cmp	r3, #0
 80136c4:	d002      	beq.n	80136cc <VL53L0X_RdByte+0x4a>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80136c6:	23ec      	movs	r3, #236	@ 0xec
 80136c8:	75fb      	strb	r3, [r7, #23]
 80136ca:	e000      	b.n	80136ce <VL53L0X_RdByte+0x4c>
  }
done:
 80136cc:	bf00      	nop
  return Status;
 80136ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80136d2:	4618      	mov	r0, r3
 80136d4:	3718      	adds	r7, #24
 80136d6:	46bd      	mov	sp, r7
 80136d8:	bd80      	pop	{r7, pc}
	...

080136dc <VL53L0X_WriteMulti>:

uint8_t _I2CBuffer[64];

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index,
                                 volatile uint8_t *pdata, uint32_t count) {
 80136dc:	b580      	push	{r7, lr}
 80136de:	b086      	sub	sp, #24
 80136e0:	af00      	add	r7, sp, #0
 80136e2:	60f8      	str	r0, [r7, #12]
 80136e4:	607a      	str	r2, [r7, #4]
 80136e6:	603b      	str	r3, [r7, #0]
 80136e8:	460b      	mov	r3, r1
 80136ea:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status_int;
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80136ec:	2300      	movs	r3, #0
 80136ee:	75fb      	strb	r3, [r7, #23]

  if (count > sizeof(_I2CBuffer) - 1) {
 80136f0:	683b      	ldr	r3, [r7, #0]
 80136f2:	2b3f      	cmp	r3, #63	@ 0x3f
 80136f4:	d902      	bls.n	80136fc <VL53L0X_WriteMulti+0x20>
    return VL53L0X_ERROR_INVALID_PARAMS;
 80136f6:	f06f 0303 	mvn.w	r3, #3
 80136fa:	e017      	b.n	801372c <VL53L0X_WriteMulti+0x50>
  }

  _I2CBuffer[0] = index;
 80136fc:	4a0d      	ldr	r2, [pc, #52]	@ (8013734 <VL53L0X_WriteMulti+0x58>)
 80136fe:	7afb      	ldrb	r3, [r7, #11]
 8013700:	7013      	strb	r3, [r2, #0]
  memcpy(&_I2CBuffer[1], (const void *)pdata, count);
 8013702:	683a      	ldr	r2, [r7, #0]
 8013704:	6879      	ldr	r1, [r7, #4]
 8013706:	480c      	ldr	r0, [pc, #48]	@ (8013738 <VL53L0X_WriteMulti+0x5c>)
 8013708:	f000 fade 	bl	8013cc8 <memcpy>

  status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 801370c:	683b      	ldr	r3, [r7, #0]
 801370e:	3301      	adds	r3, #1
 8013710:	461a      	mov	r2, r3
 8013712:	4908      	ldr	r1, [pc, #32]	@ (8013734 <VL53L0X_WriteMulti+0x58>)
 8013714:	68f8      	ldr	r0, [r7, #12]
 8013716:	f7ff ff6b 	bl	80135f0 <_I2CWrite>
 801371a:	4603      	mov	r3, r0
 801371c:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 801371e:	7dbb      	ldrb	r3, [r7, #22]
 8013720:	2b00      	cmp	r3, #0
 8013722:	d001      	beq.n	8013728 <VL53L0X_WriteMulti+0x4c>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013724:	23ec      	movs	r3, #236	@ 0xec
 8013726:	75fb      	strb	r3, [r7, #23]
  }

  return Status;
 8013728:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801372c:	4618      	mov	r0, r3
 801372e:	3718      	adds	r7, #24
 8013730:	46bd      	mov	sp, r7
 8013732:	bd80      	pop	{r7, pc}
 8013734:	20002438 	.word	0x20002438
 8013738:	20002439 	.word	0x20002439

0801373c <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata,
                                uint32_t count) {
 801373c:	b580      	push	{r7, lr}
 801373e:	b086      	sub	sp, #24
 8013740:	af00      	add	r7, sp, #0
 8013742:	60f8      	str	r0, [r7, #12]
 8013744:	607a      	str	r2, [r7, #4]
 8013746:	603b      	str	r3, [r7, #0]
 8013748:	460b      	mov	r3, r1
 801374a:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801374c:	2300      	movs	r3, #0
 801374e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);
 8013750:	f107 030b 	add.w	r3, r7, #11
 8013754:	2201      	movs	r2, #1
 8013756:	4619      	mov	r1, r3
 8013758:	68f8      	ldr	r0, [r7, #12]
 801375a:	f7ff ff49 	bl	80135f0 <_I2CWrite>
 801375e:	4603      	mov	r3, r0
 8013760:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013762:	7dbb      	ldrb	r3, [r7, #22]
 8013764:	2b00      	cmp	r3, #0
 8013766:	d002      	beq.n	801376e <VL53L0X_ReadMulti+0x32>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013768:	23ec      	movs	r3, #236	@ 0xec
 801376a:	75fb      	strb	r3, [r7, #23]
    goto done;
 801376c:	e00d      	b.n	801378a <VL53L0X_ReadMulti+0x4e>
  }

  status_int = _I2CRead(Dev, pdata, count);
 801376e:	683a      	ldr	r2, [r7, #0]
 8013770:	6879      	ldr	r1, [r7, #4]
 8013772:	68f8      	ldr	r0, [r7, #12]
 8013774:	f7ff ff5f 	bl	8013636 <_I2CRead>
 8013778:	4603      	mov	r3, r0
 801377a:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 801377c:	7dbb      	ldrb	r3, [r7, #22]
 801377e:	2b00      	cmp	r3, #0
 8013780:	d002      	beq.n	8013788 <VL53L0X_ReadMulti+0x4c>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013782:	23ec      	movs	r3, #236	@ 0xec
 8013784:	75fb      	strb	r3, [r7, #23]
 8013786:	e000      	b.n	801378a <VL53L0X_ReadMulti+0x4e>
  }
done:
 8013788:	bf00      	nop
  return Status;
 801378a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801378e:	4618      	mov	r0, r3
 8013790:	3718      	adds	r7, #24
 8013792:	46bd      	mov	sp, r7
 8013794:	bd80      	pop	{r7, pc}
	...

08013798 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 8013798:	b580      	push	{r7, lr}
 801379a:	b086      	sub	sp, #24
 801379c:	af00      	add	r7, sp, #0
 801379e:	60f8      	str	r0, [r7, #12]
 80137a0:	460b      	mov	r3, r1
 80137a2:	607a      	str	r2, [r7, #4]
 80137a4:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80137a6:	2300      	movs	r3, #0
 80137a8:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);
 80137aa:	f107 030b 	add.w	r3, r7, #11
 80137ae:	2201      	movs	r2, #1
 80137b0:	4619      	mov	r1, r3
 80137b2:	68f8      	ldr	r0, [r7, #12]
 80137b4:	f7ff ff1c 	bl	80135f0 <_I2CWrite>
 80137b8:	4603      	mov	r3, r0
 80137ba:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 80137bc:	7dbb      	ldrb	r3, [r7, #22]
 80137be:	2b00      	cmp	r3, #0
 80137c0:	d002      	beq.n	80137c8 <VL53L0X_RdWord+0x30>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80137c2:	23ec      	movs	r3, #236	@ 0xec
 80137c4:	75fb      	strb	r3, [r7, #23]
    goto done;
 80137c6:	e016      	b.n	80137f6 <VL53L0X_RdWord+0x5e>
  }

  status_int = _I2CRead(Dev, _I2CBuffer, 2);
 80137c8:	2202      	movs	r2, #2
 80137ca:	490e      	ldr	r1, [pc, #56]	@ (8013804 <VL53L0X_RdWord+0x6c>)
 80137cc:	68f8      	ldr	r0, [r7, #12]
 80137ce:	f7ff ff32 	bl	8013636 <_I2CRead>
 80137d2:	4603      	mov	r3, r0
 80137d4:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 80137d6:	7dbb      	ldrb	r3, [r7, #22]
 80137d8:	2b00      	cmp	r3, #0
 80137da:	d002      	beq.n	80137e2 <VL53L0X_RdWord+0x4a>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80137dc:	23ec      	movs	r3, #236	@ 0xec
 80137de:	75fb      	strb	r3, [r7, #23]
    goto done;
 80137e0:	e009      	b.n	80137f6 <VL53L0X_RdWord+0x5e>
  }

  *data = ((uint16_t)_I2CBuffer[0] << 8) + (uint16_t)_I2CBuffer[1];
 80137e2:	4b08      	ldr	r3, [pc, #32]	@ (8013804 <VL53L0X_RdWord+0x6c>)
 80137e4:	781b      	ldrb	r3, [r3, #0]
 80137e6:	021b      	lsls	r3, r3, #8
 80137e8:	b29b      	uxth	r3, r3
 80137ea:	4a06      	ldr	r2, [pc, #24]	@ (8013804 <VL53L0X_RdWord+0x6c>)
 80137ec:	7852      	ldrb	r2, [r2, #1]
 80137ee:	4413      	add	r3, r2
 80137f0:	b29a      	uxth	r2, r3
 80137f2:	687b      	ldr	r3, [r7, #4]
 80137f4:	801a      	strh	r2, [r3, #0]
done:
  return Status;
 80137f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80137fa:	4618      	mov	r0, r3
 80137fc:	3718      	adds	r7, #24
 80137fe:	46bd      	mov	sp, r7
 8013800:	bd80      	pop	{r7, pc}
 8013802:	bf00      	nop
 8013804:	20002438 	.word	0x20002438

08013808 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 8013808:	b580      	push	{r7, lr}
 801380a:	b086      	sub	sp, #24
 801380c:	af00      	add	r7, sp, #0
 801380e:	60f8      	str	r0, [r7, #12]
 8013810:	460b      	mov	r3, r1
 8013812:	607a      	str	r2, [r7, #4]
 8013814:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013816:	2300      	movs	r3, #0
 8013818:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);
 801381a:	f107 030b 	add.w	r3, r7, #11
 801381e:	2201      	movs	r2, #1
 8013820:	4619      	mov	r1, r3
 8013822:	68f8      	ldr	r0, [r7, #12]
 8013824:	f7ff fee4 	bl	80135f0 <_I2CWrite>
 8013828:	4603      	mov	r3, r0
 801382a:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 801382c:	7dbb      	ldrb	r3, [r7, #22]
 801382e:	2b00      	cmp	r3, #0
 8013830:	d002      	beq.n	8013838 <VL53L0X_RdDWord+0x30>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013832:	23ec      	movs	r3, #236	@ 0xec
 8013834:	75fb      	strb	r3, [r7, #23]
    goto done;
 8013836:	e01c      	b.n	8013872 <VL53L0X_RdDWord+0x6a>
  }

  status_int = _I2CRead(Dev, _I2CBuffer, 4);
 8013838:	2204      	movs	r2, #4
 801383a:	4911      	ldr	r1, [pc, #68]	@ (8013880 <VL53L0X_RdDWord+0x78>)
 801383c:	68f8      	ldr	r0, [r7, #12]
 801383e:	f7ff fefa 	bl	8013636 <_I2CRead>
 8013842:	4603      	mov	r3, r0
 8013844:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013846:	7dbb      	ldrb	r3, [r7, #22]
 8013848:	2b00      	cmp	r3, #0
 801384a:	d002      	beq.n	8013852 <VL53L0X_RdDWord+0x4a>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801384c:	23ec      	movs	r3, #236	@ 0xec
 801384e:	75fb      	strb	r3, [r7, #23]
    goto done;
 8013850:	e00f      	b.n	8013872 <VL53L0X_RdDWord+0x6a>
  }

  *data = ((uint32_t)_I2CBuffer[0] << 24) + ((uint32_t)_I2CBuffer[1] << 16) +
 8013852:	4b0b      	ldr	r3, [pc, #44]	@ (8013880 <VL53L0X_RdDWord+0x78>)
 8013854:	781b      	ldrb	r3, [r3, #0]
 8013856:	061a      	lsls	r2, r3, #24
 8013858:	4b09      	ldr	r3, [pc, #36]	@ (8013880 <VL53L0X_RdDWord+0x78>)
 801385a:	785b      	ldrb	r3, [r3, #1]
 801385c:	041b      	lsls	r3, r3, #16
 801385e:	441a      	add	r2, r3
          ((uint32_t)_I2CBuffer[2] << 8) + (uint32_t)_I2CBuffer[3];
 8013860:	4b07      	ldr	r3, [pc, #28]	@ (8013880 <VL53L0X_RdDWord+0x78>)
 8013862:	789b      	ldrb	r3, [r3, #2]
 8013864:	021b      	lsls	r3, r3, #8
  *data = ((uint32_t)_I2CBuffer[0] << 24) + ((uint32_t)_I2CBuffer[1] << 16) +
 8013866:	4413      	add	r3, r2
          ((uint32_t)_I2CBuffer[2] << 8) + (uint32_t)_I2CBuffer[3];
 8013868:	4a05      	ldr	r2, [pc, #20]	@ (8013880 <VL53L0X_RdDWord+0x78>)
 801386a:	78d2      	ldrb	r2, [r2, #3]
 801386c:	441a      	add	r2, r3
  *data = ((uint32_t)_I2CBuffer[0] << 24) + ((uint32_t)_I2CBuffer[1] << 16) +
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	601a      	str	r2, [r3, #0]

done:
  return Status;
 8013872:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013876:	4618      	mov	r0, r3
 8013878:	3718      	adds	r7, #24
 801387a:	46bd      	mov	sp, r7
 801387c:	bd80      	pop	{r7, pc}
 801387e:	bf00      	nop
 8013880:	20002438 	.word	0x20002438

08013884 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 8013884:	b580      	push	{r7, lr}
 8013886:	b084      	sub	sp, #16
 8013888:	af00      	add	r7, sp, #0
 801388a:	6078      	str	r0, [r7, #4]
 801388c:	460b      	mov	r3, r1
 801388e:	70fb      	strb	r3, [r7, #3]
 8013890:	4613      	mov	r3, r2
 8013892:	70bb      	strb	r3, [r7, #2]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013894:	2300      	movs	r3, #0
 8013896:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef status_int;

  _I2CBuffer[0] = index;
 8013898:	4a0b      	ldr	r2, [pc, #44]	@ (80138c8 <VL53L0X_WrByte+0x44>)
 801389a:	78fb      	ldrb	r3, [r7, #3]
 801389c:	7013      	strb	r3, [r2, #0]
  _I2CBuffer[1] = data;
 801389e:	4a0a      	ldr	r2, [pc, #40]	@ (80138c8 <VL53L0X_WrByte+0x44>)
 80138a0:	78bb      	ldrb	r3, [r7, #2]
 80138a2:	7053      	strb	r3, [r2, #1]

  status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 80138a4:	2202      	movs	r2, #2
 80138a6:	4908      	ldr	r1, [pc, #32]	@ (80138c8 <VL53L0X_WrByte+0x44>)
 80138a8:	6878      	ldr	r0, [r7, #4]
 80138aa:	f7ff fea1 	bl	80135f0 <_I2CWrite>
 80138ae:	4603      	mov	r3, r0
 80138b0:	73bb      	strb	r3, [r7, #14]

  if (status_int != HAL_OK) {
 80138b2:	7bbb      	ldrb	r3, [r7, #14]
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	d001      	beq.n	80138bc <VL53L0X_WrByte+0x38>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80138b8:	23ec      	movs	r3, #236	@ 0xec
 80138ba:	73fb      	strb	r3, [r7, #15]
  }

  return Status;
 80138bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80138c0:	4618      	mov	r0, r3
 80138c2:	3710      	adds	r7, #16
 80138c4:	46bd      	mov	sp, r7
 80138c6:	bd80      	pop	{r7, pc}
 80138c8:	20002438 	.word	0x20002438

080138cc <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 80138cc:	b580      	push	{r7, lr}
 80138ce:	b084      	sub	sp, #16
 80138d0:	af00      	add	r7, sp, #0
 80138d2:	6078      	str	r0, [r7, #4]
 80138d4:	460b      	mov	r3, r1
 80138d6:	70fb      	strb	r3, [r7, #3]
 80138d8:	4613      	mov	r3, r2
 80138da:	803b      	strh	r3, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80138dc:	2300      	movs	r3, #0
 80138de:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef status_int;

  _I2CBuffer[0] = index;
 80138e0:	4a0f      	ldr	r2, [pc, #60]	@ (8013920 <VL53L0X_WrWord+0x54>)
 80138e2:	78fb      	ldrb	r3, [r7, #3]
 80138e4:	7013      	strb	r3, [r2, #0]
  _I2CBuffer[1] = data >> 8;
 80138e6:	883b      	ldrh	r3, [r7, #0]
 80138e8:	0a1b      	lsrs	r3, r3, #8
 80138ea:	b29b      	uxth	r3, r3
 80138ec:	b2da      	uxtb	r2, r3
 80138ee:	4b0c      	ldr	r3, [pc, #48]	@ (8013920 <VL53L0X_WrWord+0x54>)
 80138f0:	705a      	strb	r2, [r3, #1]
  _I2CBuffer[2] = data & 0x00FF;
 80138f2:	883b      	ldrh	r3, [r7, #0]
 80138f4:	b2da      	uxtb	r2, r3
 80138f6:	4b0a      	ldr	r3, [pc, #40]	@ (8013920 <VL53L0X_WrWord+0x54>)
 80138f8:	709a      	strb	r2, [r3, #2]

  status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 80138fa:	2203      	movs	r2, #3
 80138fc:	4908      	ldr	r1, [pc, #32]	@ (8013920 <VL53L0X_WrWord+0x54>)
 80138fe:	6878      	ldr	r0, [r7, #4]
 8013900:	f7ff fe76 	bl	80135f0 <_I2CWrite>
 8013904:	4603      	mov	r3, r0
 8013906:	73bb      	strb	r3, [r7, #14]

  if (status_int != HAL_OK) {
 8013908:	7bbb      	ldrb	r3, [r7, #14]
 801390a:	2b00      	cmp	r3, #0
 801390c:	d001      	beq.n	8013912 <VL53L0X_WrWord+0x46>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801390e:	23ec      	movs	r3, #236	@ 0xec
 8013910:	73fb      	strb	r3, [r7, #15]
  }

  return Status;
 8013912:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013916:	4618      	mov	r0, r3
 8013918:	3710      	adds	r7, #16
 801391a:	46bd      	mov	sp, r7
 801391c:	bd80      	pop	{r7, pc}
 801391e:	bf00      	nop
 8013920:	20002438 	.word	0x20002438

08013924 <VL53L0X_UpdateByte>:

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index,
                                 uint8_t AndData, uint8_t OrData) {
 8013924:	b580      	push	{r7, lr}
 8013926:	b084      	sub	sp, #16
 8013928:	af00      	add	r7, sp, #0
 801392a:	6078      	str	r0, [r7, #4]
 801392c:	4608      	mov	r0, r1
 801392e:	4611      	mov	r1, r2
 8013930:	461a      	mov	r2, r3
 8013932:	4603      	mov	r3, r0
 8013934:	70fb      	strb	r3, [r7, #3]
 8013936:	460b      	mov	r3, r1
 8013938:	70bb      	strb	r3, [r7, #2]
 801393a:	4613      	mov	r3, r2
 801393c:	707b      	strb	r3, [r7, #1]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801393e:	2300      	movs	r3, #0
 8013940:	73fb      	strb	r3, [r7, #15]
  uint8_t data;

  Status = VL53L0X_RdByte(Dev, index, &data);
 8013942:	f107 020e 	add.w	r2, r7, #14
 8013946:	78fb      	ldrb	r3, [r7, #3]
 8013948:	4619      	mov	r1, r3
 801394a:	6878      	ldr	r0, [r7, #4]
 801394c:	f7ff fe99 	bl	8013682 <VL53L0X_RdByte>
 8013950:	4603      	mov	r3, r0
 8013952:	73fb      	strb	r3, [r7, #15]

  if (Status) {
 8013954:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013958:	2b00      	cmp	r3, #0
 801395a:	d110      	bne.n	801397e <VL53L0X_UpdateByte+0x5a>
    goto done;
  }

  data = (data & AndData) | OrData;
 801395c:	7bba      	ldrb	r2, [r7, #14]
 801395e:	78bb      	ldrb	r3, [r7, #2]
 8013960:	4013      	ands	r3, r2
 8013962:	b2da      	uxtb	r2, r3
 8013964:	787b      	ldrb	r3, [r7, #1]
 8013966:	4313      	orrs	r3, r2
 8013968:	b2db      	uxtb	r3, r3
 801396a:	73bb      	strb	r3, [r7, #14]
  Status = VL53L0X_WrByte(Dev, index, data);
 801396c:	7bba      	ldrb	r2, [r7, #14]
 801396e:	78fb      	ldrb	r3, [r7, #3]
 8013970:	4619      	mov	r1, r3
 8013972:	6878      	ldr	r0, [r7, #4]
 8013974:	f7ff ff86 	bl	8013884 <VL53L0X_WrByte>
 8013978:	4603      	mov	r3, r0
 801397a:	73fb      	strb	r3, [r7, #15]
 801397c:	e000      	b.n	8013980 <VL53L0X_UpdateByte+0x5c>
    goto done;
 801397e:	bf00      	nop
done:
  return Status;
 8013980:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013984:	4618      	mov	r0, r3
 8013986:	3710      	adds	r7, #16
 8013988:	46bd      	mov	sp, r7
 801398a:	bd80      	pop	{r7, pc}

0801398c <VL53L0X_PollingDelay>:
  }

  return Status;
}

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 801398c:	b580      	push	{r7, lr}
 801398e:	b084      	sub	sp, #16
 8013990:	af00      	add	r7, sp, #0
 8013992:	6078      	str	r0, [r7, #4]
  VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8013994:	2300      	movs	r3, #0
 8013996:	73fb      	strb	r3, [r7, #15]

  // do nothing
  VL53L0X_OsDelay();
 8013998:	2002      	movs	r0, #2
 801399a:	f7ee f9b1 	bl	8001d00 <HAL_Delay>
  return status;
 801399e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80139a2:	4618      	mov	r0, r3
 80139a4:	3710      	adds	r7, #16
 80139a6:	46bd      	mov	sp, r7
 80139a8:	bd80      	pop	{r7, pc}
	...

080139ac <vl53l0x_initialize>:

/**
 * @brief  VL53L0X proximity sensor Initialization.
 */
VL53L0X_Error vl53l0x_initialize(void)
{
 80139ac:	b580      	push	{r7, lr}
 80139ae:	b09c      	sub	sp, #112	@ 0x70
 80139b0:	af00      	add	r7, sp, #0

  /* end sensor shutdown */
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin,
 80139b2:	2201      	movs	r2, #1
 80139b4:	2140      	movs	r1, #64	@ 0x40
 80139b6:	4827      	ldr	r0, [pc, #156]	@ (8013a54 <vl53l0x_initialize+0xa8>)
 80139b8:	f7ee ffa2 	bl	8002900 <HAL_GPIO_WritePin>
                    GPIO_PIN_SET); /* Xshutdown pin, active low */

  HAL_Delay(2); /* tboot after Xshut is 1.2 ms max - DS p 14 */
 80139bc:	2002      	movs	r0, #2
 80139be:	f7ee f99f 	bl	8001d00 <HAL_Delay>

  uint16_t vl53l0x_id = 0;
 80139c2:	2300      	movs	r3, #0
 80139c4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
  VL53L0X_Error ret_value = 1; /* all error codes are defined <=0, so set it to something that is not defined */
 80139c8:	2301      	movs	r3, #1
 80139ca:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  VL53L0X_DeviceInfo_t VL53L0X_DeviceInfo;
  VL53L0X_Dev_t  *pDev = &Dev;
 80139ce:	4b22      	ldr	r3, [pc, #136]	@ (8013a58 <vl53l0x_initialize+0xac>)
 80139d0:	66bb      	str	r3, [r7, #104]	@ 0x68

  Dev.I2cHandle = &hi2c2;
 80139d2:	4b21      	ldr	r3, [pc, #132]	@ (8013a58 <vl53l0x_initialize+0xac>)
 80139d4:	4a21      	ldr	r2, [pc, #132]	@ (8013a5c <vl53l0x_initialize+0xb0>)
 80139d6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
  Dev.I2cDevAddr = ((uint16_t)(VL53L0X_I2C_ADDR)) << 1;
 80139da:	4b1f      	ldr	r3, [pc, #124]	@ (8013a58 <vl53l0x_initialize+0xac>)
 80139dc:	2252      	movs	r2, #82	@ 0x52
 80139de:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c

  ret_value = VL53L0X_GetDeviceInfo(pDev, &VL53L0X_DeviceInfo);
 80139e2:	463b      	mov	r3, r7
 80139e4:	4619      	mov	r1, r3
 80139e6:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80139e8:	f7fb fa64 	bl	800eeb4 <VL53L0X_GetDeviceInfo>
 80139ec:	4603      	mov	r3, r0
 80139ee:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  if (ret_value == VL53L0X_ERROR_NONE)
 80139f2:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80139f6:	2b00      	cmp	r3, #0
 80139f8:	d125      	bne.n	8013a46 <vl53l0x_initialize+0x9a>
  {
	  ret_value = VL53L0X_RdWord(pDev, VL53L0X_REG_IDENTIFICATION_MODEL_ID, &vl53l0x_id);
 80139fa:	f107 0366 	add.w	r3, r7, #102	@ 0x66
 80139fe:	461a      	mov	r2, r3
 8013a00:	21c0      	movs	r1, #192	@ 0xc0
 8013a02:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8013a04:	f7ff fec8 	bl	8013798 <VL53L0X_RdWord>
 8013a08:	4603      	mov	r3, r0
 8013a0a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	  if (ret_value == VL53L0X_ERROR_NONE)
 8013a0e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8013a12:	2b00      	cmp	r3, #0
 8013a14:	d117      	bne.n	8013a46 <vl53l0x_initialize+0x9a>
	  {
    	if (vl53l0x_id == VL53L0X_ID)
 8013a16:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8013a1a:	f64e 62aa 	movw	r2, #61098	@ 0xeeaa
 8013a1e:	4293      	cmp	r3, r2
 8013a20:	d111      	bne.n	8013a46 <vl53l0x_initialize+0x9a>
    	{
    	  ret_value = VL53L0X_DataInit(pDev);
 8013a22:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8013a24:	f7fb fa6e 	bl	800ef04 <VL53L0X_DataInit>
 8013a28:	4603      	mov	r3, r0
 8013a2a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    	  if (ret_value == VL53L0X_ERROR_NONE)
 8013a2e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8013a32:	2b00      	cmp	r3, #0
 8013a34:	d107      	bne.n	8013a46 <vl53l0x_initialize+0x9a>
    	  {
    		  Dev.Present = 1;
 8013a36:	4b08      	ldr	r3, [pc, #32]	@ (8013a58 <vl53l0x_initialize+0xac>)
 8013a38:	2201      	movs	r2, #1
 8013a3a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
    		  SetupContinousIntMeasurement(pDev,200000); /* period given in usec ->200msec that is required for 'performance mode' */
 8013a3e:	4908      	ldr	r1, [pc, #32]	@ (8013a60 <vl53l0x_initialize+0xb4>)
 8013a40:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8013a42:	f000 f80f 	bl	8013a64 <SetupContinousIntMeasurement>
    	  }
    	}
	  }
  }
  return ret_value;
 8013a46:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 8013a4a:	4618      	mov	r0, r3
 8013a4c:	3770      	adds	r7, #112	@ 0x70
 8013a4e:	46bd      	mov	sp, r7
 8013a50:	bd80      	pop	{r7, pc}
 8013a52:	bf00      	nop
 8013a54:	48000800 	.word	0x48000800
 8013a58:	20002478 	.word	0x20002478
 8013a5c:	20000388 	.word	0x20000388
 8013a60:	00030d40 	.word	0x00030d40

08013a64 <SetupContinousIntMeasurement>:
/**
 *  Setup sensor for continuous measurement defined by the parameter period that is raising an interrupt
 *  after measurement, setting is considering the high-accuracy mode that has a min period of 200msec
 */
VL53L0X_Error SetupContinousIntMeasurement(VL53L0X_Dev_t *pDev, int period)
{
 8013a64:	b580      	push	{r7, lr}
 8013a66:	b086      	sub	sp, #24
 8013a68:	af00      	add	r7, sp, #0
 8013a6a:	6078      	str	r0, [r7, #4]
 8013a6c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error ret_value = 1;
 8013a6e:	2301      	movs	r3, #1
 8013a70:	75fb      	strb	r3, [r7, #23]
	uint32_t refSpadCount;
	uint8_t isApertureSpads;
	uint8_t VhvSettings;
	uint8_t PhaseCal;

	ret_value = VL53L0X_StaticInit(pDev); // Device Initialization
 8013a72:	6878      	ldr	r0, [r7, #4]
 8013a74:	f7fb fb5a 	bl	800f12c <VL53L0X_StaticInit>
 8013a78:	4603      	mov	r3, r0
 8013a7a:	75fb      	strb	r3, [r7, #23]
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013a7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013a80:	2b00      	cmp	r3, #0
 8013a82:	d002      	beq.n	8013a8a <SetupContinousIntMeasurement+0x26>
		return ret_value;
 8013a84:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013a88:	e074      	b.n	8013b74 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_PerformRefCalibration(pDev, &VhvSettings, &PhaseCal); // Device Initialization
 8013a8a:	f107 020a 	add.w	r2, r7, #10
 8013a8e:	f107 030b 	add.w	r3, r7, #11
 8013a92:	4619      	mov	r1, r3
 8013a94:	6878      	ldr	r0, [r7, #4]
 8013a96:	f7fc fa07 	bl	800fea8 <VL53L0X_PerformRefCalibration>
 8013a9a:	4603      	mov	r3, r0
 8013a9c:	75fb      	strb	r3, [r7, #23]
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013a9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013aa2:	2b00      	cmp	r3, #0
 8013aa4:	d002      	beq.n	8013aac <SetupContinousIntMeasurement+0x48>
		return ret_value;
 8013aa6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013aaa:	e063      	b.n	8013b74 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetDeviceMode(pDev,
 8013aac:	2101      	movs	r1, #1
 8013aae:	6878      	ldr	r0, [r7, #4]
 8013ab0:	f7fb fd52 	bl	800f558 <VL53L0X_SetDeviceMode>
 8013ab4:	4603      	mov	r3, r0
 8013ab6:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DEVICEMODE_CONTINUOUS_RANGING); // Setup in continuous mode ranging mode
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013ab8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013abc:	2b00      	cmp	r3, #0
 8013abe:	d002      	beq.n	8013ac6 <SetupContinousIntMeasurement+0x62>
		return ret_value;
 8013ac0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013ac4:	e056      	b.n	8013b74 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetLimitCheckEnable(pDev,
 8013ac6:	2201      	movs	r2, #1
 8013ac8:	2100      	movs	r1, #0
 8013aca:	6878      	ldr	r0, [r7, #4]
 8013acc:	f7fb ffe6 	bl	800fa9c <VL53L0X_SetLimitCheckEnable>
 8013ad0:	4603      	mov	r3, r0
 8013ad2:	75fb      	strb	r3, [r7, #23]
	VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013ad4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013ad8:	2b00      	cmp	r3, #0
 8013ada:	d002      	beq.n	8013ae2 <SetupContinousIntMeasurement+0x7e>
		return ret_value;
 8013adc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013ae0:	e048      	b.n	8013b74 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetLimitCheckEnable(pDev,
 8013ae2:	2201      	movs	r2, #1
 8013ae4:	2101      	movs	r1, #1
 8013ae6:	6878      	ldr	r0, [r7, #4]
 8013ae8:	f7fb ffd8 	bl	800fa9c <VL53L0X_SetLimitCheckEnable>
 8013aec:	4603      	mov	r3, r0
 8013aee:	75fb      	strb	r3, [r7, #23]
	VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013af0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013af4:	2b00      	cmp	r3, #0
 8013af6:	d002      	beq.n	8013afe <SetupContinousIntMeasurement+0x9a>
		return ret_value;
 8013af8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013afc:	e03a      	b.n	8013b74 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetLimitCheckValue(pDev,
 8013afe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8013b02:	2101      	movs	r1, #1
 8013b04:	6878      	ldr	r0, [r7, #4]
 8013b06:	f7fc f879 	bl	800fbfc <VL53L0X_SetLimitCheckValue>
 8013b0a:	4603      	mov	r3, r0
 8013b0c:	75fb      	strb	r3, [r7, #23]
	VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			(FixPoint1616_t) (0.25 * 65536));
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013b0e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	d002      	beq.n	8013b1c <SetupContinousIntMeasurement+0xb8>
		return ret_value;
 8013b16:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013b1a:	e02b      	b.n	8013b74 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetLimitCheckValue(pDev,
 8013b1c:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 8013b20:	2100      	movs	r1, #0
 8013b22:	6878      	ldr	r0, [r7, #4]
 8013b24:	f7fc f86a 	bl	800fbfc <VL53L0X_SetLimitCheckValue>
 8013b28:	4603      	mov	r3, r0
 8013b2a:	75fb      	strb	r3, [r7, #23]
	VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t) (18 * 65536));
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013b2c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013b30:	2b00      	cmp	r3, #0
 8013b32:	d002      	beq.n	8013b3a <SetupContinousIntMeasurement+0xd6>
		return ret_value;
 8013b34:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013b38:	e01c      	b.n	8013b74 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(pDev,
			max(200000, period));
 8013b3a:	4b10      	ldr	r3, [pc, #64]	@ (8013b7c <SetupContinousIntMeasurement+0x118>)
 8013b3c:	613b      	str	r3, [r7, #16]
 8013b3e:	683b      	ldr	r3, [r7, #0]
 8013b40:	60fb      	str	r3, [r7, #12]
 8013b42:	68fa      	ldr	r2, [r7, #12]
 8013b44:	693b      	ldr	r3, [r7, #16]
 8013b46:	4293      	cmp	r3, r2
 8013b48:	bfb8      	it	lt
 8013b4a:	4613      	movlt	r3, r2
	ret_value = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(pDev,
 8013b4c:	4619      	mov	r1, r3
 8013b4e:	6878      	ldr	r0, [r7, #4]
 8013b50:	f7fb fd61 	bl	800f616 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8013b54:	4603      	mov	r3, r0
 8013b56:	75fb      	strb	r3, [r7, #23]
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013b58:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013b5c:	2b00      	cmp	r3, #0
 8013b5e:	d002      	beq.n	8013b66 <SetupContinousIntMeasurement+0x102>
		return ret_value;
 8013b60:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013b64:	e006      	b.n	8013b74 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_StartMeasurement(pDev);
 8013b66:	6878      	ldr	r0, [r7, #4]
 8013b68:	f7fc fa1a 	bl	800ffa0 <VL53L0X_StartMeasurement>
 8013b6c:	4603      	mov	r3, r0
 8013b6e:	75fb      	strb	r3, [r7, #23]

	return ret_value;
 8013b70:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013b74:	4618      	mov	r0, r3
 8013b76:	3718      	adds	r7, #24
 8013b78:	46bd      	mov	sp, r7
 8013b7a:	bd80      	pop	{r7, pc}
 8013b7c:	00030d40 	.word	0x00030d40

08013b80 <memcmp>:
 8013b80:	b510      	push	{r4, lr}
 8013b82:	3901      	subs	r1, #1
 8013b84:	4402      	add	r2, r0
 8013b86:	4290      	cmp	r0, r2
 8013b88:	d101      	bne.n	8013b8e <memcmp+0xe>
 8013b8a:	2000      	movs	r0, #0
 8013b8c:	e005      	b.n	8013b9a <memcmp+0x1a>
 8013b8e:	7803      	ldrb	r3, [r0, #0]
 8013b90:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8013b94:	42a3      	cmp	r3, r4
 8013b96:	d001      	beq.n	8013b9c <memcmp+0x1c>
 8013b98:	1b18      	subs	r0, r3, r4
 8013b9a:	bd10      	pop	{r4, pc}
 8013b9c:	3001      	adds	r0, #1
 8013b9e:	e7f2      	b.n	8013b86 <memcmp+0x6>

08013ba0 <memset>:
 8013ba0:	4402      	add	r2, r0
 8013ba2:	4603      	mov	r3, r0
 8013ba4:	4293      	cmp	r3, r2
 8013ba6:	d100      	bne.n	8013baa <memset+0xa>
 8013ba8:	4770      	bx	lr
 8013baa:	f803 1b01 	strb.w	r1, [r3], #1
 8013bae:	e7f9      	b.n	8013ba4 <memset+0x4>

08013bb0 <_reclaim_reent>:
 8013bb0:	4b2d      	ldr	r3, [pc, #180]	@ (8013c68 <_reclaim_reent+0xb8>)
 8013bb2:	681b      	ldr	r3, [r3, #0]
 8013bb4:	4283      	cmp	r3, r0
 8013bb6:	b570      	push	{r4, r5, r6, lr}
 8013bb8:	4604      	mov	r4, r0
 8013bba:	d053      	beq.n	8013c64 <_reclaim_reent+0xb4>
 8013bbc:	69c3      	ldr	r3, [r0, #28]
 8013bbe:	b31b      	cbz	r3, 8013c08 <_reclaim_reent+0x58>
 8013bc0:	68db      	ldr	r3, [r3, #12]
 8013bc2:	b163      	cbz	r3, 8013bde <_reclaim_reent+0x2e>
 8013bc4:	2500      	movs	r5, #0
 8013bc6:	69e3      	ldr	r3, [r4, #28]
 8013bc8:	68db      	ldr	r3, [r3, #12]
 8013bca:	5959      	ldr	r1, [r3, r5]
 8013bcc:	b9b1      	cbnz	r1, 8013bfc <_reclaim_reent+0x4c>
 8013bce:	3504      	adds	r5, #4
 8013bd0:	2d80      	cmp	r5, #128	@ 0x80
 8013bd2:	d1f8      	bne.n	8013bc6 <_reclaim_reent+0x16>
 8013bd4:	69e3      	ldr	r3, [r4, #28]
 8013bd6:	4620      	mov	r0, r4
 8013bd8:	68d9      	ldr	r1, [r3, #12]
 8013bda:	f000 f883 	bl	8013ce4 <_free_r>
 8013bde:	69e3      	ldr	r3, [r4, #28]
 8013be0:	6819      	ldr	r1, [r3, #0]
 8013be2:	b111      	cbz	r1, 8013bea <_reclaim_reent+0x3a>
 8013be4:	4620      	mov	r0, r4
 8013be6:	f000 f87d 	bl	8013ce4 <_free_r>
 8013bea:	69e3      	ldr	r3, [r4, #28]
 8013bec:	689d      	ldr	r5, [r3, #8]
 8013bee:	b15d      	cbz	r5, 8013c08 <_reclaim_reent+0x58>
 8013bf0:	4629      	mov	r1, r5
 8013bf2:	4620      	mov	r0, r4
 8013bf4:	682d      	ldr	r5, [r5, #0]
 8013bf6:	f000 f875 	bl	8013ce4 <_free_r>
 8013bfa:	e7f8      	b.n	8013bee <_reclaim_reent+0x3e>
 8013bfc:	680e      	ldr	r6, [r1, #0]
 8013bfe:	4620      	mov	r0, r4
 8013c00:	f000 f870 	bl	8013ce4 <_free_r>
 8013c04:	4631      	mov	r1, r6
 8013c06:	e7e1      	b.n	8013bcc <_reclaim_reent+0x1c>
 8013c08:	6961      	ldr	r1, [r4, #20]
 8013c0a:	b111      	cbz	r1, 8013c12 <_reclaim_reent+0x62>
 8013c0c:	4620      	mov	r0, r4
 8013c0e:	f000 f869 	bl	8013ce4 <_free_r>
 8013c12:	69e1      	ldr	r1, [r4, #28]
 8013c14:	b111      	cbz	r1, 8013c1c <_reclaim_reent+0x6c>
 8013c16:	4620      	mov	r0, r4
 8013c18:	f000 f864 	bl	8013ce4 <_free_r>
 8013c1c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8013c1e:	b111      	cbz	r1, 8013c26 <_reclaim_reent+0x76>
 8013c20:	4620      	mov	r0, r4
 8013c22:	f000 f85f 	bl	8013ce4 <_free_r>
 8013c26:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013c28:	b111      	cbz	r1, 8013c30 <_reclaim_reent+0x80>
 8013c2a:	4620      	mov	r0, r4
 8013c2c:	f000 f85a 	bl	8013ce4 <_free_r>
 8013c30:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8013c32:	b111      	cbz	r1, 8013c3a <_reclaim_reent+0x8a>
 8013c34:	4620      	mov	r0, r4
 8013c36:	f000 f855 	bl	8013ce4 <_free_r>
 8013c3a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8013c3c:	b111      	cbz	r1, 8013c44 <_reclaim_reent+0x94>
 8013c3e:	4620      	mov	r0, r4
 8013c40:	f000 f850 	bl	8013ce4 <_free_r>
 8013c44:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8013c46:	b111      	cbz	r1, 8013c4e <_reclaim_reent+0x9e>
 8013c48:	4620      	mov	r0, r4
 8013c4a:	f000 f84b 	bl	8013ce4 <_free_r>
 8013c4e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8013c50:	b111      	cbz	r1, 8013c58 <_reclaim_reent+0xa8>
 8013c52:	4620      	mov	r0, r4
 8013c54:	f000 f846 	bl	8013ce4 <_free_r>
 8013c58:	6a23      	ldr	r3, [r4, #32]
 8013c5a:	b11b      	cbz	r3, 8013c64 <_reclaim_reent+0xb4>
 8013c5c:	4620      	mov	r0, r4
 8013c5e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013c62:	4718      	bx	r3
 8013c64:	bd70      	pop	{r4, r5, r6, pc}
 8013c66:	bf00      	nop
 8013c68:	2000031c 	.word	0x2000031c

08013c6c <__libc_init_array>:
 8013c6c:	b570      	push	{r4, r5, r6, lr}
 8013c6e:	4d0d      	ldr	r5, [pc, #52]	@ (8013ca4 <__libc_init_array+0x38>)
 8013c70:	4c0d      	ldr	r4, [pc, #52]	@ (8013ca8 <__libc_init_array+0x3c>)
 8013c72:	1b64      	subs	r4, r4, r5
 8013c74:	10a4      	asrs	r4, r4, #2
 8013c76:	2600      	movs	r6, #0
 8013c78:	42a6      	cmp	r6, r4
 8013c7a:	d109      	bne.n	8013c90 <__libc_init_array+0x24>
 8013c7c:	4d0b      	ldr	r5, [pc, #44]	@ (8013cac <__libc_init_array+0x40>)
 8013c7e:	4c0c      	ldr	r4, [pc, #48]	@ (8013cb0 <__libc_init_array+0x44>)
 8013c80:	f000 f886 	bl	8013d90 <_init>
 8013c84:	1b64      	subs	r4, r4, r5
 8013c86:	10a4      	asrs	r4, r4, #2
 8013c88:	2600      	movs	r6, #0
 8013c8a:	42a6      	cmp	r6, r4
 8013c8c:	d105      	bne.n	8013c9a <__libc_init_array+0x2e>
 8013c8e:	bd70      	pop	{r4, r5, r6, pc}
 8013c90:	f855 3b04 	ldr.w	r3, [r5], #4
 8013c94:	4798      	blx	r3
 8013c96:	3601      	adds	r6, #1
 8013c98:	e7ee      	b.n	8013c78 <__libc_init_array+0xc>
 8013c9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8013c9e:	4798      	blx	r3
 8013ca0:	3601      	adds	r6, #1
 8013ca2:	e7f2      	b.n	8013c8a <__libc_init_array+0x1e>
 8013ca4:	08014694 	.word	0x08014694
 8013ca8:	08014694 	.word	0x08014694
 8013cac:	08014694 	.word	0x08014694
 8013cb0:	08014698 	.word	0x08014698

08013cb4 <__retarget_lock_acquire_recursive>:
 8013cb4:	4770      	bx	lr

08013cb6 <__retarget_lock_release_recursive>:
 8013cb6:	4770      	bx	lr

08013cb8 <strcpy>:
 8013cb8:	4603      	mov	r3, r0
 8013cba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013cbe:	f803 2b01 	strb.w	r2, [r3], #1
 8013cc2:	2a00      	cmp	r2, #0
 8013cc4:	d1f9      	bne.n	8013cba <strcpy+0x2>
 8013cc6:	4770      	bx	lr

08013cc8 <memcpy>:
 8013cc8:	440a      	add	r2, r1
 8013cca:	4291      	cmp	r1, r2
 8013ccc:	f100 33ff 	add.w	r3, r0, #4294967295
 8013cd0:	d100      	bne.n	8013cd4 <memcpy+0xc>
 8013cd2:	4770      	bx	lr
 8013cd4:	b510      	push	{r4, lr}
 8013cd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013cda:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013cde:	4291      	cmp	r1, r2
 8013ce0:	d1f9      	bne.n	8013cd6 <memcpy+0xe>
 8013ce2:	bd10      	pop	{r4, pc}

08013ce4 <_free_r>:
 8013ce4:	b538      	push	{r3, r4, r5, lr}
 8013ce6:	4605      	mov	r5, r0
 8013ce8:	2900      	cmp	r1, #0
 8013cea:	d041      	beq.n	8013d70 <_free_r+0x8c>
 8013cec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013cf0:	1f0c      	subs	r4, r1, #4
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	bfb8      	it	lt
 8013cf6:	18e4      	addlt	r4, r4, r3
 8013cf8:	f000 f83e 	bl	8013d78 <__malloc_lock>
 8013cfc:	4a1d      	ldr	r2, [pc, #116]	@ (8013d74 <_free_r+0x90>)
 8013cfe:	6813      	ldr	r3, [r2, #0]
 8013d00:	b933      	cbnz	r3, 8013d10 <_free_r+0x2c>
 8013d02:	6063      	str	r3, [r4, #4]
 8013d04:	6014      	str	r4, [r2, #0]
 8013d06:	4628      	mov	r0, r5
 8013d08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013d0c:	f000 b83a 	b.w	8013d84 <__malloc_unlock>
 8013d10:	42a3      	cmp	r3, r4
 8013d12:	d908      	bls.n	8013d26 <_free_r+0x42>
 8013d14:	6820      	ldr	r0, [r4, #0]
 8013d16:	1821      	adds	r1, r4, r0
 8013d18:	428b      	cmp	r3, r1
 8013d1a:	bf01      	itttt	eq
 8013d1c:	6819      	ldreq	r1, [r3, #0]
 8013d1e:	685b      	ldreq	r3, [r3, #4]
 8013d20:	1809      	addeq	r1, r1, r0
 8013d22:	6021      	streq	r1, [r4, #0]
 8013d24:	e7ed      	b.n	8013d02 <_free_r+0x1e>
 8013d26:	461a      	mov	r2, r3
 8013d28:	685b      	ldr	r3, [r3, #4]
 8013d2a:	b10b      	cbz	r3, 8013d30 <_free_r+0x4c>
 8013d2c:	42a3      	cmp	r3, r4
 8013d2e:	d9fa      	bls.n	8013d26 <_free_r+0x42>
 8013d30:	6811      	ldr	r1, [r2, #0]
 8013d32:	1850      	adds	r0, r2, r1
 8013d34:	42a0      	cmp	r0, r4
 8013d36:	d10b      	bne.n	8013d50 <_free_r+0x6c>
 8013d38:	6820      	ldr	r0, [r4, #0]
 8013d3a:	4401      	add	r1, r0
 8013d3c:	1850      	adds	r0, r2, r1
 8013d3e:	4283      	cmp	r3, r0
 8013d40:	6011      	str	r1, [r2, #0]
 8013d42:	d1e0      	bne.n	8013d06 <_free_r+0x22>
 8013d44:	6818      	ldr	r0, [r3, #0]
 8013d46:	685b      	ldr	r3, [r3, #4]
 8013d48:	6053      	str	r3, [r2, #4]
 8013d4a:	4408      	add	r0, r1
 8013d4c:	6010      	str	r0, [r2, #0]
 8013d4e:	e7da      	b.n	8013d06 <_free_r+0x22>
 8013d50:	d902      	bls.n	8013d58 <_free_r+0x74>
 8013d52:	230c      	movs	r3, #12
 8013d54:	602b      	str	r3, [r5, #0]
 8013d56:	e7d6      	b.n	8013d06 <_free_r+0x22>
 8013d58:	6820      	ldr	r0, [r4, #0]
 8013d5a:	1821      	adds	r1, r4, r0
 8013d5c:	428b      	cmp	r3, r1
 8013d5e:	bf04      	itt	eq
 8013d60:	6819      	ldreq	r1, [r3, #0]
 8013d62:	685b      	ldreq	r3, [r3, #4]
 8013d64:	6063      	str	r3, [r4, #4]
 8013d66:	bf04      	itt	eq
 8013d68:	1809      	addeq	r1, r1, r0
 8013d6a:	6021      	streq	r1, [r4, #0]
 8013d6c:	6054      	str	r4, [r2, #4]
 8013d6e:	e7ca      	b.n	8013d06 <_free_r+0x22>
 8013d70:	bd38      	pop	{r3, r4, r5, pc}
 8013d72:	bf00      	nop
 8013d74:	2000273c 	.word	0x2000273c

08013d78 <__malloc_lock>:
 8013d78:	4801      	ldr	r0, [pc, #4]	@ (8013d80 <__malloc_lock+0x8>)
 8013d7a:	f7ff bf9b 	b.w	8013cb4 <__retarget_lock_acquire_recursive>
 8013d7e:	bf00      	nop
 8013d80:	20002738 	.word	0x20002738

08013d84 <__malloc_unlock>:
 8013d84:	4801      	ldr	r0, [pc, #4]	@ (8013d8c <__malloc_unlock+0x8>)
 8013d86:	f7ff bf96 	b.w	8013cb6 <__retarget_lock_release_recursive>
 8013d8a:	bf00      	nop
 8013d8c:	20002738 	.word	0x20002738

08013d90 <_init>:
 8013d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d92:	bf00      	nop
 8013d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013d96:	bc08      	pop	{r3}
 8013d98:	469e      	mov	lr, r3
 8013d9a:	4770      	bx	lr

08013d9c <_fini>:
 8013d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d9e:	bf00      	nop
 8013da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013da2:	bc08      	pop	{r3}
 8013da4:	469e      	mov	lr, r3
 8013da6:	4770      	bx	lr
