Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jul 10 17:57:04 2018
| Host         : DESKTOP-5RMTHIB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPS_Top_control_sets_placed.rpt
| Design       : MIPS_Top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    52 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           41 |
| Yes          | No                    | Yes                    |            1566 |          406 |
| Yes          | Yes                   | No                     |              10 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------+------------------+------------------+----------------+
|    Clock Signal    |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+--------------------------------+------------------+------------------+----------------+
|  clk_top_IBUF_BUFG |                                | reset_top_IBUF   |                1 |              2 |
|  clk_top_IBUF_BUFG | PC/FSM_onehot_state_reg[10][0] | reset_top_IBUF   |                5 |             10 |
|  clk_top_IBUF_BUFG | PC/PC_out[31]_i_1_n_0          | reset_top_IBUF   |                8 |             30 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[13][31][0]          | reset_top_IBUF   |                5 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[16][31][0]          | reset_top_IBUF   |                7 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[17][31][0]          | reset_top_IBUF   |                9 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[18][31][0]          | reset_top_IBUF   |                8 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[15][31][0]          | reset_top_IBUF   |               10 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[14][31][0]          | reset_top_IBUF   |                9 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[20][31][0]          | reset_top_IBUF   |               10 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[1][31][0]           | reset_top_IBUF   |                8 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[21][31][0]          | reset_top_IBUF   |                8 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[19][31][0]          | reset_top_IBUF   |                7 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[0][31][0]           | reset_top_IBUF   |               11 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[10][31][0]          | reset_top_IBUF   |               10 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[11][31][0]          | reset_top_IBUF   |                9 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[12][31][0]          | reset_top_IBUF   |               10 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[23][31][0]          | reset_top_IBUF   |                7 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[24][31][0]          | reset_top_IBUF   |               10 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[25][31][0]          | reset_top_IBUF   |                9 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[26][31][0]          | reset_top_IBUF   |                8 |             32 |
|  clk_top_IBUF_BUFG | PC/REGISTERS_reg[27][31][0]    | reset_top_IBUF   |                7 |             32 |
|  clk_top_IBUF_BUFG | PC/REGISTERS_reg[2][31][0]     | reset_top_IBUF   |                7 |             32 |
|  clk_top_IBUF_BUFG | PC/REGISTERS_reg[3][31][0]     | reset_top_IBUF   |                6 |             32 |
|  clk_top_IBUF_BUFG | PC/E[0]                        | reset_top_IBUF   |                8 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[22][31][0]          | reset_top_IBUF   |                8 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[27][31][0]          | reset_top_IBUF   |                9 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[29][31][0]          | reset_top_IBUF   |                9 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[2][31][0]           | reset_top_IBUF   |                7 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[30][31][0]          | reset_top_IBUF   |                9 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[31][31]_3[0]        | reset_top_IBUF   |                8 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[3][31][0]           | reset_top_IBUF   |                8 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[4][31][0]           | reset_top_IBUF   |                9 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[5][31][0]           | reset_top_IBUF   |                7 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[6][31][0]           | reset_top_IBUF   |                7 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[7][31][0]           | reset_top_IBUF   |                9 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[8][31][0]           | reset_top_IBUF   |               10 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[9][31][0]           | reset_top_IBUF   |                6 |             32 |
|  clk_top_IBUF_BUFG | PC/REGISTERS_reg[0][31][0]     | reset_top_IBUF   |               11 |             32 |
|  clk_top_IBUF_BUFG | PC/REGISTERS_reg[10][31][0]    | reset_top_IBUF   |               12 |             32 |
|  clk_top_IBUF_BUFG | PC/REGISTERS_reg[11][31][0]    | reset_top_IBUF   |               10 |             32 |
|  clk_top_IBUF_BUFG | PC/REGISTERS_reg[16][31][0]    | reset_top_IBUF   |               10 |             32 |
|  clk_top_IBUF_BUFG | PC/REGISTERS_reg[17][31][0]    | reset_top_IBUF   |                7 |             32 |
|  clk_top_IBUF_BUFG | PC/REGISTERS_reg[18][31][0]    | reset_top_IBUF   |                8 |             32 |
|  clk_top_IBUF_BUFG | PC/REGISTERS_reg[1][31][0]     | reset_top_IBUF   |                5 |             32 |
|  clk_top_IBUF_BUFG | PC/REGISTERS_reg[24][31][0]    | reset_top_IBUF   |                6 |             32 |
|  clk_top_IBUF_BUFG | PC/REGISTERS_reg[25][31][0]    | reset_top_IBUF   |                7 |             32 |
|  clk_top_IBUF_BUFG | PC/REGISTERS_reg[26][31][0]    | reset_top_IBUF   |                9 |             32 |
|  clk_top_IBUF_BUFG | PC/REGISTERS_reg[8][31][0]     | reset_top_IBUF   |                6 |             32 |
|  clk_top_IBUF_BUFG | PC/REGISTERS_reg[9][31][0]     | reset_top_IBUF   |                7 |             32 |
|  clk_top_IBUF_BUFG | PC/RAM_reg[28][31][0]          | reset_top_IBUF   |               11 |             32 |
| ~clk_top_IBUF_BUFG | MIPSControl/E[0]               |                  |               41 |             64 |
+--------------------+--------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 10     |                     1 |
| 16+    |                    50 |
+--------+-----------------------+


