# compile vhdl design source files
vhdl xil_defaultlib  \
"FIR_blocks_tb_func_synth.vhd" \
"../../../../../FIR_filter.srcs/sources_1/new/Control_Unit.vhd" \
"../../../../../FIR_filter.srcs/sources_1/new/MAC.vhd" \
"../../../../../FIR_filter.srcs/sources_1/new/RAM.vhd" \
"../../../../../FIR_filter.srcs/sources_1/new/ROM.vhd" \
"../../../../../FIR_filter.srcs/sources_1/new/dff_delay.vhd" \
"../../../../../FIR_filter.srcs/sim_1/new/FIR_blocks_tb.vhd" \

# Do not sort compile order
nosort
