# Verilog Exercises

A set of Verilog exercises I have done.

List:

- Progressive and regressive Counter
- Ripple Carry Adder
- One Hot Decoder

