[%General]
%3Csource%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/dpram.vhd
%3Cfilename%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/newrtl/dpram.v
%3Cclass%3E=100
%3Cbasename%3E=dpram
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=addr_width_g, data_width_g
%3CportOrder%3E=address_a, address_b, clock_a, clock_b, data_a, data_b, enable_a, enable_b, wren_a, wren_b, q_a, q_b
addr_width_g\category=111
addr_width_g\port=0
addr_width_g\alias=addr_width_g
addr_width_g\type\Subtype\mark1=ieee::integer
addr_width_g\type\Subtype\mark2=ieee::integer
addr_width_g\init\Constant\value=8
addr_width_g\init\Constant\units=
addr_width_g\init\Constant\typeClass=304
address_a\category=117
address_a\port=1
address_a\alias=address_a
address_a\type\Subtype\mark1=ieee::std_logic_vector
address_a\type\Subtype\mark2=ieee::std_logic_vector
address_a\type\Subtype\constraint\0\Range\dir=false
address_a\type\Subtype\constraint\0\Range\left\Binop\op=423
address_a\type\Subtype\constraint\0\Range\left\Binop\left\Signal\entry=dpram::addr_width_g
address_a\type\Subtype\constraint\0\Range\left\Binop\right\Constant\value=1
address_a\type\Subtype\constraint\0\Range\left\Binop\right\Constant\units=
address_a\type\Subtype\constraint\0\Range\left\Binop\right\Constant\typeClass=304
address_a\type\Subtype\constraint\0\Range\right\Constant\value=0
address_a\type\Subtype\constraint\0\Range\right\Constant\units=
address_a\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
address_b\category=117
address_b\port=1
address_b\alias=address_b
address_b\type\Subtype\mark1=ieee::std_logic_vector
address_b\type\Subtype\mark2=ieee::std_logic_vector
address_b\type\Subtype\constraint\0\Range\dir=false
address_b\type\Subtype\constraint\0\Range\left\Binop\op=423
address_b\type\Subtype\constraint\0\Range\left\Binop\left\Signal\entry=dpram::addr_width_g
address_b\type\Subtype\constraint\0\Range\left\Binop\right\Constant\value=1
address_b\type\Subtype\constraint\0\Range\left\Binop\right\Constant\units=
address_b\type\Subtype\constraint\0\Range\left\Binop\right\Constant\typeClass=304
address_b\type\Subtype\constraint\0\Range\right\Constant\value=0
address_b\type\Subtype\constraint\0\Range\right\Constant\units=
address_b\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
altsyncram_component\category=105
altsyncram_component\port=0
altsyncram_component\alias=altsyncram_component
clock_a\category=117
clock_a\port=1
clock_a\alias=clock_a
clock_a\type\Subtype\mark1=ieee::std_logic
clock_a\type\Subtype\mark2=ieee::std_logic
clock_a\init\Constant\value=1
clock_a\init\Constant\units=
clock_a\init\Constant\typeClass=0
clock_b\category=117
clock_b\port=1
clock_b\alias=clock_b
clock_b\type\Subtype\mark1=ieee::std_logic
clock_b\type\Subtype\mark2=ieee::std_logic
clock_b\init\Constant\value=1
clock_b\init\Constant\units=
clock_b\init\Constant\typeClass=0
data_a\category=117
data_a\port=1
data_a\alias=data_a
data_a\type\Subtype\mark1=ieee::std_logic_vector
data_a\type\Subtype\mark2=ieee::std_logic_vector
data_a\type\Subtype\constraint\0\Range\dir=false
data_a\type\Subtype\constraint\0\Range\left\Binop\op=423
data_a\type\Subtype\constraint\0\Range\left\Binop\left\Signal\entry=dpram::data_width_g
data_a\type\Subtype\constraint\0\Range\left\Binop\right\Constant\value=1
data_a\type\Subtype\constraint\0\Range\left\Binop\right\Constant\units=
data_a\type\Subtype\constraint\0\Range\left\Binop\right\Constant\typeClass=304
data_a\type\Subtype\constraint\0\Range\right\Constant\value=0
data_a\type\Subtype\constraint\0\Range\right\Constant\units=
data_a\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_b\category=117
data_b\port=1
data_b\alias=data_b
data_b\type\Subtype\mark1=ieee::std_logic_vector
data_b\type\Subtype\mark2=ieee::std_logic_vector
data_b\type\Subtype\constraint\0\Range\dir=false
data_b\type\Subtype\constraint\0\Range\left\Binop\op=423
data_b\type\Subtype\constraint\0\Range\left\Binop\left\Signal\entry=dpram::data_width_g
data_b\type\Subtype\constraint\0\Range\left\Binop\right\Constant\value=1
data_b\type\Subtype\constraint\0\Range\left\Binop\right\Constant\units=
data_b\type\Subtype\constraint\0\Range\left\Binop\right\Constant\typeClass=304
data_b\type\Subtype\constraint\0\Range\right\Constant\value=0
data_b\type\Subtype\constraint\0\Range\right\Constant\units=
data_b\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_width_g\category=111
data_width_g\port=0
data_width_g\alias=data_width_g
data_width_g\type\Subtype\mark1=ieee::integer
data_width_g\type\Subtype\mark2=ieee::integer
data_width_g\init\Constant\value=8
data_width_g\init\Constant\units=
data_width_g\init\Constant\typeClass=304
dpram\category=100
dpram\port=0
dpram\alias=dpram
enable_a\category=117
enable_a\port=1
enable_a\alias=enable_a
enable_a\type\Subtype\mark1=ieee::std_logic
enable_a\type\Subtype\mark2=ieee::std_logic
enable_a\init\Constant\value=1
enable_a\init\Constant\units=
enable_a\init\Constant\typeClass=0
enable_b\category=117
enable_b\port=1
enable_b\alias=enable_b
enable_b\type\Subtype\mark1=ieee::std_logic
enable_b\type\Subtype\mark2=ieee::std_logic
enable_b\init\Constant\value=1
enable_b\init\Constant\units=
enable_b\init\Constant\typeClass=0
q_a\category=117
q_a\port=2
q_a\alias=q_a
q_a\type\Subtype\mark1=ieee::std_logic_vector
q_a\type\Subtype\mark2=ieee::std_logic_vector
q_a\type\Subtype\constraint\0\Range\dir=false
q_a\type\Subtype\constraint\0\Range\left\Binop\op=423
q_a\type\Subtype\constraint\0\Range\left\Binop\left\Signal\entry=dpram::data_width_g
q_a\type\Subtype\constraint\0\Range\left\Binop\right\Constant\value=1
q_a\type\Subtype\constraint\0\Range\left\Binop\right\Constant\units=
q_a\type\Subtype\constraint\0\Range\left\Binop\right\Constant\typeClass=304
q_a\type\Subtype\constraint\0\Range\right\Constant\value=0
q_a\type\Subtype\constraint\0\Range\right\Constant\units=
q_a\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
q_b\category=117
q_b\port=2
q_b\alias=q_b
q_b\type\Subtype\mark1=ieee::std_logic_vector
q_b\type\Subtype\mark2=ieee::std_logic_vector
q_b\type\Subtype\constraint\0\Range\dir=false
q_b\type\Subtype\constraint\0\Range\left\Binop\op=423
q_b\type\Subtype\constraint\0\Range\left\Binop\left\Signal\entry=dpram::data_width_g
q_b\type\Subtype\constraint\0\Range\left\Binop\right\Constant\value=1
q_b\type\Subtype\constraint\0\Range\left\Binop\right\Constant\units=
q_b\type\Subtype\constraint\0\Range\left\Binop\right\Constant\typeClass=304
q_b\type\Subtype\constraint\0\Range\right\Constant\value=0
q_b\type\Subtype\constraint\0\Range\right\Constant\units=
q_b\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
syn\category=101
syn\port=0
syn\alias=SYN
wren_a\category=117
wren_a\port=1
wren_a\alias=wren_a
wren_a\type\Subtype\mark1=ieee::std_logic
wren_a\type\Subtype\mark2=ieee::std_logic
wren_a\init\Constant\value=0
wren_a\init\Constant\units=
wren_a\init\Constant\typeClass=0
wren_b\category=117
wren_b\port=1
wren_b\alias=wren_b
wren_b\type\Subtype\mark1=ieee::std_logic
wren_b\type\Subtype\mark2=ieee::std_logic
wren_b\init\Constant\value=0
wren_b\init\Constant\units=
wren_b\init\Constant\typeClass=0
%3ChasCode%3E=true
