
---------- Begin Simulation Statistics ----------
final_tick                                31615506500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74639                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724356                       # Number of bytes of host memory used
host_op_rate                                   115786                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1339.78                       # Real time elapsed on the host
host_tick_rate                               23597499                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031616                       # Number of seconds simulated
sim_ticks                                 31615506500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  86724071                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 84865811                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.632310                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.632310                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7331459                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5642984                       # number of floating regfile writes
system.cpu.idleCycles                          131660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               459357                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 11826045                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.686473                       # Inst execution rate
system.cpu.iew.exec_refs                     45358733                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13683401                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3772560                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34003311                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                892                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2211                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13868788                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           181101896                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31675332                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1120778                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             169868438                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10751                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2203789                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 405633                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2218780                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1863                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       193687                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         265670                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 227340181                       # num instructions consuming a value
system.cpu.iew.wb_count                     168920700                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.558402                       # average fanout of values written-back
system.cpu.iew.wb_producers                 126947216                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.671485                       # insts written-back per cycle
system.cpu.iew.wb_sent                      169335391                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                288430034                       # number of integer regfile reads
system.cpu.int_regfile_writes               136226238                       # number of integer regfile writes
system.cpu.ipc                               1.581502                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.581502                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2073435      1.21%      1.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             118146024     69.10%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   50      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43807      0.03%     70.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1677060      0.98%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1439      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9100      0.01%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                73088      0.04%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20178      0.01%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3356458      1.96%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4780      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           28755      0.02%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          14656      0.01%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31736477     18.56%     91.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12601058      7.37%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           73719      0.04%     99.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1129127      0.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              170989217                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7224071                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14033432                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6775389                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7058604                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2846129                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016645                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1153960     40.54%     40.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     40.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     40.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     40.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     40.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     40.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     40.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    137      0.00%     40.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     40.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    954      0.03%     40.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412424     14.49%     55.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   66      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1268956     44.59%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8257      0.29%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               575      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              796      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              164537840                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          393966295                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    162145311                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         200018836                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  181100634                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 170989217                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1262                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        25973690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             75811                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             59                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     47544165                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      63099354                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.709841                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.191094                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12172216     19.29%     19.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9744382     15.44%     34.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10688115     16.94%     51.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10723862     17.00%     68.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5576252      8.84%     77.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5162006      8.18%     85.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5548292      8.79%     94.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1581603      2.51%     96.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1902626      3.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        63099354                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.704199                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2929954                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1040050                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34003311                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13868788                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70019447                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         63231014                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1477                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91431                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        88592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          898                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       178206                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            898                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                16839325                       # Number of BP lookups
system.cpu.branchPred.condPredicted          12116323                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            404087                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8685621                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8677740                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.909264                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2131655                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           19326                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10341                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             8985                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1741                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        25967704                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            403411                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     59633488                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.601359                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.521671                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        11452287     19.20%     19.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14079499     23.61%     42.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12682957     21.27%     64.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         6968287     11.69%     75.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1382899      2.32%     78.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3904221      6.55%     84.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1377403      2.31%     86.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          826743      1.39%     88.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6959192     11.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     59633488                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6959192                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34129220                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34129220                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34129220                       # number of overall hits
system.cpu.dcache.overall_hits::total        34129220                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       157676                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         157676                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       157676                       # number of overall misses
system.cpu.dcache.overall_misses::total        157676                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6634511495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6634511495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6634511495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6634511495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34286896                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34286896                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34286896                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34286896                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004599                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004599                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004599                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004599                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42076.863283                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42076.863283                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42076.863283                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42076.863283                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28890                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          134                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               795                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              24                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.339623                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.583333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        68928                       # number of writebacks
system.cpu.dcache.writebacks::total             68928                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        70572                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        70572                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        70572                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        70572                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        87104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        87104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        87104                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        87104                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4037287995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4037287995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4037287995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4037287995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002540                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002540                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002540                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002540                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46350.202000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46350.202000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46350.202000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46350.202000                       # average overall mshr miss latency
system.cpu.dcache.replacements                  86592                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20831925                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20831925                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       117297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        117297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3703936500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3703936500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20949222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20949222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31577.418860                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31577.418860                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        70563                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        70563                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        46734                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46734                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1147421500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1147421500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24552.178286                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24552.178286                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297295                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297295                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40379                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40379                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2930574995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2930574995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003027                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003027                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72576.710543                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72576.710543                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40370                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40370                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2889866495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2889866495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71584.505697                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71584.505697                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  31615506500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.477407                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34216324                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             87104                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            392.821501                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.477407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998979                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998979                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          68660896                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         68660896                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31615506500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  9773115                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              27216175                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  18534316                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7170115                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 405633                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8316599                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1487                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              187449871                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7733                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31673891                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13683414                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3102                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16743                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31615506500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31615506500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31615506500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           10380666                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      119766746                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    16839325                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10819736                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      52305274                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  814180                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  814                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5482                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  10082377                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 85110                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           63099354                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.039214                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.489499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 31928742     50.60%     50.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1269114      2.01%     52.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2968516      4.70%     57.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1978563      3.14%     60.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1452923      2.30%     62.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2169348      3.44%     66.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3880004      6.15%     72.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   924988      1.47%     73.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 16527156     26.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             63099354                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.266314                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.894114                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10079151                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10079151                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10079151                       # number of overall hits
system.cpu.icache.overall_hits::total        10079151                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3226                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3226                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3226                       # number of overall misses
system.cpu.icache.overall_misses::total          3226                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    198977000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    198977000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    198977000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    198977000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10082377                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10082377                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10082377                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10082377                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000320                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000320                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000320                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000320                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61679.169250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61679.169250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61679.169250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61679.169250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          326                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2000                       # number of writebacks
system.cpu.icache.writebacks::total              2000                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          716                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          716                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          716                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          716                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2510                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2510                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2510                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2510                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159041000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159041000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159041000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159041000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000249                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000249                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000249                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000249                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63362.948207                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63362.948207                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63362.948207                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63362.948207                       # average overall mshr miss latency
system.cpu.icache.replacements                   2000                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10079151                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10079151                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3226                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3226                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    198977000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    198977000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10082377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10082377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000320                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000320                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61679.169250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61679.169250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          716                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          716                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2510                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2510                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159041000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159041000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000249                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000249                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63362.948207                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63362.948207                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  31615506500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.567089                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10081661                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2510                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4016.598008                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.567089                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993295                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993295                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20167264                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20167264                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31615506500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10083261                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1195                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31615506500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31615506500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31615506500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10722879                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4451324                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                10476                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1863                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 531123                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   10                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    652                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  31615506500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 405633                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12674116                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 6487206                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13012                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  22695707                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20823680                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              185231968                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 15234                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7142174                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10027998                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4169174                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             168                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           246513500                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   508847299                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                315742216                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7501836                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 34763243                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     743                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 718                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  36473091                       # count of insts added to the skid buffer
system.cpu.rob.reads                        233757598                       # The number of ROB reads
system.cpu.rob.writes                       365662016                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  419                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                39161                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39580                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 419                       # number of overall hits
system.l2.overall_hits::.cpu.data               39161                       # number of overall hits
system.l2.overall_hits::total                   39580                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2090                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47943                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50033                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2090                       # number of overall misses
system.l2.overall_misses::.cpu.data             47943                       # number of overall misses
system.l2.overall_misses::total                 50033                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    150650000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3488576000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3639226000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    150650000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3488576000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3639226000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2509                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            87104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                89613                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2509                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           87104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               89613                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.833001                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.550411                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.558323                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.833001                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.550411                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.558323                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72081.339713                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72765.075193                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72736.513901                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72081.339713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72765.075193                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72736.513901                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31276                       # number of writebacks
system.l2.writebacks::total                     31276                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50033                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50033                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    129296500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2998655750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3127952250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    129296500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2998655750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3127952250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.833001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.550411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.558323                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.833001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.550411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.558323                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61864.354067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62546.268485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62517.783263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61864.354067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62546.268485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62517.783263                       # average overall mshr miss latency
system.l2.replacements                          42295                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        68928                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68928                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        68928                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68928                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1998                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1998                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1998                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1998                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1552                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1552                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38819                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38819                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2810656000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2810656000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.961557                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961557                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72404.131997                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72404.131997                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2413811750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2413811750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.961557                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961557                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62181.193488                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62181.193488                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2090                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2090                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    150650000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150650000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2509                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2509                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.833001                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.833001                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72081.339713                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72081.339713                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2090                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2090                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    129296500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    129296500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.833001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.833001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61864.354067                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61864.354067                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         37609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    677920000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    677920000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        46733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         46733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.195237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.195237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74300.745287                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74300.745287                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    584844000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    584844000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.195237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.195237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64099.517755                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64099.517755                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  31615506500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8101.895186                       # Cycle average of tags in use
system.l2.tags.total_refs                      178198                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50487                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.529582                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      64.794780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       112.670934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7924.429472                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989001                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6838                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1476079                       # Number of tag accesses
system.l2.tags.data_accesses                  1476079                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31615506500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002249755750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1933                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1933                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137246                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29364                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50033                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31276                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50033                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31276                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.62                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50033                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31276                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.878945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.025930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    161.760443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1924     99.53%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.41%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1933                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.170202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.160715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.574206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1773     91.72%     91.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.21%     91.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              143      7.40%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1933                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3202112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    101.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   31614062500                       # Total gap between requests
system.mem_ctrls.avgGap                     388813.82                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       133760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3068032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000448                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4230835.270660617389                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 97042000.576520889997                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 63274267.011980339885                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2090                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47943                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31276                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     60324500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1416583500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 748048434750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28863.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29547.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  23917650.43                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       133760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3068352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3202112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       133760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       133760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001664                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001664                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2090                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47943                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50033                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31276                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31276                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4230835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     97052122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        101282957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4230835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4230835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63312729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63312729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63312729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4230835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     97052122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       164595687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50028                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31257                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3321                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3048                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2707                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2019                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               538883000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250140000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1476908000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10771.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29521.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40072                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28256                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.10                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.40                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12956                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   401.526397                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   209.200482                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   404.589649                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5643     43.56%     43.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1518     11.72%     55.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          811      6.26%     61.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          484      3.74%     65.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          382      2.95%     68.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          425      3.28%     71.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          316      2.44%     73.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          260      2.01%     75.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3117     24.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12956                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3201792                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000448                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              101.272836                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               63.274267                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.29                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  31615506500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50301300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26735775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187396440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83587860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2495438400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3749734740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8982683520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   15575878035                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   492.665776                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23291505500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1055600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7268401000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42211680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22432245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169803480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79573680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2495438400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3097376010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9532038240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   15438873735                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   488.332323                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  24731681750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1055600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5828224750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  31615506500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11214                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31276                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10122                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38819                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38819                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11214                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141464                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141464                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141464                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5203776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5203776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5203776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50033                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50033    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50033                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  31615506500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54133750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62541250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             49243                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       100204                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2000                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           28683                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40371                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40371                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2510                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        46733                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7019                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       260800                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                267819                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       288576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9986048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10274624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42296                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2001728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           131909                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006861                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082546                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 131004     99.31%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    905      0.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             131909                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  31615506500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          160031000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3766497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         130656499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
