

================================================================
== Vitis HLS Report for 'EntryConv_Pipeline_VITIS_LOOP_8_1'
================================================================
* Date:           Sun Jul  9 00:04:02 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        vitis_workflow2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |       15|       15|        12|          2|          1|     3|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    369|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     91|    -|
|Register         |        -|    -|     627|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     627|    556|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_255_p2                 |         +|   0|  0|  70|          63|          63|
    |add_ln8_fu_209_p2                  |         +|   0|  0|  10|           2|           1|
    |add_ln9_1_fu_193_p2                |         +|   0|  0|  70|          63|          63|
    |add_ln9_fu_221_p2                  |         +|   0|  0|  13|           4|           4|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter5  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |       and|   0|  0|   2|           1|           1|
    |icmp_ln8_fu_183_p2                 |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln9_1_fu_250_p2               |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln9_fu_245_p2                 |      icmp|   0|  0|  10|           2|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |or_ln9_fu_287_p2                   |        or|   0|  0|   2|           1|           1|
    |w_2_7_fu_299_p3                    |    select|   0|  0|  32|           1|          32|
    |w_2_8_fu_306_p3                    |    select|   0|  0|  32|           1|          32|
    |w_2_fu_291_p3                      |    select|   0|  0|  32|           1|          32|
    |x_2_5_fu_337_p3                    |    select|   0|  0|  32|           1|          32|
    |x_2_6_fu_344_p3                    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 369|         151|         304|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    2|          4|
    |gmem_blk_n_AR            |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |i_fu_72                  |   9|          2|    2|          4|
    |m_axi_gmem_ARADDR        |  14|          3|   64|        192|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  91|         20|   74|        213|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_471          |  32|   0|   32|          0|
    |gmem_addr_1_reg_460               |  64|   0|   64|          0|
    |gmem_addr_read_reg_466            |  32|   0|   32|          0|
    |gmem_addr_reg_440                 |  64|   0|   64|          0|
    |i_1_reg_428                       |   2|   0|    2|          0|
    |i_fu_72                           |   2|   0|    2|          0|
    |icmp_ln8_reg_436                  |   1|   0|    1|          0|
    |icmp_ln9_1_reg_452                |   1|   0|    1|          0|
    |icmp_ln9_reg_446                  |   1|   0|    1|          0|
    |sext_ln8_1_cast_reg_423           |  63|   0|   63|          0|
    |w_2_1_fu_76                       |  32|   0|   32|          0|
    |w_2_2_fu_80                       |  32|   0|   32|          0|
    |w_2_3_fu_84                       |  32|   0|   32|          0|
    |x_2_3_fu_92                       |  32|   0|   32|          0|
    |x_2_fu_88                         |  32|   0|   32|          0|
    |icmp_ln8_reg_436                  |  64|  32|    1|          0|
    |icmp_ln9_1_reg_452                |  64|  32|    1|          0|
    |icmp_ln9_reg_446                  |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 627|  96|  438|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  EntryConv_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  EntryConv_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  EntryConv_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  EntryConv_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  EntryConv_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  EntryConv_Pipeline_VITIS_LOOP_8_1|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                               gmem|       pointer|
|sext_ln8             |   in|   62|     ap_none|                           sext_ln8|        scalar|
|sext_ln8_1           |   in|   62|     ap_none|                         sext_ln8_1|        scalar|
|w_2_033_out          |  out|   32|      ap_vld|                        w_2_033_out|       pointer|
|w_2_033_out_ap_vld   |  out|    1|      ap_vld|                        w_2_033_out|       pointer|
|w_1_032_out          |  out|   32|      ap_vld|                        w_1_032_out|       pointer|
|w_1_032_out_ap_vld   |  out|    1|      ap_vld|                        w_1_032_out|       pointer|
|w_0_031_out          |  out|   32|      ap_vld|                        w_0_031_out|       pointer|
|w_0_031_out_ap_vld   |  out|    1|      ap_vld|                        w_0_031_out|       pointer|
|x_2_030_out          |  out|   32|      ap_vld|                        x_2_030_out|       pointer|
|x_2_030_out_ap_vld   |  out|    1|      ap_vld|                        x_2_030_out|       pointer|
|x_1_029_out          |  out|   32|      ap_vld|                        x_1_029_out|       pointer|
|x_1_029_out_ap_vld   |  out|    1|      ap_vld|                        x_1_029_out|       pointer|
+---------------------+-----+-----+------------+-----------------------------------+--------------+

