#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 12 20:27:04 2023
# Process ID: 29320
# Current directory: D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13012 D:\Sundries\GithubProject\POD-DANC\vivado\audio_dma\hw.xpr
# Log file: D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/vivado.log
# Journal file: D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma\vivado.jou
# Running On: DESKTOP-0HSVFGJ, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 16, Host memory: 34299 MB
#-----------------------------------------------------------
start_gui
open_project D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd}
startgroup
set_property CONFIG.GPIO2_BOARD_INTERFACE {leds_4bits} [get_bd_cells axi_gpio_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_4bits ( 4 LEDs ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO2]
save_bd_design
reset_run synth_1
reset_run system_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/audio_dma.xsa
startgroup
endgroup
set_property location {2068 312} [get_bd_intf_ports btns_4bits]
set_property location {2042 347} [get_bd_intf_ports leds_4bits]
startgroup
endgroup
write_hw_platform -fixed -include_bit -force -file D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/audio_dma.xsa
open_bd_design {D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd}
startgroup
endgroup
set_property name leds [get_bd_intf_ports leds_4bits]
set_property name led [get_bd_intf_ports leds]
startgroup
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/audio_dma.xsa
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_intf_ports led]
startgroup
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_4bits ( 4 LEDs ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO2]
save_bd_design
startgroup
set_property -dict [list \
  CONFIG.C_IS_DUAL {0} \
  CONFIG.GPIO2_BOARD_INTERFACE {Custom} \
] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO2]
endgroup
delete_bd_objs [get_bd_intf_ports leds_4bits]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property location {5.5 2289 383} [get_bd_cells axi_gpio_1]
set_property location {6 2240 393} [get_bd_cells axi_gpio_1]
set_property CONFIG.GPIO_BOARD_INTERFACE {leds_4bits} [get_bd_cells axi_gpio_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_4bits ( 4 LEDs ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
endgroup
save_bd_design
reset_run synth_1
reset_run system_axi_gpio_0_0_synth_1
reset_run system_xbar_3_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/audio_dma.xsa
generate_target all [get_files  D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd] -directory D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.ip_user_files/sim_scripts -ip_user_files_dir D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.ip_user_files -ipstatic_source_dir D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/modelsim} {questa=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/questa} {riviera=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/riviera} {activehdl=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hw_platform -fixed -include_bit -force -file D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/audio_dma.xsa
set_property location {2499 383} [get_bd_intf_ports leds_4bits]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_4bits]
startgroup
set_property CONFIG.GPIO_BOARD_INTERFACE {sws_4bits} [get_bd_cells axi_gpio_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_4bits ( 4 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
save_bd_design
reset_run synth_1
reset_run system_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
generate_target all [get_files  D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd] -directory D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.ip_user_files/sim_scripts -ip_user_files_dir D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.ip_user_files -ipstatic_source_dir D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/modelsim} {questa=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/questa} {riviera=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/riviera} {activehdl=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
endgroup
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd]
set_property synth_checkpoint_mode None [get_files  D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd]
generate_target all [get_files  D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd] -directory D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.ip_user_files/sim_scripts -ip_user_files_dir D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.ip_user_files -ipstatic_source_dir D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/modelsim} {questa=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/questa} {riviera=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/riviera} {activehdl=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_design "audio_dma"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {1 167 -180} [get_bd_cells processing_system7_0]
update_compile_order -fileset sources_1
open_bd_design {D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/audio_dma/audio_dma.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property -dict [list \
  CONFIG.C_INTERRUPT_PRESENT {1} \
  CONFIG.GPIO_BOARD_INTERFACE {sws_4bits} \
] [get_bd_cells axi_gpio_0]
set_property CONFIG.GPIO_BOARD_INTERFACE {leds_4bits} [get_bd_cells axi_gpio_1]
delete_bd_objs [get_bd_cells axi_gpio_1]
set_property CONFIG.GPIO2_BOARD_INTERFACE {leds_4bits} [get_bd_cells axi_gpio_0]
set_property location {3 654 -459} [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_4bits ( 4 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_4bits ( 4 LEDs ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
save_bd_design
make_wrapper -files [get_files D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/audio_dma/audio_dma.bd] -top
add_files -norecurse d:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.gen/sources_1/bd/audio_dma/hdl/audio_dma_wrapper.v
validate_bd_design -force
update_compile_order -fileset sources_1
startgroup
set_property CONFIG.GPIO_BOARD_INTERFACE {btns_4bits} [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO]
delete_bd_objs [get_bd_intf_ports sws_4bits]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
save_bd_design
generate_target all [get_files  D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/audio_dma/audio_dma.bd]
catch { config_ip_cache -export [get_ips -all audio_dma_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all audio_dma_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all audio_dma_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/audio_dma/audio_dma.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/audio_dma/audio_dma.bd]
launch_runs audio_dma_processing_system7_0_0_synth_1 audio_dma_axi_gpio_0_0_synth_1 audio_dma_rst_ps7_0_50M_0_synth_1 audio_dma_auto_pc_0_synth_1 -jobs 16
wait_on_run audio_dma_processing_system7_0_0_synth_1
wait_on_run audio_dma_axi_gpio_0_0_synth_1
wait_on_run audio_dma_rst_ps7_0_50M_0_synth_1
wait_on_run audio_dma_auto_pc_0_synth_1
export_simulation -of_objects [get_files D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/audio_dma/audio_dma.bd] -directory D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.ip_user_files/sim_scripts -ip_user_files_dir D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.ip_user_files -ipstatic_source_dir D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/modelsim} {questa=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/questa} {riviera=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/riviera} {activehdl=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.gen/sources_1/bd/audio_dma/hdl/audio_dma_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.gen/sources_1/bd/audio_dma/hdl/audio_dma_wrapper.v
open_bd_design {D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/audio_dma/audio_dma.bd}
export_ip_user_files -of_objects  [get_files D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/imports/hdl/system_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/imports/hdl/system_wrapper.v
export_ip_user_files -of_objects  [get_files D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/audio_dma/audio_dma.bd] -no_script -reset -force -quiet
remove_files  D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/audio_dma/audio_dma.bd
make_wrapper -files [get_files D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse d:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.gen/sources_1/bd/system/hdl/system_wrapper.v
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_cells axi_gpio_1]
delete_bd_objs [get_bd_intf_ports leds_4bits]
startgroup
set_property CONFIG.GPIO2_BOARD_INTERFACE {leds_4bits} [get_bd_cells axi_gpio_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_4bits ( 4 LEDs ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO2]
save_bd_design
set_property synth_checkpoint_mode Hierarchical [get_files  D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd]
generate_target all [get_files  D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_d_axi_i2s_audio_0_0] }
catch { config_ip_cache -export [get_ips -all system_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all system_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_iic_0_0] }
catch { config_ip_cache -export [get_ips -all system_xbar_2] }
catch { config_ip_cache -export [get_ips -all system_xbar_3] }
catch { config_ip_cache -export [get_ips -all system_auto_us_0] }
catch { config_ip_cache -export [get_ips -all system_auto_us_1] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd]
launch_runs system_processing_system7_0_0_synth_1 system_axi_gpio_0_0_synth_1 system_xbar_3_synth_1 -jobs 16
wait_on_run system_processing_system7_0_0_synth_1
wait_on_run system_axi_gpio_0_0_synth_1
wait_on_run system_xbar_3_synth_1
export_simulation -of_objects [get_files D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd] -directory D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.ip_user_files/sim_scripts -ip_user_files_dir D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.ip_user_files -ipstatic_source_dir D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/modelsim} {questa=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/questa} {riviera=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/riviera} {activehdl=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports sws_4bits]
save_bd_design
startgroup
set_property CONFIG.GPIO_BOARD_INTERFACE {btns_4bits} [get_bd_cells axi_gpio_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
save_bd_design
generate_target all [get_files  D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_0] }
catch { [ delete_ip_run [get_ips -all system_axi_gpio_0_0] ] }
catch { config_ip_cache -export [get_ips -all system_auto_us_0] }
catch { config_ip_cache -export [get_ips -all system_auto_us_1] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.srcs/sources_1/bd/system/system.bd] -directory D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.ip_user_files/sim_scripts -ip_user_files_dir D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.ip_user_files -ipstatic_source_dir D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/modelsim} {questa=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/questa} {riviera=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/riviera} {activehdl=D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Sundries/GithubProject/POD-DANC/vivado/audio_dma/audio_dma.xsa
