// Code your design here
module sync_dff(input logic clk_i,
	            input logic reset_n_i,
                input logic d_i,
                output logic q_o
               );
  
  always_ff @(posedge clk_i) begin
    if (!reset_n_i)
        q_o <= 1'b0;
    else
        q_o <= d_i;
  end
  
endmodule
  
  