INFO: [VRFC 10-2263] Analyzing Verilog file "/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/pynq_vivado/pynqz2.sim/sim_1/synth/timing/xsim/tb_dtpu_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module dtpu_core
INFO: [VRFC 10-311] analyzing module mult_gen_0
INFO: [VRFC 10-311] analyzing module mult_gen_0__1
INFO: [VRFC 10-311] analyzing module mult_gen_0__2
INFO: [VRFC 10-311] analyzing module mxu_core
INFO: [VRFC 10-311] analyzing module mxu_mac
INFO: [VRFC 10-311] analyzing module mxu_mac__xdcDup__1
INFO: [VRFC 10-311] analyzing module mxu_mac__xdcDup__2
INFO: [VRFC 10-311] analyzing module mxu_mac__xdcDup__3
INFO: [VRFC 10-311] analyzing module mxu_mac__xdcDup__4
INFO: [VRFC 10-311] analyzing module mxu_mac__xdcDup__5
INFO: [VRFC 10-311] analyzing module mxu_wrapper
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module register_0
INFO: [VRFC 10-311] analyzing module register_1
INFO: [VRFC 10-311] analyzing module register_10
INFO: [VRFC 10-311] analyzing module register_15
INFO: [VRFC 10-311] analyzing module register_16
INFO: [VRFC 10-311] analyzing module register_2
INFO: [VRFC 10-311] analyzing module register_21
INFO: [VRFC 10-311] analyzing module register_22
INFO: [VRFC 10-311] analyzing module register_27
INFO: [VRFC 10-311] analyzing module register_28
INFO: [VRFC 10-311] analyzing module register_3
INFO: [VRFC 10-311] analyzing module register_4
INFO: [VRFC 10-311] analyzing module register_9
INFO: [VRFC 10-311] analyzing module vivado_mac
INFO: [VRFC 10-311] analyzing module vivado_mac__10
INFO: [VRFC 10-311] analyzing module vivado_mac__6
INFO: [VRFC 10-311] analyzing module vivado_mac__7
INFO: [VRFC 10-311] analyzing module vivado_mac__8
INFO: [VRFC 10-311] analyzing module vivado_mac__9
INFO: [VRFC 10-311] analyzing module mult_gen_v12_0_16
INFO: [VRFC 10-311] analyzing module mult_gen_v12_0_16__1
INFO: [VRFC 10-311] analyzing module mult_gen_v12_0_16__2
INFO: [VRFC 10-311] analyzing module xbip_multadd_v3_0_15
INFO: [VRFC 10-311] analyzing module xbip_multadd_v3_0_15__10
INFO: [VRFC 10-311] analyzing module xbip_multadd_v3_0_15__6
INFO: [VRFC 10-311] analyzing module xbip_multadd_v3_0_15__7
INFO: [VRFC 10-311] analyzing module xbip_multadd_v3_0_15__8
INFO: [VRFC 10-311] analyzing module xbip_multadd_v3_0_15__9
INFO: [VRFC 10-311] analyzing module luts
INFO: [VRFC 10-311] analyzing module luts_33
INFO: [VRFC 10-311] analyzing module luts_34
INFO: [VRFC 10-311] analyzing module mult_gen_v12_0_16_viv
INFO: [VRFC 10-311] analyzing module mult_gen_v12_0_16_viv__1
INFO: [VRFC 10-311] analyzing module mult_gen_v12_0_16_viv__2
INFO: [VRFC 10-311] analyzing module multadd_dsp
INFO: [VRFC 10-311] analyzing module multadd_dsp_11
INFO: [VRFC 10-311] analyzing module multadd_dsp_17
INFO: [VRFC 10-311] analyzing module multadd_dsp_23
INFO: [VRFC 10-311] analyzing module multadd_dsp_29
INFO: [VRFC 10-311] analyzing module multadd_dsp_5
INFO: [VRFC 10-311] analyzing module xbip_dsp48_multadd_synth
INFO: [VRFC 10-311] analyzing module xbip_dsp48_multadd_synth_13
INFO: [VRFC 10-311] analyzing module xbip_dsp48_multadd_synth_19
INFO: [VRFC 10-311] analyzing module xbip_dsp48_multadd_synth_25
INFO: [VRFC 10-311] analyzing module xbip_dsp48_multadd_synth_31
INFO: [VRFC 10-311] analyzing module xbip_dsp48_multadd_synth_7
INFO: [VRFC 10-311] analyzing module xbip_dsp48_multadd_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module xbip_dsp48_multadd_v3_0_6_viv_12
INFO: [VRFC 10-311] analyzing module xbip_dsp48_multadd_v3_0_6_viv_18
INFO: [VRFC 10-311] analyzing module xbip_dsp48_multadd_v3_0_6_viv_24
INFO: [VRFC 10-311] analyzing module xbip_dsp48_multadd_v3_0_6_viv_30
INFO: [VRFC 10-311] analyzing module xbip_dsp48_multadd_v3_0_6_viv_6
INFO: [VRFC 10-311] analyzing module xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-311] analyzing module xbip_dsp48e1_wrapper_v3_0_14
INFO: [VRFC 10-311] analyzing module xbip_dsp48e1_wrapper_v3_0_20
INFO: [VRFC 10-311] analyzing module xbip_dsp48e1_wrapper_v3_0_26
INFO: [VRFC 10-311] analyzing module xbip_dsp48e1_wrapper_v3_0_32
INFO: [VRFC 10-311] analyzing module xbip_dsp48e1_wrapper_v3_0_8
INFO: [VRFC 10-311] analyzing module xbip_multadd_v3_0_15_viv
INFO: [VRFC 10-311] analyzing module xbip_multadd_v3_0_15_viv__10
INFO: [VRFC 10-311] analyzing module xbip_multadd_v3_0_15_viv__6
INFO: [VRFC 10-311] analyzing module xbip_multadd_v3_0_15_viv__7
INFO: [VRFC 10-311] analyzing module xbip_multadd_v3_0_15_viv__8
INFO: [VRFC 10-311] analyzing module xbip_multadd_v3_0_15_viv__9
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/tb/tb_dtpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dtpu
