// Seed: 2707320862
module module_0 #(
    parameter id_1 = 32'd39,
    parameter id_2 = 32'd51
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire _id_2;
  input wire _id_1;
  assign id_2 = id_2;
  wire [id_1 : id_2] id_6;
  uwire id_7;
  assign id_7 = id_3 !=? 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd27,
    parameter id_19 = 32'd4,
    parameter id_21 = 32'd63,
    parameter id_4  = 32'd81,
    parameter id_5  = 32'd26
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19
);
  inout wire _id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  and primCall (id_1, id_22, id_12, id_25, id_8, id_14, id_18, id_6, id_7, id_23, id_20, id_17);
  output wire id_15;
  inout logic [7:0] id_14;
  input wire _id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire _id_5;
  input wire _id_4;
  output logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  wire id_20;
  parameter id_21 = 1 == 1;
  wire id_22;
  logic [!  id_13 : 1] id_23;
  ;
  wire id_24;
  assign id_17 = id_13;
  assign id_23 = id_21;
  assign id_6  = -1;
  wire [id_4 : (  id_5  )] id_25;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_20,
      id_9,
      id_24
  );
  defparam id_21.id_21 = id_21;
endmodule
