// Seed: 2582479260
module module_0;
  assign id_1 = id_1;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_1
  );
  assign modCall_1.type_4 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  wire id_4, id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  always #1 $display(id_2 - id_2 == 1'b0, id_2, id_2);
  tri0 id_3;
  assign id_3 = (1);
  assign id_1 = id_3;
endmodule
