Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 10 16:11:29 2022
| Host         : arianna1-X510UAR running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file tmp_sens_bd_wrapper_control_sets_placed.rpt
| Design       : tmp_sens_bd_wrapper
| Device       : xc7z010
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    79 |
|    Minimum number of control sets                        |    79 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   281 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    79 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     2 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             172 |           58 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             207 |           65 |
| Yes          | No                    | No                     |             397 |           99 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             343 |          104 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                           Enable Signal                                                                          |                                                           Set/Reset Signal                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                          | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                         |                1 |              1 |         1.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                      |                1 |              2 |         2.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                            |                                                                                                                                      |                1 |              2 |         2.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                         |                1 |              4 |         4.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                    | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                          |                1 |              4 |         4.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                        | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                       |                2 |              4 |         2.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0 |                2 |              4 |         2.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                          |                                                                                                                                      |                1 |              4 |         4.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                            |                1 |              4 |         4.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0   |                1 |              4 |         4.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                             | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                         |                1 |              4 |         4.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                      | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                          |                1 |              4 |         4.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tmp_sens_bd_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                       |                3 |              4 |         1.33 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                        | tmp_sens_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                               |                1 |              4 |         4.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                              |                1 |              5 |         5.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                  | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                              |                2 |              5 |         2.50 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                   | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                          |                2 |              5 |         2.50 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tmp_sens_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]              |                3 |              6 |         2.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tmp_sens_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]              |                3 |              6 |         2.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                       |                1 |              6 |         6.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                    | tmp_sens_bd_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                 |                1 |              6 |         6.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                         |                2 |              6 |         3.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                          | tmp_sens_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                              |                1 |              7 |         7.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                    | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                          |                2 |              7 |         3.50 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                   | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                       |                2 |              8 |         4.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                              | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                         |                3 |              8 |         2.67 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                             |                                                                                                                                      |                1 |              8 |         8.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                     | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                       |                2 |              8 |         4.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[0].MUXCY_L_I_i_2__1_n_0                                                              |                                                                                                                                      |                1 |              8 |         8.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                               | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                          |                2 |              8 |         4.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                       | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                       |                1 |              8 |         8.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                   |                                                                                                                                      |                1 |              8 |         8.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                  |                                                                                                                                      |                1 |              8 |         8.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]        |                3 |              8 |         2.67 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                 | tmp_sens_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                               |                2 |              9 |         4.50 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]      |                                                                                                                                      |                5 |              9 |         1.80 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0 |                                                                                                                                      |                2 |              9 |         4.50 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                      |                2 |              9 |         4.50 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]      |                                                                                                                                      |                5 |              9 |         1.80 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                    | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                          |                3 |             10 |         3.33 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                     | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                              |                2 |             10 |         5.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                    | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                          |                3 |             10 |         3.33 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                        | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                       |                2 |             10 |         5.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                    | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                          |                3 |             10 |         3.33 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                   | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                       |                4 |             10 |         2.50 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                              |                4 |             10 |         2.50 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                    | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                          |                4 |             10 |         2.50 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                        | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                       |                4 |             10 |         2.50 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                    | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                          |                6 |             10 |         1.67 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                    | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                          |                3 |             10 |         3.33 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                    | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                          |                3 |             10 |         3.33 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                    | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                          |                3 |             10 |         3.33 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tmp_sens_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                            |                4 |             11 |         2.75 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tmp_sens_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                               |                4 |             11 |         2.75 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                              |                8 |             12 |         1.50 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                              |                4 |             12 |         3.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_1_in                                                                       | tmp_sens_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[1]                             |                2 |             13 |         6.50 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_1_in                                                                       |                                                                                                                                      |                3 |             13 |         4.33 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tmp_sens_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]_i_1_n_0                                |                4 |             13 |         3.25 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                      |                4 |             13 |         3.25 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                             |                                                                                                                                      |                2 |             14 |         7.00 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                    |                                                                                                                                      |                3 |             14 |         4.67 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                      |                3 |             16 |         5.33 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                      |               10 |             23 |         2.30 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                      |                                                                                                                                      |               11 |             23 |         2.09 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                       | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr              |                7 |             24 |         3.43 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                      |                7 |             25 |         3.57 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tmp_sens_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                  |                7 |             26 |         3.71 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                          | tmp_sens_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                  |                6 |             28 |         4.67 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | tmp_sens_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                            |                9 |             29 |         3.22 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                    |                                                                                                                                      |                9 |             38 |         4.22 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                             |                                                                                                                                      |                8 |             38 |         4.75 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                       |               13 |             41 |         3.15 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | tmp_sens_bd_i/PmodTMP3_0/inst/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                          |                9 |             43 |         4.78 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                  |                                                                                                                                      |               10 |             49 |         4.90 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]      |                                                                                                                                      |                9 |             49 |         5.44 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                      |                                                                                                                                      |               10 |             49 |         4.90 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 | tmp_sens_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                  |                                                                                                                                      |                9 |             49 |         5.44 |
|  tmp_sens_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                      |               59 |            173 |         2.93 |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


