{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624099747761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624099747762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 15:19:05 2021 " "Processing started: Sat Jun 19 15:19:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624099747762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624099747762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off integrated -c integrated " "Command: quartus_map --read_settings_files=on --write_settings_files=off integrated -c integrated" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624099747762 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1624099748397 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frequency_multiplier.v(17) " "Verilog HDL information at frequency_multiplier.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1624099748471 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frequency_multiplier.v(22) " "Verilog HDL information at frequency_multiplier.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1624099748471 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frequency_multiplier.v(36) " "Verilog HDL information at frequency_multiplier.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1624099748471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_multiplier.v 3 3 " "Found 3 design units, including 3 entities, in source file frequency_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_multiplier " "Found entity 1: frequency_multiplier" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099748474 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath_ " "Found entity 2: datapath_" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099748474 ""} { "Info" "ISGN_ENTITY_NAME" "3 controller_ " "Found entity 3: controller_" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099748474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099748474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated.bdf 1 1 " "Found 1 design units, including 1 entities, in source file integrated.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 integrated " "Found entity 1: integrated" {  } { { "integrated.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/integrated.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099748477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099748477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "source/adder.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099748481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099748481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file source/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "source/Controller.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099748484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099748484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "source/Counter.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099748487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099748487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file source/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "source/Datapath.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099748489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099748489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file source/exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "source/exponential.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099748492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099748492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099748495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099748495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file source/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "source/multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099748497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099748497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "source/mux2to1.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099748500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099748500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/register.v 1 1 " "Found 1 design units, including 1 entities, in source file source/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "source/register.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099748503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099748503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/register_.v 1 1 " "Found 1 design units, including 1 entities, in source file source/register_.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_ " "Found entity 1: register_" {  } { { "source/register_.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/register_.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099748505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099748505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/register18.v 1 1 " "Found 1 design units, including 1 entities, in source file source/register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "source/register18.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/register18.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099748508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099748508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file source/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "source/shift_register.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099748511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099748511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/wrapper_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/wrapper_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_ctrl " "Found entity 1: wrapper_ctrl" {  } { { "source/wrapper_ctrl.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099748516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099748516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file source/wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "source/wrapper.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099748520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099748520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "integrated " "Elaborating entity \"integrated\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1624099748557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper wrapper:inst5 " "Elaborating entity \"wrapper\" for hierarchy \"wrapper:inst5\"" {  } { { "integrated.bdf" "inst5" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/integrated.bdf" { { 280 712 880 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponential wrapper:inst5\|exponential:b2v_inst " "Elaborating entity \"exponential\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\"" {  } { { "source/wrapper.v" "b2v_inst" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller wrapper:inst5\|exponential:b2v_inst\|controller:control " "Elaborating entity \"controller\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\|controller:control\"" {  } { { "source/exponential.v" "control" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/exponential.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath wrapper:inst5\|exponential:b2v_inst\|datapath:dP " "Elaborating entity \"datapath\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\"" {  } { { "source/exponential.v" "dP" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/exponential.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|register:regx " "Elaborating entity \"register\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|register:regx\"" {  } { { "source/Datapath.v" "regx" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|counter:count " "Elaborating entity \"counter\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|counter:count\"" {  } { { "source/Datapath.v" "count" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut " "Elaborating entity \"LUT\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\"" {  } { { "source/Datapath.v" "lut" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748577 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LUTExp.v(4) " "Verilog HDL Case Statement warning at LUTExp.v(4): incomplete case statement has no default case item" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1624099748578 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datat LUTExp.v(3) " "Verilog HDL Always Construct warning at LUTExp.v(3): inferring latch(es) for variable \"datat\", which holds its previous value in one or more paths through the always construct" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1624099748578 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[0\] LUTExp.v(3) " "Inferred latch for \"datat\[0\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748578 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[1\] LUTExp.v(3) " "Inferred latch for \"datat\[1\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748578 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[2\] LUTExp.v(3) " "Inferred latch for \"datat\[2\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748578 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[3\] LUTExp.v(3) " "Inferred latch for \"datat\[3\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748578 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[4\] LUTExp.v(3) " "Inferred latch for \"datat\[4\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748578 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[5\] LUTExp.v(3) " "Inferred latch for \"datat\[5\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748578 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[6\] LUTExp.v(3) " "Inferred latch for \"datat\[6\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748578 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[7\] LUTExp.v(3) " "Inferred latch for \"datat\[7\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748579 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[8\] LUTExp.v(3) " "Inferred latch for \"datat\[8\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748579 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[9\] LUTExp.v(3) " "Inferred latch for \"datat\[9\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748579 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[10\] LUTExp.v(3) " "Inferred latch for \"datat\[10\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748579 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[11\] LUTExp.v(3) " "Inferred latch for \"datat\[11\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748579 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[12\] LUTExp.v(3) " "Inferred latch for \"datat\[12\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748579 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[13\] LUTExp.v(3) " "Inferred latch for \"datat\[13\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748579 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[14\] LUTExp.v(3) " "Inferred latch for \"datat\[14\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748579 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[15\] LUTExp.v(3) " "Inferred latch for \"datat\[15\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748579 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|mux2to1:mux\"" {  } { { "source/Datapath.v" "mux" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|multiplier:mult\"" {  } { { "source/Datapath.v" "mult" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|adder:add " "Elaborating entity \"adder\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|adder:add\"" {  } { { "source/Datapath.v" "add" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register18 wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|register18:rres " "Elaborating entity \"register18\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|register18:rres\"" {  } { { "source/Datapath.v" "rres" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register wrapper:inst5\|shift_register:b2v_inst1 " "Elaborating entity \"shift_register\" for hierarchy \"wrapper:inst5\|shift_register:b2v_inst1\"" {  } { { "source/wrapper.v" "b2v_inst1" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register wrapper:inst5\|shift_register:b2v_inst2 " "Elaborating entity \"shift_register\" for hierarchy \"wrapper:inst5\|shift_register:b2v_inst2\"" {  } { { "source/wrapper.v" "b2v_inst2" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_ wrapper:inst5\|register_:b2v_inst3 " "Elaborating entity \"register_\" for hierarchy \"wrapper:inst5\|register_:b2v_inst3\"" {  } { { "source/wrapper.v" "b2v_inst3" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_ctrl wrapper:inst5\|wrapper_ctrl:b2v_inst9 " "Elaborating entity \"wrapper_ctrl\" for hierarchy \"wrapper:inst5\|wrapper_ctrl:b2v_inst9\"" {  } { { "source/wrapper.v" "b2v_inst9" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748610 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "wrapper_ctrl.v(23) " "Verilog HDL Case Statement warning at wrapper_ctrl.v(23): incomplete case statement has no default case item" {  } { { "source/wrapper_ctrl.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper_ctrl.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1624099748611 "|integrated|wrapper:inst5|wrapper_ctrl:b2v_inst9"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wrapper_ctrl.v(23) " "Verilog HDL Case Statement information at wrapper_ctrl.v(23): all case item expressions in this case statement are onehot" {  } { { "source/wrapper_ctrl.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper_ctrl.v" 23 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1624099748611 "|integrated|wrapper:inst5|wrapper_ctrl:b2v_inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_multiplier frequency_multiplier:inst " "Elaborating entity \"frequency_multiplier\" for hierarchy \"frequency_multiplier:inst\"" {  } { { "integrated.bdf" "inst" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/integrated.bdf" { { 256 448 608 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_ frequency_multiplier:inst\|datapath_:dp_ " "Elaborating entity \"datapath_\" for hierarchy \"frequency_multiplier:inst\|datapath_:dp_\"" {  } { { "frequency_multiplier.v" "dp_" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 frequency_multiplier.v(27) " "Verilog HDL assignment warning at frequency_multiplier.v(27): truncated value with size 32 to match size of target (16)" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624099748628 "|integrated|frequency_multiplier:inst|datapath_:dp_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 frequency_multiplier.v(32) " "Verilog HDL assignment warning at frequency_multiplier.v(32): truncated value with size 32 to match size of target (16)" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624099748628 "|integrated|frequency_multiplier:inst|datapath_:dp_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_ frequency_multiplier:inst\|controller_:ct_ " "Elaborating entity \"controller_\" for hierarchy \"frequency_multiplier:inst\|controller_:ct_\"" {  } { { "frequency_multiplier.v" "ct_" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748650 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ns frequency_multiplier.v(51) " "Verilog HDL Always Construct warning at frequency_multiplier.v(51): inferring latch(es) for variable \"ns\", which holds its previous value in one or more paths through the always construct" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1624099748651 "|integrated|frequency_multiplier:inst|controller_:ct_"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "frequency_multiplier.v(68) " "Verilog HDL Case Statement warning at frequency_multiplier.v(68): incomplete case statement has no default case item" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 68 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1624099748651 "|integrated|frequency_multiplier:inst|controller_:ct_"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "frequency_multiplier.v(68) " "Verilog HDL Case Statement information at frequency_multiplier.v(68): all case item expressions in this case statement are onehot" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 68 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1624099748651 "|integrated|frequency_multiplier:inst|controller_:ct_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.redo frequency_multiplier.v(51) " "Inferred latch for \"ns.redo\" at frequency_multiplier.v(51)" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748653 "|integrated|frequency_multiplier:inst|controller_:ct_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.count frequency_multiplier.v(51) " "Inferred latch for \"ns.count\" at frequency_multiplier.v(51)" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748653 "|integrated|frequency_multiplier:inst|controller_:ct_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.load_calculated frequency_multiplier.v(51) " "Inferred latch for \"ns.load_calculated\" at frequency_multiplier.v(51)" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748653 "|integrated|frequency_multiplier:inst|controller_:ct_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.calculate frequency_multiplier.v(51) " "Inferred latch for \"ns.calculate\" at frequency_multiplier.v(51)" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748654 "|integrated|frequency_multiplier:inst|controller_:ct_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.ready frequency_multiplier.v(51) " "Inferred latch for \"ns.ready\" at frequency_multiplier.v(51)" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748654 "|integrated|frequency_multiplier:inst|controller_:ct_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.idle frequency_multiplier.v(51) " "Inferred latch for \"ns.idle\" at frequency_multiplier.v(51)" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099748654 "|integrated|frequency_multiplier:inst|controller_:ct_"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "b2v_inst4 fifo " "Node instance \"b2v_inst4\" instantiates undefined entity \"fifo\"" {  } { { "source/wrapper.v" "b2v_inst4" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper.v" 106 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099748666 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/output_files/integrated.map.smsg " "Generated suppressed messages file C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/output_files/integrated.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1624099748746 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624099748819 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 19 15:19:08 2021 " "Processing ended: Sat Jun 19 15:19:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624099748819 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624099748819 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624099748819 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624099748819 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624099749444 ""}
