// Seed: 3198386470
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  module_2 modCall_1 ();
  assign modCall_1.\id_3 = 0;
  inout wor id_2;
  output wire id_1;
  integer id_4 = id_4 & id_4;
  assign id_2 = -1;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    inout wire id_4,
    input tri0 id_5,
    output tri id_6,
    input wand id_7,
    output supply1 id_8
);
  logic id_10 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  parameter id_1 = "", id_2 = id_1 - id_2;
  logic \id_3 ;
  ;
  always @(posedge -1'b0 or id_2) begin : LABEL_0
    \id_3 <= (id_1 - id_2);
    `define pp_4 0
    `pp_4 <= 1;
    `pp_4 <= 1'b0;
    `pp_4 <= -1;
  end
endmodule
