#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Tue Sep  1 18:29:45 2020
# Process ID: 22052
# Current directory: G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.runs/synth_1
# Command line: vivado.exe -log lab5top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab5top.tcl
# Log file: G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.runs/synth_1/lab5top.vds
# Journal file: G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab5top.tcl -notrace
Command: synth_design -top lab5top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21508 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 419.234 ; gain = 99.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab5top' [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/Old_Lab5/lab5top.vhd:38]
INFO: [Synth 8-113] binding component instance 'Slow_clock_buffer' to cell 'BUFG' [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/Old_Lab5/lab5top.vhd:107]
INFO: [Synth 8-3491] module 'SerialRX' declared at 'G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/new/SerialRX.vhd:26' bound to instance 'Receiver' of component 'SerialRx' [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/Old_Lab5/lab5top.vhd:135]
INFO: [Synth 8-638] synthesizing module 'SerialRX' [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/new/SerialRX.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SerialRX' (1#1) [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/new/SerialRX.vhd:37]
INFO: [Synth 8-3491] module 'datapath' declared at 'G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/Datapath_M/Datapath_M.srcs/sources_1/imports/new/datapath.vhd:27' bound to instance 'Datapath1' of component 'datapath' [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/Old_Lab5/lab5top.vhd:144]
INFO: [Synth 8-638] synthesizing module 'datapath' [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/Datapath_M/Datapath_M.srcs/sources_1/imports/new/datapath.vhd:44]
INFO: [Synth 8-3491] module 'addition_controller' declared at 'G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/Datapath_M/Datapath_M.srcs/sources_1/imports/new/add_controller.vhd:27' bound to instance 'control' of component 'addition_controller' [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/Datapath_M/Datapath_M.srcs/sources_1/imports/new/datapath.vhd:477]
INFO: [Synth 8-638] synthesizing module 'addition_controller' [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/Datapath_M/Datapath_M.srcs/sources_1/imports/new/add_controller.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'addition_controller' (2#1) [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/Datapath_M/Datapath_M.srcs/sources_1/imports/new/add_controller.vhd:49]
WARNING: [Synth 8-5640] Port 'm_axis_dout_tuser' is missing in component declaration [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/Datapath_M/Datapath_M.srcs/sources_1/imports/new/datapath.vhd:66]
INFO: [Synth 8-3491] module 'div_gen_0' declared at 'G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.runs/synth_1/.Xil/Vivado-22052-th-wvd-8/realtime/div_gen_0_stub.vhdl:5' bound to instance 'div_calc' of component 'div_gen_0' [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/Datapath_M/Datapath_M.srcs/sources_1/imports/new/datapath.vhd:488]
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.runs/synth_1/.Xil/Vivado-22052-th-wvd-8/realtime/div_gen_0_stub.vhdl:19]
WARNING: [Synth 8-6014] Unused sequential element is_number_reg was removed.  [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/Datapath_M/Datapath_M.srcs/sources_1/imports/new/datapath.vhd:162]
WARNING: [Synth 8-6014] Unused sequential element currtick_reg was removed.  [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/Datapath_M/Datapath_M.srcs/sources_1/imports/new/datapath.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element curr_clone_reg was removed.  [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/Datapath_M/Datapath_M.srcs/sources_1/imports/new/datapath.vhd:189]
WARNING: [Synth 8-6014] Unused sequential element div_storage_reg was removed.  [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/Datapath_M/Datapath_M.srcs/sources_1/imports/new/datapath.vhd:268]
WARNING: [Synth 8-6014] Unused sequential element diven_active_reg was removed.  [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/Datapath_M/Datapath_M.srcs/sources_1/imports/new/datapath.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'datapath' (3#1) [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/Datapath_M/Datapath_M.srcs/sources_1/imports/new/datapath.vhd:44]
INFO: [Synth 8-3491] module 'mux7seg' declared at 'G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/CS56_ES31_Lab4_20X_files/mux7seg.vhd:25' bound to instance 'display' of component 'mux7seg' [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/Old_Lab5/lab5top.vhd:156]
INFO: [Synth 8-638] synthesizing module 'mux7seg' [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/CS56_ES31_Lab4_20X_files/mux7seg.vhd:34]
INFO: [Synth 8-226] default block is never used [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/CS56_ES31_Lab4_20X_files/mux7seg.vhd:70]
INFO: [Synth 8-226] default block is never used [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/CS56_ES31_Lab4_20X_files/mux7seg.vhd:115]
INFO: [Synth 8-226] default block is never used [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/CS56_ES31_Lab4_20X_files/mux7seg.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'mux7seg' (4#1) [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/CS56_ES31_Lab4_20X_files/mux7seg.vhd:34]
INFO: [Synth 8-3491] module 'binary_bcd' declared at 'G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/new/bin2bcd.vhd:25' bound to instance 'bin2bcd' of component 'binary_bcd' [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/Old_Lab5/lab5top.vhd:167]
INFO: [Synth 8-638] synthesizing module 'binary_bcd' [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/new/bin2bcd.vhd:36]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'binary_bcd' (5#1) [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/new/bin2bcd.vhd:36]
WARNING: [Synth 8-3848] Net dummy_var2 in module/entity lab5top does not have driver. [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/Old_Lab5/lab5top.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'lab5top' (6#1) [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/Old_Lab5/lab5top.vhd:38]
WARNING: [Synth 8-3331] design datapath has unconnected port dummy_var
WARNING: [Synth 8-3331] design datapath has unconnected port dummy_var2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 474.836 ; gain = 155.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 474.836 ; gain = 155.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 474.836 ; gain = 155.590
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/ip/div_gen_0_1/div_gen_0/div_gen_0_in_context.xdc] for cell 'Datapath1/div_calc'
Finished Parsing XDC File [g:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/ip/div_gen_0_1/div_gen_0/div_gen_0_in_context.xdc] for cell 'Datapath1/div_calc'
Parsing XDC File [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/constrs_1/imports/CS56/Basys3_Master.xdc]
Finished Parsing XDC File [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/constrs_1/imports/CS56/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/constrs_1/imports/CS56/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab5top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab5top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 808.328 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 808.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 808.328 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 808.328 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 808.328 ; gain = 489.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 808.328 ; gain = 489.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Datapath1/div_calc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 808.328 ; gain = 489.082
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'SerialRX'
INFO: [Synth 8-5544] ROM "shift_tc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "b_tick_half" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dummy_var2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dummy_var" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "waiting" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "first_wait" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clear" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_done_tick" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'addition_controller'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dothisnext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "total" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "total" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dothisnext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "total" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "total" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'binary_bcd'
INFO: [Synth 8-5544] ROM "binary_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bcds_out_reg_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clk_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            wait_tc_half |                              001 |                              001
                shifting |                              010 |                              010
                 wait_tc |                              011 |                              011
              data_ready |                              100 |                              100
              dataready2 |                              101 |                              101
              dataready3 |                              110 |                              110
              dataready4 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'SerialRX'
WARNING: [Synth 8-327] inferring latch for variable 'dummy_var_reg' [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/new/SerialRX.vhd:170]
WARNING: [Synth 8-327] inferring latch for variable 'dummy_var2_reg' [G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.srcs/sources_1/imports/Project_group15/uart_final/uart_final.srcs/sources_1/imports/new/SerialRX.vhd:171]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  divide |                              001 |                              101
                multiply |                              010 |                              100
                subtract |                              011 |                              011
                     add |                              100 |                              001
                   error |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'addition_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              001 |                               00
                   shift |                              010 |                               01
                    done |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'binary_bcd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 808.328 ; gain = 489.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 18    
	   6 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   8 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab5top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SerialRX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 10    
Module addition_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	   5 Input      3 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 6     
Module datapath 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mux7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module binary_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "Receiver/shift_tc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Datapath1/control/next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Datapath1/control/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Datapath1/control/next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Datapath1/control/next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Datapath1/control/next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Datapath1/control/next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Datapath1/dothisnext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Receiver/b_tick_half" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Receiver/b_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clkdiv" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP Datapath1/total0, operation Mode is: A*B2.
DSP Report: register Datapath1/current_reg is absorbed into DSP Datapath1/total0.
DSP Report: operator Datapath1/total0 is absorbed into DSP Datapath1/total0.
WARNING: [Synth 8-3917] design lab5top has port dp driven by constant 1
WARNING: [Synth 8-3332] Sequential element (Receiver/dummy_var_reg) is unused and will be removed from module lab5top.
WARNING: [Synth 8-3332] Sequential element (Receiver/dummy_var2_reg) is unused and will be removed from module lab5top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 808.328 ; gain = 489.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|datapath    | A*B2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 841.008 ; gain = 521.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 862.336 ; gain = 543.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 867.031 ; gain = 547.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 867.031 ; gain = 547.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 867.031 ; gain = 547.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 867.031 ; gain = 547.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 867.031 ; gain = 547.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 867.031 ; gain = 547.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 867.031 ; gain = 547.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |div_gen_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |div_gen_0_bbox_0 |     1|
|2     |BUFG             |     2|
|3     |CARRY4           |    32|
|4     |DSP48E1          |     1|
|5     |LUT1             |     7|
|6     |LUT2             |    95|
|7     |LUT3             |    26|
|8     |LUT4             |    83|
|9     |LUT5             |    25|
|10    |LUT6             |   102|
|11    |FDRE             |   193|
|12    |IBUF             |     2|
|13    |OBUF             |    12|
+------+-----------------+------+

Report Instance Areas: 
+------+------------+--------------------+------+
|      |Instance    |Module              |Cells |
+------+------------+--------------------+------+
|1     |top         |                    |   614|
|2     |  Datapath1 |datapath            |   319|
|3     |    control |addition_controller |    67|
|4     |  Receiver  |SerialRX            |   107|
|5     |  bin2bcd   |binary_bcd          |    88|
|6     |  display   |mux7seg             |    32|
+------+------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 867.031 ; gain = 547.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 867.031 ; gain = 214.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 867.031 ; gain = 547.785
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 867.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:06 . Memory (MB): peak = 867.031 ; gain = 559.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 867.031 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/.shortcut-targets-by-id/18l05k5DVoB5pVKzFoiXH5izoP1FLnSFh/Project_group15/Calculator/Calculator.runs/synth_1/lab5top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab5top_utilization_synth.rpt -pb lab5top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  1 18:31:12 2020...
