Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Thu Mar 31 20:42:29 2016
| Host              : ECJ1-222-05 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file SnakeNoKB_timing_summary_routed.rpt -rpx SnakeNoKB_timing_summary_routed.rpx
| Design            : SnakeNoKB
| Device            : 7a35t-cpg236
| Speed File        : -2L  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 3941 register/latch pins with no clock driven by root clock pin: div0/out_reg/C (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: div1/out_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8049 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.329        0.000                      0                  130        0.237        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.329        0.000                      0                  130        0.237        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 div0/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.589ns (18.071%)  route 2.670ns (81.929%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 14.309 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.414     4.573    div0/clock_IBUF_BUFG
    SLICE_X61Y81                                                      r  div0/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.379     4.952 f  div0/count_reg[26]/Q
                         net (fo=5, routed)           1.051     6.004    div0/count[26]
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105     6.109 r  div0/count[31]_i_3__0/O
                         net (fo=1, routed)           0.649     6.758    div0/n_0_count[31]_i_3__0
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.105     6.863 r  div0/count[31]_i_1__0/O
                         net (fo=32, routed)          0.970     7.833    div0/n_0_count[31]_i_1__0
    SLICE_X61Y82         FDRE                                         r  div0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.309    14.309    div0/clock_IBUF_BUFG
    SLICE_X61Y82                                                      r  div0/count_reg[28]/C
                         clock pessimism              0.241    14.549    
                         clock uncertainty           -0.035    14.514    
    SLICE_X61Y82         FDRE (Setup_fdre_C_R)       -0.352    14.162    div0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 div0/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.589ns (18.071%)  route 2.670ns (81.929%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 14.309 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.414     4.573    div0/clock_IBUF_BUFG
    SLICE_X61Y81                                                      r  div0/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.379     4.952 f  div0/count_reg[26]/Q
                         net (fo=5, routed)           1.051     6.004    div0/count[26]
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105     6.109 r  div0/count[31]_i_3__0/O
                         net (fo=1, routed)           0.649     6.758    div0/n_0_count[31]_i_3__0
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.105     6.863 r  div0/count[31]_i_1__0/O
                         net (fo=32, routed)          0.970     7.833    div0/n_0_count[31]_i_1__0
    SLICE_X61Y82         FDRE                                         r  div0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.309    14.309    div0/clock_IBUF_BUFG
    SLICE_X61Y82                                                      r  div0/count_reg[29]/C
                         clock pessimism              0.241    14.549    
                         clock uncertainty           -0.035    14.514    
    SLICE_X61Y82         FDRE (Setup_fdre_C_R)       -0.352    14.162    div0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 div0/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.589ns (18.071%)  route 2.670ns (81.929%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 14.309 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.414     4.573    div0/clock_IBUF_BUFG
    SLICE_X61Y81                                                      r  div0/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.379     4.952 f  div0/count_reg[26]/Q
                         net (fo=5, routed)           1.051     6.004    div0/count[26]
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105     6.109 r  div0/count[31]_i_3__0/O
                         net (fo=1, routed)           0.649     6.758    div0/n_0_count[31]_i_3__0
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.105     6.863 r  div0/count[31]_i_1__0/O
                         net (fo=32, routed)          0.970     7.833    div0/n_0_count[31]_i_1__0
    SLICE_X61Y82         FDRE                                         r  div0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.309    14.309    div0/clock_IBUF_BUFG
    SLICE_X61Y82                                                      r  div0/count_reg[30]/C
                         clock pessimism              0.241    14.549    
                         clock uncertainty           -0.035    14.514    
    SLICE_X61Y82         FDRE (Setup_fdre_C_R)       -0.352    14.162    div0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 div0/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.589ns (18.071%)  route 2.670ns (81.929%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 14.309 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.414     4.573    div0/clock_IBUF_BUFG
    SLICE_X61Y81                                                      r  div0/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.379     4.952 f  div0/count_reg[26]/Q
                         net (fo=5, routed)           1.051     6.004    div0/count[26]
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105     6.109 r  div0/count[31]_i_3__0/O
                         net (fo=1, routed)           0.649     6.758    div0/n_0_count[31]_i_3__0
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.105     6.863 r  div0/count[31]_i_1__0/O
                         net (fo=32, routed)          0.970     7.833    div0/n_0_count[31]_i_1__0
    SLICE_X61Y82         FDRE                                         r  div0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.309    14.309    div0/clock_IBUF_BUFG
    SLICE_X61Y82                                                      r  div0/count_reg[31]/C
                         clock pessimism              0.241    14.549    
                         clock uncertainty           -0.035    14.514    
    SLICE_X61Y82         FDRE (Setup_fdre_C_R)       -0.352    14.162    div0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 div0/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.589ns (18.693%)  route 2.562ns (81.307%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.414     4.573    div0/clock_IBUF_BUFG
    SLICE_X61Y81                                                      r  div0/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.379     4.952 f  div0/count_reg[26]/Q
                         net (fo=5, routed)           1.051     6.004    div0/count[26]
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105     6.109 r  div0/count[31]_i_3__0/O
                         net (fo=1, routed)           0.649     6.758    div0/n_0_count[31]_i_3__0
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.105     6.863 r  div0/count[31]_i_1__0/O
                         net (fo=32, routed)          0.862     7.724    div0/n_0_count[31]_i_1__0
    SLICE_X61Y81         FDRE                                         r  div0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.308    14.308    div0/clock_IBUF_BUFG
    SLICE_X61Y81                                                      r  div0/count_reg[24]/C
                         clock pessimism              0.266    14.573    
                         clock uncertainty           -0.035    14.538    
    SLICE_X61Y81         FDRE (Setup_fdre_C_R)       -0.352    14.186    div0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 div0/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.589ns (18.693%)  route 2.562ns (81.307%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.414     4.573    div0/clock_IBUF_BUFG
    SLICE_X61Y81                                                      r  div0/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.379     4.952 f  div0/count_reg[26]/Q
                         net (fo=5, routed)           1.051     6.004    div0/count[26]
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105     6.109 r  div0/count[31]_i_3__0/O
                         net (fo=1, routed)           0.649     6.758    div0/n_0_count[31]_i_3__0
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.105     6.863 r  div0/count[31]_i_1__0/O
                         net (fo=32, routed)          0.862     7.724    div0/n_0_count[31]_i_1__0
    SLICE_X61Y81         FDRE                                         r  div0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.308    14.308    div0/clock_IBUF_BUFG
    SLICE_X61Y81                                                      r  div0/count_reg[25]/C
                         clock pessimism              0.266    14.573    
                         clock uncertainty           -0.035    14.538    
    SLICE_X61Y81         FDRE (Setup_fdre_C_R)       -0.352    14.186    div0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 div0/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.589ns (18.693%)  route 2.562ns (81.307%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.414     4.573    div0/clock_IBUF_BUFG
    SLICE_X61Y81                                                      r  div0/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.379     4.952 f  div0/count_reg[26]/Q
                         net (fo=5, routed)           1.051     6.004    div0/count[26]
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105     6.109 r  div0/count[31]_i_3__0/O
                         net (fo=1, routed)           0.649     6.758    div0/n_0_count[31]_i_3__0
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.105     6.863 r  div0/count[31]_i_1__0/O
                         net (fo=32, routed)          0.862     7.724    div0/n_0_count[31]_i_1__0
    SLICE_X61Y81         FDRE                                         r  div0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.308    14.308    div0/clock_IBUF_BUFG
    SLICE_X61Y81                                                      r  div0/count_reg[26]/C
                         clock pessimism              0.266    14.573    
                         clock uncertainty           -0.035    14.538    
    SLICE_X61Y81         FDRE (Setup_fdre_C_R)       -0.352    14.186    div0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 div0/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.589ns (18.693%)  route 2.562ns (81.307%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.414     4.573    div0/clock_IBUF_BUFG
    SLICE_X61Y81                                                      r  div0/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.379     4.952 f  div0/count_reg[26]/Q
                         net (fo=5, routed)           1.051     6.004    div0/count[26]
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.105     6.109 r  div0/count[31]_i_3__0/O
                         net (fo=1, routed)           0.649     6.758    div0/n_0_count[31]_i_3__0
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.105     6.863 r  div0/count[31]_i_1__0/O
                         net (fo=32, routed)          0.862     7.724    div0/n_0_count[31]_i_1__0
    SLICE_X61Y81         FDRE                                         r  div0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.308    14.308    div0/clock_IBUF_BUFG
    SLICE_X61Y81                                                      r  div0/count_reg[27]/C
                         clock pessimism              0.266    14.573    
                         clock uncertainty           -0.035    14.538    
    SLICE_X61Y81         FDRE (Setup_fdre_C_R)       -0.352    14.186    div0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 div1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.589ns (19.301%)  route 2.463ns (80.699%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 14.246 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.358     4.517    div1/clock_IBUF_BUFG
    SLICE_X55Y62                                                      r  div1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.379     4.896 f  div1/count_reg[2]/Q
                         net (fo=5, routed)           0.962     5.859    div1/n_0_count_reg[2]
    SLICE_X57Y66         LUT6 (Prop_lut6_I3_O)        0.105     5.964 r  div1/count[31]_i_5__0/O
                         net (fo=1, routed)           0.674     6.638    div1/n_0_count[31]_i_5__0
    SLICE_X54Y69         LUT6 (Prop_lut6_I2_O)        0.105     6.743 r  div1/count[31]_i_1/O
                         net (fo=32, routed)          0.826     7.569    div1/n_0_count[31]_i_1
    SLICE_X55Y63         FDRE                                         r  div1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.246    14.246    div1/clock_IBUF_BUFG
    SLICE_X55Y63                                                      r  div1/count_reg[4]/C
                         clock pessimism              0.244    14.489    
                         clock uncertainty           -0.035    14.454    
    SLICE_X55Y63         FDRE (Setup_fdre_C_R)       -0.352    14.102    div1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 div1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.589ns (19.301%)  route 2.463ns (80.699%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 14.246 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.358     4.517    div1/clock_IBUF_BUFG
    SLICE_X55Y62                                                      r  div1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.379     4.896 f  div1/count_reg[2]/Q
                         net (fo=5, routed)           0.962     5.859    div1/n_0_count_reg[2]
    SLICE_X57Y66         LUT6 (Prop_lut6_I3_O)        0.105     5.964 r  div1/count[31]_i_5__0/O
                         net (fo=1, routed)           0.674     6.638    div1/n_0_count[31]_i_5__0
    SLICE_X54Y69         LUT6 (Prop_lut6_I2_O)        0.105     6.743 r  div1/count[31]_i_1/O
                         net (fo=32, routed)          0.826     7.569    div1/n_0_count[31]_i_1
    SLICE_X55Y63         FDRE                                         r  div1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.246    14.246    div1/clock_IBUF_BUFG
    SLICE_X55Y63                                                      r  div1/count_reg[5]/C
                         clock pessimism              0.244    14.489    
                         clock uncertainty           -0.035    14.454    
    SLICE_X55Y63         FDRE (Setup_fdre_C_R)       -0.352    14.102    div1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                  6.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 div0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.265ns (77.416%)  route 0.077ns (22.584%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.579     1.462    div0/clock_IBUF_BUFG
    SLICE_X61Y75                                                      r  div0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  div0/count_reg[0]/Q
                         net (fo=6, routed)           0.077     1.681    div0/count[0]
    SLICE_X61Y75         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.805 r  div0/count_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.805    div0/data0[1]
    SLICE_X61Y75         FDRE                                         r  div0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.845     1.973    div0/clock_IBUF_BUFG
    SLICE_X61Y75                                                      r  div0/count_reg[1]/C
                         clock pessimism             -0.511     1.462    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.105     1.567    div0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 div1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.935%)  route 0.079ns (23.065%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.561     1.444    div1/clock_IBUF_BUFG
    SLICE_X55Y62                                                      r  div1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  div1/count_reg[0]/Q
                         net (fo=6, routed)           0.079     1.665    div1/n_0_count_reg[0]
    SLICE_X55Y62         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.789 r  div1/count_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.789    div1/n_6_count_reg[3]_i_1
    SLICE_X55Y62         FDRE                                         r  div1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    div1/clock_IBUF_BUFG
    SLICE_X55Y62                                                      r  div1/count_reg[1]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.105     1.549    div1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.560     1.443    div1/clock_IBUF_BUFG
    SLICE_X55Y65                                                      r  div1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  div1/count_reg[15]/Q
                         net (fo=5, routed)           0.118     1.702    div1/n_0_count_reg[15]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  div1/count_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    div1/n_4_count_reg[15]_i_1
    SLICE_X55Y65         FDRE                                         r  div1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.828     1.956    div1/clock_IBUF_BUFG
    SLICE_X55Y65                                                      r  div1/count_reg[15]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X55Y65         FDRE (Hold_fdre_C_D)         0.105     1.548    div1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    div0/clock_IBUF_BUFG
    SLICE_X61Y81                                                      r  div0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  div0/count_reg[27]/Q
                         net (fo=5, routed)           0.118     1.727    div0/count[27]
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  div0/count_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    div0/data0[27]
    SLICE_X61Y81         FDRE                                         r  div0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.853     1.980    div0/clock_IBUF_BUFG
    SLICE_X61Y81                                                      r  div0/count_reg[27]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y81         FDRE (Hold_fdre_C_D)         0.105     1.573    div0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div0/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.586     1.469    div0/clock_IBUF_BUFG
    SLICE_X61Y82                                                      r  div0/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  div0/count_reg[31]/Q
                         net (fo=6, routed)           0.118     1.728    div0/count[31]
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  div0/count_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.836    div0/data0[31]
    SLICE_X61Y82         FDRE                                         r  div0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.854     1.981    div0/clock_IBUF_BUFG
    SLICE_X61Y82                                                      r  div0/count_reg[31]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y82         FDRE (Hold_fdre_C_D)         0.105     1.574    div0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.579     1.462    div0/clock_IBUF_BUFG
    SLICE_X61Y75                                                      r  div0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  div0/count_reg[3]/Q
                         net (fo=5, routed)           0.118     1.721    div0/count[3]
    SLICE_X61Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  div0/count_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    div0/data0[3]
    SLICE_X61Y75         FDRE                                         r  div0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.845     1.973    div0/clock_IBUF_BUFG
    SLICE_X61Y75                                                      r  div0/count_reg[3]/C
                         clock pessimism             -0.511     1.462    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.105     1.567    div0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.561     1.444    div1/clock_IBUF_BUFG
    SLICE_X55Y62                                                      r  div1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  div1/count_reg[3]/Q
                         net (fo=5, routed)           0.118     1.703    div1/n_0_count_reg[3]
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  div1/count_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    div1/n_4_count_reg[3]_i_1
    SLICE_X55Y62         FDRE                                         r  div1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    div1/clock_IBUF_BUFG
    SLICE_X55Y62                                                      r  div1/count_reg[3]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.105     1.549    div1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.560     1.443    div1/clock_IBUF_BUFG
    SLICE_X55Y63                                                      r  div1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  div1/count_reg[7]/Q
                         net (fo=5, routed)           0.118     1.702    div1/n_0_count_reg[7]
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  div1/count_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    div1/n_4_count_reg[7]_i_1
    SLICE_X55Y63         FDRE                                         r  div1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.957    div1/clock_IBUF_BUFG
    SLICE_X55Y63                                                      r  div1/count_reg[7]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X55Y63         FDRE (Hold_fdre_C_D)         0.105     1.548    div1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 div1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.560     1.443    div1/clock_IBUF_BUFG
    SLICE_X55Y65                                                      r  div1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  div1/count_reg[14]/Q
                         net (fo=5, routed)           0.119     1.703    div1/n_0_count_reg[14]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  div1/count_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.814    div1/n_5_count_reg[15]_i_1
    SLICE_X55Y65         FDRE                                         r  div1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.828     1.956    div1/clock_IBUF_BUFG
    SLICE_X55Y65                                                      r  div1/count_reg[14]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X55Y65         FDRE (Hold_fdre_C_D)         0.105     1.548    div1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 div0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.579     1.462    div0/clock_IBUF_BUFG
    SLICE_X61Y75                                                      r  div0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  div0/count_reg[2]/Q
                         net (fo=5, routed)           0.119     1.722    div0/count[2]
    SLICE_X61Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  div0/count_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    div0/data0[2]
    SLICE_X61Y75         FDRE                                         r  div0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.845     1.973    div0/clock_IBUF_BUFG
    SLICE_X61Y75                                                      r  div0/count_reg[2]/C
                         clock pessimism             -0.511     1.462    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.105     1.567    div0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin                     
Min Period        n/a     BUFG/I   n/a            1.592     10.000  8.408  BUFGCTRL_X0Y2  clock_IBUF_BUFG_inst/I  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X61Y75   div0/count_reg[0]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X61Y77   div0/count_reg[10]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X61Y77   div0/count_reg[11]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X61Y78   div0/count_reg[12]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X61Y78   div0/count_reg[13]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X61Y78   div0/count_reg[14]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X61Y78   div0/count_reg[15]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X61Y79   div0/count_reg[16]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X61Y79   div0/count_reg[17]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X55Y69   div1/count_reg[28]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X55Y69   div1/count_reg[29]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X55Y69   div1/count_reg[30]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X55Y69   div1/count_reg[31]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X54Y69   div1/out_reg/C          
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y75   div0/count_reg[0]/C     
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y75   div0/count_reg[0]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y77   div0/count_reg[10]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y77   div0/count_reg[11]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y78   div0/count_reg[12]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y75   div0/count_reg[0]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y77   div0/count_reg[10]/C    
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y77   div0/count_reg[10]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y77   div0/count_reg[11]/C    
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y77   div0/count_reg[11]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y78   div0/count_reg[12]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y78   div0/count_reg[13]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y78   div0/count_reg[14]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y78   div0/count_reg[15]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X61Y75   div0/count_reg[1]/C     



