INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
WARNING: [VRFC 10-2938] 'uinst_addr' is already implicitly declared on line 244 [C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v:262]
WARNING: [VRFC 10-2938] 'uinst_addr_en' is already implicitly declared on line 245 [C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v:263]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/PE_Simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
