#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Apr 22 01:28:57 2024
# Process ID: 8936
# Current directory: C:/Users/ay140/Desktop/Boids_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5104 C:\Users\ay140\Desktop\Boids_FPGA\project_1.xpr
# Log file: C:/Users/ay140/Desktop/Boids_FPGA/vivado.log
# Journal file: C:/Users/ay140/Desktop/Boids_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ay140/Desktop/Boids_FPGA/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ay140/Desktop/Boids_FPGA/project_1.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/CLA_L1_block.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/CLA_L2_block.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/T_flip_flop.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/adder.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/alu.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/bit_flipper.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/bitwise_and.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/bitwise_or.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/controller.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/counter.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/decoder32.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/dffe_ref.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/divider_called_bob.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/full_adder.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/isLessThan.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/isNotEqual.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/isThereOverflow.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/multdiv.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/mux_2.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/mux_2_64.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/mux_4.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/mux_8.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/processor.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/pulse_generator.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/regfile.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/single_reg.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/single_reg_64.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/sll.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/splitInstruction.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/sra.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/tristate.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/wallaceTreeMultiplier.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Apr 22 01:29:44 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/Boids_FPGA/project_1.runs/synth_1/runme.log
[Mon Apr 22 01:29:44 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/Boids_FPGA/project_1.runs/impl_1/runme.log
add_files -norecurse C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/tristate.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Apr 22 01:31:26 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/Boids_FPGA/project_1.runs/synth_1/runme.log
[Mon Apr 22 01:31:26 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/Boids_FPGA/project_1.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v
export_ip_user_files -of_objects  [get_files C:/Users/ay140/Desktop/Boids_FPGA/Wrapper_tb.v] -no_script -reset -force -quiet
remove_files  C:/Users/ay140/Desktop/Boids_FPGA/Wrapper_tb.v
update_compile_order -fileset sources_1
add_files {C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/regfile.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_log_left_2.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux32_tb.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/multdiv/wallaceTreee.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_ari_right_2.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_logical_left.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/cnot.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux4_tb.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_arithmetic_right.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux2bit.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_log_left_16.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/dffe_ref.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/comparators/comp_2.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/comparators/comp_4.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux8bit.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_log_left_8.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/comparators/comp_8.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/logic/bitwise_or_8.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_log_left_4.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/multdiv/multdiv.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/alu_tb.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/1bit_adder_tb.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/logic/or_32.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux8_tb.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux32.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/register64.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux2_tb.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux16_tb.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/logic/bitwise_and_8.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux2.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/decoder32.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/logic/bitwise_or_32.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux4.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/1bit_adder.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/comparators/comp_32.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/alu.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/2bit_adder_tb.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_log_left_1.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_ari_right_1.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux8.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/register.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/logic/bitwise_and_32.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/Wrapper_tb.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/twos_complement.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/T_flip_flop.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/cla_8.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux4bit.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/multdiv/divider.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/abs.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/processor/processor.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/nand_adder_tb.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/multdiv/counter64.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/2bit_adder.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/tristate.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_ari_right_4.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_ari_right_16.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/comparators/comp_16.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/carry_look_ahead_adder.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/shift/shift_ari_right_8.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/alu/adder/nand_adder.v C:/Users/ay140/Desktop/Boids_FPGA/T-proc/mux/mux16.v}
WARNING: [filemgmt 56-12] File 'C:/Users/ay140/Desktop/Boids_FPGA/T-proc/registers/tristate.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v C:/Users/ay140/Desktop/Boids_FPGA/RAM.v C:/Users/ay140/Desktop/Boids_FPGA/ROM.v C:/Users/ay140/Desktop/Boids_FPGA/Wrapper_tb.v C:/Users/ay140/Desktop/Boids_FPGA/RAM_resettable.v}
WARNING: [filemgmt 56-12] File 'C:/Users/ay140/Desktop/Boids_FPGA/RAM.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ay140/Desktop/Boids_FPGA/ROM.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/ay140/Desktop/Boids_FPGA/RAM_resettable.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
set_property top Wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Apr 22 01:33:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/Boids_FPGA/project_1.runs/synth_1/runme.log
[Mon Apr 22 01:33:51 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/Boids_FPGA/project_1.runs/impl_1/runme.log
