
silniki.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004138  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080042cc  080042cc  000052cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800430c  0800430c  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800430c  0800430c  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800430c  0800430c  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800430c  0800430c  0000530c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004310  08004310  00005310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004314  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000600c  2**0
                  CONTENTS
 10 .bss          000000f4  2000000c  2000000c  0000600c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000100  20000100  0000600c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d626  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a5f  00000000  00000000  00013662  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bf0  00000000  00000000  000150c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000967  00000000  00000000  00015cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001fd18  00000000  00000000  0001661f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f057  00000000  00000000  00036337  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c65ea  00000000  00000000  0004538e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010b978  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003270  00000000  00000000  0010b9bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  0010ec2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080042b4 	.word	0x080042b4

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	080042b4 	.word	0x080042b4

080001d4 <MotorPow>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_TIM1_Init(void);
static void MX_USART2_UART_Init(void);
/* USER CODE BEGIN PFP */
void MotorPow(uint8_t P){
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	71fb      	strb	r3, [r7, #7]
	if(P<101 ){
 80001de:	79fb      	ldrb	r3, [r7, #7]
 80001e0:	2b64      	cmp	r3, #100	@ 0x64
 80001e2:	d804      	bhi.n	80001ee <MotorPow+0x1a>
		TIM1->CCR1 = 100-P; //Red
 80001e4:	79fb      	ldrb	r3, [r7, #7]
 80001e6:	f1c3 0264 	rsb	r2, r3, #100	@ 0x64
 80001ea:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <MotorPow+0x28>)
 80001ec:	635a      	str	r2, [r3, #52]	@ 0x34

	}
}
 80001ee:	bf00      	nop
 80001f0:	370c      	adds	r7, #12
 80001f2:	46bd      	mov	sp, r7
 80001f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f8:	4770      	bx	lr
 80001fa:	bf00      	nop
 80001fc:	40012c00 	.word	0x40012c00

08000200 <ustawKier>:
-----------------------------------------------------------------------
np.		1  |	 1 |	 1 |	 0 |	 0 |	 1 |	 0 |	 0		= 0xE4 lub 228  silniki krecą się w jedną stronę

	0xE4 - do przodu, 0x1B - do tyłu, 0xA9 - obrót w lewo, 0x56 - obrót w prawo, 0x9C - w lewo, 0x63 - w prawo
*/
void ustawKier(uint8_t data){
 8000200:	b580      	push	{r7, lr}
 8000202:	b084      	sub	sp, #16
 8000204:	af00      	add	r7, sp, #0
 8000206:	4603      	mov	r3, r0
 8000208:	71fb      	strb	r3, [r7, #7]
	for(int i = 0; i < 8; i++){
 800020a:	2300      	movs	r3, #0
 800020c:	60fb      	str	r3, [r7, #12]
 800020e:	e01d      	b.n	800024c <ustawKier+0x4c>

		HAL_GPIO_WritePin(DR_clk_GPIO_Port, DR_clk_Pin, 0);
 8000210:	2200      	movs	r2, #0
 8000212:	2120      	movs	r1, #32
 8000214:	4811      	ldr	r0, [pc, #68]	@ (800025c <ustawKier+0x5c>)
 8000216:	f000 fe55 	bl	8000ec4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DR_ser_GPIO_Port, DR_ser_Pin, data & ( 1 << i));
 800021a:	2201      	movs	r2, #1
 800021c:	68fb      	ldr	r3, [r7, #12]
 800021e:	fa02 f303 	lsl.w	r3, r2, r3
 8000222:	b25a      	sxtb	r2, r3
 8000224:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000228:	4013      	ands	r3, r2
 800022a:	b25b      	sxtb	r3, r3
 800022c:	b2db      	uxtb	r3, r3
 800022e:	461a      	mov	r2, r3
 8000230:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000234:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000238:	f000 fe44 	bl	8000ec4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DR_clk_GPIO_Port, DR_clk_Pin, 1);
 800023c:	2201      	movs	r2, #1
 800023e:	2120      	movs	r1, #32
 8000240:	4806      	ldr	r0, [pc, #24]	@ (800025c <ustawKier+0x5c>)
 8000242:	f000 fe3f 	bl	8000ec4 <HAL_GPIO_WritePin>
	for(int i = 0; i < 8; i++){
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	3301      	adds	r3, #1
 800024a:	60fb      	str	r3, [r7, #12]
 800024c:	68fb      	ldr	r3, [r7, #12]
 800024e:	2b07      	cmp	r3, #7
 8000250:	ddde      	ble.n	8000210 <ustawKier+0x10>
	}
}
 8000252:	bf00      	nop
 8000254:	bf00      	nop
 8000256:	3710      	adds	r7, #16
 8000258:	46bd      	mov	sp, r7
 800025a:	bd80      	pop	{r7, pc}
 800025c:	48000400 	.word	0x48000400

08000260 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b084      	sub	sp, #16
 8000264:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000266:	f000 fb33 	bl	80008d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800026a:	f000 f877 	bl	800035c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800026e:	f000 f9a7 	bl	80005c0 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000272:	f000 f8c9 	bl	8000408 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000276:	f000 f973 	bl	8000560 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800027a:	2100      	movs	r1, #0
 800027c:	4834      	ldr	r0, [pc, #208]	@ (8000350 <main+0xf0>)
 800027e:	f002 fb43 	bl	8002908 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 0);
 8000282:	2200      	movs	r2, #0
 8000284:	2180      	movs	r1, #128	@ 0x80
 8000286:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800028a:	f000 fe1b 	bl	8000ec4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 0);
 800028e:	2200      	movs	r2, #0
 8000290:	2108      	movs	r1, #8
 8000292:	4830      	ldr	r0, [pc, #192]	@ (8000354 <main+0xf4>)
 8000294:	f000 fe16 	bl	8000ec4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 0);
 8000298:	2200      	movs	r2, #0
 800029a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800029e:	482d      	ldr	r0, [pc, #180]	@ (8000354 <main+0xf4>)
 80002a0:	f000 fe10 	bl	8000ec4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, 0);
 80002a4:	2200      	movs	r2, #0
 80002a6:	2110      	movs	r1, #16
 80002a8:	482a      	ldr	r0, [pc, #168]	@ (8000354 <main+0xf4>)
 80002aa:	f000 fe0b 	bl	8000ec4 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(DR_latch_GPIO_Port, DR_latch_Pin, 0);
 80002ae:	2200      	movs	r2, #0
 80002b0:	2140      	movs	r1, #64	@ 0x40
 80002b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002b6:	f000 fe05 	bl	8000ec4 <HAL_GPIO_WritePin>
  ustawKier(0x00);
 80002ba:	2000      	movs	r0, #0
 80002bc:	f7ff ffa0 	bl	8000200 <ustawKier>
  HAL_GPIO_WritePin(DR_latch_GPIO_Port, DR_latch_Pin, 1);
 80002c0:	2201      	movs	r2, #1
 80002c2:	2140      	movs	r1, #64	@ 0x40
 80002c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002c8:	f000 fdfc 	bl	8000ec4 <HAL_GPIO_WritePin>

  MotorPow(0);
 80002cc:	2000      	movs	r0, #0
 80002ce:	f7ff ff81 	bl	80001d4 <MotorPow>

  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 80002d2:	2201      	movs	r2, #1
 80002d4:	2180      	movs	r1, #128	@ 0x80
 80002d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002da:	f000 fdf3 	bl	8000ec4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 80002de:	2201      	movs	r2, #1
 80002e0:	2108      	movs	r1, #8
 80002e2:	481c      	ldr	r0, [pc, #112]	@ (8000354 <main+0xf4>)
 80002e4:	f000 fdee 	bl	8000ec4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 80002e8:	2201      	movs	r2, #1
 80002ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80002ee:	4819      	ldr	r0, [pc, #100]	@ (8000354 <main+0xf4>)
 80002f0:	f000 fde8 	bl	8000ec4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, 1);
 80002f4:	2201      	movs	r2, #1
 80002f6:	2110      	movs	r1, #16
 80002f8:	4816      	ldr	r0, [pc, #88]	@ (8000354 <main+0xf4>)
 80002fa:	f000 fde3 	bl	8000ec4 <HAL_GPIO_WritePin>

uint8_t sekwencja[6] = {0xE4, 0x1B, 0xA9, 0x56, 0x9C, 0x63};
 80002fe:	4a16      	ldr	r2, [pc, #88]	@ (8000358 <main+0xf8>)
 8000300:	1d3b      	adds	r3, r7, #4
 8000302:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000306:	6018      	str	r0, [r3, #0]
 8000308:	3304      	adds	r3, #4
 800030a:	8019      	strh	r1, [r3, #0]
  while (1)
  {
	  for(int i = 0; i<6; i++){
 800030c:	2300      	movs	r3, #0
 800030e:	60fb      	str	r3, [r7, #12]
 8000310:	e019      	b.n	8000346 <main+0xe6>
		  HAL_GPIO_WritePin(DR_latch_GPIO_Port, DR_latch_Pin, 0);
 8000312:	2200      	movs	r2, #0
 8000314:	2140      	movs	r1, #64	@ 0x40
 8000316:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800031a:	f000 fdd3 	bl	8000ec4 <HAL_GPIO_WritePin>
		  ustawKier(sekwencja[i]);
 800031e:	1d3a      	adds	r2, r7, #4
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	4413      	add	r3, r2
 8000324:	781b      	ldrb	r3, [r3, #0]
 8000326:	4618      	mov	r0, r3
 8000328:	f7ff ff6a 	bl	8000200 <ustawKier>
		  HAL_GPIO_WritePin(DR_latch_GPIO_Port, DR_latch_Pin, 1);
 800032c:	2201      	movs	r2, #1
 800032e:	2140      	movs	r1, #64	@ 0x40
 8000330:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000334:	f000 fdc6 	bl	8000ec4 <HAL_GPIO_WritePin>
		  HAL_Delay(5000);
 8000338:	f241 3088 	movw	r0, #5000	@ 0x1388
 800033c:	f000 fb2e 	bl	800099c <HAL_Delay>
	  for(int i = 0; i<6; i++){
 8000340:	68fb      	ldr	r3, [r7, #12]
 8000342:	3301      	adds	r3, #1
 8000344:	60fb      	str	r3, [r7, #12]
 8000346:	68fb      	ldr	r3, [r7, #12]
 8000348:	2b05      	cmp	r3, #5
 800034a:	dde2      	ble.n	8000312 <main+0xb2>
 800034c:	e7de      	b.n	800030c <main+0xac>
 800034e:	bf00      	nop
 8000350:	20000028 	.word	0x20000028
 8000354:	48000400 	.word	0x48000400
 8000358:	080042cc 	.word	0x080042cc

0800035c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b0a6      	sub	sp, #152	@ 0x98
 8000360:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000362:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000366:	2228      	movs	r2, #40	@ 0x28
 8000368:	2100      	movs	r1, #0
 800036a:	4618      	mov	r0, r3
 800036c:	f003 ff75 	bl	800425a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000370:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000374:	2200      	movs	r2, #0
 8000376:	601a      	str	r2, [r3, #0]
 8000378:	605a      	str	r2, [r3, #4]
 800037a:	609a      	str	r2, [r3, #8]
 800037c:	60da      	str	r2, [r3, #12]
 800037e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000380:	1d3b      	adds	r3, r7, #4
 8000382:	2258      	movs	r2, #88	@ 0x58
 8000384:	2100      	movs	r1, #0
 8000386:	4618      	mov	r0, r3
 8000388:	f003 ff67 	bl	800425a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800038c:	2302      	movs	r3, #2
 800038e:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000390:	2301      	movs	r3, #1
 8000392:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000394:	2310      	movs	r3, #16
 8000396:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800039a:	2300      	movs	r3, #0
 800039c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003a0:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80003a4:	4618      	mov	r0, r3
 80003a6:	f000 fda5 	bl	8000ef4 <HAL_RCC_OscConfig>
 80003aa:	4603      	mov	r3, r0
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d001      	beq.n	80003b4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80003b0:	f000 f95e 	bl	8000670 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003b4:	230f      	movs	r3, #15
 80003b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003b8:	2300      	movs	r3, #0
 80003ba:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003bc:	2300      	movs	r3, #0
 80003be:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003c0:	2300      	movs	r3, #0
 80003c2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003c4:	2300      	movs	r3, #0
 80003c6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003c8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80003cc:	2100      	movs	r1, #0
 80003ce:	4618      	mov	r0, r3
 80003d0:	f001 fdb4 	bl	8001f3c <HAL_RCC_ClockConfig>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <SystemClock_Config+0x82>
  {
    Error_Handler();
 80003da:	f000 f949 	bl	8000670 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM1;
 80003de:	f241 0302 	movw	r3, #4098	@ 0x1002
 80003e2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80003e4:	2300      	movs	r3, #0
 80003e6:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80003e8:	2300      	movs	r3, #0
 80003ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003ec:	1d3b      	adds	r3, r7, #4
 80003ee:	4618      	mov	r0, r3
 80003f0:	f001 ffb6 	bl	8002360 <HAL_RCCEx_PeriphCLKConfig>
 80003f4:	4603      	mov	r3, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d001      	beq.n	80003fe <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80003fa:	f000 f939 	bl	8000670 <Error_Handler>
  }
}
 80003fe:	bf00      	nop
 8000400:	3798      	adds	r7, #152	@ 0x98
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}
	...

08000408 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b09a      	sub	sp, #104	@ 0x68
 800040c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800040e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000412:	2200      	movs	r2, #0
 8000414:	601a      	str	r2, [r3, #0]
 8000416:	605a      	str	r2, [r3, #4]
 8000418:	609a      	str	r2, [r3, #8]
 800041a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800041c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000420:	2200      	movs	r2, #0
 8000422:	601a      	str	r2, [r3, #0]
 8000424:	605a      	str	r2, [r3, #4]
 8000426:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000428:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800042c:	2200      	movs	r2, #0
 800042e:	601a      	str	r2, [r3, #0]
 8000430:	605a      	str	r2, [r3, #4]
 8000432:	609a      	str	r2, [r3, #8]
 8000434:	60da      	str	r2, [r3, #12]
 8000436:	611a      	str	r2, [r3, #16]
 8000438:	615a      	str	r2, [r3, #20]
 800043a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800043c:	1d3b      	adds	r3, r7, #4
 800043e:	222c      	movs	r2, #44	@ 0x2c
 8000440:	2100      	movs	r1, #0
 8000442:	4618      	mov	r0, r3
 8000444:	f003 ff09 	bl	800425a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000448:	4b43      	ldr	r3, [pc, #268]	@ (8000558 <MX_TIM1_Init+0x150>)
 800044a:	4a44      	ldr	r2, [pc, #272]	@ (800055c <MX_TIM1_Init+0x154>)
 800044c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8;
 800044e:	4b42      	ldr	r3, [pc, #264]	@ (8000558 <MX_TIM1_Init+0x150>)
 8000450:	2208      	movs	r2, #8
 8000452:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000454:	4b40      	ldr	r3, [pc, #256]	@ (8000558 <MX_TIM1_Init+0x150>)
 8000456:	2200      	movs	r2, #0
 8000458:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 800045a:	4b3f      	ldr	r3, [pc, #252]	@ (8000558 <MX_TIM1_Init+0x150>)
 800045c:	2264      	movs	r2, #100	@ 0x64
 800045e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000460:	4b3d      	ldr	r3, [pc, #244]	@ (8000558 <MX_TIM1_Init+0x150>)
 8000462:	2200      	movs	r2, #0
 8000464:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000466:	4b3c      	ldr	r3, [pc, #240]	@ (8000558 <MX_TIM1_Init+0x150>)
 8000468:	2200      	movs	r2, #0
 800046a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800046c:	4b3a      	ldr	r3, [pc, #232]	@ (8000558 <MX_TIM1_Init+0x150>)
 800046e:	2200      	movs	r2, #0
 8000470:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000472:	4839      	ldr	r0, [pc, #228]	@ (8000558 <MX_TIM1_Init+0x150>)
 8000474:	f002 f990 	bl	8002798 <HAL_TIM_Base_Init>
 8000478:	4603      	mov	r3, r0
 800047a:	2b00      	cmp	r3, #0
 800047c:	d001      	beq.n	8000482 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800047e:	f000 f8f7 	bl	8000670 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000482:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000486:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000488:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800048c:	4619      	mov	r1, r3
 800048e:	4832      	ldr	r0, [pc, #200]	@ (8000558 <MX_TIM1_Init+0x150>)
 8000490:	f002 fc5a 	bl	8002d48 <HAL_TIM_ConfigClockSource>
 8000494:	4603      	mov	r3, r0
 8000496:	2b00      	cmp	r3, #0
 8000498:	d001      	beq.n	800049e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800049a:	f000 f8e9 	bl	8000670 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800049e:	482e      	ldr	r0, [pc, #184]	@ (8000558 <MX_TIM1_Init+0x150>)
 80004a0:	f002 f9d1 	bl	8002846 <HAL_TIM_PWM_Init>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d001      	beq.n	80004ae <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80004aa:	f000 f8e1 	bl	8000670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004ae:	2300      	movs	r3, #0
 80004b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80004b2:	2300      	movs	r3, #0
 80004b4:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004b6:	2300      	movs	r3, #0
 80004b8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80004ba:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80004be:	4619      	mov	r1, r3
 80004c0:	4825      	ldr	r0, [pc, #148]	@ (8000558 <MX_TIM1_Init+0x150>)
 80004c2:	f003 f97b 	bl	80037bc <HAL_TIMEx_MasterConfigSynchronization>
 80004c6:	4603      	mov	r3, r0
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d001      	beq.n	80004d0 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 80004cc:	f000 f8d0 	bl	8000670 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80004d0:	2360      	movs	r3, #96	@ 0x60
 80004d2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80004d4:	2300      	movs	r3, #0
 80004d6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80004d8:	2302      	movs	r3, #2
 80004da:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80004dc:	2300      	movs	r3, #0
 80004de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004e0:	2300      	movs	r3, #0
 80004e2:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80004e4:	2300      	movs	r3, #0
 80004e6:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80004e8:	2300      	movs	r3, #0
 80004ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80004ec:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80004f0:	2200      	movs	r2, #0
 80004f2:	4619      	mov	r1, r3
 80004f4:	4818      	ldr	r0, [pc, #96]	@ (8000558 <MX_TIM1_Init+0x150>)
 80004f6:	f002 fb13 	bl	8002b20 <HAL_TIM_PWM_ConfigChannel>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d001      	beq.n	8000504 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8000500:	f000 f8b6 	bl	8000670 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000504:	2300      	movs	r3, #0
 8000506:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000508:	2300      	movs	r3, #0
 800050a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800050c:	2300      	movs	r3, #0
 800050e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000510:	2300      	movs	r3, #0
 8000512:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000514:	2300      	movs	r3, #0
 8000516:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000518:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800051c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800051e:	2300      	movs	r3, #0
 8000520:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000522:	2300      	movs	r3, #0
 8000524:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000526:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800052a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800052c:	2300      	movs	r3, #0
 800052e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000530:	2300      	movs	r3, #0
 8000532:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000534:	1d3b      	adds	r3, r7, #4
 8000536:	4619      	mov	r1, r3
 8000538:	4807      	ldr	r0, [pc, #28]	@ (8000558 <MX_TIM1_Init+0x150>)
 800053a:	f003 f9cb 	bl	80038d4 <HAL_TIMEx_ConfigBreakDeadTime>
 800053e:	4603      	mov	r3, r0
 8000540:	2b00      	cmp	r3, #0
 8000542:	d001      	beq.n	8000548 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8000544:	f000 f894 	bl	8000670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000548:	4803      	ldr	r0, [pc, #12]	@ (8000558 <MX_TIM1_Init+0x150>)
 800054a:	f000 f8db 	bl	8000704 <HAL_TIM_MspPostInit>

}
 800054e:	bf00      	nop
 8000550:	3768      	adds	r7, #104	@ 0x68
 8000552:	46bd      	mov	sp, r7
 8000554:	bd80      	pop	{r7, pc}
 8000556:	bf00      	nop
 8000558:	20000028 	.word	0x20000028
 800055c:	40012c00 	.word	0x40012c00

08000560 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000564:	4b14      	ldr	r3, [pc, #80]	@ (80005b8 <MX_USART2_UART_Init+0x58>)
 8000566:	4a15      	ldr	r2, [pc, #84]	@ (80005bc <MX_USART2_UART_Init+0x5c>)
 8000568:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800056a:	4b13      	ldr	r3, [pc, #76]	@ (80005b8 <MX_USART2_UART_Init+0x58>)
 800056c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000570:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000572:	4b11      	ldr	r3, [pc, #68]	@ (80005b8 <MX_USART2_UART_Init+0x58>)
 8000574:	2200      	movs	r2, #0
 8000576:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000578:	4b0f      	ldr	r3, [pc, #60]	@ (80005b8 <MX_USART2_UART_Init+0x58>)
 800057a:	2200      	movs	r2, #0
 800057c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800057e:	4b0e      	ldr	r3, [pc, #56]	@ (80005b8 <MX_USART2_UART_Init+0x58>)
 8000580:	2200      	movs	r2, #0
 8000582:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000584:	4b0c      	ldr	r3, [pc, #48]	@ (80005b8 <MX_USART2_UART_Init+0x58>)
 8000586:	220c      	movs	r2, #12
 8000588:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800058a:	4b0b      	ldr	r3, [pc, #44]	@ (80005b8 <MX_USART2_UART_Init+0x58>)
 800058c:	2200      	movs	r2, #0
 800058e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000590:	4b09      	ldr	r3, [pc, #36]	@ (80005b8 <MX_USART2_UART_Init+0x58>)
 8000592:	2200      	movs	r2, #0
 8000594:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000596:	4b08      	ldr	r3, [pc, #32]	@ (80005b8 <MX_USART2_UART_Init+0x58>)
 8000598:	2200      	movs	r2, #0
 800059a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800059c:	4b06      	ldr	r3, [pc, #24]	@ (80005b8 <MX_USART2_UART_Init+0x58>)
 800059e:	2200      	movs	r2, #0
 80005a0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80005a2:	4805      	ldr	r0, [pc, #20]	@ (80005b8 <MX_USART2_UART_Init+0x58>)
 80005a4:	f003 fa1c 	bl	80039e0 <HAL_UART_Init>
 80005a8:	4603      	mov	r3, r0
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d001      	beq.n	80005b2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80005ae:	f000 f85f 	bl	8000670 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80005b2:	bf00      	nop
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	20000074 	.word	0x20000074
 80005bc:	40004400 	.word	0x40004400

080005c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b088      	sub	sp, #32
 80005c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c6:	f107 030c 	add.w	r3, r7, #12
 80005ca:	2200      	movs	r2, #0
 80005cc:	601a      	str	r2, [r3, #0]
 80005ce:	605a      	str	r2, [r3, #4]
 80005d0:	609a      	str	r2, [r3, #8]
 80005d2:	60da      	str	r2, [r3, #12]
 80005d4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d6:	4b24      	ldr	r3, [pc, #144]	@ (8000668 <MX_GPIO_Init+0xa8>)
 80005d8:	695b      	ldr	r3, [r3, #20]
 80005da:	4a23      	ldr	r2, [pc, #140]	@ (8000668 <MX_GPIO_Init+0xa8>)
 80005dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005e0:	6153      	str	r3, [r2, #20]
 80005e2:	4b21      	ldr	r3, [pc, #132]	@ (8000668 <MX_GPIO_Init+0xa8>)
 80005e4:	695b      	ldr	r3, [r3, #20]
 80005e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005ea:	60bb      	str	r3, [r7, #8]
 80005ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ee:	4b1e      	ldr	r3, [pc, #120]	@ (8000668 <MX_GPIO_Init+0xa8>)
 80005f0:	695b      	ldr	r3, [r3, #20]
 80005f2:	4a1d      	ldr	r2, [pc, #116]	@ (8000668 <MX_GPIO_Init+0xa8>)
 80005f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80005f8:	6153      	str	r3, [r2, #20]
 80005fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000668 <MX_GPIO_Init+0xa8>)
 80005fc:	695b      	ldr	r3, [r3, #20]
 80005fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000602:	607b      	str	r3, [r7, #4]
 8000604:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Led_Pin|DR_latch_Pin|EN1_Pin|DR_ser_Pin, GPIO_PIN_RESET);
 8000606:	2200      	movs	r2, #0
 8000608:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 800060c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000610:	f000 fc58 	bl	8000ec4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN3_Pin|EN2_Pin|EN4_Pin|DR_clk_Pin, GPIO_PIN_RESET);
 8000614:	2200      	movs	r2, #0
 8000616:	f44f 6187 	mov.w	r1, #1080	@ 0x438
 800061a:	4814      	ldr	r0, [pc, #80]	@ (800066c <MX_GPIO_Init+0xac>)
 800061c:	f000 fc52 	bl	8000ec4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Led_Pin DR_latch_Pin EN1_Pin DR_ser_Pin */
  GPIO_InitStruct.Pin = Led_Pin|DR_latch_Pin|EN1_Pin|DR_ser_Pin;
 8000620:	f44f 7338 	mov.w	r3, #736	@ 0x2e0
 8000624:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000626:	2301      	movs	r3, #1
 8000628:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062a:	2300      	movs	r3, #0
 800062c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800062e:	2300      	movs	r3, #0
 8000630:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000632:	f107 030c 	add.w	r3, r7, #12
 8000636:	4619      	mov	r1, r3
 8000638:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800063c:	f000 fab8 	bl	8000bb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN3_Pin EN2_Pin EN4_Pin DR_clk_Pin */
  GPIO_InitStruct.Pin = EN3_Pin|EN2_Pin|EN4_Pin|DR_clk_Pin;
 8000640:	f44f 6387 	mov.w	r3, #1080	@ 0x438
 8000644:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000646:	2301      	movs	r3, #1
 8000648:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064a:	2300      	movs	r3, #0
 800064c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800064e:	2300      	movs	r3, #0
 8000650:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000652:	f107 030c 	add.w	r3, r7, #12
 8000656:	4619      	mov	r1, r3
 8000658:	4804      	ldr	r0, [pc, #16]	@ (800066c <MX_GPIO_Init+0xac>)
 800065a:	f000 faa9 	bl	8000bb0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800065e:	bf00      	nop
 8000660:	3720      	adds	r7, #32
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	40021000 	.word	0x40021000
 800066c:	48000400 	.word	0x48000400

08000670 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000674:	b672      	cpsid	i
}
 8000676:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000678:	bf00      	nop
 800067a:	e7fd      	b.n	8000678 <Error_Handler+0x8>

0800067c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800067c:	b480      	push	{r7}
 800067e:	b083      	sub	sp, #12
 8000680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000682:	4b0f      	ldr	r3, [pc, #60]	@ (80006c0 <HAL_MspInit+0x44>)
 8000684:	699b      	ldr	r3, [r3, #24]
 8000686:	4a0e      	ldr	r2, [pc, #56]	@ (80006c0 <HAL_MspInit+0x44>)
 8000688:	f043 0301 	orr.w	r3, r3, #1
 800068c:	6193      	str	r3, [r2, #24]
 800068e:	4b0c      	ldr	r3, [pc, #48]	@ (80006c0 <HAL_MspInit+0x44>)
 8000690:	699b      	ldr	r3, [r3, #24]
 8000692:	f003 0301 	and.w	r3, r3, #1
 8000696:	607b      	str	r3, [r7, #4]
 8000698:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800069a:	4b09      	ldr	r3, [pc, #36]	@ (80006c0 <HAL_MspInit+0x44>)
 800069c:	69db      	ldr	r3, [r3, #28]
 800069e:	4a08      	ldr	r2, [pc, #32]	@ (80006c0 <HAL_MspInit+0x44>)
 80006a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006a4:	61d3      	str	r3, [r2, #28]
 80006a6:	4b06      	ldr	r3, [pc, #24]	@ (80006c0 <HAL_MspInit+0x44>)
 80006a8:	69db      	ldr	r3, [r3, #28]
 80006aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006ae:	603b      	str	r3, [r7, #0]
 80006b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006b2:	bf00      	nop
 80006b4:	370c      	adds	r7, #12
 80006b6:	46bd      	mov	sp, r7
 80006b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop
 80006c0:	40021000 	.word	0x40021000

080006c4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b085      	sub	sp, #20
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a0a      	ldr	r2, [pc, #40]	@ (80006fc <HAL_TIM_Base_MspInit+0x38>)
 80006d2:	4293      	cmp	r3, r2
 80006d4:	d10b      	bne.n	80006ee <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80006d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000700 <HAL_TIM_Base_MspInit+0x3c>)
 80006d8:	699b      	ldr	r3, [r3, #24]
 80006da:	4a09      	ldr	r2, [pc, #36]	@ (8000700 <HAL_TIM_Base_MspInit+0x3c>)
 80006dc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80006e0:	6193      	str	r3, [r2, #24]
 80006e2:	4b07      	ldr	r3, [pc, #28]	@ (8000700 <HAL_TIM_Base_MspInit+0x3c>)
 80006e4:	699b      	ldr	r3, [r3, #24]
 80006e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80006ea:	60fb      	str	r3, [r7, #12]
 80006ec:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80006ee:	bf00      	nop
 80006f0:	3714      	adds	r7, #20
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	40012c00 	.word	0x40012c00
 8000700:	40021000 	.word	0x40021000

08000704 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b088      	sub	sp, #32
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070c:	f107 030c 	add.w	r3, r7, #12
 8000710:	2200      	movs	r2, #0
 8000712:	601a      	str	r2, [r3, #0]
 8000714:	605a      	str	r2, [r3, #4]
 8000716:	609a      	str	r2, [r3, #8]
 8000718:	60da      	str	r2, [r3, #12]
 800071a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	4a12      	ldr	r2, [pc, #72]	@ (800076c <HAL_TIM_MspPostInit+0x68>)
 8000722:	4293      	cmp	r3, r2
 8000724:	d11d      	bne.n	8000762 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000726:	4b12      	ldr	r3, [pc, #72]	@ (8000770 <HAL_TIM_MspPostInit+0x6c>)
 8000728:	695b      	ldr	r3, [r3, #20]
 800072a:	4a11      	ldr	r2, [pc, #68]	@ (8000770 <HAL_TIM_MspPostInit+0x6c>)
 800072c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000730:	6153      	str	r3, [r2, #20]
 8000732:	4b0f      	ldr	r3, [pc, #60]	@ (8000770 <HAL_TIM_MspPostInit+0x6c>)
 8000734:	695b      	ldr	r3, [r3, #20]
 8000736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800073a:	60bb      	str	r3, [r7, #8]
 800073c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = DR_en_Pin;
 800073e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000742:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000744:	2302      	movs	r3, #2
 8000746:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000748:	2300      	movs	r3, #0
 800074a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800074c:	2300      	movs	r3, #0
 800074e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000750:	2306      	movs	r3, #6
 8000752:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DR_en_GPIO_Port, &GPIO_InitStruct);
 8000754:	f107 030c 	add.w	r3, r7, #12
 8000758:	4619      	mov	r1, r3
 800075a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800075e:	f000 fa27 	bl	8000bb0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000762:	bf00      	nop
 8000764:	3720      	adds	r7, #32
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	40012c00 	.word	0x40012c00
 8000770:	40021000 	.word	0x40021000

08000774 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b08a      	sub	sp, #40	@ 0x28
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800077c:	f107 0314 	add.w	r3, r7, #20
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	605a      	str	r2, [r3, #4]
 8000786:	609a      	str	r2, [r3, #8]
 8000788:	60da      	str	r2, [r3, #12]
 800078a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4a17      	ldr	r2, [pc, #92]	@ (80007f0 <HAL_UART_MspInit+0x7c>)
 8000792:	4293      	cmp	r3, r2
 8000794:	d128      	bne.n	80007e8 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000796:	4b17      	ldr	r3, [pc, #92]	@ (80007f4 <HAL_UART_MspInit+0x80>)
 8000798:	69db      	ldr	r3, [r3, #28]
 800079a:	4a16      	ldr	r2, [pc, #88]	@ (80007f4 <HAL_UART_MspInit+0x80>)
 800079c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007a0:	61d3      	str	r3, [r2, #28]
 80007a2:	4b14      	ldr	r3, [pc, #80]	@ (80007f4 <HAL_UART_MspInit+0x80>)
 80007a4:	69db      	ldr	r3, [r3, #28]
 80007a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007aa:	613b      	str	r3, [r7, #16]
 80007ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ae:	4b11      	ldr	r3, [pc, #68]	@ (80007f4 <HAL_UART_MspInit+0x80>)
 80007b0:	695b      	ldr	r3, [r3, #20]
 80007b2:	4a10      	ldr	r2, [pc, #64]	@ (80007f4 <HAL_UART_MspInit+0x80>)
 80007b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007b8:	6153      	str	r3, [r2, #20]
 80007ba:	4b0e      	ldr	r3, [pc, #56]	@ (80007f4 <HAL_UART_MspInit+0x80>)
 80007bc:	695b      	ldr	r3, [r3, #20]
 80007be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007c2:	60fb      	str	r3, [r7, #12]
 80007c4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80007c6:	230c      	movs	r3, #12
 80007c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ca:	2302      	movs	r3, #2
 80007cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ce:	2300      	movs	r3, #0
 80007d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007d2:	2303      	movs	r3, #3
 80007d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80007d6:	2307      	movs	r3, #7
 80007d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007da:	f107 0314 	add.w	r3, r7, #20
 80007de:	4619      	mov	r1, r3
 80007e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007e4:	f000 f9e4 	bl	8000bb0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80007e8:	bf00      	nop
 80007ea:	3728      	adds	r7, #40	@ 0x28
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	40004400 	.word	0x40004400
 80007f4:	40021000 	.word	0x40021000

080007f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007fc:	bf00      	nop
 80007fe:	e7fd      	b.n	80007fc <NMI_Handler+0x4>

08000800 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000804:	bf00      	nop
 8000806:	e7fd      	b.n	8000804 <HardFault_Handler+0x4>

08000808 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800080c:	bf00      	nop
 800080e:	e7fd      	b.n	800080c <MemManage_Handler+0x4>

08000810 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000814:	bf00      	nop
 8000816:	e7fd      	b.n	8000814 <BusFault_Handler+0x4>

08000818 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800081c:	bf00      	nop
 800081e:	e7fd      	b.n	800081c <UsageFault_Handler+0x4>

08000820 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000824:	bf00      	nop
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr

0800082e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800082e:	b480      	push	{r7}
 8000830:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000832:	bf00      	nop
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr

0800083c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000840:	bf00      	nop
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr

0800084a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800084a:	b580      	push	{r7, lr}
 800084c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800084e:	f000 f885 	bl	800095c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000852:	bf00      	nop
 8000854:	bd80      	pop	{r7, pc}
	...

08000858 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800085c:	4b06      	ldr	r3, [pc, #24]	@ (8000878 <SystemInit+0x20>)
 800085e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000862:	4a05      	ldr	r2, [pc, #20]	@ (8000878 <SystemInit+0x20>)
 8000864:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000868:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800086c:	bf00      	nop
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	e000ed00 	.word	0xe000ed00

0800087c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800087c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80008b4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000880:	f7ff ffea 	bl	8000858 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000884:	480c      	ldr	r0, [pc, #48]	@ (80008b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000886:	490d      	ldr	r1, [pc, #52]	@ (80008bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000888:	4a0d      	ldr	r2, [pc, #52]	@ (80008c0 <LoopForever+0xe>)
  movs r3, #0
 800088a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800088c:	e002      	b.n	8000894 <LoopCopyDataInit>

0800088e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800088e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000890:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000892:	3304      	adds	r3, #4

08000894 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000894:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000896:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000898:	d3f9      	bcc.n	800088e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800089a:	4a0a      	ldr	r2, [pc, #40]	@ (80008c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800089c:	4c0a      	ldr	r4, [pc, #40]	@ (80008c8 <LoopForever+0x16>)
  movs r3, #0
 800089e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008a0:	e001      	b.n	80008a6 <LoopFillZerobss>

080008a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008a4:	3204      	adds	r2, #4

080008a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008a8:	d3fb      	bcc.n	80008a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008aa:	f003 fcdf 	bl	800426c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80008ae:	f7ff fcd7 	bl	8000260 <main>

080008b2 <LoopForever>:

LoopForever:
    b LoopForever
 80008b2:	e7fe      	b.n	80008b2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80008b4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80008b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008bc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008c0:	08004314 	.word	0x08004314
  ldr r2, =_sbss
 80008c4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80008c8:	20000100 	.word	0x20000100

080008cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80008cc:	e7fe      	b.n	80008cc <ADC1_2_IRQHandler>
	...

080008d0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008d4:	4b08      	ldr	r3, [pc, #32]	@ (80008f8 <HAL_Init+0x28>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a07      	ldr	r2, [pc, #28]	@ (80008f8 <HAL_Init+0x28>)
 80008da:	f043 0310 	orr.w	r3, r3, #16
 80008de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008e0:	2003      	movs	r0, #3
 80008e2:	f000 f931 	bl	8000b48 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008e6:	200f      	movs	r0, #15
 80008e8:	f000 f808 	bl	80008fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008ec:	f7ff fec6 	bl	800067c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008f0:	2300      	movs	r3, #0
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	40022000 	.word	0x40022000

080008fc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000904:	4b12      	ldr	r3, [pc, #72]	@ (8000950 <HAL_InitTick+0x54>)
 8000906:	681a      	ldr	r2, [r3, #0]
 8000908:	4b12      	ldr	r3, [pc, #72]	@ (8000954 <HAL_InitTick+0x58>)
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	4619      	mov	r1, r3
 800090e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000912:	fbb3 f3f1 	udiv	r3, r3, r1
 8000916:	fbb2 f3f3 	udiv	r3, r2, r3
 800091a:	4618      	mov	r0, r3
 800091c:	f000 f93b 	bl	8000b96 <HAL_SYSTICK_Config>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000926:	2301      	movs	r3, #1
 8000928:	e00e      	b.n	8000948 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	2b0f      	cmp	r3, #15
 800092e:	d80a      	bhi.n	8000946 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000930:	2200      	movs	r2, #0
 8000932:	6879      	ldr	r1, [r7, #4]
 8000934:	f04f 30ff 	mov.w	r0, #4294967295
 8000938:	f000 f911 	bl	8000b5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800093c:	4a06      	ldr	r2, [pc, #24]	@ (8000958 <HAL_InitTick+0x5c>)
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000942:	2300      	movs	r3, #0
 8000944:	e000      	b.n	8000948 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000946:	2301      	movs	r3, #1
}
 8000948:	4618      	mov	r0, r3
 800094a:	3708      	adds	r7, #8
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	20000000 	.word	0x20000000
 8000954:	20000008 	.word	0x20000008
 8000958:	20000004 	.word	0x20000004

0800095c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000960:	4b06      	ldr	r3, [pc, #24]	@ (800097c <HAL_IncTick+0x20>)
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	461a      	mov	r2, r3
 8000966:	4b06      	ldr	r3, [pc, #24]	@ (8000980 <HAL_IncTick+0x24>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4413      	add	r3, r2
 800096c:	4a04      	ldr	r2, [pc, #16]	@ (8000980 <HAL_IncTick+0x24>)
 800096e:	6013      	str	r3, [r2, #0]
}
 8000970:	bf00      	nop
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	20000008 	.word	0x20000008
 8000980:	200000fc 	.word	0x200000fc

08000984 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
  return uwTick;  
 8000988:	4b03      	ldr	r3, [pc, #12]	@ (8000998 <HAL_GetTick+0x14>)
 800098a:	681b      	ldr	r3, [r3, #0]
}
 800098c:	4618      	mov	r0, r3
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	200000fc 	.word	0x200000fc

0800099c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009a4:	f7ff ffee 	bl	8000984 <HAL_GetTick>
 80009a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009b4:	d005      	beq.n	80009c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009b6:	4b0a      	ldr	r3, [pc, #40]	@ (80009e0 <HAL_Delay+0x44>)
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	461a      	mov	r2, r3
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	4413      	add	r3, r2
 80009c0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80009c2:	bf00      	nop
 80009c4:	f7ff ffde 	bl	8000984 <HAL_GetTick>
 80009c8:	4602      	mov	r2, r0
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	1ad3      	subs	r3, r2, r3
 80009ce:	68fa      	ldr	r2, [r7, #12]
 80009d0:	429a      	cmp	r2, r3
 80009d2:	d8f7      	bhi.n	80009c4 <HAL_Delay+0x28>
  {
  }
}
 80009d4:	bf00      	nop
 80009d6:	bf00      	nop
 80009d8:	3710      	adds	r7, #16
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	20000008 	.word	0x20000008

080009e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b085      	sub	sp, #20
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	f003 0307 	and.w	r3, r3, #7
 80009f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000a28 <__NVIC_SetPriorityGrouping+0x44>)
 80009f6:	68db      	ldr	r3, [r3, #12]
 80009f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009fa:	68ba      	ldr	r2, [r7, #8]
 80009fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a00:	4013      	ands	r3, r2
 8000a02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a16:	4a04      	ldr	r2, [pc, #16]	@ (8000a28 <__NVIC_SetPriorityGrouping+0x44>)
 8000a18:	68bb      	ldr	r3, [r7, #8]
 8000a1a:	60d3      	str	r3, [r2, #12]
}
 8000a1c:	bf00      	nop
 8000a1e:	3714      	adds	r7, #20
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr
 8000a28:	e000ed00 	.word	0xe000ed00

08000a2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a30:	4b04      	ldr	r3, [pc, #16]	@ (8000a44 <__NVIC_GetPriorityGrouping+0x18>)
 8000a32:	68db      	ldr	r3, [r3, #12]
 8000a34:	0a1b      	lsrs	r3, r3, #8
 8000a36:	f003 0307 	and.w	r3, r3, #7
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a42:	4770      	bx	lr
 8000a44:	e000ed00 	.word	0xe000ed00

08000a48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	4603      	mov	r3, r0
 8000a50:	6039      	str	r1, [r7, #0]
 8000a52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	db0a      	blt.n	8000a72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	b2da      	uxtb	r2, r3
 8000a60:	490c      	ldr	r1, [pc, #48]	@ (8000a94 <__NVIC_SetPriority+0x4c>)
 8000a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a66:	0112      	lsls	r2, r2, #4
 8000a68:	b2d2      	uxtb	r2, r2
 8000a6a:	440b      	add	r3, r1
 8000a6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a70:	e00a      	b.n	8000a88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	b2da      	uxtb	r2, r3
 8000a76:	4908      	ldr	r1, [pc, #32]	@ (8000a98 <__NVIC_SetPriority+0x50>)
 8000a78:	79fb      	ldrb	r3, [r7, #7]
 8000a7a:	f003 030f 	and.w	r3, r3, #15
 8000a7e:	3b04      	subs	r3, #4
 8000a80:	0112      	lsls	r2, r2, #4
 8000a82:	b2d2      	uxtb	r2, r2
 8000a84:	440b      	add	r3, r1
 8000a86:	761a      	strb	r2, [r3, #24]
}
 8000a88:	bf00      	nop
 8000a8a:	370c      	adds	r7, #12
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr
 8000a94:	e000e100 	.word	0xe000e100
 8000a98:	e000ed00 	.word	0xe000ed00

08000a9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b089      	sub	sp, #36	@ 0x24
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	60f8      	str	r0, [r7, #12]
 8000aa4:	60b9      	str	r1, [r7, #8]
 8000aa6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	f003 0307 	and.w	r3, r3, #7
 8000aae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ab0:	69fb      	ldr	r3, [r7, #28]
 8000ab2:	f1c3 0307 	rsb	r3, r3, #7
 8000ab6:	2b04      	cmp	r3, #4
 8000ab8:	bf28      	it	cs
 8000aba:	2304      	movcs	r3, #4
 8000abc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000abe:	69fb      	ldr	r3, [r7, #28]
 8000ac0:	3304      	adds	r3, #4
 8000ac2:	2b06      	cmp	r3, #6
 8000ac4:	d902      	bls.n	8000acc <NVIC_EncodePriority+0x30>
 8000ac6:	69fb      	ldr	r3, [r7, #28]
 8000ac8:	3b03      	subs	r3, #3
 8000aca:	e000      	b.n	8000ace <NVIC_EncodePriority+0x32>
 8000acc:	2300      	movs	r3, #0
 8000ace:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ad0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ad4:	69bb      	ldr	r3, [r7, #24]
 8000ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8000ada:	43da      	mvns	r2, r3
 8000adc:	68bb      	ldr	r3, [r7, #8]
 8000ade:	401a      	ands	r2, r3
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ae4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	fa01 f303 	lsl.w	r3, r1, r3
 8000aee:	43d9      	mvns	r1, r3
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000af4:	4313      	orrs	r3, r2
         );
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	3724      	adds	r7, #36	@ 0x24
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr
	...

08000b04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	3b01      	subs	r3, #1
 8000b10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b14:	d301      	bcc.n	8000b1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b16:	2301      	movs	r3, #1
 8000b18:	e00f      	b.n	8000b3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b44 <SysTick_Config+0x40>)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	3b01      	subs	r3, #1
 8000b20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b22:	210f      	movs	r1, #15
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	f7ff ff8e 	bl	8000a48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b2c:	4b05      	ldr	r3, [pc, #20]	@ (8000b44 <SysTick_Config+0x40>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b32:	4b04      	ldr	r3, [pc, #16]	@ (8000b44 <SysTick_Config+0x40>)
 8000b34:	2207      	movs	r2, #7
 8000b36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b38:	2300      	movs	r3, #0
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3708      	adds	r7, #8
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	e000e010 	.word	0xe000e010

08000b48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b50:	6878      	ldr	r0, [r7, #4]
 8000b52:	f7ff ff47 	bl	80009e4 <__NVIC_SetPriorityGrouping>
}
 8000b56:	bf00      	nop
 8000b58:	3708      	adds	r7, #8
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b086      	sub	sp, #24
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	4603      	mov	r3, r0
 8000b66:	60b9      	str	r1, [r7, #8]
 8000b68:	607a      	str	r2, [r7, #4]
 8000b6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b70:	f7ff ff5c 	bl	8000a2c <__NVIC_GetPriorityGrouping>
 8000b74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b76:	687a      	ldr	r2, [r7, #4]
 8000b78:	68b9      	ldr	r1, [r7, #8]
 8000b7a:	6978      	ldr	r0, [r7, #20]
 8000b7c:	f7ff ff8e 	bl	8000a9c <NVIC_EncodePriority>
 8000b80:	4602      	mov	r2, r0
 8000b82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b86:	4611      	mov	r1, r2
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f7ff ff5d 	bl	8000a48 <__NVIC_SetPriority>
}
 8000b8e:	bf00      	nop
 8000b90:	3718      	adds	r7, #24
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b96:	b580      	push	{r7, lr}
 8000b98:	b082      	sub	sp, #8
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b9e:	6878      	ldr	r0, [r7, #4]
 8000ba0:	f7ff ffb0 	bl	8000b04 <SysTick_Config>
 8000ba4:	4603      	mov	r3, r0
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
	...

08000bb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b087      	sub	sp, #28
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bbe:	e160      	b.n	8000e82 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	681a      	ldr	r2, [r3, #0]
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bcc:	4013      	ands	r3, r2
 8000bce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	f000 8152 	beq.w	8000e7c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	f003 0303 	and.w	r3, r3, #3
 8000be0:	2b01      	cmp	r3, #1
 8000be2:	d005      	beq.n	8000bf0 <HAL_GPIO_Init+0x40>
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	f003 0303 	and.w	r3, r3, #3
 8000bec:	2b02      	cmp	r3, #2
 8000bee:	d130      	bne.n	8000c52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	689b      	ldr	r3, [r3, #8]
 8000bf4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	005b      	lsls	r3, r3, #1
 8000bfa:	2203      	movs	r2, #3
 8000bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000c00:	43db      	mvns	r3, r3
 8000c02:	693a      	ldr	r2, [r7, #16]
 8000c04:	4013      	ands	r3, r2
 8000c06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	68da      	ldr	r2, [r3, #12]
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	005b      	lsls	r3, r3, #1
 8000c10:	fa02 f303 	lsl.w	r3, r2, r3
 8000c14:	693a      	ldr	r2, [r7, #16]
 8000c16:	4313      	orrs	r3, r2
 8000c18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	693a      	ldr	r2, [r7, #16]
 8000c1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	685b      	ldr	r3, [r3, #4]
 8000c24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c26:	2201      	movs	r2, #1
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2e:	43db      	mvns	r3, r3
 8000c30:	693a      	ldr	r2, [r7, #16]
 8000c32:	4013      	ands	r3, r2
 8000c34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	091b      	lsrs	r3, r3, #4
 8000c3c:	f003 0201 	and.w	r2, r3, #1
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	fa02 f303 	lsl.w	r3, r2, r3
 8000c46:	693a      	ldr	r2, [r7, #16]
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	693a      	ldr	r2, [r7, #16]
 8000c50:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	685b      	ldr	r3, [r3, #4]
 8000c56:	f003 0303 	and.w	r3, r3, #3
 8000c5a:	2b03      	cmp	r3, #3
 8000c5c:	d017      	beq.n	8000c8e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	68db      	ldr	r3, [r3, #12]
 8000c62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	005b      	lsls	r3, r3, #1
 8000c68:	2203      	movs	r2, #3
 8000c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6e:	43db      	mvns	r3, r3
 8000c70:	693a      	ldr	r2, [r7, #16]
 8000c72:	4013      	ands	r3, r2
 8000c74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	689a      	ldr	r2, [r3, #8]
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	005b      	lsls	r3, r3, #1
 8000c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c82:	693a      	ldr	r2, [r7, #16]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	693a      	ldr	r2, [r7, #16]
 8000c8c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	f003 0303 	and.w	r3, r3, #3
 8000c96:	2b02      	cmp	r3, #2
 8000c98:	d123      	bne.n	8000ce2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c9a:	697b      	ldr	r3, [r7, #20]
 8000c9c:	08da      	lsrs	r2, r3, #3
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	3208      	adds	r2, #8
 8000ca2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ca6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	f003 0307 	and.w	r3, r3, #7
 8000cae:	009b      	lsls	r3, r3, #2
 8000cb0:	220f      	movs	r2, #15
 8000cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb6:	43db      	mvns	r3, r3
 8000cb8:	693a      	ldr	r2, [r7, #16]
 8000cba:	4013      	ands	r3, r2
 8000cbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	691a      	ldr	r2, [r3, #16]
 8000cc2:	697b      	ldr	r3, [r7, #20]
 8000cc4:	f003 0307 	and.w	r3, r3, #7
 8000cc8:	009b      	lsls	r3, r3, #2
 8000cca:	fa02 f303 	lsl.w	r3, r2, r3
 8000cce:	693a      	ldr	r2, [r7, #16]
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	08da      	lsrs	r2, r3, #3
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	3208      	adds	r2, #8
 8000cdc:	6939      	ldr	r1, [r7, #16]
 8000cde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	005b      	lsls	r3, r3, #1
 8000cec:	2203      	movs	r2, #3
 8000cee:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf2:	43db      	mvns	r3, r3
 8000cf4:	693a      	ldr	r2, [r7, #16]
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	f003 0203 	and.w	r2, r3, #3
 8000d02:	697b      	ldr	r3, [r7, #20]
 8000d04:	005b      	lsls	r3, r3, #1
 8000d06:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0a:	693a      	ldr	r2, [r7, #16]
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	693a      	ldr	r2, [r7, #16]
 8000d14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	f000 80ac 	beq.w	8000e7c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d24:	4b5e      	ldr	r3, [pc, #376]	@ (8000ea0 <HAL_GPIO_Init+0x2f0>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	4a5d      	ldr	r2, [pc, #372]	@ (8000ea0 <HAL_GPIO_Init+0x2f0>)
 8000d2a:	f043 0301 	orr.w	r3, r3, #1
 8000d2e:	6193      	str	r3, [r2, #24]
 8000d30:	4b5b      	ldr	r3, [pc, #364]	@ (8000ea0 <HAL_GPIO_Init+0x2f0>)
 8000d32:	699b      	ldr	r3, [r3, #24]
 8000d34:	f003 0301 	and.w	r3, r3, #1
 8000d38:	60bb      	str	r3, [r7, #8]
 8000d3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d3c:	4a59      	ldr	r2, [pc, #356]	@ (8000ea4 <HAL_GPIO_Init+0x2f4>)
 8000d3e:	697b      	ldr	r3, [r7, #20]
 8000d40:	089b      	lsrs	r3, r3, #2
 8000d42:	3302      	adds	r3, #2
 8000d44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	f003 0303 	and.w	r3, r3, #3
 8000d50:	009b      	lsls	r3, r3, #2
 8000d52:	220f      	movs	r2, #15
 8000d54:	fa02 f303 	lsl.w	r3, r2, r3
 8000d58:	43db      	mvns	r3, r3
 8000d5a:	693a      	ldr	r2, [r7, #16]
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000d66:	d025      	beq.n	8000db4 <HAL_GPIO_Init+0x204>
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	4a4f      	ldr	r2, [pc, #316]	@ (8000ea8 <HAL_GPIO_Init+0x2f8>)
 8000d6c:	4293      	cmp	r3, r2
 8000d6e:	d01f      	beq.n	8000db0 <HAL_GPIO_Init+0x200>
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	4a4e      	ldr	r2, [pc, #312]	@ (8000eac <HAL_GPIO_Init+0x2fc>)
 8000d74:	4293      	cmp	r3, r2
 8000d76:	d019      	beq.n	8000dac <HAL_GPIO_Init+0x1fc>
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	4a4d      	ldr	r2, [pc, #308]	@ (8000eb0 <HAL_GPIO_Init+0x300>)
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	d013      	beq.n	8000da8 <HAL_GPIO_Init+0x1f8>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	4a4c      	ldr	r2, [pc, #304]	@ (8000eb4 <HAL_GPIO_Init+0x304>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d00d      	beq.n	8000da4 <HAL_GPIO_Init+0x1f4>
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	4a4b      	ldr	r2, [pc, #300]	@ (8000eb8 <HAL_GPIO_Init+0x308>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d007      	beq.n	8000da0 <HAL_GPIO_Init+0x1f0>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	4a4a      	ldr	r2, [pc, #296]	@ (8000ebc <HAL_GPIO_Init+0x30c>)
 8000d94:	4293      	cmp	r3, r2
 8000d96:	d101      	bne.n	8000d9c <HAL_GPIO_Init+0x1ec>
 8000d98:	2306      	movs	r3, #6
 8000d9a:	e00c      	b.n	8000db6 <HAL_GPIO_Init+0x206>
 8000d9c:	2307      	movs	r3, #7
 8000d9e:	e00a      	b.n	8000db6 <HAL_GPIO_Init+0x206>
 8000da0:	2305      	movs	r3, #5
 8000da2:	e008      	b.n	8000db6 <HAL_GPIO_Init+0x206>
 8000da4:	2304      	movs	r3, #4
 8000da6:	e006      	b.n	8000db6 <HAL_GPIO_Init+0x206>
 8000da8:	2303      	movs	r3, #3
 8000daa:	e004      	b.n	8000db6 <HAL_GPIO_Init+0x206>
 8000dac:	2302      	movs	r3, #2
 8000dae:	e002      	b.n	8000db6 <HAL_GPIO_Init+0x206>
 8000db0:	2301      	movs	r3, #1
 8000db2:	e000      	b.n	8000db6 <HAL_GPIO_Init+0x206>
 8000db4:	2300      	movs	r3, #0
 8000db6:	697a      	ldr	r2, [r7, #20]
 8000db8:	f002 0203 	and.w	r2, r2, #3
 8000dbc:	0092      	lsls	r2, r2, #2
 8000dbe:	4093      	lsls	r3, r2
 8000dc0:	693a      	ldr	r2, [r7, #16]
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000dc6:	4937      	ldr	r1, [pc, #220]	@ (8000ea4 <HAL_GPIO_Init+0x2f4>)
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	089b      	lsrs	r3, r3, #2
 8000dcc:	3302      	adds	r3, #2
 8000dce:	693a      	ldr	r2, [r7, #16]
 8000dd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000dd4:	4b3a      	ldr	r3, [pc, #232]	@ (8000ec0 <HAL_GPIO_Init+0x310>)
 8000dd6:	689b      	ldr	r3, [r3, #8]
 8000dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	43db      	mvns	r3, r3
 8000dde:	693a      	ldr	r2, [r7, #16]
 8000de0:	4013      	ands	r3, r2
 8000de2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d003      	beq.n	8000df8 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000df0:	693a      	ldr	r2, [r7, #16]
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	4313      	orrs	r3, r2
 8000df6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000df8:	4a31      	ldr	r2, [pc, #196]	@ (8000ec0 <HAL_GPIO_Init+0x310>)
 8000dfa:	693b      	ldr	r3, [r7, #16]
 8000dfc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000dfe:	4b30      	ldr	r3, [pc, #192]	@ (8000ec0 <HAL_GPIO_Init+0x310>)
 8000e00:	68db      	ldr	r3, [r3, #12]
 8000e02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	43db      	mvns	r3, r3
 8000e08:	693a      	ldr	r2, [r7, #16]
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d003      	beq.n	8000e22 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000e1a:	693a      	ldr	r2, [r7, #16]
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000e22:	4a27      	ldr	r2, [pc, #156]	@ (8000ec0 <HAL_GPIO_Init+0x310>)
 8000e24:	693b      	ldr	r3, [r7, #16]
 8000e26:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000e28:	4b25      	ldr	r3, [pc, #148]	@ (8000ec0 <HAL_GPIO_Init+0x310>)
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	43db      	mvns	r3, r3
 8000e32:	693a      	ldr	r2, [r7, #16]
 8000e34:	4013      	ands	r3, r2
 8000e36:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d003      	beq.n	8000e4c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000e44:	693a      	ldr	r2, [r7, #16]
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e4c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ec0 <HAL_GPIO_Init+0x310>)
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e52:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec0 <HAL_GPIO_Init+0x310>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	43db      	mvns	r3, r3
 8000e5c:	693a      	ldr	r2, [r7, #16]
 8000e5e:	4013      	ands	r3, r2
 8000e60:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d003      	beq.n	8000e76 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000e6e:	693a      	ldr	r2, [r7, #16]
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	4313      	orrs	r3, r2
 8000e74:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000e76:	4a12      	ldr	r2, [pc, #72]	@ (8000ec0 <HAL_GPIO_Init+0x310>)
 8000e78:	693b      	ldr	r3, [r7, #16]
 8000e7a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	3301      	adds	r3, #1
 8000e80:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	fa22 f303 	lsr.w	r3, r2, r3
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	f47f ae97 	bne.w	8000bc0 <HAL_GPIO_Init+0x10>
  }
}
 8000e92:	bf00      	nop
 8000e94:	bf00      	nop
 8000e96:	371c      	adds	r7, #28
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr
 8000ea0:	40021000 	.word	0x40021000
 8000ea4:	40010000 	.word	0x40010000
 8000ea8:	48000400 	.word	0x48000400
 8000eac:	48000800 	.word	0x48000800
 8000eb0:	48000c00 	.word	0x48000c00
 8000eb4:	48001000 	.word	0x48001000
 8000eb8:	48001400 	.word	0x48001400
 8000ebc:	48001800 	.word	0x48001800
 8000ec0:	40010400 	.word	0x40010400

08000ec4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	460b      	mov	r3, r1
 8000ece:	807b      	strh	r3, [r7, #2]
 8000ed0:	4613      	mov	r3, r2
 8000ed2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ed4:	787b      	ldrb	r3, [r7, #1]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d003      	beq.n	8000ee2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000eda:	887a      	ldrh	r2, [r7, #2]
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ee0:	e002      	b.n	8000ee8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ee2:	887a      	ldrh	r2, [r7, #2]
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000ee8:	bf00      	nop
 8000eea:	370c      	adds	r7, #12
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000f00:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000f04:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000f0a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d102      	bne.n	8000f1a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000f14:	2301      	movs	r3, #1
 8000f16:	f001 b80a 	b.w	8001f2e <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000f1e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f003 0301 	and.w	r3, r3, #1
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	f000 8161 	beq.w	80011f2 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f30:	4bae      	ldr	r3, [pc, #696]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	f003 030c 	and.w	r3, r3, #12
 8000f38:	2b04      	cmp	r3, #4
 8000f3a:	d00c      	beq.n	8000f56 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f3c:	4bab      	ldr	r3, [pc, #684]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f003 030c 	and.w	r3, r3, #12
 8000f44:	2b08      	cmp	r3, #8
 8000f46:	d157      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x104>
 8000f48:	4ba8      	ldr	r3, [pc, #672]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8000f50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f54:	d150      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x104>
 8000f56:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f5a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f5e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000f62:	fa93 f3a3 	rbit	r3, r3
 8000f66:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000f6a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f6e:	fab3 f383 	clz	r3, r3
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f76:	d802      	bhi.n	8000f7e <HAL_RCC_OscConfig+0x8a>
 8000f78:	4b9c      	ldr	r3, [pc, #624]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	e015      	b.n	8000faa <HAL_RCC_OscConfig+0xb6>
 8000f7e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f82:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f86:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000f8a:	fa93 f3a3 	rbit	r3, r3
 8000f8e:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8000f92:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f96:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000f9a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000f9e:	fa93 f3a3 	rbit	r3, r3
 8000fa2:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000fa6:	4b91      	ldr	r3, [pc, #580]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 8000fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000faa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000fae:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8000fb2:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8000fb6:	fa92 f2a2 	rbit	r2, r2
 8000fba:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8000fbe:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000fc2:	fab2 f282 	clz	r2, r2
 8000fc6:	b2d2      	uxtb	r2, r2
 8000fc8:	f042 0220 	orr.w	r2, r2, #32
 8000fcc:	b2d2      	uxtb	r2, r2
 8000fce:	f002 021f 	and.w	r2, r2, #31
 8000fd2:	2101      	movs	r1, #1
 8000fd4:	fa01 f202 	lsl.w	r2, r1, r2
 8000fd8:	4013      	ands	r3, r2
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	f000 8108 	beq.w	80011f0 <HAL_RCC_OscConfig+0x2fc>
 8000fe0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000fe4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	f040 80ff 	bne.w	80011f0 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	f000 bf9b 	b.w	8001f2e <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ff8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000ffc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001008:	d106      	bne.n	8001018 <HAL_RCC_OscConfig+0x124>
 800100a:	4b78      	ldr	r3, [pc, #480]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a77      	ldr	r2, [pc, #476]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 8001010:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001014:	6013      	str	r3, [r2, #0]
 8001016:	e036      	b.n	8001086 <HAL_RCC_OscConfig+0x192>
 8001018:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800101c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d10c      	bne.n	8001042 <HAL_RCC_OscConfig+0x14e>
 8001028:	4b70      	ldr	r3, [pc, #448]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a6f      	ldr	r2, [pc, #444]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 800102e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001032:	6013      	str	r3, [r2, #0]
 8001034:	4b6d      	ldr	r3, [pc, #436]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a6c      	ldr	r2, [pc, #432]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 800103a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800103e:	6013      	str	r3, [r2, #0]
 8001040:	e021      	b.n	8001086 <HAL_RCC_OscConfig+0x192>
 8001042:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001046:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001052:	d10c      	bne.n	800106e <HAL_RCC_OscConfig+0x17a>
 8001054:	4b65      	ldr	r3, [pc, #404]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a64      	ldr	r2, [pc, #400]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 800105a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800105e:	6013      	str	r3, [r2, #0]
 8001060:	4b62      	ldr	r3, [pc, #392]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a61      	ldr	r2, [pc, #388]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 8001066:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800106a:	6013      	str	r3, [r2, #0]
 800106c:	e00b      	b.n	8001086 <HAL_RCC_OscConfig+0x192>
 800106e:	4b5f      	ldr	r3, [pc, #380]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4a5e      	ldr	r2, [pc, #376]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 8001074:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001078:	6013      	str	r3, [r2, #0]
 800107a:	4b5c      	ldr	r3, [pc, #368]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a5b      	ldr	r2, [pc, #364]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 8001080:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001084:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001086:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800108a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d054      	beq.n	8001140 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001096:	f7ff fc75 	bl	8000984 <HAL_GetTick>
 800109a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800109e:	e00a      	b.n	80010b6 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010a0:	f7ff fc70 	bl	8000984 <HAL_GetTick>
 80010a4:	4602      	mov	r2, r0
 80010a6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80010aa:	1ad3      	subs	r3, r2, r3
 80010ac:	2b64      	cmp	r3, #100	@ 0x64
 80010ae:	d902      	bls.n	80010b6 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 80010b0:	2303      	movs	r3, #3
 80010b2:	f000 bf3c 	b.w	8001f2e <HAL_RCC_OscConfig+0x103a>
 80010b6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80010ba:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010be:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80010c2:	fa93 f3a3 	rbit	r3, r3
 80010c6:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 80010ca:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010ce:	fab3 f383 	clz	r3, r3
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	2b3f      	cmp	r3, #63	@ 0x3f
 80010d6:	d802      	bhi.n	80010de <HAL_RCC_OscConfig+0x1ea>
 80010d8:	4b44      	ldr	r3, [pc, #272]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	e015      	b.n	800110a <HAL_RCC_OscConfig+0x216>
 80010de:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80010e2:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80010ea:	fa93 f3a3 	rbit	r3, r3
 80010ee:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80010f2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80010f6:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80010fa:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80010fe:	fa93 f3a3 	rbit	r3, r3
 8001102:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001106:	4b39      	ldr	r3, [pc, #228]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 8001108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800110a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800110e:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8001112:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8001116:	fa92 f2a2 	rbit	r2, r2
 800111a:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 800111e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001122:	fab2 f282 	clz	r2, r2
 8001126:	b2d2      	uxtb	r2, r2
 8001128:	f042 0220 	orr.w	r2, r2, #32
 800112c:	b2d2      	uxtb	r2, r2
 800112e:	f002 021f 	and.w	r2, r2, #31
 8001132:	2101      	movs	r1, #1
 8001134:	fa01 f202 	lsl.w	r2, r1, r2
 8001138:	4013      	ands	r3, r2
 800113a:	2b00      	cmp	r3, #0
 800113c:	d0b0      	beq.n	80010a0 <HAL_RCC_OscConfig+0x1ac>
 800113e:	e058      	b.n	80011f2 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001140:	f7ff fc20 	bl	8000984 <HAL_GetTick>
 8001144:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001148:	e00a      	b.n	8001160 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800114a:	f7ff fc1b 	bl	8000984 <HAL_GetTick>
 800114e:	4602      	mov	r2, r0
 8001150:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	2b64      	cmp	r3, #100	@ 0x64
 8001158:	d902      	bls.n	8001160 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 800115a:	2303      	movs	r3, #3
 800115c:	f000 bee7 	b.w	8001f2e <HAL_RCC_OscConfig+0x103a>
 8001160:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001164:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001168:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800116c:	fa93 f3a3 	rbit	r3, r3
 8001170:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8001174:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001178:	fab3 f383 	clz	r3, r3
 800117c:	b2db      	uxtb	r3, r3
 800117e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001180:	d802      	bhi.n	8001188 <HAL_RCC_OscConfig+0x294>
 8001182:	4b1a      	ldr	r3, [pc, #104]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	e015      	b.n	80011b4 <HAL_RCC_OscConfig+0x2c0>
 8001188:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800118c:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001190:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001194:	fa93 f3a3 	rbit	r3, r3
 8001198:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 800119c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80011a0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80011a4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80011a8:	fa93 f3a3 	rbit	r3, r3
 80011ac:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80011b0:	4b0e      	ldr	r3, [pc, #56]	@ (80011ec <HAL_RCC_OscConfig+0x2f8>)
 80011b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011b4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80011b8:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 80011bc:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 80011c0:	fa92 f2a2 	rbit	r2, r2
 80011c4:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 80011c8:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80011cc:	fab2 f282 	clz	r2, r2
 80011d0:	b2d2      	uxtb	r2, r2
 80011d2:	f042 0220 	orr.w	r2, r2, #32
 80011d6:	b2d2      	uxtb	r2, r2
 80011d8:	f002 021f 	and.w	r2, r2, #31
 80011dc:	2101      	movs	r1, #1
 80011de:	fa01 f202 	lsl.w	r2, r1, r2
 80011e2:	4013      	ands	r3, r2
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d1b0      	bne.n	800114a <HAL_RCC_OscConfig+0x256>
 80011e8:	e003      	b.n	80011f2 <HAL_RCC_OscConfig+0x2fe>
 80011ea:	bf00      	nop
 80011ec:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011f6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f003 0302 	and.w	r3, r3, #2
 8001202:	2b00      	cmp	r3, #0
 8001204:	f000 816d 	beq.w	80014e2 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001208:	4bcd      	ldr	r3, [pc, #820]	@ (8001540 <HAL_RCC_OscConfig+0x64c>)
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f003 030c 	and.w	r3, r3, #12
 8001210:	2b00      	cmp	r3, #0
 8001212:	d00c      	beq.n	800122e <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001214:	4bca      	ldr	r3, [pc, #808]	@ (8001540 <HAL_RCC_OscConfig+0x64c>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f003 030c 	and.w	r3, r3, #12
 800121c:	2b08      	cmp	r3, #8
 800121e:	d16e      	bne.n	80012fe <HAL_RCC_OscConfig+0x40a>
 8001220:	4bc7      	ldr	r3, [pc, #796]	@ (8001540 <HAL_RCC_OscConfig+0x64c>)
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001228:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800122c:	d167      	bne.n	80012fe <HAL_RCC_OscConfig+0x40a>
 800122e:	2302      	movs	r3, #2
 8001230:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001234:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001238:	fa93 f3a3 	rbit	r3, r3
 800123c:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8001240:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001244:	fab3 f383 	clz	r3, r3
 8001248:	b2db      	uxtb	r3, r3
 800124a:	2b3f      	cmp	r3, #63	@ 0x3f
 800124c:	d802      	bhi.n	8001254 <HAL_RCC_OscConfig+0x360>
 800124e:	4bbc      	ldr	r3, [pc, #752]	@ (8001540 <HAL_RCC_OscConfig+0x64c>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	e013      	b.n	800127c <HAL_RCC_OscConfig+0x388>
 8001254:	2302      	movs	r3, #2
 8001256:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800125a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800125e:	fa93 f3a3 	rbit	r3, r3
 8001262:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001266:	2302      	movs	r3, #2
 8001268:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800126c:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001270:	fa93 f3a3 	rbit	r3, r3
 8001274:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001278:	4bb1      	ldr	r3, [pc, #708]	@ (8001540 <HAL_RCC_OscConfig+0x64c>)
 800127a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800127c:	2202      	movs	r2, #2
 800127e:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8001282:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8001286:	fa92 f2a2 	rbit	r2, r2
 800128a:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 800128e:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001292:	fab2 f282 	clz	r2, r2
 8001296:	b2d2      	uxtb	r2, r2
 8001298:	f042 0220 	orr.w	r2, r2, #32
 800129c:	b2d2      	uxtb	r2, r2
 800129e:	f002 021f 	and.w	r2, r2, #31
 80012a2:	2101      	movs	r1, #1
 80012a4:	fa01 f202 	lsl.w	r2, r1, r2
 80012a8:	4013      	ands	r3, r2
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d00a      	beq.n	80012c4 <HAL_RCC_OscConfig+0x3d0>
 80012ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80012b2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d002      	beq.n	80012c4 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	f000 be35 	b.w	8001f2e <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012c4:	4b9e      	ldr	r3, [pc, #632]	@ (8001540 <HAL_RCC_OscConfig+0x64c>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80012cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80012d0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	691b      	ldr	r3, [r3, #16]
 80012d8:	21f8      	movs	r1, #248	@ 0xf8
 80012da:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012de:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 80012e2:	fa91 f1a1 	rbit	r1, r1
 80012e6:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 80012ea:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80012ee:	fab1 f181 	clz	r1, r1
 80012f2:	b2c9      	uxtb	r1, r1
 80012f4:	408b      	lsls	r3, r1
 80012f6:	4992      	ldr	r1, [pc, #584]	@ (8001540 <HAL_RCC_OscConfig+0x64c>)
 80012f8:	4313      	orrs	r3, r2
 80012fa:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012fc:	e0f1      	b.n	80014e2 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001302:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	68db      	ldr	r3, [r3, #12]
 800130a:	2b00      	cmp	r3, #0
 800130c:	f000 8083 	beq.w	8001416 <HAL_RCC_OscConfig+0x522>
 8001310:	2301      	movs	r3, #1
 8001312:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001316:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800131a:	fa93 f3a3 	rbit	r3, r3
 800131e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8001322:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001326:	fab3 f383 	clz	r3, r3
 800132a:	b2db      	uxtb	r3, r3
 800132c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001330:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	461a      	mov	r2, r3
 8001338:	2301      	movs	r3, #1
 800133a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133c:	f7ff fb22 	bl	8000984 <HAL_GetTick>
 8001340:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001344:	e00a      	b.n	800135c <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001346:	f7ff fb1d 	bl	8000984 <HAL_GetTick>
 800134a:	4602      	mov	r2, r0
 800134c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	2b02      	cmp	r3, #2
 8001354:	d902      	bls.n	800135c <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 8001356:	2303      	movs	r3, #3
 8001358:	f000 bde9 	b.w	8001f2e <HAL_RCC_OscConfig+0x103a>
 800135c:	2302      	movs	r3, #2
 800135e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001362:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001366:	fa93 f3a3 	rbit	r3, r3
 800136a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 800136e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001372:	fab3 f383 	clz	r3, r3
 8001376:	b2db      	uxtb	r3, r3
 8001378:	2b3f      	cmp	r3, #63	@ 0x3f
 800137a:	d802      	bhi.n	8001382 <HAL_RCC_OscConfig+0x48e>
 800137c:	4b70      	ldr	r3, [pc, #448]	@ (8001540 <HAL_RCC_OscConfig+0x64c>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	e013      	b.n	80013aa <HAL_RCC_OscConfig+0x4b6>
 8001382:	2302      	movs	r3, #2
 8001384:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001388:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800138c:	fa93 f3a3 	rbit	r3, r3
 8001390:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001394:	2302      	movs	r3, #2
 8001396:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800139a:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800139e:	fa93 f3a3 	rbit	r3, r3
 80013a2:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80013a6:	4b66      	ldr	r3, [pc, #408]	@ (8001540 <HAL_RCC_OscConfig+0x64c>)
 80013a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013aa:	2202      	movs	r2, #2
 80013ac:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80013b0:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80013b4:	fa92 f2a2 	rbit	r2, r2
 80013b8:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 80013bc:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80013c0:	fab2 f282 	clz	r2, r2
 80013c4:	b2d2      	uxtb	r2, r2
 80013c6:	f042 0220 	orr.w	r2, r2, #32
 80013ca:	b2d2      	uxtb	r2, r2
 80013cc:	f002 021f 	and.w	r2, r2, #31
 80013d0:	2101      	movs	r1, #1
 80013d2:	fa01 f202 	lsl.w	r2, r1, r2
 80013d6:	4013      	ands	r3, r2
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d0b4      	beq.n	8001346 <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013dc:	4b58      	ldr	r3, [pc, #352]	@ (8001540 <HAL_RCC_OscConfig+0x64c>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013e8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	691b      	ldr	r3, [r3, #16]
 80013f0:	21f8      	movs	r1, #248	@ 0xf8
 80013f2:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013f6:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80013fa:	fa91 f1a1 	rbit	r1, r1
 80013fe:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8001402:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001406:	fab1 f181 	clz	r1, r1
 800140a:	b2c9      	uxtb	r1, r1
 800140c:	408b      	lsls	r3, r1
 800140e:	494c      	ldr	r1, [pc, #304]	@ (8001540 <HAL_RCC_OscConfig+0x64c>)
 8001410:	4313      	orrs	r3, r2
 8001412:	600b      	str	r3, [r1, #0]
 8001414:	e065      	b.n	80014e2 <HAL_RCC_OscConfig+0x5ee>
 8001416:	2301      	movs	r3, #1
 8001418:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800141c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001420:	fa93 f3a3 	rbit	r3, r3
 8001424:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8001428:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800142c:	fab3 f383 	clz	r3, r3
 8001430:	b2db      	uxtb	r3, r3
 8001432:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001436:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	461a      	mov	r2, r3
 800143e:	2300      	movs	r3, #0
 8001440:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001442:	f7ff fa9f 	bl	8000984 <HAL_GetTick>
 8001446:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800144a:	e00a      	b.n	8001462 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800144c:	f7ff fa9a 	bl	8000984 <HAL_GetTick>
 8001450:	4602      	mov	r2, r0
 8001452:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001456:	1ad3      	subs	r3, r2, r3
 8001458:	2b02      	cmp	r3, #2
 800145a:	d902      	bls.n	8001462 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 800145c:	2303      	movs	r3, #3
 800145e:	f000 bd66 	b.w	8001f2e <HAL_RCC_OscConfig+0x103a>
 8001462:	2302      	movs	r3, #2
 8001464:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001468:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800146c:	fa93 f3a3 	rbit	r3, r3
 8001470:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8001474:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001478:	fab3 f383 	clz	r3, r3
 800147c:	b2db      	uxtb	r3, r3
 800147e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001480:	d802      	bhi.n	8001488 <HAL_RCC_OscConfig+0x594>
 8001482:	4b2f      	ldr	r3, [pc, #188]	@ (8001540 <HAL_RCC_OscConfig+0x64c>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	e013      	b.n	80014b0 <HAL_RCC_OscConfig+0x5bc>
 8001488:	2302      	movs	r3, #2
 800148a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800148e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001492:	fa93 f3a3 	rbit	r3, r3
 8001496:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800149a:	2302      	movs	r3, #2
 800149c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80014a0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80014a4:	fa93 f3a3 	rbit	r3, r3
 80014a8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80014ac:	4b24      	ldr	r3, [pc, #144]	@ (8001540 <HAL_RCC_OscConfig+0x64c>)
 80014ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014b0:	2202      	movs	r2, #2
 80014b2:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80014b6:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80014ba:	fa92 f2a2 	rbit	r2, r2
 80014be:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 80014c2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80014c6:	fab2 f282 	clz	r2, r2
 80014ca:	b2d2      	uxtb	r2, r2
 80014cc:	f042 0220 	orr.w	r2, r2, #32
 80014d0:	b2d2      	uxtb	r2, r2
 80014d2:	f002 021f 	and.w	r2, r2, #31
 80014d6:	2101      	movs	r1, #1
 80014d8:	fa01 f202 	lsl.w	r2, r1, r2
 80014dc:	4013      	ands	r3, r2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d1b4      	bne.n	800144c <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014e6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f003 0308 	and.w	r3, r3, #8
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	f000 8119 	beq.w	800172a <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014fc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	695b      	ldr	r3, [r3, #20]
 8001504:	2b00      	cmp	r3, #0
 8001506:	f000 8082 	beq.w	800160e <HAL_RCC_OscConfig+0x71a>
 800150a:	2301      	movs	r3, #1
 800150c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001510:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001514:	fa93 f3a3 	rbit	r3, r3
 8001518:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 800151c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001520:	fab3 f383 	clz	r3, r3
 8001524:	b2db      	uxtb	r3, r3
 8001526:	461a      	mov	r2, r3
 8001528:	4b06      	ldr	r3, [pc, #24]	@ (8001544 <HAL_RCC_OscConfig+0x650>)
 800152a:	4413      	add	r3, r2
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	461a      	mov	r2, r3
 8001530:	2301      	movs	r3, #1
 8001532:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001534:	f7ff fa26 	bl	8000984 <HAL_GetTick>
 8001538:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800153c:	e00f      	b.n	800155e <HAL_RCC_OscConfig+0x66a>
 800153e:	bf00      	nop
 8001540:	40021000 	.word	0x40021000
 8001544:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001548:	f7ff fa1c 	bl	8000984 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001552:	1ad3      	subs	r3, r2, r3
 8001554:	2b02      	cmp	r3, #2
 8001556:	d902      	bls.n	800155e <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 8001558:	2303      	movs	r3, #3
 800155a:	f000 bce8 	b.w	8001f2e <HAL_RCC_OscConfig+0x103a>
 800155e:	2302      	movs	r3, #2
 8001560:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001564:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001568:	fa93 f2a3 	rbit	r2, r3
 800156c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001570:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800157a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800157e:	2202      	movs	r2, #2
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001586:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	fa93 f2a3 	rbit	r2, r3
 8001590:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001594:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800159e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80015a2:	2202      	movs	r2, #2
 80015a4:	601a      	str	r2, [r3, #0]
 80015a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015aa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	fa93 f2a3 	rbit	r2, r3
 80015b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015b8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80015bc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015be:	4bb0      	ldr	r3, [pc, #704]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 80015c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015c6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80015ca:	2102      	movs	r1, #2
 80015cc:	6019      	str	r1, [r3, #0]
 80015ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015d2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	fa93 f1a3 	rbit	r1, r3
 80015dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015e0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80015e4:	6019      	str	r1, [r3, #0]
  return result;
 80015e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015ea:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	fab3 f383 	clz	r3, r3
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	f003 031f 	and.w	r3, r3, #31
 8001600:	2101      	movs	r1, #1
 8001602:	fa01 f303 	lsl.w	r3, r1, r3
 8001606:	4013      	ands	r3, r2
 8001608:	2b00      	cmp	r3, #0
 800160a:	d09d      	beq.n	8001548 <HAL_RCC_OscConfig+0x654>
 800160c:	e08d      	b.n	800172a <HAL_RCC_OscConfig+0x836>
 800160e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001612:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001616:	2201      	movs	r2, #1
 8001618:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800161a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800161e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	fa93 f2a3 	rbit	r2, r3
 8001628:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800162c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001630:	601a      	str	r2, [r3, #0]
  return result;
 8001632:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001636:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800163a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800163c:	fab3 f383 	clz	r3, r3
 8001640:	b2db      	uxtb	r3, r3
 8001642:	461a      	mov	r2, r3
 8001644:	4b8f      	ldr	r3, [pc, #572]	@ (8001884 <HAL_RCC_OscConfig+0x990>)
 8001646:	4413      	add	r3, r2
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	461a      	mov	r2, r3
 800164c:	2300      	movs	r3, #0
 800164e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001650:	f7ff f998 	bl	8000984 <HAL_GetTick>
 8001654:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001658:	e00a      	b.n	8001670 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800165a:	f7ff f993 	bl	8000984 <HAL_GetTick>
 800165e:	4602      	mov	r2, r0
 8001660:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	2b02      	cmp	r3, #2
 8001668:	d902      	bls.n	8001670 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	f000 bc5f 	b.w	8001f2e <HAL_RCC_OscConfig+0x103a>
 8001670:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001674:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001678:	2202      	movs	r2, #2
 800167a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800167c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001680:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	fa93 f2a3 	rbit	r2, r3
 800168a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800168e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001698:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800169c:	2202      	movs	r2, #2
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016a4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	fa93 f2a3 	rbit	r2, r3
 80016ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016b2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016bc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80016c0:	2202      	movs	r2, #2
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016c8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	fa93 f2a3 	rbit	r2, r3
 80016d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016d6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80016da:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016dc:	4b68      	ldr	r3, [pc, #416]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 80016de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80016e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016e4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80016e8:	2102      	movs	r1, #2
 80016ea:	6019      	str	r1, [r3, #0]
 80016ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016f0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	fa93 f1a3 	rbit	r1, r3
 80016fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016fe:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001702:	6019      	str	r1, [r3, #0]
  return result;
 8001704:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001708:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	fab3 f383 	clz	r3, r3
 8001712:	b2db      	uxtb	r3, r3
 8001714:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001718:	b2db      	uxtb	r3, r3
 800171a:	f003 031f 	and.w	r3, r3, #31
 800171e:	2101      	movs	r1, #1
 8001720:	fa01 f303 	lsl.w	r3, r1, r3
 8001724:	4013      	ands	r3, r2
 8001726:	2b00      	cmp	r3, #0
 8001728:	d197      	bne.n	800165a <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800172a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800172e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 0304 	and.w	r3, r3, #4
 800173a:	2b00      	cmp	r3, #0
 800173c:	f000 819c 	beq.w	8001a78 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001740:	2300      	movs	r3, #0
 8001742:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001746:	4b4e      	ldr	r3, [pc, #312]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 8001748:	69db      	ldr	r3, [r3, #28]
 800174a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d116      	bne.n	8001780 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001752:	4b4b      	ldr	r3, [pc, #300]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 8001754:	69db      	ldr	r3, [r3, #28]
 8001756:	4a4a      	ldr	r2, [pc, #296]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 8001758:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800175c:	61d3      	str	r3, [r2, #28]
 800175e:	4b48      	ldr	r3, [pc, #288]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 8001760:	69db      	ldr	r3, [r3, #28]
 8001762:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001766:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800176a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001774:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001778:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800177a:	2301      	movs	r3, #1
 800177c:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001780:	4b41      	ldr	r3, [pc, #260]	@ (8001888 <HAL_RCC_OscConfig+0x994>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001788:	2b00      	cmp	r3, #0
 800178a:	d11a      	bne.n	80017c2 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800178c:	4b3e      	ldr	r3, [pc, #248]	@ (8001888 <HAL_RCC_OscConfig+0x994>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a3d      	ldr	r2, [pc, #244]	@ (8001888 <HAL_RCC_OscConfig+0x994>)
 8001792:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001796:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001798:	f7ff f8f4 	bl	8000984 <HAL_GetTick>
 800179c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017a0:	e009      	b.n	80017b6 <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017a2:	f7ff f8ef 	bl	8000984 <HAL_GetTick>
 80017a6:	4602      	mov	r2, r0
 80017a8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	2b64      	cmp	r3, #100	@ 0x64
 80017b0:	d901      	bls.n	80017b6 <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e3bb      	b.n	8001f2e <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017b6:	4b34      	ldr	r3, [pc, #208]	@ (8001888 <HAL_RCC_OscConfig+0x994>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d0ef      	beq.n	80017a2 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017c6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d106      	bne.n	80017e0 <HAL_RCC_OscConfig+0x8ec>
 80017d2:	4b2b      	ldr	r3, [pc, #172]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 80017d4:	6a1b      	ldr	r3, [r3, #32]
 80017d6:	4a2a      	ldr	r2, [pc, #168]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 80017d8:	f043 0301 	orr.w	r3, r3, #1
 80017dc:	6213      	str	r3, [r2, #32]
 80017de:	e035      	b.n	800184c <HAL_RCC_OscConfig+0x958>
 80017e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017e4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d10c      	bne.n	800180a <HAL_RCC_OscConfig+0x916>
 80017f0:	4b23      	ldr	r3, [pc, #140]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 80017f2:	6a1b      	ldr	r3, [r3, #32]
 80017f4:	4a22      	ldr	r2, [pc, #136]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 80017f6:	f023 0301 	bic.w	r3, r3, #1
 80017fa:	6213      	str	r3, [r2, #32]
 80017fc:	4b20      	ldr	r3, [pc, #128]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 80017fe:	6a1b      	ldr	r3, [r3, #32]
 8001800:	4a1f      	ldr	r2, [pc, #124]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 8001802:	f023 0304 	bic.w	r3, r3, #4
 8001806:	6213      	str	r3, [r2, #32]
 8001808:	e020      	b.n	800184c <HAL_RCC_OscConfig+0x958>
 800180a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800180e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	2b05      	cmp	r3, #5
 8001818:	d10c      	bne.n	8001834 <HAL_RCC_OscConfig+0x940>
 800181a:	4b19      	ldr	r3, [pc, #100]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 800181c:	6a1b      	ldr	r3, [r3, #32]
 800181e:	4a18      	ldr	r2, [pc, #96]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 8001820:	f043 0304 	orr.w	r3, r3, #4
 8001824:	6213      	str	r3, [r2, #32]
 8001826:	4b16      	ldr	r3, [pc, #88]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 8001828:	6a1b      	ldr	r3, [r3, #32]
 800182a:	4a15      	ldr	r2, [pc, #84]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 800182c:	f043 0301 	orr.w	r3, r3, #1
 8001830:	6213      	str	r3, [r2, #32]
 8001832:	e00b      	b.n	800184c <HAL_RCC_OscConfig+0x958>
 8001834:	4b12      	ldr	r3, [pc, #72]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 8001836:	6a1b      	ldr	r3, [r3, #32]
 8001838:	4a11      	ldr	r2, [pc, #68]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 800183a:	f023 0301 	bic.w	r3, r3, #1
 800183e:	6213      	str	r3, [r2, #32]
 8001840:	4b0f      	ldr	r3, [pc, #60]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 8001842:	6a1b      	ldr	r3, [r3, #32]
 8001844:	4a0e      	ldr	r2, [pc, #56]	@ (8001880 <HAL_RCC_OscConfig+0x98c>)
 8001846:	f023 0304 	bic.w	r3, r3, #4
 800184a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800184c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001850:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	2b00      	cmp	r3, #0
 800185a:	f000 8085 	beq.w	8001968 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800185e:	f7ff f891 	bl	8000984 <HAL_GetTick>
 8001862:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001866:	e011      	b.n	800188c <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001868:	f7ff f88c 	bl	8000984 <HAL_GetTick>
 800186c:	4602      	mov	r2, r0
 800186e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001878:	4293      	cmp	r3, r2
 800187a:	d907      	bls.n	800188c <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 800187c:	2303      	movs	r3, #3
 800187e:	e356      	b.n	8001f2e <HAL_RCC_OscConfig+0x103a>
 8001880:	40021000 	.word	0x40021000
 8001884:	10908120 	.word	0x10908120
 8001888:	40007000 	.word	0x40007000
 800188c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001890:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001894:	2202      	movs	r2, #2
 8001896:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001898:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800189c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	fa93 f2a3 	rbit	r2, r3
 80018a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018aa:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018b4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80018b8:	2202      	movs	r2, #2
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018c0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	fa93 f2a3 	rbit	r2, r3
 80018ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018ce:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80018d2:	601a      	str	r2, [r3, #0]
  return result;
 80018d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018d8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80018dc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018de:	fab3 f383 	clz	r3, r3
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d102      	bne.n	80018f4 <HAL_RCC_OscConfig+0xa00>
 80018ee:	4b98      	ldr	r3, [pc, #608]	@ (8001b50 <HAL_RCC_OscConfig+0xc5c>)
 80018f0:	6a1b      	ldr	r3, [r3, #32]
 80018f2:	e013      	b.n	800191c <HAL_RCC_OscConfig+0xa28>
 80018f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018f8:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80018fc:	2202      	movs	r2, #2
 80018fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001900:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001904:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	fa93 f2a3 	rbit	r2, r3
 800190e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001912:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	4b8d      	ldr	r3, [pc, #564]	@ (8001b50 <HAL_RCC_OscConfig+0xc5c>)
 800191a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800191c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001920:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001924:	2102      	movs	r1, #2
 8001926:	6011      	str	r1, [r2, #0]
 8001928:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800192c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001930:	6812      	ldr	r2, [r2, #0]
 8001932:	fa92 f1a2 	rbit	r1, r2
 8001936:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800193a:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800193e:	6011      	str	r1, [r2, #0]
  return result;
 8001940:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001944:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001948:	6812      	ldr	r2, [r2, #0]
 800194a:	fab2 f282 	clz	r2, r2
 800194e:	b2d2      	uxtb	r2, r2
 8001950:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001954:	b2d2      	uxtb	r2, r2
 8001956:	f002 021f 	and.w	r2, r2, #31
 800195a:	2101      	movs	r1, #1
 800195c:	fa01 f202 	lsl.w	r2, r1, r2
 8001960:	4013      	ands	r3, r2
 8001962:	2b00      	cmp	r3, #0
 8001964:	d080      	beq.n	8001868 <HAL_RCC_OscConfig+0x974>
 8001966:	e07d      	b.n	8001a64 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001968:	f7ff f80c 	bl	8000984 <HAL_GetTick>
 800196c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001970:	e00b      	b.n	800198a <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001972:	f7ff f807 	bl	8000984 <HAL_GetTick>
 8001976:	4602      	mov	r2, r0
 8001978:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001982:	4293      	cmp	r3, r2
 8001984:	d901      	bls.n	800198a <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8001986:	2303      	movs	r3, #3
 8001988:	e2d1      	b.n	8001f2e <HAL_RCC_OscConfig+0x103a>
 800198a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800198e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001992:	2202      	movs	r2, #2
 8001994:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001996:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800199a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	fa93 f2a3 	rbit	r2, r3
 80019a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019a8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019b2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80019b6:	2202      	movs	r2, #2
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019be:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	fa93 f2a3 	rbit	r2, r3
 80019c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019cc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80019d0:	601a      	str	r2, [r3, #0]
  return result;
 80019d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019d6:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80019da:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019dc:	fab3 f383 	clz	r3, r3
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d102      	bne.n	80019f2 <HAL_RCC_OscConfig+0xafe>
 80019ec:	4b58      	ldr	r3, [pc, #352]	@ (8001b50 <HAL_RCC_OscConfig+0xc5c>)
 80019ee:	6a1b      	ldr	r3, [r3, #32]
 80019f0:	e013      	b.n	8001a1a <HAL_RCC_OscConfig+0xb26>
 80019f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019f6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80019fa:	2202      	movs	r2, #2
 80019fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a02:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	fa93 f2a3 	rbit	r2, r3
 8001a0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a10:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	4b4e      	ldr	r3, [pc, #312]	@ (8001b50 <HAL_RCC_OscConfig+0xc5c>)
 8001a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a1a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a1e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001a22:	2102      	movs	r1, #2
 8001a24:	6011      	str	r1, [r2, #0]
 8001a26:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a2a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001a2e:	6812      	ldr	r2, [r2, #0]
 8001a30:	fa92 f1a2 	rbit	r1, r2
 8001a34:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a38:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001a3c:	6011      	str	r1, [r2, #0]
  return result;
 8001a3e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a42:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001a46:	6812      	ldr	r2, [r2, #0]
 8001a48:	fab2 f282 	clz	r2, r2
 8001a4c:	b2d2      	uxtb	r2, r2
 8001a4e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001a52:	b2d2      	uxtb	r2, r2
 8001a54:	f002 021f 	and.w	r2, r2, #31
 8001a58:	2101      	movs	r1, #1
 8001a5a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a5e:	4013      	ands	r3, r2
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d186      	bne.n	8001972 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a64:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d105      	bne.n	8001a78 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a6c:	4b38      	ldr	r3, [pc, #224]	@ (8001b50 <HAL_RCC_OscConfig+0xc5c>)
 8001a6e:	69db      	ldr	r3, [r3, #28]
 8001a70:	4a37      	ldr	r2, [pc, #220]	@ (8001b50 <HAL_RCC_OscConfig+0xc5c>)
 8001a72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a76:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a7c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	699b      	ldr	r3, [r3, #24]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	f000 8251 	beq.w	8001f2c <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a8a:	4b31      	ldr	r3, [pc, #196]	@ (8001b50 <HAL_RCC_OscConfig+0xc5c>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	f003 030c 	and.w	r3, r3, #12
 8001a92:	2b08      	cmp	r3, #8
 8001a94:	f000 820f 	beq.w	8001eb6 <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a9c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	f040 8165 	bne.w	8001d74 <HAL_RCC_OscConfig+0xe80>
 8001aaa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001aae:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001ab2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001ab6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001abc:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	fa93 f2a3 	rbit	r2, r3
 8001ac6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001aca:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001ace:	601a      	str	r2, [r3, #0]
  return result;
 8001ad0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ad4:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001ad8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ada:	fab3 f383 	clz	r3, r3
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001ae4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	461a      	mov	r2, r3
 8001aec:	2300      	movs	r3, #0
 8001aee:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af0:	f7fe ff48 	bl	8000984 <HAL_GetTick>
 8001af4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001af8:	e009      	b.n	8001b0e <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001afa:	f7fe ff43 	bl	8000984 <HAL_GetTick>
 8001afe:	4602      	mov	r2, r0
 8001b00:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e20f      	b.n	8001f2e <HAL_RCC_OscConfig+0x103a>
 8001b0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b12:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001b16:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b1a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b20:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	fa93 f2a3 	rbit	r2, r3
 8001b2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b2e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001b32:	601a      	str	r2, [r3, #0]
  return result;
 8001b34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b38:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001b3c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b3e:	fab3 f383 	clz	r3, r3
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b46:	d805      	bhi.n	8001b54 <HAL_RCC_OscConfig+0xc60>
 8001b48:	4b01      	ldr	r3, [pc, #4]	@ (8001b50 <HAL_RCC_OscConfig+0xc5c>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	e02a      	b.n	8001ba4 <HAL_RCC_OscConfig+0xcb0>
 8001b4e:	bf00      	nop
 8001b50:	40021000 	.word	0x40021000
 8001b54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b58:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001b5c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b60:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b66:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	fa93 f2a3 	rbit	r2, r3
 8001b70:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b74:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001b78:	601a      	str	r2, [r3, #0]
 8001b7a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b7e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001b82:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b8c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	fa93 f2a3 	rbit	r2, r3
 8001b96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b9a:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	4bca      	ldr	r3, [pc, #808]	@ (8001ecc <HAL_RCC_OscConfig+0xfd8>)
 8001ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ba4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ba8:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001bac:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001bb0:	6011      	str	r1, [r2, #0]
 8001bb2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001bb6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001bba:	6812      	ldr	r2, [r2, #0]
 8001bbc:	fa92 f1a2 	rbit	r1, r2
 8001bc0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001bc4:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001bc8:	6011      	str	r1, [r2, #0]
  return result;
 8001bca:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001bce:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001bd2:	6812      	ldr	r2, [r2, #0]
 8001bd4:	fab2 f282 	clz	r2, r2
 8001bd8:	b2d2      	uxtb	r2, r2
 8001bda:	f042 0220 	orr.w	r2, r2, #32
 8001bde:	b2d2      	uxtb	r2, r2
 8001be0:	f002 021f 	and.w	r2, r2, #31
 8001be4:	2101      	movs	r1, #1
 8001be6:	fa01 f202 	lsl.w	r2, r1, r2
 8001bea:	4013      	ands	r3, r2
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d184      	bne.n	8001afa <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bf0:	4bb6      	ldr	r3, [pc, #728]	@ (8001ecc <HAL_RCC_OscConfig+0xfd8>)
 8001bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bf4:	f023 020f 	bic.w	r2, r3, #15
 8001bf8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bfc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c04:	49b1      	ldr	r1, [pc, #708]	@ (8001ecc <HAL_RCC_OscConfig+0xfd8>)
 8001c06:	4313      	orrs	r3, r2
 8001c08:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8001c0a:	4bb0      	ldr	r3, [pc, #704]	@ (8001ecc <HAL_RCC_OscConfig+0xfd8>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8001c12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c16:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	6a19      	ldr	r1, [r3, #32]
 8001c1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c22:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	69db      	ldr	r3, [r3, #28]
 8001c2a:	430b      	orrs	r3, r1
 8001c2c:	49a7      	ldr	r1, [pc, #668]	@ (8001ecc <HAL_RCC_OscConfig+0xfd8>)
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	604b      	str	r3, [r1, #4]
 8001c32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c36:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001c3a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001c3e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c44:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	fa93 f2a3 	rbit	r2, r3
 8001c4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c52:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001c56:	601a      	str	r2, [r3, #0]
  return result;
 8001c58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c5c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001c60:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c62:	fab3 f383 	clz	r3, r3
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001c6c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	461a      	mov	r2, r3
 8001c74:	2301      	movs	r3, #1
 8001c76:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c78:	f7fe fe84 	bl	8000984 <HAL_GetTick>
 8001c7c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c80:	e009      	b.n	8001c96 <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c82:	f7fe fe7f 	bl	8000984 <HAL_GetTick>
 8001c86:	4602      	mov	r2, r0
 8001c88:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	d901      	bls.n	8001c96 <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8001c92:	2303      	movs	r3, #3
 8001c94:	e14b      	b.n	8001f2e <HAL_RCC_OscConfig+0x103a>
 8001c96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c9a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001c9e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ca2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ca8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	fa93 f2a3 	rbit	r2, r3
 8001cb2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cb6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001cba:	601a      	str	r2, [r3, #0]
  return result;
 8001cbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cc0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001cc4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cc6:	fab3 f383 	clz	r3, r3
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	2b3f      	cmp	r3, #63	@ 0x3f
 8001cce:	d802      	bhi.n	8001cd6 <HAL_RCC_OscConfig+0xde2>
 8001cd0:	4b7e      	ldr	r3, [pc, #504]	@ (8001ecc <HAL_RCC_OscConfig+0xfd8>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	e027      	b.n	8001d26 <HAL_RCC_OscConfig+0xe32>
 8001cd6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cda:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001cde:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ce2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ce8:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	fa93 f2a3 	rbit	r2, r3
 8001cf2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cf6:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001cfa:	601a      	str	r2, [r3, #0]
 8001cfc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d00:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001d04:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d08:	601a      	str	r2, [r3, #0]
 8001d0a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d0e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	fa93 f2a3 	rbit	r2, r3
 8001d18:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d1c:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	4b6a      	ldr	r3, [pc, #424]	@ (8001ecc <HAL_RCC_OscConfig+0xfd8>)
 8001d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d26:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d2a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001d2e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001d32:	6011      	str	r1, [r2, #0]
 8001d34:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d38:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001d3c:	6812      	ldr	r2, [r2, #0]
 8001d3e:	fa92 f1a2 	rbit	r1, r2
 8001d42:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d46:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001d4a:	6011      	str	r1, [r2, #0]
  return result;
 8001d4c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d50:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001d54:	6812      	ldr	r2, [r2, #0]
 8001d56:	fab2 f282 	clz	r2, r2
 8001d5a:	b2d2      	uxtb	r2, r2
 8001d5c:	f042 0220 	orr.w	r2, r2, #32
 8001d60:	b2d2      	uxtb	r2, r2
 8001d62:	f002 021f 	and.w	r2, r2, #31
 8001d66:	2101      	movs	r1, #1
 8001d68:	fa01 f202 	lsl.w	r2, r1, r2
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d087      	beq.n	8001c82 <HAL_RCC_OscConfig+0xd8e>
 8001d72:	e0db      	b.n	8001f2c <HAL_RCC_OscConfig+0x1038>
 8001d74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d78:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001d7c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001d80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d86:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	fa93 f2a3 	rbit	r2, r3
 8001d90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d94:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001d98:	601a      	str	r2, [r3, #0]
  return result;
 8001d9a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d9e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001da2:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001da4:	fab3 f383 	clz	r3, r3
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001dae:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	461a      	mov	r2, r3
 8001db6:	2300      	movs	r3, #0
 8001db8:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dba:	f7fe fde3 	bl	8000984 <HAL_GetTick>
 8001dbe:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dc2:	e009      	b.n	8001dd8 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dc4:	f7fe fdde 	bl	8000984 <HAL_GetTick>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001dce:	1ad3      	subs	r3, r2, r3
 8001dd0:	2b02      	cmp	r3, #2
 8001dd2:	d901      	bls.n	8001dd8 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	e0aa      	b.n	8001f2e <HAL_RCC_OscConfig+0x103a>
 8001dd8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ddc:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001de0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001de4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dea:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	fa93 f2a3 	rbit	r2, r3
 8001df4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001df8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001dfc:	601a      	str	r2, [r3, #0]
  return result;
 8001dfe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e02:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001e06:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e08:	fab3 f383 	clz	r3, r3
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e10:	d802      	bhi.n	8001e18 <HAL_RCC_OscConfig+0xf24>
 8001e12:	4b2e      	ldr	r3, [pc, #184]	@ (8001ecc <HAL_RCC_OscConfig+0xfd8>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	e027      	b.n	8001e68 <HAL_RCC_OscConfig+0xf74>
 8001e18:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e1c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001e20:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e24:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e26:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e2a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	fa93 f2a3 	rbit	r2, r3
 8001e34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e38:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001e3c:	601a      	str	r2, [r3, #0]
 8001e3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e42:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001e46:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e4a:	601a      	str	r2, [r3, #0]
 8001e4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e50:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	fa93 f2a3 	rbit	r2, r3
 8001e5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e5e:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	4b19      	ldr	r3, [pc, #100]	@ (8001ecc <HAL_RCC_OscConfig+0xfd8>)
 8001e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e68:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001e6c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001e70:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001e74:	6011      	str	r1, [r2, #0]
 8001e76:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001e7a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001e7e:	6812      	ldr	r2, [r2, #0]
 8001e80:	fa92 f1a2 	rbit	r1, r2
 8001e84:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001e88:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8001e8c:	6011      	str	r1, [r2, #0]
  return result;
 8001e8e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001e92:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8001e96:	6812      	ldr	r2, [r2, #0]
 8001e98:	fab2 f282 	clz	r2, r2
 8001e9c:	b2d2      	uxtb	r2, r2
 8001e9e:	f042 0220 	orr.w	r2, r2, #32
 8001ea2:	b2d2      	uxtb	r2, r2
 8001ea4:	f002 021f 	and.w	r2, r2, #31
 8001ea8:	2101      	movs	r1, #1
 8001eaa:	fa01 f202 	lsl.w	r2, r1, r2
 8001eae:	4013      	ands	r3, r2
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d187      	bne.n	8001dc4 <HAL_RCC_OscConfig+0xed0>
 8001eb4:	e03a      	b.n	8001f2c <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001eb6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001eba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d104      	bne.n	8001ed0 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e031      	b.n	8001f2e <HAL_RCC_OscConfig+0x103a>
 8001eca:	bf00      	nop
 8001ecc:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ed0:	4b19      	ldr	r3, [pc, #100]	@ (8001f38 <HAL_RCC_OscConfig+0x1044>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001ed8:	4b17      	ldr	r3, [pc, #92]	@ (8001f38 <HAL_RCC_OscConfig+0x1044>)
 8001eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001edc:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001ee0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001ee4:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8001ee8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001eec:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	69db      	ldr	r3, [r3, #28]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d117      	bne.n	8001f28 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001ef8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001efc:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001f00:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f04:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d10b      	bne.n	8001f28 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001f10:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f14:	f003 020f 	and.w	r2, r3, #15
 8001f18:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f1c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d001      	beq.n	8001f2c <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e000      	b.n	8001f2e <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40021000 	.word	0x40021000

08001f3c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b09e      	sub	sp, #120	@ 0x78
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001f46:	2300      	movs	r3, #0
 8001f48:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d101      	bne.n	8001f54 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e154      	b.n	80021fe <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f54:	4b89      	ldr	r3, [pc, #548]	@ (800217c <HAL_RCC_ClockConfig+0x240>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0307 	and.w	r3, r3, #7
 8001f5c:	683a      	ldr	r2, [r7, #0]
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	d910      	bls.n	8001f84 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f62:	4b86      	ldr	r3, [pc, #536]	@ (800217c <HAL_RCC_ClockConfig+0x240>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f023 0207 	bic.w	r2, r3, #7
 8001f6a:	4984      	ldr	r1, [pc, #528]	@ (800217c <HAL_RCC_ClockConfig+0x240>)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f72:	4b82      	ldr	r3, [pc, #520]	@ (800217c <HAL_RCC_ClockConfig+0x240>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0307 	and.w	r3, r3, #7
 8001f7a:	683a      	ldr	r2, [r7, #0]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d001      	beq.n	8001f84 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e13c      	b.n	80021fe <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0302 	and.w	r3, r3, #2
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d008      	beq.n	8001fa2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f90:	4b7b      	ldr	r3, [pc, #492]	@ (8002180 <HAL_RCC_ClockConfig+0x244>)
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	4978      	ldr	r1, [pc, #480]	@ (8002180 <HAL_RCC_ClockConfig+0x244>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	f000 80cd 	beq.w	800214a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d137      	bne.n	8002028 <HAL_RCC_ClockConfig+0xec>
 8001fb8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fbc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001fc0:	fa93 f3a3 	rbit	r3, r3
 8001fc4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001fc6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fc8:	fab3 f383 	clz	r3, r3
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b3f      	cmp	r3, #63	@ 0x3f
 8001fd0:	d802      	bhi.n	8001fd8 <HAL_RCC_ClockConfig+0x9c>
 8001fd2:	4b6b      	ldr	r3, [pc, #428]	@ (8002180 <HAL_RCC_ClockConfig+0x244>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	e00f      	b.n	8001ff8 <HAL_RCC_ClockConfig+0xbc>
 8001fd8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fdc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fde:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001fe0:	fa93 f3a3 	rbit	r3, r3
 8001fe4:	667b      	str	r3, [r7, #100]	@ 0x64
 8001fe6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fea:	663b      	str	r3, [r7, #96]	@ 0x60
 8001fec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001fee:	fa93 f3a3 	rbit	r3, r3
 8001ff2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001ff4:	4b62      	ldr	r3, [pc, #392]	@ (8002180 <HAL_RCC_ClockConfig+0x244>)
 8001ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ffc:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001ffe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002000:	fa92 f2a2 	rbit	r2, r2
 8002004:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002006:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002008:	fab2 f282 	clz	r2, r2
 800200c:	b2d2      	uxtb	r2, r2
 800200e:	f042 0220 	orr.w	r2, r2, #32
 8002012:	b2d2      	uxtb	r2, r2
 8002014:	f002 021f 	and.w	r2, r2, #31
 8002018:	2101      	movs	r1, #1
 800201a:	fa01 f202 	lsl.w	r2, r1, r2
 800201e:	4013      	ands	r3, r2
 8002020:	2b00      	cmp	r3, #0
 8002022:	d171      	bne.n	8002108 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e0ea      	b.n	80021fe <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	2b02      	cmp	r3, #2
 800202e:	d137      	bne.n	80020a0 <HAL_RCC_ClockConfig+0x164>
 8002030:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002034:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002036:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002038:	fa93 f3a3 	rbit	r3, r3
 800203c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800203e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002040:	fab3 f383 	clz	r3, r3
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2b3f      	cmp	r3, #63	@ 0x3f
 8002048:	d802      	bhi.n	8002050 <HAL_RCC_ClockConfig+0x114>
 800204a:	4b4d      	ldr	r3, [pc, #308]	@ (8002180 <HAL_RCC_ClockConfig+0x244>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	e00f      	b.n	8002070 <HAL_RCC_ClockConfig+0x134>
 8002050:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002054:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002056:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002058:	fa93 f3a3 	rbit	r3, r3
 800205c:	647b      	str	r3, [r7, #68]	@ 0x44
 800205e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002062:	643b      	str	r3, [r7, #64]	@ 0x40
 8002064:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002066:	fa93 f3a3 	rbit	r3, r3
 800206a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800206c:	4b44      	ldr	r3, [pc, #272]	@ (8002180 <HAL_RCC_ClockConfig+0x244>)
 800206e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002070:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002074:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002076:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002078:	fa92 f2a2 	rbit	r2, r2
 800207c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800207e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002080:	fab2 f282 	clz	r2, r2
 8002084:	b2d2      	uxtb	r2, r2
 8002086:	f042 0220 	orr.w	r2, r2, #32
 800208a:	b2d2      	uxtb	r2, r2
 800208c:	f002 021f 	and.w	r2, r2, #31
 8002090:	2101      	movs	r1, #1
 8002092:	fa01 f202 	lsl.w	r2, r1, r2
 8002096:	4013      	ands	r3, r2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d135      	bne.n	8002108 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	e0ae      	b.n	80021fe <HAL_RCC_ClockConfig+0x2c2>
 80020a0:	2302      	movs	r3, #2
 80020a2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020a6:	fa93 f3a3 	rbit	r3, r3
 80020aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80020ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020ae:	fab3 f383 	clz	r3, r3
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	2b3f      	cmp	r3, #63	@ 0x3f
 80020b6:	d802      	bhi.n	80020be <HAL_RCC_ClockConfig+0x182>
 80020b8:	4b31      	ldr	r3, [pc, #196]	@ (8002180 <HAL_RCC_ClockConfig+0x244>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	e00d      	b.n	80020da <HAL_RCC_ClockConfig+0x19e>
 80020be:	2302      	movs	r3, #2
 80020c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020c4:	fa93 f3a3 	rbit	r3, r3
 80020c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80020ca:	2302      	movs	r3, #2
 80020cc:	623b      	str	r3, [r7, #32]
 80020ce:	6a3b      	ldr	r3, [r7, #32]
 80020d0:	fa93 f3a3 	rbit	r3, r3
 80020d4:	61fb      	str	r3, [r7, #28]
 80020d6:	4b2a      	ldr	r3, [pc, #168]	@ (8002180 <HAL_RCC_ClockConfig+0x244>)
 80020d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020da:	2202      	movs	r2, #2
 80020dc:	61ba      	str	r2, [r7, #24]
 80020de:	69ba      	ldr	r2, [r7, #24]
 80020e0:	fa92 f2a2 	rbit	r2, r2
 80020e4:	617a      	str	r2, [r7, #20]
  return result;
 80020e6:	697a      	ldr	r2, [r7, #20]
 80020e8:	fab2 f282 	clz	r2, r2
 80020ec:	b2d2      	uxtb	r2, r2
 80020ee:	f042 0220 	orr.w	r2, r2, #32
 80020f2:	b2d2      	uxtb	r2, r2
 80020f4:	f002 021f 	and.w	r2, r2, #31
 80020f8:	2101      	movs	r1, #1
 80020fa:	fa01 f202 	lsl.w	r2, r1, r2
 80020fe:	4013      	ands	r3, r2
 8002100:	2b00      	cmp	r3, #0
 8002102:	d101      	bne.n	8002108 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	e07a      	b.n	80021fe <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002108:	4b1d      	ldr	r3, [pc, #116]	@ (8002180 <HAL_RCC_ClockConfig+0x244>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f023 0203 	bic.w	r2, r3, #3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	491a      	ldr	r1, [pc, #104]	@ (8002180 <HAL_RCC_ClockConfig+0x244>)
 8002116:	4313      	orrs	r3, r2
 8002118:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800211a:	f7fe fc33 	bl	8000984 <HAL_GetTick>
 800211e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002120:	e00a      	b.n	8002138 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002122:	f7fe fc2f 	bl	8000984 <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002130:	4293      	cmp	r3, r2
 8002132:	d901      	bls.n	8002138 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	e062      	b.n	80021fe <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002138:	4b11      	ldr	r3, [pc, #68]	@ (8002180 <HAL_RCC_ClockConfig+0x244>)
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f003 020c 	and.w	r2, r3, #12
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	429a      	cmp	r2, r3
 8002148:	d1eb      	bne.n	8002122 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800214a:	4b0c      	ldr	r3, [pc, #48]	@ (800217c <HAL_RCC_ClockConfig+0x240>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0307 	and.w	r3, r3, #7
 8002152:	683a      	ldr	r2, [r7, #0]
 8002154:	429a      	cmp	r2, r3
 8002156:	d215      	bcs.n	8002184 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002158:	4b08      	ldr	r3, [pc, #32]	@ (800217c <HAL_RCC_ClockConfig+0x240>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f023 0207 	bic.w	r2, r3, #7
 8002160:	4906      	ldr	r1, [pc, #24]	@ (800217c <HAL_RCC_ClockConfig+0x240>)
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	4313      	orrs	r3, r2
 8002166:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002168:	4b04      	ldr	r3, [pc, #16]	@ (800217c <HAL_RCC_ClockConfig+0x240>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0307 	and.w	r3, r3, #7
 8002170:	683a      	ldr	r2, [r7, #0]
 8002172:	429a      	cmp	r2, r3
 8002174:	d006      	beq.n	8002184 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e041      	b.n	80021fe <HAL_RCC_ClockConfig+0x2c2>
 800217a:	bf00      	nop
 800217c:	40022000 	.word	0x40022000
 8002180:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0304 	and.w	r3, r3, #4
 800218c:	2b00      	cmp	r3, #0
 800218e:	d008      	beq.n	80021a2 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002190:	4b1d      	ldr	r3, [pc, #116]	@ (8002208 <HAL_RCC_ClockConfig+0x2cc>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	491a      	ldr	r1, [pc, #104]	@ (8002208 <HAL_RCC_ClockConfig+0x2cc>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0308 	and.w	r3, r3, #8
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d009      	beq.n	80021c2 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021ae:	4b16      	ldr	r3, [pc, #88]	@ (8002208 <HAL_RCC_ClockConfig+0x2cc>)
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	691b      	ldr	r3, [r3, #16]
 80021ba:	00db      	lsls	r3, r3, #3
 80021bc:	4912      	ldr	r1, [pc, #72]	@ (8002208 <HAL_RCC_ClockConfig+0x2cc>)
 80021be:	4313      	orrs	r3, r2
 80021c0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80021c2:	f000 f829 	bl	8002218 <HAL_RCC_GetSysClockFreq>
 80021c6:	4601      	mov	r1, r0
 80021c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002208 <HAL_RCC_ClockConfig+0x2cc>)
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021d0:	22f0      	movs	r2, #240	@ 0xf0
 80021d2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d4:	693a      	ldr	r2, [r7, #16]
 80021d6:	fa92 f2a2 	rbit	r2, r2
 80021da:	60fa      	str	r2, [r7, #12]
  return result;
 80021dc:	68fa      	ldr	r2, [r7, #12]
 80021de:	fab2 f282 	clz	r2, r2
 80021e2:	b2d2      	uxtb	r2, r2
 80021e4:	40d3      	lsrs	r3, r2
 80021e6:	4a09      	ldr	r2, [pc, #36]	@ (800220c <HAL_RCC_ClockConfig+0x2d0>)
 80021e8:	5cd3      	ldrb	r3, [r2, r3]
 80021ea:	fa21 f303 	lsr.w	r3, r1, r3
 80021ee:	4a08      	ldr	r2, [pc, #32]	@ (8002210 <HAL_RCC_ClockConfig+0x2d4>)
 80021f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80021f2:	4b08      	ldr	r3, [pc, #32]	@ (8002214 <HAL_RCC_ClockConfig+0x2d8>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7fe fb80 	bl	80008fc <HAL_InitTick>
  
  return HAL_OK;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3778      	adds	r7, #120	@ 0x78
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	40021000 	.word	0x40021000
 800220c:	080042d4 	.word	0x080042d4
 8002210:	20000000 	.word	0x20000000
 8002214:	20000004 	.word	0x20000004

08002218 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002218:	b480      	push	{r7}
 800221a:	b087      	sub	sp, #28
 800221c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800221e:	2300      	movs	r3, #0
 8002220:	60fb      	str	r3, [r7, #12]
 8002222:	2300      	movs	r3, #0
 8002224:	60bb      	str	r3, [r7, #8]
 8002226:	2300      	movs	r3, #0
 8002228:	617b      	str	r3, [r7, #20]
 800222a:	2300      	movs	r3, #0
 800222c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800222e:	2300      	movs	r3, #0
 8002230:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002232:	4b1f      	ldr	r3, [pc, #124]	@ (80022b0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	f003 030c 	and.w	r3, r3, #12
 800223e:	2b04      	cmp	r3, #4
 8002240:	d002      	beq.n	8002248 <HAL_RCC_GetSysClockFreq+0x30>
 8002242:	2b08      	cmp	r3, #8
 8002244:	d003      	beq.n	800224e <HAL_RCC_GetSysClockFreq+0x36>
 8002246:	e029      	b.n	800229c <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002248:	4b1a      	ldr	r3, [pc, #104]	@ (80022b4 <HAL_RCC_GetSysClockFreq+0x9c>)
 800224a:	613b      	str	r3, [r7, #16]
      break;
 800224c:	e029      	b.n	80022a2 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	0c9b      	lsrs	r3, r3, #18
 8002252:	f003 030f 	and.w	r3, r3, #15
 8002256:	4a18      	ldr	r2, [pc, #96]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002258:	5cd3      	ldrb	r3, [r2, r3]
 800225a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800225c:	4b14      	ldr	r3, [pc, #80]	@ (80022b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800225e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002260:	f003 030f 	and.w	r3, r3, #15
 8002264:	4a15      	ldr	r2, [pc, #84]	@ (80022bc <HAL_RCC_GetSysClockFreq+0xa4>)
 8002266:	5cd3      	ldrb	r3, [r2, r3]
 8002268:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d008      	beq.n	8002286 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002274:	4a0f      	ldr	r2, [pc, #60]	@ (80022b4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	fbb2 f2f3 	udiv	r2, r2, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	fb02 f303 	mul.w	r3, r2, r3
 8002282:	617b      	str	r3, [r7, #20]
 8002284:	e007      	b.n	8002296 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002286:	4a0b      	ldr	r2, [pc, #44]	@ (80022b4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	fbb2 f2f3 	udiv	r2, r2, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	fb02 f303 	mul.w	r3, r2, r3
 8002294:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	613b      	str	r3, [r7, #16]
      break;
 800229a:	e002      	b.n	80022a2 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800229c:	4b05      	ldr	r3, [pc, #20]	@ (80022b4 <HAL_RCC_GetSysClockFreq+0x9c>)
 800229e:	613b      	str	r3, [r7, #16]
      break;
 80022a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022a2:	693b      	ldr	r3, [r7, #16]
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	371c      	adds	r7, #28
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	40021000 	.word	0x40021000
 80022b4:	007a1200 	.word	0x007a1200
 80022b8:	080042ec 	.word	0x080042ec
 80022bc:	080042fc 	.word	0x080042fc

080022c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022c4:	4b03      	ldr	r3, [pc, #12]	@ (80022d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80022c6:	681b      	ldr	r3, [r3, #0]
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	20000000 	.word	0x20000000

080022d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80022de:	f7ff ffef 	bl	80022c0 <HAL_RCC_GetHCLKFreq>
 80022e2:	4601      	mov	r1, r0
 80022e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002314 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80022ec:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80022f0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	fa92 f2a2 	rbit	r2, r2
 80022f8:	603a      	str	r2, [r7, #0]
  return result;
 80022fa:	683a      	ldr	r2, [r7, #0]
 80022fc:	fab2 f282 	clz	r2, r2
 8002300:	b2d2      	uxtb	r2, r2
 8002302:	40d3      	lsrs	r3, r2
 8002304:	4a04      	ldr	r2, [pc, #16]	@ (8002318 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002306:	5cd3      	ldrb	r3, [r2, r3]
 8002308:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800230c:	4618      	mov	r0, r3
 800230e:	3708      	adds	r7, #8
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	40021000 	.word	0x40021000
 8002318:	080042e4 	.word	0x080042e4

0800231c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002322:	f7ff ffcd 	bl	80022c0 <HAL_RCC_GetHCLKFreq>
 8002326:	4601      	mov	r1, r0
 8002328:	4b0b      	ldr	r3, [pc, #44]	@ (8002358 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002330:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002334:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	fa92 f2a2 	rbit	r2, r2
 800233c:	603a      	str	r2, [r7, #0]
  return result;
 800233e:	683a      	ldr	r2, [r7, #0]
 8002340:	fab2 f282 	clz	r2, r2
 8002344:	b2d2      	uxtb	r2, r2
 8002346:	40d3      	lsrs	r3, r2
 8002348:	4a04      	ldr	r2, [pc, #16]	@ (800235c <HAL_RCC_GetPCLK2Freq+0x40>)
 800234a:	5cd3      	ldrb	r3, [r2, r3]
 800234c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002350:	4618      	mov	r0, r3
 8002352:	3708      	adds	r7, #8
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40021000 	.word	0x40021000
 800235c:	080042e4 	.word	0x080042e4

08002360 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b092      	sub	sp, #72	@ 0x48
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002368:	2300      	movs	r3, #0
 800236a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 800236c:	2300      	movs	r3, #0
 800236e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002370:	2300      	movs	r3, #0
 8002372:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800237e:	2b00      	cmp	r3, #0
 8002380:	f000 80d2 	beq.w	8002528 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002384:	4b4d      	ldr	r3, [pc, #308]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002386:	69db      	ldr	r3, [r3, #28]
 8002388:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d10e      	bne.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002390:	4b4a      	ldr	r3, [pc, #296]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002392:	69db      	ldr	r3, [r3, #28]
 8002394:	4a49      	ldr	r2, [pc, #292]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002396:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800239a:	61d3      	str	r3, [r2, #28]
 800239c:	4b47      	ldr	r3, [pc, #284]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800239e:	69db      	ldr	r3, [r3, #28]
 80023a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023a4:	60bb      	str	r3, [r7, #8]
 80023a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023a8:	2301      	movs	r3, #1
 80023aa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023ae:	4b44      	ldr	r3, [pc, #272]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d118      	bne.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023ba:	4b41      	ldr	r3, [pc, #260]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a40      	ldr	r2, [pc, #256]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023c4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023c6:	f7fe fadd 	bl	8000984 <HAL_GetTick>
 80023ca:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023cc:	e008      	b.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023ce:	f7fe fad9 	bl	8000984 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	2b64      	cmp	r3, #100	@ 0x64
 80023da:	d901      	bls.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e1d4      	b.n	800278a <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023e0:	4b37      	ldr	r3, [pc, #220]	@ (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d0f0      	beq.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80023ec:	4b33      	ldr	r3, [pc, #204]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80023ee:	6a1b      	ldr	r3, [r3, #32]
 80023f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80023f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	f000 8082 	beq.w	8002502 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002406:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002408:	429a      	cmp	r2, r3
 800240a:	d07a      	beq.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800240c:	4b2b      	ldr	r3, [pc, #172]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800240e:	6a1b      	ldr	r3, [r3, #32]
 8002410:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002414:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002416:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800241a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800241c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800241e:	fa93 f3a3 	rbit	r3, r3
 8002422:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002426:	fab3 f383 	clz	r3, r3
 800242a:	b2db      	uxtb	r3, r3
 800242c:	461a      	mov	r2, r3
 800242e:	4b25      	ldr	r3, [pc, #148]	@ (80024c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002430:	4413      	add	r3, r2
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	461a      	mov	r2, r3
 8002436:	2301      	movs	r3, #1
 8002438:	6013      	str	r3, [r2, #0]
 800243a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800243e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002442:	fa93 f3a3 	rbit	r3, r3
 8002446:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800244a:	fab3 f383 	clz	r3, r3
 800244e:	b2db      	uxtb	r3, r3
 8002450:	461a      	mov	r2, r3
 8002452:	4b1c      	ldr	r3, [pc, #112]	@ (80024c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002454:	4413      	add	r3, r2
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	461a      	mov	r2, r3
 800245a:	2300      	movs	r3, #0
 800245c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800245e:	4a17      	ldr	r2, [pc, #92]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002460:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002462:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002464:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b00      	cmp	r3, #0
 800246c:	d049      	beq.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800246e:	f7fe fa89 	bl	8000984 <HAL_GetTick>
 8002472:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002474:	e00a      	b.n	800248c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002476:	f7fe fa85 	bl	8000984 <HAL_GetTick>
 800247a:	4602      	mov	r2, r0
 800247c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002484:	4293      	cmp	r3, r2
 8002486:	d901      	bls.n	800248c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002488:	2303      	movs	r3, #3
 800248a:	e17e      	b.n	800278a <HAL_RCCEx_PeriphCLKConfig+0x42a>
 800248c:	2302      	movs	r3, #2
 800248e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002492:	fa93 f3a3 	rbit	r3, r3
 8002496:	627b      	str	r3, [r7, #36]	@ 0x24
 8002498:	2302      	movs	r3, #2
 800249a:	623b      	str	r3, [r7, #32]
 800249c:	6a3b      	ldr	r3, [r7, #32]
 800249e:	fa93 f3a3 	rbit	r3, r3
 80024a2:	61fb      	str	r3, [r7, #28]
  return result;
 80024a4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024a6:	fab3 f383 	clz	r3, r3
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d108      	bne.n	80024c8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80024b6:	4b01      	ldr	r3, [pc, #4]	@ (80024bc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80024b8:	6a1b      	ldr	r3, [r3, #32]
 80024ba:	e00d      	b.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x178>
 80024bc:	40021000 	.word	0x40021000
 80024c0:	40007000 	.word	0x40007000
 80024c4:	10908100 	.word	0x10908100
 80024c8:	2302      	movs	r3, #2
 80024ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	fa93 f3a3 	rbit	r3, r3
 80024d2:	617b      	str	r3, [r7, #20]
 80024d4:	4b9a      	ldr	r3, [pc, #616]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d8:	2202      	movs	r2, #2
 80024da:	613a      	str	r2, [r7, #16]
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	fa92 f2a2 	rbit	r2, r2
 80024e2:	60fa      	str	r2, [r7, #12]
  return result;
 80024e4:	68fa      	ldr	r2, [r7, #12]
 80024e6:	fab2 f282 	clz	r2, r2
 80024ea:	b2d2      	uxtb	r2, r2
 80024ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024f0:	b2d2      	uxtb	r2, r2
 80024f2:	f002 021f 	and.w	r2, r2, #31
 80024f6:	2101      	movs	r1, #1
 80024f8:	fa01 f202 	lsl.w	r2, r1, r2
 80024fc:	4013      	ands	r3, r2
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d0b9      	beq.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002502:	4b8f      	ldr	r3, [pc, #572]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002504:	6a1b      	ldr	r3, [r3, #32]
 8002506:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	498c      	ldr	r1, [pc, #560]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002510:	4313      	orrs	r3, r2
 8002512:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002514:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002518:	2b01      	cmp	r3, #1
 800251a:	d105      	bne.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800251c:	4b88      	ldr	r3, [pc, #544]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800251e:	69db      	ldr	r3, [r3, #28]
 8002520:	4a87      	ldr	r2, [pc, #540]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002522:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002526:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0301 	and.w	r3, r3, #1
 8002530:	2b00      	cmp	r3, #0
 8002532:	d008      	beq.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002534:	4b82      	ldr	r3, [pc, #520]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002538:	f023 0203 	bic.w	r2, r3, #3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	497f      	ldr	r1, [pc, #508]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002542:	4313      	orrs	r3, r2
 8002544:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d008      	beq.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002552:	4b7b      	ldr	r3, [pc, #492]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002556:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	4978      	ldr	r1, [pc, #480]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002560:	4313      	orrs	r3, r2
 8002562:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 0304 	and.w	r3, r3, #4
 800256c:	2b00      	cmp	r3, #0
 800256e:	d008      	beq.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002570:	4b73      	ldr	r3, [pc, #460]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002574:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	691b      	ldr	r3, [r3, #16]
 800257c:	4970      	ldr	r1, [pc, #448]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800257e:	4313      	orrs	r3, r2
 8002580:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0320 	and.w	r3, r3, #32
 800258a:	2b00      	cmp	r3, #0
 800258c:	d008      	beq.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800258e:	4b6c      	ldr	r3, [pc, #432]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002592:	f023 0210 	bic.w	r2, r3, #16
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	69db      	ldr	r3, [r3, #28]
 800259a:	4969      	ldr	r1, [pc, #420]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800259c:	4313      	orrs	r3, r2
 800259e:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d008      	beq.n	80025be <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80025ac:	4b64      	ldr	r3, [pc, #400]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025b8:	4961      	ldr	r1, [pc, #388]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025ba:	4313      	orrs	r3, r2
 80025bc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d008      	beq.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80025ca:	4b5d      	ldr	r3, [pc, #372]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ce:	f023 0220 	bic.w	r2, r3, #32
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6a1b      	ldr	r3, [r3, #32]
 80025d6:	495a      	ldr	r1, [pc, #360]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025d8:	4313      	orrs	r3, r2
 80025da:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d008      	beq.n	80025fa <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80025e8:	4b55      	ldr	r3, [pc, #340]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ec:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f4:	4952      	ldr	r1, [pc, #328]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025f6:	4313      	orrs	r3, r2
 80025f8:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0308 	and.w	r3, r3, #8
 8002602:	2b00      	cmp	r3, #0
 8002604:	d008      	beq.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002606:	4b4e      	ldr	r3, [pc, #312]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	695b      	ldr	r3, [r3, #20]
 8002612:	494b      	ldr	r1, [pc, #300]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002614:	4313      	orrs	r3, r2
 8002616:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0310 	and.w	r3, r3, #16
 8002620:	2b00      	cmp	r3, #0
 8002622:	d008      	beq.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002624:	4b46      	ldr	r3, [pc, #280]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002628:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	4943      	ldr	r1, [pc, #268]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002632:	4313      	orrs	r3, r2
 8002634:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800263e:	2b00      	cmp	r3, #0
 8002640:	d008      	beq.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002642:	4b3f      	ldr	r3, [pc, #252]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264e:	493c      	ldr	r1, [pc, #240]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002650:	4313      	orrs	r3, r2
 8002652:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800265c:	2b00      	cmp	r3, #0
 800265e:	d008      	beq.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002660:	4b37      	ldr	r3, [pc, #220]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002664:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800266c:	4934      	ldr	r1, [pc, #208]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800266e:	4313      	orrs	r3, r2
 8002670:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800267a:	2b00      	cmp	r3, #0
 800267c:	d008      	beq.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800267e:	4b30      	ldr	r3, [pc, #192]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002682:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800268a:	492d      	ldr	r1, [pc, #180]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800268c:	4313      	orrs	r3, r2
 800268e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d008      	beq.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800269c:	4b28      	ldr	r3, [pc, #160]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800269e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026a8:	4925      	ldr	r1, [pc, #148]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026aa:	4313      	orrs	r3, r2
 80026ac:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d008      	beq.n	80026cc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80026ba:	4b21      	ldr	r3, [pc, #132]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026be:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c6:	491e      	ldr	r1, [pc, #120]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026c8:	4313      	orrs	r3, r2
 80026ca:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d008      	beq.n	80026ea <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80026d8:	4b19      	ldr	r3, [pc, #100]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026dc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026e4:	4916      	ldr	r1, [pc, #88]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d008      	beq.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80026f6:	4b12      	ldr	r3, [pc, #72]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fa:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002702:	490f      	ldr	r1, [pc, #60]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002704:	4313      	orrs	r3, r2
 8002706:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d008      	beq.n	8002726 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002714:	4b0a      	ldr	r3, [pc, #40]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002718:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002720:	4907      	ldr	r1, [pc, #28]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002722:	4313      	orrs	r3, r2
 8002724:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d00c      	beq.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002732:	4b03      	ldr	r3, [pc, #12]	@ (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002736:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	e002      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800273e:	bf00      	nop
 8002740:	40021000 	.word	0x40021000
 8002744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002746:	4913      	ldr	r1, [pc, #76]	@ (8002794 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002748:	4313      	orrs	r3, r2
 800274a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d008      	beq.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002758:	4b0e      	ldr	r3, [pc, #56]	@ (8002794 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800275a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002764:	490b      	ldr	r1, [pc, #44]	@ (8002794 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002766:	4313      	orrs	r3, r2
 8002768:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d008      	beq.n	8002788 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002776:	4b07      	ldr	r3, [pc, #28]	@ (8002794 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277a:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002782:	4904      	ldr	r1, [pc, #16]	@ (8002794 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002784:	4313      	orrs	r3, r2
 8002786:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002788:	2300      	movs	r3, #0
}
 800278a:	4618      	mov	r0, r3
 800278c:	3748      	adds	r7, #72	@ 0x48
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	40021000 	.word	0x40021000

08002798 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e049      	b.n	800283e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d106      	bne.n	80027c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f7fd ff80 	bl	80006c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2202      	movs	r2, #2
 80027c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	3304      	adds	r3, #4
 80027d4:	4619      	mov	r1, r3
 80027d6:	4610      	mov	r0, r2
 80027d8:	f000 fb80 	bl	8002edc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2201      	movs	r2, #1
 80027e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2201      	movs	r2, #1
 80027f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2201      	movs	r2, #1
 80027f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2201      	movs	r2, #1
 8002800:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2201      	movs	r2, #1
 8002820:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2201      	movs	r2, #1
 8002838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3708      	adds	r7, #8
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}

08002846 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	b082      	sub	sp, #8
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d101      	bne.n	8002858 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	e049      	b.n	80028ec <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b00      	cmp	r3, #0
 8002862:	d106      	bne.n	8002872 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2200      	movs	r2, #0
 8002868:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f000 f841 	bl	80028f4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2202      	movs	r2, #2
 8002876:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	3304      	adds	r3, #4
 8002882:	4619      	mov	r1, r3
 8002884:	4610      	mov	r0, r2
 8002886:	f000 fb29 	bl	8002edc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2201      	movs	r2, #1
 800288e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2201      	movs	r2, #1
 8002896:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2201      	movs	r2, #1
 800289e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2201      	movs	r2, #1
 80028a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2201      	movs	r2, #1
 80028ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2201      	movs	r2, #1
 80028b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2201      	movs	r2, #1
 80028be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2201      	movs	r2, #1
 80028c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2201      	movs	r2, #1
 80028ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2201      	movs	r2, #1
 80028d6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2201      	movs	r2, #1
 80028de:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2201      	movs	r2, #1
 80028e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80028ea:	2300      	movs	r3, #0
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3708      	adds	r7, #8
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80028fc:	bf00      	nop
 80028fe:	370c      	adds	r7, #12
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr

08002908 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
 8002910:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d109      	bne.n	800292c <HAL_TIM_PWM_Start+0x24>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800291e:	b2db      	uxtb	r3, r3
 8002920:	2b01      	cmp	r3, #1
 8002922:	bf14      	ite	ne
 8002924:	2301      	movne	r3, #1
 8002926:	2300      	moveq	r3, #0
 8002928:	b2db      	uxtb	r3, r3
 800292a:	e03c      	b.n	80029a6 <HAL_TIM_PWM_Start+0x9e>
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	2b04      	cmp	r3, #4
 8002930:	d109      	bne.n	8002946 <HAL_TIM_PWM_Start+0x3e>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b01      	cmp	r3, #1
 800293c:	bf14      	ite	ne
 800293e:	2301      	movne	r3, #1
 8002940:	2300      	moveq	r3, #0
 8002942:	b2db      	uxtb	r3, r3
 8002944:	e02f      	b.n	80029a6 <HAL_TIM_PWM_Start+0x9e>
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	2b08      	cmp	r3, #8
 800294a:	d109      	bne.n	8002960 <HAL_TIM_PWM_Start+0x58>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002952:	b2db      	uxtb	r3, r3
 8002954:	2b01      	cmp	r3, #1
 8002956:	bf14      	ite	ne
 8002958:	2301      	movne	r3, #1
 800295a:	2300      	moveq	r3, #0
 800295c:	b2db      	uxtb	r3, r3
 800295e:	e022      	b.n	80029a6 <HAL_TIM_PWM_Start+0x9e>
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	2b0c      	cmp	r3, #12
 8002964:	d109      	bne.n	800297a <HAL_TIM_PWM_Start+0x72>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800296c:	b2db      	uxtb	r3, r3
 800296e:	2b01      	cmp	r3, #1
 8002970:	bf14      	ite	ne
 8002972:	2301      	movne	r3, #1
 8002974:	2300      	moveq	r3, #0
 8002976:	b2db      	uxtb	r3, r3
 8002978:	e015      	b.n	80029a6 <HAL_TIM_PWM_Start+0x9e>
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	2b10      	cmp	r3, #16
 800297e:	d109      	bne.n	8002994 <HAL_TIM_PWM_Start+0x8c>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002986:	b2db      	uxtb	r3, r3
 8002988:	2b01      	cmp	r3, #1
 800298a:	bf14      	ite	ne
 800298c:	2301      	movne	r3, #1
 800298e:	2300      	moveq	r3, #0
 8002990:	b2db      	uxtb	r3, r3
 8002992:	e008      	b.n	80029a6 <HAL_TIM_PWM_Start+0x9e>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800299a:	b2db      	uxtb	r3, r3
 800299c:	2b01      	cmp	r3, #1
 800299e:	bf14      	ite	ne
 80029a0:	2301      	movne	r3, #1
 80029a2:	2300      	moveq	r3, #0
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e0a1      	b.n	8002af2 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d104      	bne.n	80029be <HAL_TIM_PWM_Start+0xb6>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2202      	movs	r2, #2
 80029b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029bc:	e023      	b.n	8002a06 <HAL_TIM_PWM_Start+0xfe>
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	2b04      	cmp	r3, #4
 80029c2:	d104      	bne.n	80029ce <HAL_TIM_PWM_Start+0xc6>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2202      	movs	r2, #2
 80029c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80029cc:	e01b      	b.n	8002a06 <HAL_TIM_PWM_Start+0xfe>
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	2b08      	cmp	r3, #8
 80029d2:	d104      	bne.n	80029de <HAL_TIM_PWM_Start+0xd6>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2202      	movs	r2, #2
 80029d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80029dc:	e013      	b.n	8002a06 <HAL_TIM_PWM_Start+0xfe>
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	2b0c      	cmp	r3, #12
 80029e2:	d104      	bne.n	80029ee <HAL_TIM_PWM_Start+0xe6>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2202      	movs	r2, #2
 80029e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80029ec:	e00b      	b.n	8002a06 <HAL_TIM_PWM_Start+0xfe>
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	2b10      	cmp	r3, #16
 80029f2:	d104      	bne.n	80029fe <HAL_TIM_PWM_Start+0xf6>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2202      	movs	r2, #2
 80029f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80029fc:	e003      	b.n	8002a06 <HAL_TIM_PWM_Start+0xfe>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2202      	movs	r2, #2
 8002a02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	6839      	ldr	r1, [r7, #0]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f000 feae 	bl	8003770 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a38      	ldr	r2, [pc, #224]	@ (8002afc <HAL_TIM_PWM_Start+0x1f4>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d018      	beq.n	8002a50 <HAL_TIM_PWM_Start+0x148>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a37      	ldr	r2, [pc, #220]	@ (8002b00 <HAL_TIM_PWM_Start+0x1f8>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d013      	beq.n	8002a50 <HAL_TIM_PWM_Start+0x148>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a35      	ldr	r2, [pc, #212]	@ (8002b04 <HAL_TIM_PWM_Start+0x1fc>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d00e      	beq.n	8002a50 <HAL_TIM_PWM_Start+0x148>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a34      	ldr	r2, [pc, #208]	@ (8002b08 <HAL_TIM_PWM_Start+0x200>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d009      	beq.n	8002a50 <HAL_TIM_PWM_Start+0x148>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a32      	ldr	r2, [pc, #200]	@ (8002b0c <HAL_TIM_PWM_Start+0x204>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d004      	beq.n	8002a50 <HAL_TIM_PWM_Start+0x148>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a31      	ldr	r2, [pc, #196]	@ (8002b10 <HAL_TIM_PWM_Start+0x208>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d101      	bne.n	8002a54 <HAL_TIM_PWM_Start+0x14c>
 8002a50:	2301      	movs	r3, #1
 8002a52:	e000      	b.n	8002a56 <HAL_TIM_PWM_Start+0x14e>
 8002a54:	2300      	movs	r3, #0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d007      	beq.n	8002a6a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a68:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a23      	ldr	r2, [pc, #140]	@ (8002afc <HAL_TIM_PWM_Start+0x1f4>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d01d      	beq.n	8002ab0 <HAL_TIM_PWM_Start+0x1a8>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a7c:	d018      	beq.n	8002ab0 <HAL_TIM_PWM_Start+0x1a8>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a24      	ldr	r2, [pc, #144]	@ (8002b14 <HAL_TIM_PWM_Start+0x20c>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d013      	beq.n	8002ab0 <HAL_TIM_PWM_Start+0x1a8>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a22      	ldr	r2, [pc, #136]	@ (8002b18 <HAL_TIM_PWM_Start+0x210>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d00e      	beq.n	8002ab0 <HAL_TIM_PWM_Start+0x1a8>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a1a      	ldr	r2, [pc, #104]	@ (8002b00 <HAL_TIM_PWM_Start+0x1f8>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d009      	beq.n	8002ab0 <HAL_TIM_PWM_Start+0x1a8>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a18      	ldr	r2, [pc, #96]	@ (8002b04 <HAL_TIM_PWM_Start+0x1fc>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d004      	beq.n	8002ab0 <HAL_TIM_PWM_Start+0x1a8>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a19      	ldr	r2, [pc, #100]	@ (8002b10 <HAL_TIM_PWM_Start+0x208>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d115      	bne.n	8002adc <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	689a      	ldr	r2, [r3, #8]
 8002ab6:	4b19      	ldr	r3, [pc, #100]	@ (8002b1c <HAL_TIM_PWM_Start+0x214>)
 8002ab8:	4013      	ands	r3, r2
 8002aba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2b06      	cmp	r3, #6
 8002ac0:	d015      	beq.n	8002aee <HAL_TIM_PWM_Start+0x1e6>
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ac8:	d011      	beq.n	8002aee <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f042 0201 	orr.w	r2, r2, #1
 8002ad8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ada:	e008      	b.n	8002aee <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f042 0201 	orr.w	r2, r2, #1
 8002aea:	601a      	str	r2, [r3, #0]
 8002aec:	e000      	b.n	8002af0 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3710      	adds	r7, #16
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	40012c00 	.word	0x40012c00
 8002b00:	40013400 	.word	0x40013400
 8002b04:	40014000 	.word	0x40014000
 8002b08:	40014400 	.word	0x40014400
 8002b0c:	40014800 	.word	0x40014800
 8002b10:	40015000 	.word	0x40015000
 8002b14:	40000400 	.word	0x40000400
 8002b18:	40000800 	.word	0x40000800
 8002b1c:	00010007 	.word	0x00010007

08002b20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b086      	sub	sp, #24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d101      	bne.n	8002b3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	e0ff      	b.n	8002d3e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2201      	movs	r2, #1
 8002b42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2b14      	cmp	r3, #20
 8002b4a:	f200 80f0 	bhi.w	8002d2e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002b4e:	a201      	add	r2, pc, #4	@ (adr r2, 8002b54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b54:	08002ba9 	.word	0x08002ba9
 8002b58:	08002d2f 	.word	0x08002d2f
 8002b5c:	08002d2f 	.word	0x08002d2f
 8002b60:	08002d2f 	.word	0x08002d2f
 8002b64:	08002be9 	.word	0x08002be9
 8002b68:	08002d2f 	.word	0x08002d2f
 8002b6c:	08002d2f 	.word	0x08002d2f
 8002b70:	08002d2f 	.word	0x08002d2f
 8002b74:	08002c2b 	.word	0x08002c2b
 8002b78:	08002d2f 	.word	0x08002d2f
 8002b7c:	08002d2f 	.word	0x08002d2f
 8002b80:	08002d2f 	.word	0x08002d2f
 8002b84:	08002c6b 	.word	0x08002c6b
 8002b88:	08002d2f 	.word	0x08002d2f
 8002b8c:	08002d2f 	.word	0x08002d2f
 8002b90:	08002d2f 	.word	0x08002d2f
 8002b94:	08002cad 	.word	0x08002cad
 8002b98:	08002d2f 	.word	0x08002d2f
 8002b9c:	08002d2f 	.word	0x08002d2f
 8002ba0:	08002d2f 	.word	0x08002d2f
 8002ba4:	08002ced 	.word	0x08002ced
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68b9      	ldr	r1, [r7, #8]
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f000 fa3e 	bl	8003030 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	699a      	ldr	r2, [r3, #24]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f042 0208 	orr.w	r2, r2, #8
 8002bc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	699a      	ldr	r2, [r3, #24]
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f022 0204 	bic.w	r2, r2, #4
 8002bd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	6999      	ldr	r1, [r3, #24]
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	691a      	ldr	r2, [r3, #16]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	430a      	orrs	r2, r1
 8002be4:	619a      	str	r2, [r3, #24]
      break;
 8002be6:	e0a5      	b.n	8002d34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	68b9      	ldr	r1, [r7, #8]
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f000 fab8 	bl	8003164 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	699a      	ldr	r2, [r3, #24]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	699a      	ldr	r2, [r3, #24]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	6999      	ldr	r1, [r3, #24]
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	691b      	ldr	r3, [r3, #16]
 8002c1e:	021a      	lsls	r2, r3, #8
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	430a      	orrs	r2, r1
 8002c26:	619a      	str	r2, [r3, #24]
      break;
 8002c28:	e084      	b.n	8002d34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	68b9      	ldr	r1, [r7, #8]
 8002c30:	4618      	mov	r0, r3
 8002c32:	f000 fb2b 	bl	800328c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	69da      	ldr	r2, [r3, #28]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f042 0208 	orr.w	r2, r2, #8
 8002c44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	69da      	ldr	r2, [r3, #28]
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f022 0204 	bic.w	r2, r2, #4
 8002c54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	69d9      	ldr	r1, [r3, #28]
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	691a      	ldr	r2, [r3, #16]
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	430a      	orrs	r2, r1
 8002c66:	61da      	str	r2, [r3, #28]
      break;
 8002c68:	e064      	b.n	8002d34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	68b9      	ldr	r1, [r7, #8]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f000 fb9d 	bl	80033b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	69da      	ldr	r2, [r3, #28]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	69da      	ldr	r2, [r3, #28]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	69d9      	ldr	r1, [r3, #28]
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	691b      	ldr	r3, [r3, #16]
 8002ca0:	021a      	lsls	r2, r3, #8
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	61da      	str	r2, [r3, #28]
      break;
 8002caa:	e043      	b.n	8002d34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	68b9      	ldr	r1, [r7, #8]
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f000 fbec 	bl	8003490 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f042 0208 	orr.w	r2, r2, #8
 8002cc6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 0204 	bic.w	r2, r2, #4
 8002cd6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	691a      	ldr	r2, [r3, #16]
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002cea:	e023      	b.n	8002d34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68b9      	ldr	r1, [r7, #8]
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f000 fc36 	bl	8003564 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d06:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d16:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	691b      	ldr	r3, [r3, #16]
 8002d22:	021a      	lsls	r2, r3, #8
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002d2c:	e002      	b.n	8002d34 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	75fb      	strb	r3, [r7, #23]
      break;
 8002d32:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2200      	movs	r2, #0
 8002d38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002d3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	3718      	adds	r7, #24
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop

08002d48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d52:	2300      	movs	r3, #0
 8002d54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d101      	bne.n	8002d64 <HAL_TIM_ConfigClockSource+0x1c>
 8002d60:	2302      	movs	r3, #2
 8002d62:	e0b6      	b.n	8002ed2 <HAL_TIM_ConfigClockSource+0x18a>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2202      	movs	r2, #2
 8002d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d82:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002d86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002d8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	68ba      	ldr	r2, [r7, #8]
 8002d96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002da0:	d03e      	beq.n	8002e20 <HAL_TIM_ConfigClockSource+0xd8>
 8002da2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002da6:	f200 8087 	bhi.w	8002eb8 <HAL_TIM_ConfigClockSource+0x170>
 8002daa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dae:	f000 8086 	beq.w	8002ebe <HAL_TIM_ConfigClockSource+0x176>
 8002db2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002db6:	d87f      	bhi.n	8002eb8 <HAL_TIM_ConfigClockSource+0x170>
 8002db8:	2b70      	cmp	r3, #112	@ 0x70
 8002dba:	d01a      	beq.n	8002df2 <HAL_TIM_ConfigClockSource+0xaa>
 8002dbc:	2b70      	cmp	r3, #112	@ 0x70
 8002dbe:	d87b      	bhi.n	8002eb8 <HAL_TIM_ConfigClockSource+0x170>
 8002dc0:	2b60      	cmp	r3, #96	@ 0x60
 8002dc2:	d050      	beq.n	8002e66 <HAL_TIM_ConfigClockSource+0x11e>
 8002dc4:	2b60      	cmp	r3, #96	@ 0x60
 8002dc6:	d877      	bhi.n	8002eb8 <HAL_TIM_ConfigClockSource+0x170>
 8002dc8:	2b50      	cmp	r3, #80	@ 0x50
 8002dca:	d03c      	beq.n	8002e46 <HAL_TIM_ConfigClockSource+0xfe>
 8002dcc:	2b50      	cmp	r3, #80	@ 0x50
 8002dce:	d873      	bhi.n	8002eb8 <HAL_TIM_ConfigClockSource+0x170>
 8002dd0:	2b40      	cmp	r3, #64	@ 0x40
 8002dd2:	d058      	beq.n	8002e86 <HAL_TIM_ConfigClockSource+0x13e>
 8002dd4:	2b40      	cmp	r3, #64	@ 0x40
 8002dd6:	d86f      	bhi.n	8002eb8 <HAL_TIM_ConfigClockSource+0x170>
 8002dd8:	2b30      	cmp	r3, #48	@ 0x30
 8002dda:	d064      	beq.n	8002ea6 <HAL_TIM_ConfigClockSource+0x15e>
 8002ddc:	2b30      	cmp	r3, #48	@ 0x30
 8002dde:	d86b      	bhi.n	8002eb8 <HAL_TIM_ConfigClockSource+0x170>
 8002de0:	2b20      	cmp	r3, #32
 8002de2:	d060      	beq.n	8002ea6 <HAL_TIM_ConfigClockSource+0x15e>
 8002de4:	2b20      	cmp	r3, #32
 8002de6:	d867      	bhi.n	8002eb8 <HAL_TIM_ConfigClockSource+0x170>
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d05c      	beq.n	8002ea6 <HAL_TIM_ConfigClockSource+0x15e>
 8002dec:	2b10      	cmp	r3, #16
 8002dee:	d05a      	beq.n	8002ea6 <HAL_TIM_ConfigClockSource+0x15e>
 8002df0:	e062      	b.n	8002eb8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e02:	f000 fc95 	bl	8003730 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002e14:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	68ba      	ldr	r2, [r7, #8]
 8002e1c:	609a      	str	r2, [r3, #8]
      break;
 8002e1e:	e04f      	b.n	8002ec0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e30:	f000 fc7e 	bl	8003730 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	689a      	ldr	r2, [r3, #8]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e42:	609a      	str	r2, [r3, #8]
      break;
 8002e44:	e03c      	b.n	8002ec0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e52:	461a      	mov	r2, r3
 8002e54:	f000 fbf2 	bl	800363c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	2150      	movs	r1, #80	@ 0x50
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f000 fc4b 	bl	80036fa <TIM_ITRx_SetConfig>
      break;
 8002e64:	e02c      	b.n	8002ec0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e72:	461a      	mov	r2, r3
 8002e74:	f000 fc11 	bl	800369a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	2160      	movs	r1, #96	@ 0x60
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f000 fc3b 	bl	80036fa <TIM_ITRx_SetConfig>
      break;
 8002e84:	e01c      	b.n	8002ec0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e92:	461a      	mov	r2, r3
 8002e94:	f000 fbd2 	bl	800363c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2140      	movs	r1, #64	@ 0x40
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f000 fc2b 	bl	80036fa <TIM_ITRx_SetConfig>
      break;
 8002ea4:	e00c      	b.n	8002ec0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4619      	mov	r1, r3
 8002eb0:	4610      	mov	r0, r2
 8002eb2:	f000 fc22 	bl	80036fa <TIM_ITRx_SetConfig>
      break;
 8002eb6:	e003      	b.n	8002ec0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	73fb      	strb	r3, [r7, #15]
      break;
 8002ebc:	e000      	b.n	8002ec0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8002ebe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
	...

08002edc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	4a48      	ldr	r2, [pc, #288]	@ (8003010 <TIM_Base_SetConfig+0x134>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d013      	beq.n	8002f1c <TIM_Base_SetConfig+0x40>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002efa:	d00f      	beq.n	8002f1c <TIM_Base_SetConfig+0x40>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	4a45      	ldr	r2, [pc, #276]	@ (8003014 <TIM_Base_SetConfig+0x138>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d00b      	beq.n	8002f1c <TIM_Base_SetConfig+0x40>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	4a44      	ldr	r2, [pc, #272]	@ (8003018 <TIM_Base_SetConfig+0x13c>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d007      	beq.n	8002f1c <TIM_Base_SetConfig+0x40>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4a43      	ldr	r2, [pc, #268]	@ (800301c <TIM_Base_SetConfig+0x140>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d003      	beq.n	8002f1c <TIM_Base_SetConfig+0x40>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	4a42      	ldr	r2, [pc, #264]	@ (8003020 <TIM_Base_SetConfig+0x144>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d108      	bne.n	8002f2e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	68fa      	ldr	r2, [r7, #12]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a37      	ldr	r2, [pc, #220]	@ (8003010 <TIM_Base_SetConfig+0x134>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d01f      	beq.n	8002f76 <TIM_Base_SetConfig+0x9a>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f3c:	d01b      	beq.n	8002f76 <TIM_Base_SetConfig+0x9a>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a34      	ldr	r2, [pc, #208]	@ (8003014 <TIM_Base_SetConfig+0x138>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d017      	beq.n	8002f76 <TIM_Base_SetConfig+0x9a>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a33      	ldr	r2, [pc, #204]	@ (8003018 <TIM_Base_SetConfig+0x13c>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d013      	beq.n	8002f76 <TIM_Base_SetConfig+0x9a>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a32      	ldr	r2, [pc, #200]	@ (800301c <TIM_Base_SetConfig+0x140>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d00f      	beq.n	8002f76 <TIM_Base_SetConfig+0x9a>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a32      	ldr	r2, [pc, #200]	@ (8003024 <TIM_Base_SetConfig+0x148>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d00b      	beq.n	8002f76 <TIM_Base_SetConfig+0x9a>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a31      	ldr	r2, [pc, #196]	@ (8003028 <TIM_Base_SetConfig+0x14c>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d007      	beq.n	8002f76 <TIM_Base_SetConfig+0x9a>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a30      	ldr	r2, [pc, #192]	@ (800302c <TIM_Base_SetConfig+0x150>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d003      	beq.n	8002f76 <TIM_Base_SetConfig+0x9a>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a2b      	ldr	r2, [pc, #172]	@ (8003020 <TIM_Base_SetConfig+0x144>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d108      	bne.n	8002f88 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	68fa      	ldr	r2, [r7, #12]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	695b      	ldr	r3, [r3, #20]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	68fa      	ldr	r2, [r7, #12]
 8002f9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4a18      	ldr	r2, [pc, #96]	@ (8003010 <TIM_Base_SetConfig+0x134>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d013      	beq.n	8002fdc <TIM_Base_SetConfig+0x100>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4a19      	ldr	r2, [pc, #100]	@ (800301c <TIM_Base_SetConfig+0x140>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d00f      	beq.n	8002fdc <TIM_Base_SetConfig+0x100>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	4a19      	ldr	r2, [pc, #100]	@ (8003024 <TIM_Base_SetConfig+0x148>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d00b      	beq.n	8002fdc <TIM_Base_SetConfig+0x100>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4a18      	ldr	r2, [pc, #96]	@ (8003028 <TIM_Base_SetConfig+0x14c>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d007      	beq.n	8002fdc <TIM_Base_SetConfig+0x100>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	4a17      	ldr	r2, [pc, #92]	@ (800302c <TIM_Base_SetConfig+0x150>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d003      	beq.n	8002fdc <TIM_Base_SetConfig+0x100>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	4a12      	ldr	r2, [pc, #72]	@ (8003020 <TIM_Base_SetConfig+0x144>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d103      	bne.n	8002fe4 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	691a      	ldr	r2, [r3, #16]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d105      	bne.n	8003002 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	691b      	ldr	r3, [r3, #16]
 8002ffa:	f023 0201 	bic.w	r2, r3, #1
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	611a      	str	r2, [r3, #16]
  }
}
 8003002:	bf00      	nop
 8003004:	3714      	adds	r7, #20
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	40012c00 	.word	0x40012c00
 8003014:	40000400 	.word	0x40000400
 8003018:	40000800 	.word	0x40000800
 800301c:	40013400 	.word	0x40013400
 8003020:	40015000 	.word	0x40015000
 8003024:	40014000 	.word	0x40014000
 8003028:	40014400 	.word	0x40014400
 800302c:	40014800 	.word	0x40014800

08003030 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003030:	b480      	push	{r7}
 8003032:	b087      	sub	sp, #28
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6a1b      	ldr	r3, [r3, #32]
 800303e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6a1b      	ldr	r3, [r3, #32]
 8003044:	f023 0201 	bic.w	r2, r3, #1
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	699b      	ldr	r3, [r3, #24]
 8003056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800305e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003062:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f023 0303 	bic.w	r3, r3, #3
 800306a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	68fa      	ldr	r2, [r7, #12]
 8003072:	4313      	orrs	r3, r2
 8003074:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	f023 0302 	bic.w	r3, r3, #2
 800307c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	697a      	ldr	r2, [r7, #20]
 8003084:	4313      	orrs	r3, r2
 8003086:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	4a30      	ldr	r2, [pc, #192]	@ (800314c <TIM_OC1_SetConfig+0x11c>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d013      	beq.n	80030b8 <TIM_OC1_SetConfig+0x88>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	4a2f      	ldr	r2, [pc, #188]	@ (8003150 <TIM_OC1_SetConfig+0x120>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d00f      	beq.n	80030b8 <TIM_OC1_SetConfig+0x88>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	4a2e      	ldr	r2, [pc, #184]	@ (8003154 <TIM_OC1_SetConfig+0x124>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d00b      	beq.n	80030b8 <TIM_OC1_SetConfig+0x88>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	4a2d      	ldr	r2, [pc, #180]	@ (8003158 <TIM_OC1_SetConfig+0x128>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d007      	beq.n	80030b8 <TIM_OC1_SetConfig+0x88>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	4a2c      	ldr	r2, [pc, #176]	@ (800315c <TIM_OC1_SetConfig+0x12c>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d003      	beq.n	80030b8 <TIM_OC1_SetConfig+0x88>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a2b      	ldr	r2, [pc, #172]	@ (8003160 <TIM_OC1_SetConfig+0x130>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d10c      	bne.n	80030d2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	f023 0308 	bic.w	r3, r3, #8
 80030be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	697a      	ldr	r2, [r7, #20]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	f023 0304 	bic.w	r3, r3, #4
 80030d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4a1d      	ldr	r2, [pc, #116]	@ (800314c <TIM_OC1_SetConfig+0x11c>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d013      	beq.n	8003102 <TIM_OC1_SetConfig+0xd2>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a1c      	ldr	r2, [pc, #112]	@ (8003150 <TIM_OC1_SetConfig+0x120>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d00f      	beq.n	8003102 <TIM_OC1_SetConfig+0xd2>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4a1b      	ldr	r2, [pc, #108]	@ (8003154 <TIM_OC1_SetConfig+0x124>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d00b      	beq.n	8003102 <TIM_OC1_SetConfig+0xd2>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a1a      	ldr	r2, [pc, #104]	@ (8003158 <TIM_OC1_SetConfig+0x128>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d007      	beq.n	8003102 <TIM_OC1_SetConfig+0xd2>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a19      	ldr	r2, [pc, #100]	@ (800315c <TIM_OC1_SetConfig+0x12c>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d003      	beq.n	8003102 <TIM_OC1_SetConfig+0xd2>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a18      	ldr	r2, [pc, #96]	@ (8003160 <TIM_OC1_SetConfig+0x130>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d111      	bne.n	8003126 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003108:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003110:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	695b      	ldr	r3, [r3, #20]
 8003116:	693a      	ldr	r2, [r7, #16]
 8003118:	4313      	orrs	r3, r2
 800311a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	699b      	ldr	r3, [r3, #24]
 8003120:	693a      	ldr	r2, [r7, #16]
 8003122:	4313      	orrs	r3, r2
 8003124:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	693a      	ldr	r2, [r7, #16]
 800312a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	68fa      	ldr	r2, [r7, #12]
 8003130:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	685a      	ldr	r2, [r3, #4]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	697a      	ldr	r2, [r7, #20]
 800313e:	621a      	str	r2, [r3, #32]
}
 8003140:	bf00      	nop
 8003142:	371c      	adds	r7, #28
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr
 800314c:	40012c00 	.word	0x40012c00
 8003150:	40013400 	.word	0x40013400
 8003154:	40014000 	.word	0x40014000
 8003158:	40014400 	.word	0x40014400
 800315c:	40014800 	.word	0x40014800
 8003160:	40015000 	.word	0x40015000

08003164 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003164:	b480      	push	{r7}
 8003166:	b087      	sub	sp, #28
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a1b      	ldr	r3, [r3, #32]
 8003172:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a1b      	ldr	r3, [r3, #32]
 8003178:	f023 0210 	bic.w	r2, r3, #16
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	699b      	ldr	r3, [r3, #24]
 800318a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003192:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003196:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800319e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	021b      	lsls	r3, r3, #8
 80031a6:	68fa      	ldr	r2, [r7, #12]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	f023 0320 	bic.w	r3, r3, #32
 80031b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	011b      	lsls	r3, r3, #4
 80031ba:	697a      	ldr	r2, [r7, #20]
 80031bc:	4313      	orrs	r3, r2
 80031be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	4a2c      	ldr	r2, [pc, #176]	@ (8003274 <TIM_OC2_SetConfig+0x110>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d007      	beq.n	80031d8 <TIM_OC2_SetConfig+0x74>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a2b      	ldr	r2, [pc, #172]	@ (8003278 <TIM_OC2_SetConfig+0x114>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d003      	beq.n	80031d8 <TIM_OC2_SetConfig+0x74>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	4a2a      	ldr	r2, [pc, #168]	@ (800327c <TIM_OC2_SetConfig+0x118>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d10d      	bne.n	80031f4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80031de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	011b      	lsls	r3, r3, #4
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80031f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4a1f      	ldr	r2, [pc, #124]	@ (8003274 <TIM_OC2_SetConfig+0x110>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d013      	beq.n	8003224 <TIM_OC2_SetConfig+0xc0>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a1e      	ldr	r2, [pc, #120]	@ (8003278 <TIM_OC2_SetConfig+0x114>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d00f      	beq.n	8003224 <TIM_OC2_SetConfig+0xc0>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a1e      	ldr	r2, [pc, #120]	@ (8003280 <TIM_OC2_SetConfig+0x11c>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d00b      	beq.n	8003224 <TIM_OC2_SetConfig+0xc0>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4a1d      	ldr	r2, [pc, #116]	@ (8003284 <TIM_OC2_SetConfig+0x120>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d007      	beq.n	8003224 <TIM_OC2_SetConfig+0xc0>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4a1c      	ldr	r2, [pc, #112]	@ (8003288 <TIM_OC2_SetConfig+0x124>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d003      	beq.n	8003224 <TIM_OC2_SetConfig+0xc0>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	4a17      	ldr	r2, [pc, #92]	@ (800327c <TIM_OC2_SetConfig+0x118>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d113      	bne.n	800324c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800322a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003232:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	695b      	ldr	r3, [r3, #20]
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	693a      	ldr	r2, [r7, #16]
 800323c:	4313      	orrs	r3, r2
 800323e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	699b      	ldr	r3, [r3, #24]
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	693a      	ldr	r2, [r7, #16]
 8003248:	4313      	orrs	r3, r2
 800324a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	693a      	ldr	r2, [r7, #16]
 8003250:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	68fa      	ldr	r2, [r7, #12]
 8003256:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685a      	ldr	r2, [r3, #4]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	697a      	ldr	r2, [r7, #20]
 8003264:	621a      	str	r2, [r3, #32]
}
 8003266:	bf00      	nop
 8003268:	371c      	adds	r7, #28
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	40012c00 	.word	0x40012c00
 8003278:	40013400 	.word	0x40013400
 800327c:	40015000 	.word	0x40015000
 8003280:	40014000 	.word	0x40014000
 8003284:	40014400 	.word	0x40014400
 8003288:	40014800 	.word	0x40014800

0800328c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800328c:	b480      	push	{r7}
 800328e:	b087      	sub	sp, #28
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a1b      	ldr	r3, [r3, #32]
 800329a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a1b      	ldr	r3, [r3, #32]
 80032a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f023 0303 	bic.w	r3, r3, #3
 80032c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	68fa      	ldr	r2, [r7, #12]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80032d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	021b      	lsls	r3, r3, #8
 80032e0:	697a      	ldr	r2, [r7, #20]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a2b      	ldr	r2, [pc, #172]	@ (8003398 <TIM_OC3_SetConfig+0x10c>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d007      	beq.n	80032fe <TIM_OC3_SetConfig+0x72>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4a2a      	ldr	r2, [pc, #168]	@ (800339c <TIM_OC3_SetConfig+0x110>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d003      	beq.n	80032fe <TIM_OC3_SetConfig+0x72>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a29      	ldr	r2, [pc, #164]	@ (80033a0 <TIM_OC3_SetConfig+0x114>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d10d      	bne.n	800331a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003304:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	021b      	lsls	r3, r3, #8
 800330c:	697a      	ldr	r2, [r7, #20]
 800330e:	4313      	orrs	r3, r2
 8003310:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003318:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a1e      	ldr	r2, [pc, #120]	@ (8003398 <TIM_OC3_SetConfig+0x10c>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d013      	beq.n	800334a <TIM_OC3_SetConfig+0xbe>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a1d      	ldr	r2, [pc, #116]	@ (800339c <TIM_OC3_SetConfig+0x110>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d00f      	beq.n	800334a <TIM_OC3_SetConfig+0xbe>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a1d      	ldr	r2, [pc, #116]	@ (80033a4 <TIM_OC3_SetConfig+0x118>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d00b      	beq.n	800334a <TIM_OC3_SetConfig+0xbe>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a1c      	ldr	r2, [pc, #112]	@ (80033a8 <TIM_OC3_SetConfig+0x11c>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d007      	beq.n	800334a <TIM_OC3_SetConfig+0xbe>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a1b      	ldr	r2, [pc, #108]	@ (80033ac <TIM_OC3_SetConfig+0x120>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d003      	beq.n	800334a <TIM_OC3_SetConfig+0xbe>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a16      	ldr	r2, [pc, #88]	@ (80033a0 <TIM_OC3_SetConfig+0x114>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d113      	bne.n	8003372 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003350:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003358:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	695b      	ldr	r3, [r3, #20]
 800335e:	011b      	lsls	r3, r3, #4
 8003360:	693a      	ldr	r2, [r7, #16]
 8003362:	4313      	orrs	r3, r2
 8003364:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	699b      	ldr	r3, [r3, #24]
 800336a:	011b      	lsls	r3, r3, #4
 800336c:	693a      	ldr	r2, [r7, #16]
 800336e:	4313      	orrs	r3, r2
 8003370:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	693a      	ldr	r2, [r7, #16]
 8003376:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	68fa      	ldr	r2, [r7, #12]
 800337c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	685a      	ldr	r2, [r3, #4]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	697a      	ldr	r2, [r7, #20]
 800338a:	621a      	str	r2, [r3, #32]
}
 800338c:	bf00      	nop
 800338e:	371c      	adds	r7, #28
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr
 8003398:	40012c00 	.word	0x40012c00
 800339c:	40013400 	.word	0x40013400
 80033a0:	40015000 	.word	0x40015000
 80033a4:	40014000 	.word	0x40014000
 80033a8:	40014400 	.word	0x40014400
 80033ac:	40014800 	.word	0x40014800

080033b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b087      	sub	sp, #28
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6a1b      	ldr	r3, [r3, #32]
 80033be:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a1b      	ldr	r3, [r3, #32]
 80033c4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	69db      	ldr	r3, [r3, #28]
 80033d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80033e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	021b      	lsls	r3, r3, #8
 80033f2:	68fa      	ldr	r2, [r7, #12]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80033fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	031b      	lsls	r3, r3, #12
 8003406:	693a      	ldr	r2, [r7, #16]
 8003408:	4313      	orrs	r3, r2
 800340a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a1a      	ldr	r2, [pc, #104]	@ (8003478 <TIM_OC4_SetConfig+0xc8>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d013      	beq.n	800343c <TIM_OC4_SetConfig+0x8c>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	4a19      	ldr	r2, [pc, #100]	@ (800347c <TIM_OC4_SetConfig+0xcc>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d00f      	beq.n	800343c <TIM_OC4_SetConfig+0x8c>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	4a18      	ldr	r2, [pc, #96]	@ (8003480 <TIM_OC4_SetConfig+0xd0>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d00b      	beq.n	800343c <TIM_OC4_SetConfig+0x8c>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a17      	ldr	r2, [pc, #92]	@ (8003484 <TIM_OC4_SetConfig+0xd4>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d007      	beq.n	800343c <TIM_OC4_SetConfig+0x8c>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4a16      	ldr	r2, [pc, #88]	@ (8003488 <TIM_OC4_SetConfig+0xd8>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d003      	beq.n	800343c <TIM_OC4_SetConfig+0x8c>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a15      	ldr	r2, [pc, #84]	@ (800348c <TIM_OC4_SetConfig+0xdc>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d109      	bne.n	8003450 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003442:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	695b      	ldr	r3, [r3, #20]
 8003448:	019b      	lsls	r3, r3, #6
 800344a:	697a      	ldr	r2, [r7, #20]
 800344c:	4313      	orrs	r3, r2
 800344e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	697a      	ldr	r2, [r7, #20]
 8003454:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	68fa      	ldr	r2, [r7, #12]
 800345a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685a      	ldr	r2, [r3, #4]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	693a      	ldr	r2, [r7, #16]
 8003468:	621a      	str	r2, [r3, #32]
}
 800346a:	bf00      	nop
 800346c:	371c      	adds	r7, #28
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	40012c00 	.word	0x40012c00
 800347c:	40013400 	.word	0x40013400
 8003480:	40014000 	.word	0x40014000
 8003484:	40014400 	.word	0x40014400
 8003488:	40014800 	.word	0x40014800
 800348c:	40015000 	.word	0x40015000

08003490 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003490:	b480      	push	{r7}
 8003492:	b087      	sub	sp, #28
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a1b      	ldr	r3, [r3, #32]
 800349e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a1b      	ldr	r3, [r3, #32]
 80034a4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68fa      	ldr	r2, [r7, #12]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80034d4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	041b      	lsls	r3, r3, #16
 80034dc:	693a      	ldr	r2, [r7, #16]
 80034de:	4313      	orrs	r3, r2
 80034e0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a19      	ldr	r2, [pc, #100]	@ (800354c <TIM_OC5_SetConfig+0xbc>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d013      	beq.n	8003512 <TIM_OC5_SetConfig+0x82>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a18      	ldr	r2, [pc, #96]	@ (8003550 <TIM_OC5_SetConfig+0xc0>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d00f      	beq.n	8003512 <TIM_OC5_SetConfig+0x82>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a17      	ldr	r2, [pc, #92]	@ (8003554 <TIM_OC5_SetConfig+0xc4>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d00b      	beq.n	8003512 <TIM_OC5_SetConfig+0x82>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a16      	ldr	r2, [pc, #88]	@ (8003558 <TIM_OC5_SetConfig+0xc8>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d007      	beq.n	8003512 <TIM_OC5_SetConfig+0x82>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a15      	ldr	r2, [pc, #84]	@ (800355c <TIM_OC5_SetConfig+0xcc>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d003      	beq.n	8003512 <TIM_OC5_SetConfig+0x82>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a14      	ldr	r2, [pc, #80]	@ (8003560 <TIM_OC5_SetConfig+0xd0>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d109      	bne.n	8003526 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003518:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	695b      	ldr	r3, [r3, #20]
 800351e:	021b      	lsls	r3, r3, #8
 8003520:	697a      	ldr	r2, [r7, #20]
 8003522:	4313      	orrs	r3, r2
 8003524:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	697a      	ldr	r2, [r7, #20]
 800352a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	68fa      	ldr	r2, [r7, #12]
 8003530:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	685a      	ldr	r2, [r3, #4]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	693a      	ldr	r2, [r7, #16]
 800353e:	621a      	str	r2, [r3, #32]
}
 8003540:	bf00      	nop
 8003542:	371c      	adds	r7, #28
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr
 800354c:	40012c00 	.word	0x40012c00
 8003550:	40013400 	.word	0x40013400
 8003554:	40014000 	.word	0x40014000
 8003558:	40014400 	.word	0x40014400
 800355c:	40014800 	.word	0x40014800
 8003560:	40015000 	.word	0x40015000

08003564 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003564:	b480      	push	{r7}
 8003566:	b087      	sub	sp, #28
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a1b      	ldr	r3, [r3, #32]
 8003572:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a1b      	ldr	r3, [r3, #32]
 8003578:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800358a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003592:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003596:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	021b      	lsls	r3, r3, #8
 800359e:	68fa      	ldr	r2, [r7, #12]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80035aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	051b      	lsls	r3, r3, #20
 80035b2:	693a      	ldr	r2, [r7, #16]
 80035b4:	4313      	orrs	r3, r2
 80035b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	4a1a      	ldr	r2, [pc, #104]	@ (8003624 <TIM_OC6_SetConfig+0xc0>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d013      	beq.n	80035e8 <TIM_OC6_SetConfig+0x84>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	4a19      	ldr	r2, [pc, #100]	@ (8003628 <TIM_OC6_SetConfig+0xc4>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d00f      	beq.n	80035e8 <TIM_OC6_SetConfig+0x84>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	4a18      	ldr	r2, [pc, #96]	@ (800362c <TIM_OC6_SetConfig+0xc8>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d00b      	beq.n	80035e8 <TIM_OC6_SetConfig+0x84>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	4a17      	ldr	r2, [pc, #92]	@ (8003630 <TIM_OC6_SetConfig+0xcc>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d007      	beq.n	80035e8 <TIM_OC6_SetConfig+0x84>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	4a16      	ldr	r2, [pc, #88]	@ (8003634 <TIM_OC6_SetConfig+0xd0>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d003      	beq.n	80035e8 <TIM_OC6_SetConfig+0x84>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	4a15      	ldr	r2, [pc, #84]	@ (8003638 <TIM_OC6_SetConfig+0xd4>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d109      	bne.n	80035fc <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035ee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	695b      	ldr	r3, [r3, #20]
 80035f4:	029b      	lsls	r3, r3, #10
 80035f6:	697a      	ldr	r2, [r7, #20]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	697a      	ldr	r2, [r7, #20]
 8003600:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	68fa      	ldr	r2, [r7, #12]
 8003606:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	685a      	ldr	r2, [r3, #4]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	693a      	ldr	r2, [r7, #16]
 8003614:	621a      	str	r2, [r3, #32]
}
 8003616:	bf00      	nop
 8003618:	371c      	adds	r7, #28
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	40012c00 	.word	0x40012c00
 8003628:	40013400 	.word	0x40013400
 800362c:	40014000 	.word	0x40014000
 8003630:	40014400 	.word	0x40014400
 8003634:	40014800 	.word	0x40014800
 8003638:	40015000 	.word	0x40015000

0800363c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800363c:	b480      	push	{r7}
 800363e:	b087      	sub	sp, #28
 8003640:	af00      	add	r7, sp, #0
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	60b9      	str	r1, [r7, #8]
 8003646:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6a1b      	ldr	r3, [r3, #32]
 800364c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6a1b      	ldr	r3, [r3, #32]
 8003652:	f023 0201 	bic.w	r2, r3, #1
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	699b      	ldr	r3, [r3, #24]
 800365e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003666:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	011b      	lsls	r3, r3, #4
 800366c:	693a      	ldr	r2, [r7, #16]
 800366e:	4313      	orrs	r3, r2
 8003670:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	f023 030a 	bic.w	r3, r3, #10
 8003678:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800367a:	697a      	ldr	r2, [r7, #20]
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	4313      	orrs	r3, r2
 8003680:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	693a      	ldr	r2, [r7, #16]
 8003686:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	697a      	ldr	r2, [r7, #20]
 800368c:	621a      	str	r2, [r3, #32]
}
 800368e:	bf00      	nop
 8003690:	371c      	adds	r7, #28
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr

0800369a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800369a:	b480      	push	{r7}
 800369c:	b087      	sub	sp, #28
 800369e:	af00      	add	r7, sp, #0
 80036a0:	60f8      	str	r0, [r7, #12]
 80036a2:	60b9      	str	r1, [r7, #8]
 80036a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6a1b      	ldr	r3, [r3, #32]
 80036aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6a1b      	ldr	r3, [r3, #32]
 80036b0:	f023 0210 	bic.w	r2, r3, #16
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80036c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	031b      	lsls	r3, r3, #12
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80036d6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	011b      	lsls	r3, r3, #4
 80036dc:	697a      	ldr	r2, [r7, #20]
 80036de:	4313      	orrs	r3, r2
 80036e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	693a      	ldr	r2, [r7, #16]
 80036e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	697a      	ldr	r2, [r7, #20]
 80036ec:	621a      	str	r2, [r3, #32]
}
 80036ee:	bf00      	nop
 80036f0:	371c      	adds	r7, #28
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr

080036fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80036fa:	b480      	push	{r7}
 80036fc:	b085      	sub	sp, #20
 80036fe:	af00      	add	r7, sp, #0
 8003700:	6078      	str	r0, [r7, #4]
 8003702:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003710:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003712:	683a      	ldr	r2, [r7, #0]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	4313      	orrs	r3, r2
 8003718:	f043 0307 	orr.w	r3, r3, #7
 800371c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	609a      	str	r2, [r3, #8]
}
 8003724:	bf00      	nop
 8003726:	3714      	adds	r7, #20
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr

08003730 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003730:	b480      	push	{r7}
 8003732:	b087      	sub	sp, #28
 8003734:	af00      	add	r7, sp, #0
 8003736:	60f8      	str	r0, [r7, #12]
 8003738:	60b9      	str	r1, [r7, #8]
 800373a:	607a      	str	r2, [r7, #4]
 800373c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800374a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	021a      	lsls	r2, r3, #8
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	431a      	orrs	r2, r3
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	4313      	orrs	r3, r2
 8003758:	697a      	ldr	r2, [r7, #20]
 800375a:	4313      	orrs	r3, r2
 800375c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	697a      	ldr	r2, [r7, #20]
 8003762:	609a      	str	r2, [r3, #8]
}
 8003764:	bf00      	nop
 8003766:	371c      	adds	r7, #28
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003770:	b480      	push	{r7}
 8003772:	b087      	sub	sp, #28
 8003774:	af00      	add	r7, sp, #0
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	f003 031f 	and.w	r3, r3, #31
 8003782:	2201      	movs	r2, #1
 8003784:	fa02 f303 	lsl.w	r3, r2, r3
 8003788:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6a1a      	ldr	r2, [r3, #32]
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	43db      	mvns	r3, r3
 8003792:	401a      	ands	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6a1a      	ldr	r2, [r3, #32]
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	f003 031f 	and.w	r3, r3, #31
 80037a2:	6879      	ldr	r1, [r7, #4]
 80037a4:	fa01 f303 	lsl.w	r3, r1, r3
 80037a8:	431a      	orrs	r2, r3
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	621a      	str	r2, [r3, #32]
}
 80037ae:	bf00      	nop
 80037b0:	371c      	adds	r7, #28
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr
	...

080037bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037bc:	b480      	push	{r7}
 80037be:	b085      	sub	sp, #20
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d101      	bne.n	80037d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037d0:	2302      	movs	r3, #2
 80037d2:	e06d      	b.n	80038b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2202      	movs	r2, #2
 80037e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a30      	ldr	r2, [pc, #192]	@ (80038bc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d009      	beq.n	8003812 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a2f      	ldr	r2, [pc, #188]	@ (80038c0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d004      	beq.n	8003812 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a2d      	ldr	r2, [pc, #180]	@ (80038c4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d108      	bne.n	8003824 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003818:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	68fa      	ldr	r2, [r7, #12]
 8003820:	4313      	orrs	r3, r2
 8003822:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800382a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	68fa      	ldr	r2, [r7, #12]
 8003832:	4313      	orrs	r3, r2
 8003834:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a1e      	ldr	r2, [pc, #120]	@ (80038bc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d01d      	beq.n	8003884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003850:	d018      	beq.n	8003884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a1c      	ldr	r2, [pc, #112]	@ (80038c8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d013      	beq.n	8003884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a1a      	ldr	r2, [pc, #104]	@ (80038cc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d00e      	beq.n	8003884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a15      	ldr	r2, [pc, #84]	@ (80038c0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d009      	beq.n	8003884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a16      	ldr	r2, [pc, #88]	@ (80038d0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d004      	beq.n	8003884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a11      	ldr	r2, [pc, #68]	@ (80038c4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d10c      	bne.n	800389e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800388a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	68ba      	ldr	r2, [r7, #8]
 8003892:	4313      	orrs	r3, r2
 8003894:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	68ba      	ldr	r2, [r7, #8]
 800389c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2201      	movs	r2, #1
 80038a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3714      	adds	r7, #20
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr
 80038bc:	40012c00 	.word	0x40012c00
 80038c0:	40013400 	.word	0x40013400
 80038c4:	40015000 	.word	0x40015000
 80038c8:	40000400 	.word	0x40000400
 80038cc:	40000800 	.word	0x40000800
 80038d0:	40014000 	.word	0x40014000

080038d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b085      	sub	sp, #20
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80038de:	2300      	movs	r3, #0
 80038e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d101      	bne.n	80038f0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80038ec:	2302      	movs	r3, #2
 80038ee:	e06a      	b.n	80039c6 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	4313      	orrs	r3, r2
 8003904:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	4313      	orrs	r3, r2
 8003912:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	4313      	orrs	r3, r2
 8003920:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4313      	orrs	r3, r2
 800392e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	691b      	ldr	r3, [r3, #16]
 800393a:	4313      	orrs	r3, r2
 800393c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	695b      	ldr	r3, [r3, #20]
 8003948:	4313      	orrs	r3, r2
 800394a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003956:	4313      	orrs	r3, r2
 8003958:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	699b      	ldr	r3, [r3, #24]
 8003964:	041b      	lsls	r3, r3, #16
 8003966:	4313      	orrs	r3, r2
 8003968:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a19      	ldr	r2, [pc, #100]	@ (80039d4 <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d009      	beq.n	8003988 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a17      	ldr	r2, [pc, #92]	@ (80039d8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d004      	beq.n	8003988 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a16      	ldr	r2, [pc, #88]	@ (80039dc <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d115      	bne.n	80039b4 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003992:	051b      	lsls	r3, r3, #20
 8003994:	4313      	orrs	r3, r2
 8003996:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	69db      	ldr	r3, [r3, #28]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	6a1b      	ldr	r3, [r3, #32]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68fa      	ldr	r2, [r7, #12]
 80039ba:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80039c4:	2300      	movs	r3, #0
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3714      	adds	r7, #20
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop
 80039d4:	40012c00 	.word	0x40012c00
 80039d8:	40013400 	.word	0x40013400
 80039dc:	40015000 	.word	0x40015000

080039e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d101      	bne.n	80039f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e040      	b.n	8003a74 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d106      	bne.n	8003a08 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7fc feb6 	bl	8000774 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2224      	movs	r2, #36	@ 0x24
 8003a0c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f022 0201 	bic.w	r2, r2, #1
 8003a1c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d002      	beq.n	8003a2c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f000 f9fc 	bl	8003e24 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a2c:	6878      	ldr	r0, [r7, #4]
 8003a2e:	f000 f825 	bl	8003a7c <UART_SetConfig>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d101      	bne.n	8003a3c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e01b      	b.n	8003a74 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	685a      	ldr	r2, [r3, #4]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003a4a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	689a      	ldr	r2, [r3, #8]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003a5a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f042 0201 	orr.w	r2, r2, #1
 8003a6a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	f000 fa7b 	bl	8003f68 <UART_CheckIdleState>
 8003a72:	4603      	mov	r3, r0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3708      	adds	r7, #8
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b088      	sub	sp, #32
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a84:	2300      	movs	r3, #0
 8003a86:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689a      	ldr	r2, [r3, #8]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	691b      	ldr	r3, [r3, #16]
 8003a90:	431a      	orrs	r2, r3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	695b      	ldr	r3, [r3, #20]
 8003a96:	431a      	orrs	r2, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	69db      	ldr	r3, [r3, #28]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	4b92      	ldr	r3, [pc, #584]	@ (8003cf0 <UART_SetConfig+0x274>)
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	687a      	ldr	r2, [r7, #4]
 8003aac:	6812      	ldr	r2, [r2, #0]
 8003aae:	6979      	ldr	r1, [r7, #20]
 8003ab0:	430b      	orrs	r3, r1
 8003ab2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	68da      	ldr	r2, [r3, #12]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	430a      	orrs	r2, r1
 8003ac8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	699b      	ldr	r3, [r3, #24]
 8003ace:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6a1b      	ldr	r3, [r3, #32]
 8003ad4:	697a      	ldr	r2, [r7, #20]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	697a      	ldr	r2, [r7, #20]
 8003aea:	430a      	orrs	r2, r1
 8003aec:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a80      	ldr	r2, [pc, #512]	@ (8003cf4 <UART_SetConfig+0x278>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d120      	bne.n	8003b3a <UART_SetConfig+0xbe>
 8003af8:	4b7f      	ldr	r3, [pc, #508]	@ (8003cf8 <UART_SetConfig+0x27c>)
 8003afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003afc:	f003 0303 	and.w	r3, r3, #3
 8003b00:	2b03      	cmp	r3, #3
 8003b02:	d817      	bhi.n	8003b34 <UART_SetConfig+0xb8>
 8003b04:	a201      	add	r2, pc, #4	@ (adr r2, 8003b0c <UART_SetConfig+0x90>)
 8003b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b0a:	bf00      	nop
 8003b0c:	08003b1d 	.word	0x08003b1d
 8003b10:	08003b29 	.word	0x08003b29
 8003b14:	08003b2f 	.word	0x08003b2f
 8003b18:	08003b23 	.word	0x08003b23
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	77fb      	strb	r3, [r7, #31]
 8003b20:	e0b5      	b.n	8003c8e <UART_SetConfig+0x212>
 8003b22:	2302      	movs	r3, #2
 8003b24:	77fb      	strb	r3, [r7, #31]
 8003b26:	e0b2      	b.n	8003c8e <UART_SetConfig+0x212>
 8003b28:	2304      	movs	r3, #4
 8003b2a:	77fb      	strb	r3, [r7, #31]
 8003b2c:	e0af      	b.n	8003c8e <UART_SetConfig+0x212>
 8003b2e:	2308      	movs	r3, #8
 8003b30:	77fb      	strb	r3, [r7, #31]
 8003b32:	e0ac      	b.n	8003c8e <UART_SetConfig+0x212>
 8003b34:	2310      	movs	r3, #16
 8003b36:	77fb      	strb	r3, [r7, #31]
 8003b38:	e0a9      	b.n	8003c8e <UART_SetConfig+0x212>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a6f      	ldr	r2, [pc, #444]	@ (8003cfc <UART_SetConfig+0x280>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d124      	bne.n	8003b8e <UART_SetConfig+0x112>
 8003b44:	4b6c      	ldr	r3, [pc, #432]	@ (8003cf8 <UART_SetConfig+0x27c>)
 8003b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b48:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b4c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003b50:	d011      	beq.n	8003b76 <UART_SetConfig+0xfa>
 8003b52:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003b56:	d817      	bhi.n	8003b88 <UART_SetConfig+0x10c>
 8003b58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b5c:	d011      	beq.n	8003b82 <UART_SetConfig+0x106>
 8003b5e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b62:	d811      	bhi.n	8003b88 <UART_SetConfig+0x10c>
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d003      	beq.n	8003b70 <UART_SetConfig+0xf4>
 8003b68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b6c:	d006      	beq.n	8003b7c <UART_SetConfig+0x100>
 8003b6e:	e00b      	b.n	8003b88 <UART_SetConfig+0x10c>
 8003b70:	2300      	movs	r3, #0
 8003b72:	77fb      	strb	r3, [r7, #31]
 8003b74:	e08b      	b.n	8003c8e <UART_SetConfig+0x212>
 8003b76:	2302      	movs	r3, #2
 8003b78:	77fb      	strb	r3, [r7, #31]
 8003b7a:	e088      	b.n	8003c8e <UART_SetConfig+0x212>
 8003b7c:	2304      	movs	r3, #4
 8003b7e:	77fb      	strb	r3, [r7, #31]
 8003b80:	e085      	b.n	8003c8e <UART_SetConfig+0x212>
 8003b82:	2308      	movs	r3, #8
 8003b84:	77fb      	strb	r3, [r7, #31]
 8003b86:	e082      	b.n	8003c8e <UART_SetConfig+0x212>
 8003b88:	2310      	movs	r3, #16
 8003b8a:	77fb      	strb	r3, [r7, #31]
 8003b8c:	e07f      	b.n	8003c8e <UART_SetConfig+0x212>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a5b      	ldr	r2, [pc, #364]	@ (8003d00 <UART_SetConfig+0x284>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d124      	bne.n	8003be2 <UART_SetConfig+0x166>
 8003b98:	4b57      	ldr	r3, [pc, #348]	@ (8003cf8 <UART_SetConfig+0x27c>)
 8003b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b9c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003ba0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003ba4:	d011      	beq.n	8003bca <UART_SetConfig+0x14e>
 8003ba6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003baa:	d817      	bhi.n	8003bdc <UART_SetConfig+0x160>
 8003bac:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003bb0:	d011      	beq.n	8003bd6 <UART_SetConfig+0x15a>
 8003bb2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003bb6:	d811      	bhi.n	8003bdc <UART_SetConfig+0x160>
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d003      	beq.n	8003bc4 <UART_SetConfig+0x148>
 8003bbc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003bc0:	d006      	beq.n	8003bd0 <UART_SetConfig+0x154>
 8003bc2:	e00b      	b.n	8003bdc <UART_SetConfig+0x160>
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	77fb      	strb	r3, [r7, #31]
 8003bc8:	e061      	b.n	8003c8e <UART_SetConfig+0x212>
 8003bca:	2302      	movs	r3, #2
 8003bcc:	77fb      	strb	r3, [r7, #31]
 8003bce:	e05e      	b.n	8003c8e <UART_SetConfig+0x212>
 8003bd0:	2304      	movs	r3, #4
 8003bd2:	77fb      	strb	r3, [r7, #31]
 8003bd4:	e05b      	b.n	8003c8e <UART_SetConfig+0x212>
 8003bd6:	2308      	movs	r3, #8
 8003bd8:	77fb      	strb	r3, [r7, #31]
 8003bda:	e058      	b.n	8003c8e <UART_SetConfig+0x212>
 8003bdc:	2310      	movs	r3, #16
 8003bde:	77fb      	strb	r3, [r7, #31]
 8003be0:	e055      	b.n	8003c8e <UART_SetConfig+0x212>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a47      	ldr	r2, [pc, #284]	@ (8003d04 <UART_SetConfig+0x288>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d124      	bne.n	8003c36 <UART_SetConfig+0x1ba>
 8003bec:	4b42      	ldr	r3, [pc, #264]	@ (8003cf8 <UART_SetConfig+0x27c>)
 8003bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003bf4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003bf8:	d011      	beq.n	8003c1e <UART_SetConfig+0x1a2>
 8003bfa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003bfe:	d817      	bhi.n	8003c30 <UART_SetConfig+0x1b4>
 8003c00:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c04:	d011      	beq.n	8003c2a <UART_SetConfig+0x1ae>
 8003c06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c0a:	d811      	bhi.n	8003c30 <UART_SetConfig+0x1b4>
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d003      	beq.n	8003c18 <UART_SetConfig+0x19c>
 8003c10:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c14:	d006      	beq.n	8003c24 <UART_SetConfig+0x1a8>
 8003c16:	e00b      	b.n	8003c30 <UART_SetConfig+0x1b4>
 8003c18:	2300      	movs	r3, #0
 8003c1a:	77fb      	strb	r3, [r7, #31]
 8003c1c:	e037      	b.n	8003c8e <UART_SetConfig+0x212>
 8003c1e:	2302      	movs	r3, #2
 8003c20:	77fb      	strb	r3, [r7, #31]
 8003c22:	e034      	b.n	8003c8e <UART_SetConfig+0x212>
 8003c24:	2304      	movs	r3, #4
 8003c26:	77fb      	strb	r3, [r7, #31]
 8003c28:	e031      	b.n	8003c8e <UART_SetConfig+0x212>
 8003c2a:	2308      	movs	r3, #8
 8003c2c:	77fb      	strb	r3, [r7, #31]
 8003c2e:	e02e      	b.n	8003c8e <UART_SetConfig+0x212>
 8003c30:	2310      	movs	r3, #16
 8003c32:	77fb      	strb	r3, [r7, #31]
 8003c34:	e02b      	b.n	8003c8e <UART_SetConfig+0x212>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a33      	ldr	r2, [pc, #204]	@ (8003d08 <UART_SetConfig+0x28c>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d124      	bne.n	8003c8a <UART_SetConfig+0x20e>
 8003c40:	4b2d      	ldr	r3, [pc, #180]	@ (8003cf8 <UART_SetConfig+0x27c>)
 8003c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c44:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003c48:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003c4c:	d011      	beq.n	8003c72 <UART_SetConfig+0x1f6>
 8003c4e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003c52:	d817      	bhi.n	8003c84 <UART_SetConfig+0x208>
 8003c54:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c58:	d011      	beq.n	8003c7e <UART_SetConfig+0x202>
 8003c5a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c5e:	d811      	bhi.n	8003c84 <UART_SetConfig+0x208>
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d003      	beq.n	8003c6c <UART_SetConfig+0x1f0>
 8003c64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c68:	d006      	beq.n	8003c78 <UART_SetConfig+0x1fc>
 8003c6a:	e00b      	b.n	8003c84 <UART_SetConfig+0x208>
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	77fb      	strb	r3, [r7, #31]
 8003c70:	e00d      	b.n	8003c8e <UART_SetConfig+0x212>
 8003c72:	2302      	movs	r3, #2
 8003c74:	77fb      	strb	r3, [r7, #31]
 8003c76:	e00a      	b.n	8003c8e <UART_SetConfig+0x212>
 8003c78:	2304      	movs	r3, #4
 8003c7a:	77fb      	strb	r3, [r7, #31]
 8003c7c:	e007      	b.n	8003c8e <UART_SetConfig+0x212>
 8003c7e:	2308      	movs	r3, #8
 8003c80:	77fb      	strb	r3, [r7, #31]
 8003c82:	e004      	b.n	8003c8e <UART_SetConfig+0x212>
 8003c84:	2310      	movs	r3, #16
 8003c86:	77fb      	strb	r3, [r7, #31]
 8003c88:	e001      	b.n	8003c8e <UART_SetConfig+0x212>
 8003c8a:	2310      	movs	r3, #16
 8003c8c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	69db      	ldr	r3, [r3, #28]
 8003c92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c96:	d16b      	bne.n	8003d70 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8003c98:	7ffb      	ldrb	r3, [r7, #31]
 8003c9a:	2b08      	cmp	r3, #8
 8003c9c:	d838      	bhi.n	8003d10 <UART_SetConfig+0x294>
 8003c9e:	a201      	add	r2, pc, #4	@ (adr r2, 8003ca4 <UART_SetConfig+0x228>)
 8003ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ca4:	08003cc9 	.word	0x08003cc9
 8003ca8:	08003cd1 	.word	0x08003cd1
 8003cac:	08003cd9 	.word	0x08003cd9
 8003cb0:	08003d11 	.word	0x08003d11
 8003cb4:	08003cdf 	.word	0x08003cdf
 8003cb8:	08003d11 	.word	0x08003d11
 8003cbc:	08003d11 	.word	0x08003d11
 8003cc0:	08003d11 	.word	0x08003d11
 8003cc4:	08003ce7 	.word	0x08003ce7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003cc8:	f7fe fb06 	bl	80022d8 <HAL_RCC_GetPCLK1Freq>
 8003ccc:	61b8      	str	r0, [r7, #24]
        break;
 8003cce:	e024      	b.n	8003d1a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003cd0:	f7fe fb24 	bl	800231c <HAL_RCC_GetPCLK2Freq>
 8003cd4:	61b8      	str	r0, [r7, #24]
        break;
 8003cd6:	e020      	b.n	8003d1a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8003d0c <UART_SetConfig+0x290>)
 8003cda:	61bb      	str	r3, [r7, #24]
        break;
 8003cdc:	e01d      	b.n	8003d1a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cde:	f7fe fa9b 	bl	8002218 <HAL_RCC_GetSysClockFreq>
 8003ce2:	61b8      	str	r0, [r7, #24]
        break;
 8003ce4:	e019      	b.n	8003d1a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ce6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003cea:	61bb      	str	r3, [r7, #24]
        break;
 8003cec:	e015      	b.n	8003d1a <UART_SetConfig+0x29e>
 8003cee:	bf00      	nop
 8003cf0:	efff69f3 	.word	0xefff69f3
 8003cf4:	40013800 	.word	0x40013800
 8003cf8:	40021000 	.word	0x40021000
 8003cfc:	40004400 	.word	0x40004400
 8003d00:	40004800 	.word	0x40004800
 8003d04:	40004c00 	.word	0x40004c00
 8003d08:	40005000 	.word	0x40005000
 8003d0c:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8003d10:	2300      	movs	r3, #0
 8003d12:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	77bb      	strb	r3, [r7, #30]
        break;
 8003d18:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003d1a:	69bb      	ldr	r3, [r7, #24]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d073      	beq.n	8003e08 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003d20:	69bb      	ldr	r3, [r7, #24]
 8003d22:	005a      	lsls	r2, r3, #1
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	085b      	lsrs	r3, r3, #1
 8003d2a:	441a      	add	r2, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d34:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	2b0f      	cmp	r3, #15
 8003d3a:	d916      	bls.n	8003d6a <UART_SetConfig+0x2ee>
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d42:	d212      	bcs.n	8003d6a <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	f023 030f 	bic.w	r3, r3, #15
 8003d4c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	085b      	lsrs	r3, r3, #1
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	f003 0307 	and.w	r3, r3, #7
 8003d58:	b29a      	uxth	r2, r3
 8003d5a:	89fb      	ldrh	r3, [r7, #14]
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	89fa      	ldrh	r2, [r7, #14]
 8003d66:	60da      	str	r2, [r3, #12]
 8003d68:	e04e      	b.n	8003e08 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	77bb      	strb	r3, [r7, #30]
 8003d6e:	e04b      	b.n	8003e08 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003d70:	7ffb      	ldrb	r3, [r7, #31]
 8003d72:	2b08      	cmp	r3, #8
 8003d74:	d827      	bhi.n	8003dc6 <UART_SetConfig+0x34a>
 8003d76:	a201      	add	r2, pc, #4	@ (adr r2, 8003d7c <UART_SetConfig+0x300>)
 8003d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d7c:	08003da1 	.word	0x08003da1
 8003d80:	08003da9 	.word	0x08003da9
 8003d84:	08003db1 	.word	0x08003db1
 8003d88:	08003dc7 	.word	0x08003dc7
 8003d8c:	08003db7 	.word	0x08003db7
 8003d90:	08003dc7 	.word	0x08003dc7
 8003d94:	08003dc7 	.word	0x08003dc7
 8003d98:	08003dc7 	.word	0x08003dc7
 8003d9c:	08003dbf 	.word	0x08003dbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003da0:	f7fe fa9a 	bl	80022d8 <HAL_RCC_GetPCLK1Freq>
 8003da4:	61b8      	str	r0, [r7, #24]
        break;
 8003da6:	e013      	b.n	8003dd0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003da8:	f7fe fab8 	bl	800231c <HAL_RCC_GetPCLK2Freq>
 8003dac:	61b8      	str	r0, [r7, #24]
        break;
 8003dae:	e00f      	b.n	8003dd0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003db0:	4b1b      	ldr	r3, [pc, #108]	@ (8003e20 <UART_SetConfig+0x3a4>)
 8003db2:	61bb      	str	r3, [r7, #24]
        break;
 8003db4:	e00c      	b.n	8003dd0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003db6:	f7fe fa2f 	bl	8002218 <HAL_RCC_GetSysClockFreq>
 8003dba:	61b8      	str	r0, [r7, #24]
        break;
 8003dbc:	e008      	b.n	8003dd0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003dbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003dc2:	61bb      	str	r3, [r7, #24]
        break;
 8003dc4:	e004      	b.n	8003dd0 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	77bb      	strb	r3, [r7, #30]
        break;
 8003dce:	bf00      	nop
    }

    if (pclk != 0U)
 8003dd0:	69bb      	ldr	r3, [r7, #24]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d018      	beq.n	8003e08 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	085a      	lsrs	r2, r3, #1
 8003ddc:	69bb      	ldr	r3, [r7, #24]
 8003dde:	441a      	add	r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003de8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	2b0f      	cmp	r3, #15
 8003dee:	d909      	bls.n	8003e04 <UART_SetConfig+0x388>
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003df6:	d205      	bcs.n	8003e04 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	b29a      	uxth	r2, r3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	60da      	str	r2, [r3, #12]
 8003e02:	e001      	b.n	8003e08 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003e14:	7fbb      	ldrb	r3, [r7, #30]
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3720      	adds	r7, #32
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	007a1200 	.word	0x007a1200

08003e24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e30:	f003 0308 	and.w	r3, r3, #8
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00a      	beq.n	8003e4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	430a      	orrs	r2, r1
 8003e4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e52:	f003 0301 	and.w	r3, r3, #1
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d00a      	beq.n	8003e70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e74:	f003 0302 	and.w	r3, r3, #2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d00a      	beq.n	8003e92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	430a      	orrs	r2, r1
 8003e90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e96:	f003 0304 	and.w	r3, r3, #4
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d00a      	beq.n	8003eb4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb8:	f003 0310 	and.w	r3, r3, #16
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d00a      	beq.n	8003ed6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	430a      	orrs	r2, r1
 8003ed4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eda:	f003 0320 	and.w	r3, r3, #32
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d00a      	beq.n	8003ef8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	430a      	orrs	r2, r1
 8003ef6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003efc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d01a      	beq.n	8003f3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	430a      	orrs	r2, r1
 8003f18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f22:	d10a      	bne.n	8003f3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	430a      	orrs	r2, r1
 8003f38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d00a      	beq.n	8003f5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	430a      	orrs	r2, r1
 8003f5a:	605a      	str	r2, [r3, #4]
  }
}
 8003f5c:	bf00      	nop
 8003f5e:	370c      	adds	r7, #12
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b098      	sub	sp, #96	@ 0x60
 8003f6c:	af02      	add	r7, sp, #8
 8003f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2200      	movs	r2, #0
 8003f74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003f78:	f7fc fd04 	bl	8000984 <HAL_GetTick>
 8003f7c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0308 	and.w	r3, r3, #8
 8003f88:	2b08      	cmp	r3, #8
 8003f8a:	d12e      	bne.n	8003fea <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f8c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003f90:	9300      	str	r3, [sp, #0]
 8003f92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f94:	2200      	movs	r2, #0
 8003f96:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 f88c 	bl	80040b8 <UART_WaitOnFlagUntilTimeout>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d021      	beq.n	8003fea <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fae:	e853 3f00 	ldrex	r3, [r3]
 8003fb2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003fb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003fba:	653b      	str	r3, [r7, #80]	@ 0x50
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003fc4:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fc6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fc8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003fca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003fcc:	e841 2300 	strex	r3, r2, [r1]
 8003fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003fd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d1e6      	bne.n	8003fa6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2220      	movs	r2, #32
 8003fdc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e062      	b.n	80040b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0304 	and.w	r3, r3, #4
 8003ff4:	2b04      	cmp	r3, #4
 8003ff6:	d149      	bne.n	800408c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ff8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ffc:	9300      	str	r3, [sp, #0]
 8003ffe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004000:	2200      	movs	r2, #0
 8004002:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f000 f856 	bl	80040b8 <UART_WaitOnFlagUntilTimeout>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d03c      	beq.n	800408c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800401a:	e853 3f00 	ldrex	r3, [r3]
 800401e:	623b      	str	r3, [r7, #32]
   return(result);
 8004020:	6a3b      	ldr	r3, [r7, #32]
 8004022:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004026:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	461a      	mov	r2, r3
 800402e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004030:	633b      	str	r3, [r7, #48]	@ 0x30
 8004032:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004034:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004036:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004038:	e841 2300 	strex	r3, r2, [r1]
 800403c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800403e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004040:	2b00      	cmp	r3, #0
 8004042:	d1e6      	bne.n	8004012 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	3308      	adds	r3, #8
 800404a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	e853 3f00 	ldrex	r3, [r3]
 8004052:	60fb      	str	r3, [r7, #12]
   return(result);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f023 0301 	bic.w	r3, r3, #1
 800405a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	3308      	adds	r3, #8
 8004062:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004064:	61fa      	str	r2, [r7, #28]
 8004066:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004068:	69b9      	ldr	r1, [r7, #24]
 800406a:	69fa      	ldr	r2, [r7, #28]
 800406c:	e841 2300 	strex	r3, r2, [r1]
 8004070:	617b      	str	r3, [r7, #20]
   return(result);
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d1e5      	bne.n	8004044 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2220      	movs	r2, #32
 800407c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004088:	2303      	movs	r3, #3
 800408a:	e011      	b.n	80040b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2220      	movs	r2, #32
 8004090:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2220      	movs	r2, #32
 8004096:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80040ae:	2300      	movs	r3, #0
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	3758      	adds	r7, #88	@ 0x58
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}

080040b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b084      	sub	sp, #16
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	603b      	str	r3, [r7, #0]
 80040c4:	4613      	mov	r3, r2
 80040c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040c8:	e04f      	b.n	800416a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040ca:	69bb      	ldr	r3, [r7, #24]
 80040cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d0:	d04b      	beq.n	800416a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040d2:	f7fc fc57 	bl	8000984 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	429a      	cmp	r2, r3
 80040e0:	d302      	bcc.n	80040e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d101      	bne.n	80040ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80040e8:	2303      	movs	r3, #3
 80040ea:	e04e      	b.n	800418a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0304 	and.w	r3, r3, #4
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d037      	beq.n	800416a <UART_WaitOnFlagUntilTimeout+0xb2>
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	2b80      	cmp	r3, #128	@ 0x80
 80040fe:	d034      	beq.n	800416a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	2b40      	cmp	r3, #64	@ 0x40
 8004104:	d031      	beq.n	800416a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	69db      	ldr	r3, [r3, #28]
 800410c:	f003 0308 	and.w	r3, r3, #8
 8004110:	2b08      	cmp	r3, #8
 8004112:	d110      	bne.n	8004136 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	2208      	movs	r2, #8
 800411a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800411c:	68f8      	ldr	r0, [r7, #12]
 800411e:	f000 f838 	bl	8004192 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2208      	movs	r2, #8
 8004126:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2200      	movs	r2, #0
 800412e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e029      	b.n	800418a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	69db      	ldr	r3, [r3, #28]
 800413c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004140:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004144:	d111      	bne.n	800416a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800414e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004150:	68f8      	ldr	r0, [r7, #12]
 8004152:	f000 f81e 	bl	8004192 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2220      	movs	r2, #32
 800415a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2200      	movs	r2, #0
 8004162:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e00f      	b.n	800418a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	69da      	ldr	r2, [r3, #28]
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	4013      	ands	r3, r2
 8004174:	68ba      	ldr	r2, [r7, #8]
 8004176:	429a      	cmp	r2, r3
 8004178:	bf0c      	ite	eq
 800417a:	2301      	moveq	r3, #1
 800417c:	2300      	movne	r3, #0
 800417e:	b2db      	uxtb	r3, r3
 8004180:	461a      	mov	r2, r3
 8004182:	79fb      	ldrb	r3, [r7, #7]
 8004184:	429a      	cmp	r2, r3
 8004186:	d0a0      	beq.n	80040ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3710      	adds	r7, #16
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}

08004192 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004192:	b480      	push	{r7}
 8004194:	b095      	sub	sp, #84	@ 0x54
 8004196:	af00      	add	r7, sp, #0
 8004198:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041a2:	e853 3f00 	ldrex	r3, [r3]
 80041a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80041a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	461a      	mov	r2, r3
 80041b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80041ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80041be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80041c0:	e841 2300 	strex	r3, r2, [r1]
 80041c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80041c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d1e6      	bne.n	800419a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	3308      	adds	r3, #8
 80041d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041d4:	6a3b      	ldr	r3, [r7, #32]
 80041d6:	e853 3f00 	ldrex	r3, [r3]
 80041da:	61fb      	str	r3, [r7, #28]
   return(result);
 80041dc:	69fb      	ldr	r3, [r7, #28]
 80041de:	f023 0301 	bic.w	r3, r3, #1
 80041e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	3308      	adds	r3, #8
 80041ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80041ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80041ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80041f4:	e841 2300 	strex	r3, r2, [r1]
 80041f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80041fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d1e5      	bne.n	80041cc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004204:	2b01      	cmp	r3, #1
 8004206:	d118      	bne.n	800423a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	e853 3f00 	ldrex	r3, [r3]
 8004214:	60bb      	str	r3, [r7, #8]
   return(result);
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	f023 0310 	bic.w	r3, r3, #16
 800421c:	647b      	str	r3, [r7, #68]	@ 0x44
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	461a      	mov	r2, r3
 8004224:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004226:	61bb      	str	r3, [r7, #24]
 8004228:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422a:	6979      	ldr	r1, [r7, #20]
 800422c:	69ba      	ldr	r2, [r7, #24]
 800422e:	e841 2300 	strex	r3, r2, [r1]
 8004232:	613b      	str	r3, [r7, #16]
   return(result);
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1e6      	bne.n	8004208 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2220      	movs	r2, #32
 800423e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2200      	movs	r2, #0
 800424c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800424e:	bf00      	nop
 8004250:	3754      	adds	r7, #84	@ 0x54
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr

0800425a <memset>:
 800425a:	4402      	add	r2, r0
 800425c:	4603      	mov	r3, r0
 800425e:	4293      	cmp	r3, r2
 8004260:	d100      	bne.n	8004264 <memset+0xa>
 8004262:	4770      	bx	lr
 8004264:	f803 1b01 	strb.w	r1, [r3], #1
 8004268:	e7f9      	b.n	800425e <memset+0x4>
	...

0800426c <__libc_init_array>:
 800426c:	b570      	push	{r4, r5, r6, lr}
 800426e:	4d0d      	ldr	r5, [pc, #52]	@ (80042a4 <__libc_init_array+0x38>)
 8004270:	4c0d      	ldr	r4, [pc, #52]	@ (80042a8 <__libc_init_array+0x3c>)
 8004272:	1b64      	subs	r4, r4, r5
 8004274:	10a4      	asrs	r4, r4, #2
 8004276:	2600      	movs	r6, #0
 8004278:	42a6      	cmp	r6, r4
 800427a:	d109      	bne.n	8004290 <__libc_init_array+0x24>
 800427c:	4d0b      	ldr	r5, [pc, #44]	@ (80042ac <__libc_init_array+0x40>)
 800427e:	4c0c      	ldr	r4, [pc, #48]	@ (80042b0 <__libc_init_array+0x44>)
 8004280:	f000 f818 	bl	80042b4 <_init>
 8004284:	1b64      	subs	r4, r4, r5
 8004286:	10a4      	asrs	r4, r4, #2
 8004288:	2600      	movs	r6, #0
 800428a:	42a6      	cmp	r6, r4
 800428c:	d105      	bne.n	800429a <__libc_init_array+0x2e>
 800428e:	bd70      	pop	{r4, r5, r6, pc}
 8004290:	f855 3b04 	ldr.w	r3, [r5], #4
 8004294:	4798      	blx	r3
 8004296:	3601      	adds	r6, #1
 8004298:	e7ee      	b.n	8004278 <__libc_init_array+0xc>
 800429a:	f855 3b04 	ldr.w	r3, [r5], #4
 800429e:	4798      	blx	r3
 80042a0:	3601      	adds	r6, #1
 80042a2:	e7f2      	b.n	800428a <__libc_init_array+0x1e>
 80042a4:	0800430c 	.word	0x0800430c
 80042a8:	0800430c 	.word	0x0800430c
 80042ac:	0800430c 	.word	0x0800430c
 80042b0:	08004310 	.word	0x08004310

080042b4 <_init>:
 80042b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042b6:	bf00      	nop
 80042b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042ba:	bc08      	pop	{r3}
 80042bc:	469e      	mov	lr, r3
 80042be:	4770      	bx	lr

080042c0 <_fini>:
 80042c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042c2:	bf00      	nop
 80042c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042c6:	bc08      	pop	{r3}
 80042c8:	469e      	mov	lr, r3
 80042ca:	4770      	bx	lr
