EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr B 17000 11000
encoding utf-8
Sheet 18 43
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:IS43TR16256B-107MBLI U12
U 1 1 60BB3A79
P 3100 2850
F 0 "U12" H 3825 3115 50  0000 C CNN
F 1 "IS43TR16256B-107MBLI" H 3825 3024 50  0000 C CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA-96_9x16_9.0x13.0mm" H 3150 3100 50  0001 L CNN
F 3 "https://www.mouser.vn/datasheet/2/198/43_46TR16256B_85120BL-1518528.pdf" H 3120 3170 50  0001 L CNN
F 4 "96-TWBGA (9x13)" H 3150 3350 50  0001 L CNN "Chip Set"
F 5 "ISSI, Integrated Silicon Solution Inc" H 3150 3425 50  0001 L CNN "Manufacturer"
F 6 "IS43TR16256B-107MBLI" H 3150 3250 50  0001 L CNN "MPN"
F 7 "706-1726-ND" H 3150 3175 50  0001 L CNN "Digi-Key_PN"
	1    3100 2850
	1    0    0    -1  
$EndComp
Text Notes 9200 1000 0    197  ~ 39
EMIF-DDR3-1
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:IS43TR16256B-107MBLI U13
U 1 1 60BB7069
P 7400 2800
F 0 "U13" H 8125 3065 50  0000 C CNN
F 1 "IS43TR16256B-107MBLI" H 8125 2974 50  0000 C CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA-96_9x16_9.0x13.0mm" H 7450 3050 50  0001 L CNN
F 3 "https://www.mouser.vn/datasheet/2/198/43_46TR16256B_85120BL-1518528.pdf" H 7420 3120 50  0001 L CNN
F 4 "96-TWBGA (9x13)" H 7450 3300 50  0001 L CNN "Chip Set"
F 5 "ISSI, Integrated Silicon Solution Inc" H 7450 3375 50  0001 L CNN "Manufacturer"
F 6 "IS43TR16256B-107MBLI" H 7450 3200 50  0001 L CNN "MPN"
F 7 "706-1726-ND" H 7450 3125 50  0001 L CNN "Digi-Key_PN"
	1    7400 2800
	1    0    0    -1  
$EndComp
$EndSCHEMATC
