{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1495428155220 ""} { "Info" "IQCU_OPT_MODE_OVERRIDE" "Placement Effort Multiplier 4.0 " "Mode behavior is affected by advanced setting Placement Effort Multiplier (default for this mode is 4.0)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1495428155220 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1495428155220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1495428155238 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spw_ulight_nofifo 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"spw_ulight_nofifo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1495428155307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495428155343 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495428155343 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1495428155993 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1495428156022 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1495428160498 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1495428170227 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G14 " "spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1495428170721 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_pll_tx:pll_tx\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[3\]~CLKENA0 96 global CLKCTRL_G2 " "spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_pll_tx:pll_tx\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[3\]~CLKENA0 with 96 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1495428170721 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_pll_tx:pll_tx\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 2 global CLKCTRL_G3 " "spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_pll_tx:pll_tx\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 with 2 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1495428170721 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_pll_tx:pll_tx\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0 1 global CLKCTRL_G0 " "spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_pll_tx:pll_tx\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1495428170721 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1495428170721 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 4730 global CLKCTRL_G1 " "FPGA_CLK1_50~inputCLKENA0 with 4730 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1495428170721 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "spw_ulight_nofifo:AXI_INTERFACE\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 4587 global CLKCTRL_G6 " "spw_ulight_nofifo:AXI_INTERFACE\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 4587 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1495428170721 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1495428170721 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1495428170721 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495428170723 ""}
{ "Info" "ISTA_SDC_FOUND" "sdc_spw/spw_ulight_nofifo.out.sdc " "Reading SDC File: 'sdc_spw/spw_ulight_nofifo.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1495428173814 ""}
{ "Info" "ISTA_SDC_FOUND" "spw_ulight_nofifo/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'spw_ulight_nofifo/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1495428173940 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|negedge_clk  from: datac  to: combout " "Cell: A\|negedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|negedge_clk  from: datad  to: combout " "Cell: A\|negedge_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|posedge_clk  from: datab  to: combout " "Cell: A\|posedge_clk  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|posedge_clk  from: datac  to: combout " "Cell: A\|posedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|negedge_clk  from: datad  to: combout " "Cell: B\|negedge_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|negedge_clk  from: datae  to: combout " "Cell: B\|negedge_clk  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|posedge_clk  from: datab  to: combout " "Cell: B\|posedge_clk  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|posedge_clk  from: datac  to: combout " "Cell: B\|posedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|negedge_clk  from: datab  to: combout " "Cell: RX_B\|negedge_clk  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|negedge_clk  from: datac  to: combout " "Cell: RX_B\|negedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|posedge_clk  from: datab  to: combout " "Cell: RX_B\|posedge_clk  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|posedge_clk  from: datac  to: combout " "Cell: RX_B\|posedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|negedge_clk  from: datac  to: combout " "Cell: RX\|negedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|negedge_clk  from: datad  to: combout " "Cell: RX\|negedge_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|posedge_clk  from: datac  to: combout " "Cell: RX\|posedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|posedge_clk  from: datad  to: combout " "Cell: RX\|posedge_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: datab  to: combout " "Cell: TX_B\|always1~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: datad  to: combout " "Cell: TX_B\|always1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~13  from: datac  to: combout " "Cell: TX_B\|tx_dout~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~8  from: datac  to: combout " "Cell: TX_B\|tx_dout~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~0  from: datac  to: combout " "Cell: TX_B\|tx_sout~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~1  from: datab  to: combout " "Cell: TX_B\|tx_sout~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~1  from: datad  to: combout " "Cell: TX_B\|tx_sout~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datab  to: combout " "Cell: TX\|always1~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datac  to: combout " "Cell: TX\|always1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datad  to: combout " "Cell: TX\|always1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~0  from: datac  to: combout " "Cell: TX\|tx_dout~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~2  from: datac  to: combout " "Cell: TX\|tx_dout~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~33  from: datab  to: combout " "Cell: TX\|tx_dout~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~37  from: datac  to: combout " "Cell: TX\|tx_dout~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~0  from: datac  to: combout " "Cell: TX\|tx_sout~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datab  to: combout " "Cell: TX\|tx_sout~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datac  to: combout " "Cell: TX\|tx_sout~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datad  to: combout " "Cell: TX\|tx_sout~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428174025 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1495428174025 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1495428174141 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1495428174151 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1495428174152 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1495428174152 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " " 200.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1495428174152 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " " 100.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1495428174152 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " "  10.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1495428174152 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "   2.500 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1495428174152 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 detector_tokens:A\|rx_buffer_write " "  10.000 detector_tokens:A\|rx_buffer_write" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1495428174152 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 detector_tokens:B\|rx_buffer_write " "  10.000 detector_tokens:B\|rx_buffer_write" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1495428174152 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1495428174152 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 FSM_SPW:FSM_B\|state_fsm.connecting " "  10.000 FSM_SPW:FSM_B\|state_fsm.connecting" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1495428174152 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 FSM_SPW:FSM\|state_fsm.connecting " "  10.000 FSM_SPW:FSM\|state_fsm.connecting" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1495428174152 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 RX_SPW:RX_B\|counter_neg\[0\] " "  10.000 RX_SPW:RX_B\|counter_neg\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1495428174152 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 RX_SPW:RX\|counter_neg\[0\] " "  10.000 RX_SPW:RX\|counter_neg\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1495428174152 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1495428174152 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1495428174516 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495428174547 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495428174613 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1495428174677 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1495428174678 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1495428174707 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1495428176381 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1495428176412 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1495428176412 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1495428176562 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1495428177907 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1495428180150 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1495428180160 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1495428182419 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1495428184568 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1495428185189 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1495428185311 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1495428185311 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1495428185352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1495428187222 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1495428187262 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1495428187262 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:27 " "Fitter preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495428187776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1495428193367 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1495428195592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:35 " "Fitter placement preparation operations ending: elapsed time is 00:00:35" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495428228815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1495428257008 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1495428275662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495428275662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1495428279014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y24 X22_Y36 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36" {  } { { "loc" "" { Generic "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36"} { { 12 { 0 ""} 11 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1495428313804 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1495428313804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:23 " "Fitter routing operations ending: elapsed time is 00:01:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495428366303 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 32.53 " "Total time spent on timing analysis during the Fitter is 32.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1495428381160 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495428381435 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495428389816 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495428389826 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495428399371 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:36 " "Fitter post-fit operations ending: elapsed time is 00:00:36" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495428417868 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1495428418584 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/output_files/spw_ulight_nofifo.fit.smsg " "Generated suppressed messages file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/altera_fpga_de0_nano/output_files/spw_ulight_nofifo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1495428419723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2101 " "Peak virtual memory: 2101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495428423372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 22 01:47:03 2017 " "Processing ended: Mon May 22 01:47:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495428423372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:34 " "Elapsed time: 00:04:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495428423372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:48 " "Total CPU time (on all processors): 00:07:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495428423372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1495428423372 ""}
