{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763162215827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763162215827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 18:16:55 2025 " "Processing started: Fri Nov 14 18:16:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763162215827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162215827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RiscVpc -c RiscVpc " "Command: quartus_map --read_settings_files=on --write_settings_files=off RiscVpc -c RiscVpc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162215828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763162216288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763162216288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/submodules/vgaclock_video_pll_0_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/vgaclock_video_pll_0_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock_video_pll_0_video_pll " "Found entity 1: vgaClock_video_pll_0_video_pll" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/submodules/vgaclock_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/vgaclock_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock_video_pll_0 " "Found entity 1: vgaClock_video_pll_0" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "vgaClock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/vgaClock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/vgaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/vgaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock " "Found entity 1: vgaClock" {  } { { "vgaClock/synthesis/vgaClock.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/vgaClock/synthesis/vgaClock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_renderer.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_renderer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_renderer " "Found entity 1: font_renderer" {  } { { "font_renderer.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/font_renderer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/hex7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_level " "Found entity 1: tb_top_level" {  } { { "tb_top_level.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/tb_top_level.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "register_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generador_imm.sv 1 1 " "Found 1 design units, including 1 entities, in source file generador_imm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Generador_Imm " "Found entity 1: Generador_Imm" {  } { { "Generador_Imm.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/Generador_Imm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223225 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dataMemory.sv(61) " "Verilog HDL information at dataMemory.sv(61): always construct contains both blocking and non-blocking assignments" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1763162223227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color.sv 2 2 " "Found 2 design units, including 2 entities, in source file color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color " "Found entity 1: color" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223231 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_controller_1280x800 " "Found entity 2: vga_controller_1280x800" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 747 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/font_rom.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_unit " "Found entity 1: branch_unit" {  } { { "branch_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/branch_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763162223235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223235 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memorD10 top_level.v(318) " "Verilog HDL Implicit Net warning at top_level.v(318): created implicit net for \"memorD10\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 318 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763162223285 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top_level.v(418) " "Verilog HDL Case Statement information at top_level.v(418): all case item expressions in this case statement are onehot" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 418 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763162223290 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:sumar " "Elaborating entity \"sumador\" for hierarchy \"sumador:sumar\"" {  } { { "top_level.v" "sumar" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pcInst " "Elaborating entity \"pc\" for hierarchy \"pc:pcInst\"" {  } { { "top_level.v" "pcInst" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:imem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:imem\"" {  } { { "top_level.v" "imem" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223293 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 127 instructionMemory.sv(11) " "Verilog HDL warning at instructionMemory.sv(11): number of words (3) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1763162223294 "|top_level|instructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrucciones.data_a 0 instructionMemory.sv(7) " "Net \"instrucciones.data_a\" at instructionMemory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223294 "|top_level|instructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrucciones.waddr_a 0 instructionMemory.sv(7) " "Net \"instrucciones.waddr_a\" at instructionMemory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223294 "|top_level|instructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrucciones.we_a 0 instructionMemory.sv(7) " "Net \"instrucciones.we_a\" at instructionMemory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223294 "|top_level|instructionMemory:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:controla " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:controla\"" {  } { { "top_level.v" "controla" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223294 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_unit.sv(77) " "Verilog HDL Case Statement warning at control_unit.sv(77): case item expression covers a value already covered by a previous case item" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 77 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763162223295 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IMMSrc control_unit.sv(31) " "Verilog HDL Always Construct warning at control_unit.sv(31): inferring latch(es) for variable \"IMMSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763162223297 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RUWr control_unit.sv(31) " "Verilog HDL Always Construct warning at control_unit.sv(31): inferring latch(es) for variable \"RUWr\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763162223297 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUASrc control_unit.sv(31) " "Verilog HDL Always Construct warning at control_unit.sv(31): inferring latch(es) for variable \"ALUASrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763162223297 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUop control_unit.sv(31) " "Verilog HDL Always Construct warning at control_unit.sv(31): inferring latch(es) for variable \"ALUop\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763162223297 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DMWR control_unit.sv(31) " "Verilog HDL Always Construct warning at control_unit.sv(31): inferring latch(es) for variable \"DMWR\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763162223297 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BrOp control_unit.sv(31) " "Verilog HDL Always Construct warning at control_unit.sv(31): inferring latch(es) for variable \"BrOp\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763162223297 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RUDataWrSrc control_unit.sv(31) " "Verilog HDL Always Construct warning at control_unit.sv(31): inferring latch(es) for variable \"RUDataWrSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763162223297 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DMCtrl control_unit.sv(31) " "Verilog HDL Always Construct warning at control_unit.sv(31): inferring latch(es) for variable \"DMCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763162223297 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DMCtrl\[0\] control_unit.sv(31) " "Inferred latch for \"DMCtrl\[0\]\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223298 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DMCtrl\[1\] control_unit.sv(31) " "Inferred latch for \"DMCtrl\[1\]\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223298 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DMCtrl\[2\] control_unit.sv(31) " "Inferred latch for \"DMCtrl\[2\]\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223298 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUDataWrSrc\[0\] control_unit.sv(31) " "Inferred latch for \"RUDataWrSrc\[0\]\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223298 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUDataWrSrc\[1\] control_unit.sv(31) " "Inferred latch for \"RUDataWrSrc\[1\]\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223298 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUDataWrSrc\[2\] control_unit.sv(31) " "Inferred latch for \"RUDataWrSrc\[2\]\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223298 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrOp\[0\] control_unit.sv(31) " "Inferred latch for \"BrOp\[0\]\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223298 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrOp\[1\] control_unit.sv(31) " "Inferred latch for \"BrOp\[1\]\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223299 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrOp\[2\] control_unit.sv(31) " "Inferred latch for \"BrOp\[2\]\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223299 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrOp\[3\] control_unit.sv(31) " "Inferred latch for \"BrOp\[3\]\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223299 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DMWR control_unit.sv(31) " "Inferred latch for \"DMWR\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223299 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] control_unit.sv(31) " "Inferred latch for \"ALUop\[0\]\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223299 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] control_unit.sv(31) " "Inferred latch for \"ALUop\[1\]\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223299 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[2\] control_unit.sv(31) " "Inferred latch for \"ALUop\[2\]\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223299 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[3\] control_unit.sv(31) " "Inferred latch for \"ALUop\[3\]\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223299 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUASrc control_unit.sv(31) " "Inferred latch for \"ALUASrc\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223299 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUWr control_unit.sv(31) " "Inferred latch for \"RUWr\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223299 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMSrc\[0\] control_unit.sv(31) " "Inferred latch for \"IMMSrc\[0\]\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223299 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMSrc\[1\] control_unit.sv(31) " "Inferred latch for \"IMMSrc\[1\]\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223299 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMSrc\[2\] control_unit.sv(31) " "Inferred latch for \"IMMSrc\[2\]\" at control_unit.sv(31)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162223299 "|top_level|control_unit:controla"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit register_unit:registros " "Elaborating entity \"register_unit\" for hierarchy \"register_unit:registros\"" {  } { { "top_level.v" "registros" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generador_Imm Generador_Imm:inmediatos " "Elaborating entity \"Generador_Imm\" for hierarchy \"Generador_Imm:inmediatos\"" {  } { { "top_level.v" "inmediatos" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:operaciones " "Elaborating entity \"ALU\" for hierarchy \"ALU:operaciones\"" {  } { { "top_level.v" "operaciones" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_unit branch_unit:branch_unit " "Elaborating entity \"branch_unit\" for hierarchy \"branch_unit:branch_unit\"" {  } { { "top_level.v" "branch_unit" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dataMemory " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dataMemory\"" {  } { { "top_level.v" "dataMemory" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color color:color " "Elaborating entity \"color\" for hierarchy \"color:color\"" {  } { { "top_level.v" "color" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 color.sv(720) " "Verilog HDL assignment warning at color.sv(720): truncated value with size 32 to match size of target (6)" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763162223374 "|top_level|color:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 color.sv(721) " "Verilog HDL assignment warning at color.sv(721): truncated value with size 32 to match size of target (7)" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763162223374 "|top_level|color:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 color.sv(726) " "Verilog HDL assignment warning at color.sv(726): truncated value with size 32 to match size of target (4)" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763162223374 "|top_level|color:color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 color.sv(727) " "Verilog HDL assignment warning at color.sv(727): truncated value with size 32 to match size of target (3)" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763162223374 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[0\]\[13..19\] 0 color.sv(132) " "Net \"mensaje\[0\]\[13..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223374 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[0\]\[29..39\] 0 color.sv(132) " "Net \"mensaje\[0\]\[29..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223374 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[0\]\[49..59\] 0 color.sv(132) " "Net \"mensaje\[0\]\[49..59\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223374 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[0\]\[69..80\] 0 color.sv(132) " "Net \"mensaje\[0\]\[69..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223374 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[1\]\[6..19\] 0 color.sv(132) " "Net \"mensaje\[1\]\[6..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[1\]\[32..39\] 0 color.sv(132) " "Net \"mensaje\[1\]\[32..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[1\]\[46..80\] 0 color.sv(132) " "Net \"mensaje\[1\]\[46..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[2\]\[16..19\] 0 color.sv(132) " "Net \"mensaje\[2\]\[16..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[2\]\[32..39\] 0 color.sv(132) " "Net \"mensaje\[2\]\[32..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[2\]\[46..80\] 0 color.sv(132) " "Net \"mensaje\[2\]\[46..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[3\]\[16..19\] 0 color.sv(132) " "Net \"mensaje\[3\]\[16..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[3\]\[32..39\] 0 color.sv(132) " "Net \"mensaje\[3\]\[32..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[3\]\[46..80\] 0 color.sv(132) " "Net \"mensaje\[3\]\[46..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[4\]\[14..19\] 0 color.sv(132) " "Net \"mensaje\[4\]\[14..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[4\]\[32..39\] 0 color.sv(132) " "Net \"mensaje\[4\]\[32..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[4\]\[46..80\] 0 color.sv(132) " "Net \"mensaje\[4\]\[46..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[5\]\[13..19\] 0 color.sv(132) " "Net \"mensaje\[5\]\[13..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[5\]\[32..39\] 0 color.sv(132) " "Net \"mensaje\[5\]\[32..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[5\]\[46..80\] 0 color.sv(132) " "Net \"mensaje\[5\]\[46..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[6\]\[8..19\] 0 color.sv(132) " "Net \"mensaje\[6\]\[8..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[6\]\[32..39\] 0 color.sv(132) " "Net \"mensaje\[6\]\[32..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[6\]\[46..80\] 0 color.sv(132) " "Net \"mensaje\[6\]\[46..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[7\]\[12..19\] 0 color.sv(132) " "Net \"mensaje\[7\]\[12..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[7\]\[32..39\] 0 color.sv(132) " "Net \"mensaje\[7\]\[32..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[7\]\[46..80\] 0 color.sv(132) " "Net \"mensaje\[7\]\[46..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[8\]\[12..19\] 0 color.sv(132) " "Net \"mensaje\[8\]\[12..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[8\]\[32..39\] 0 color.sv(132) " "Net \"mensaje\[8\]\[32..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[8\]\[46..80\] 0 color.sv(132) " "Net \"mensaje\[8\]\[46..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[9\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[9\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[9\]\[32..39\] 0 color.sv(132) " "Net \"mensaje\[9\]\[32..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[9\]\[46..80\] 0 color.sv(132) " "Net \"mensaje\[9\]\[46..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[10\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[10\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[10\]\[32..39\] 0 color.sv(132) " "Net \"mensaje\[10\]\[32..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[10\]\[46..80\] 0 color.sv(132) " "Net \"mensaje\[10\]\[46..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[11\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[11\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[11\]\[32..39\] 0 color.sv(132) " "Net \"mensaje\[11\]\[32..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[11\]\[46..80\] 0 color.sv(132) " "Net \"mensaje\[11\]\[46..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[12\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[12\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[12\]\[32..39\] 0 color.sv(132) " "Net \"mensaje\[12\]\[32..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223375 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[12\]\[46..80\] 0 color.sv(132) " "Net \"mensaje\[12\]\[46..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[13\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[13\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[13\]\[32..39\] 0 color.sv(132) " "Net \"mensaje\[13\]\[32..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[13\]\[46..80\] 0 color.sv(132) " "Net \"mensaje\[13\]\[46..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[14\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[14\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[14\]\[32..39\] 0 color.sv(132) " "Net \"mensaje\[14\]\[32..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[14\]\[46..80\] 0 color.sv(132) " "Net \"mensaje\[14\]\[46..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[15\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[15\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[15\]\[32..39\] 0 color.sv(132) " "Net \"mensaje\[15\]\[32..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[15\]\[46..80\] 0 color.sv(132) " "Net \"mensaje\[15\]\[46..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[16\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[16\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[16\]\[33..39\] 0 color.sv(132) " "Net \"mensaje\[16\]\[33..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[16\]\[47..80\] 0 color.sv(132) " "Net \"mensaje\[16\]\[47..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[17\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[17\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[17\]\[33..39\] 0 color.sv(132) " "Net \"mensaje\[17\]\[33..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[17\]\[47..80\] 0 color.sv(132) " "Net \"mensaje\[17\]\[47..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[18\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[18\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[18\]\[33..39\] 0 color.sv(132) " "Net \"mensaje\[18\]\[33..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[18\]\[47..80\] 0 color.sv(132) " "Net \"mensaje\[18\]\[47..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[19\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[19\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[19\]\[33..39\] 0 color.sv(132) " "Net \"mensaje\[19\]\[33..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[19\]\[47..80\] 0 color.sv(132) " "Net \"mensaje\[19\]\[47..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[20\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[20\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[20\]\[33..39\] 0 color.sv(132) " "Net \"mensaje\[20\]\[33..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[20\]\[47..80\] 0 color.sv(132) " "Net \"mensaje\[20\]\[47..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[21\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[21\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[21\]\[33..39\] 0 color.sv(132) " "Net \"mensaje\[21\]\[33..39\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[21\]\[47..80\] 0 color.sv(132) " "Net \"mensaje\[21\]\[47..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[22\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[22\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[22\]\[33..80\] 0 color.sv(132) " "Net \"mensaje\[22\]\[33..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[23\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[23\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[23\]\[33..80\] 0 color.sv(132) " "Net \"mensaje\[23\]\[33..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[24\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[24\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[24\]\[33..80\] 0 color.sv(132) " "Net \"mensaje\[24\]\[33..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[25\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[25\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223376 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[25\]\[33..80\] 0 color.sv(132) " "Net \"mensaje\[25\]\[33..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223377 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[26\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[26\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223377 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[26\]\[33..80\] 0 color.sv(132) " "Net \"mensaje\[26\]\[33..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223377 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[27\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[27\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223377 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[27\]\[33..80\] 0 color.sv(132) " "Net \"mensaje\[27\]\[33..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223377 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[28\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[28\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223377 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[28\]\[33..80\] 0 color.sv(132) " "Net \"mensaje\[28\]\[33..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223377 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[29\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[29\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223377 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[29\]\[33..80\] 0 color.sv(132) " "Net \"mensaje\[29\]\[33..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223377 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[30\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[30\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223377 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[30\]\[33..80\] 0 color.sv(132) " "Net \"mensaje\[30\]\[33..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223377 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[31\]\[0..19\] 0 color.sv(132) " "Net \"mensaje\[31\]\[0..19\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223377 "|top_level|color:color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje\[31\]\[33..80\] 0 color.sv(132) " "Net \"mensaje\[31\]\[33..80\]\" at color.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223377 "|top_level|color:color"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mensaje " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mensaje\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1763162223377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaClock color:color\|vgaClock:vgaclock " "Elaborating entity \"vgaClock\" for hierarchy \"color:color\|vgaClock:vgaclock\"" {  } { { "color.sv" "vgaclock" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaClock_video_pll_0 color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0 " "Elaborating entity \"vgaClock_video_pll_0\" for hierarchy \"color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\"" {  } { { "vgaClock/synthesis/vgaClock.v" "video_pll_0" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/vgaClock/synthesis/vgaClock.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaClock_video_pll_0_video_pll color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll " "Elaborating entity \"vgaClock_video_pll_0_video_pll\" for hierarchy \"color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "video_pll" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "altera_pll_i" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223416 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1763162223420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 83.333333 MHz " "Parameter \"output_clock_frequency1\" = \"83.333333 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 32.894736 MHz " "Parameter \"output_clock_frequency2\" = \"32.894736 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763162223421 ""}  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763162223421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "reset_from_locked" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller_1280x800 color:color\|vga_controller_1280x800:ctrl " "Elaborating entity \"vga_controller_1280x800\" for hierarchy \"color:color\|vga_controller_1280x800:ctrl\"" {  } { { "color.sv" "ctrl" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 color.sv(779) " "Verilog HDL assignment warning at color.sv(779): truncated value with size 32 to match size of target (10)" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763162223425 "|top_level|color:color|vga_controller_1280x800:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 color.sv(781) " "Verilog HDL assignment warning at color.sv(781): truncated value with size 32 to match size of target (11)" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763162223425 "|top_level|color:color|vga_controller_1280x800:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_renderer color:color\|font_renderer:font_inst " "Elaborating entity \"font_renderer\" for hierarchy \"color:color\|font_renderer:font_inst\"" {  } { { "color.sv" "font_inst" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223425 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 font_renderer.sv(18) " "Verilog HDL assignment warning at font_renderer.sv(18): truncated value with size 12 to match size of target (11)" {  } { { "font_renderer.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/font_renderer.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763162223426 "|top_level|color:color|font_renderer:font_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom color:color\|font_renderer:font_inst\|font_rom:rom_inst " "Elaborating entity \"font_rom\" for hierarchy \"color:color\|font_renderer:font_inst\|font_rom:rom_inst\"" {  } { { "font_renderer.sv" "rom_inst" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/font_renderer.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223426 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 font_rom.sv(12) " "Net \"mem.data_a\" at font_rom.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "font_rom.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/font_rom.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223427 "|top_level|color:color|font_renderer:font_inst|font_rom:rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 font_rom.sv(12) " "Net \"mem.waddr_a\" at font_rom.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "font_rom.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/font_rom.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223427 "|top_level|color:color|font_renderer:font_inst|font_rom:rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 font_rom.sv(12) " "Net \"mem.we_a\" at font_rom.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "font_rom.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/font_rom.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763162223427 "|top_level|color:color|font_renderer:font_inst|font_rom:rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:displayN0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:displayN0\"" {  } { { "top_level.v" "displayN0" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162223428 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "d:/escritorio/quartus/quartusdescarga/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } } { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 25 0 0 } } { "vgaClock/synthesis/vgaClock.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/vgaClock/synthesis/vgaClock.v" 18 0 0 } } { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 98 0 0 } } { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763162224040 "|top_level|color:color|vgaClock:vgaclock|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1763162224040 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1763162224040 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "color:color\|font_renderer:font_inst\|font_rom:rom_inst\|mem " "RAM logic \"color:color\|font_renderer:font_inst\|font_rom:rom_inst\|mem\" is uninferred due to asynchronous read logic" {  } { { "font_rom.sv" "mem" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/font_rom.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1763162224603 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "instructionMemory:imem\|instrucciones " "RAM logic \"instructionMemory:imem\|instrucciones\" is uninferred due to inappropriate RAM size" {  } { { "instructionMemory.sv" "instrucciones" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1763162224603 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1763162224603 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/db/RiscVpc.ram0_instructionMemory_929dabe3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/db/RiscVpc.ram0_instructionMemory_929dabe3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1763162224616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control_unit:controla\|IMMSrc\[0\] " "LATCH primitive \"control_unit:controla\|IMMSrc\[0\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1763162224784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control_unit:controla\|IMMSrc\[1\] " "LATCH primitive \"control_unit:controla\|IMMSrc\[1\]\" is permanently enabled" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1763162224784 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1763162227277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controla\|ALUASrc " "Latch control_unit:controla\|ALUASrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:pcInst\|address\[8\] " "Ports D and ENA on the latch are fed by the same signal pc:pcInst\|address\[8\]" {  } { { "pc.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/pc.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1763162227304 ""}  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1763162227304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controla\|RUDataWrSrc\[0\] " "Latch control_unit:controla\|RUDataWrSrc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:pcInst\|address\[8\] " "Ports D and ENA on the latch are fed by the same signal pc:pcInst\|address\[8\]" {  } { { "pc.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/pc.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1763162227304 ""}  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1763162227304 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763162229036 "|top_level|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763162229036 "|top_level|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763162229036 "|top_level|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763162229036 "|top_level|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763162229036 "|top_level|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] VCC " "Pin \"leds\[5\]\" is stuck at VCC" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763162229036 "|top_level|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763162229036 "|top_level|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] VCC " "Pin \"leds\[7\]\" is stuck at VCC" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763162229036 "|top_level|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763162229036 "|top_level|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] VCC " "Pin \"leds\[9\]\" is stuck at VCC" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763162229036 "|top_level|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1763162229036 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763162229163 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/output_files/RiscVpc.map.smsg " "Generated suppressed messages file C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/output_files/RiscVpc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162233934 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763162234152 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763162234152 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1763162234293 ""}  } { { "altera_pll.v" "" { Text "d:/escritorio/quartus/quartusdescarga/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1763162234293 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch5 " "No output dependent on input pin \"switch5\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763162234367 "|top_level|switch5"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1763162234367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1640 " "Implemented 1640 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763162234372 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763162234372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1550 " "Implemented 1550 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763162234372 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1763162234372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763162234372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763162234418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 18:17:14 2025 " "Processing ended: Fri Nov 14 18:17:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763162234418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763162234418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763162234418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763162234418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1763162235794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763162235795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 18:17:15 2025 " "Processing started: Fri Nov 14 18:17:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763162235795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1763162235795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RiscVpc -c RiscVpc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RiscVpc -c RiscVpc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1763162235795 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1763162235934 ""}
{ "Info" "0" "" "Project  = RiscVpc" {  } {  } 0 0 "Project  = RiscVpc" 0 0 "Fitter" 0 0 1763162235935 ""}
{ "Info" "0" "" "Revision = RiscVpc" {  } {  } 0 0 "Revision = RiscVpc" 0 0 "Fitter" 0 0 1763162235935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1763162236077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1763162236078 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RiscVpc 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"RiscVpc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1763162236094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763162236134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763162236134 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1763162236239 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1763162236615 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1763162236640 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1763162236730 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1763162246216 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1763162246328 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1763162246328 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 23 global CLKCTRL_G6 " "color:color\|vgaClock:vgaclock\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 23 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1763162246422 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1763162246422 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clkFPGA~inputCLKENA0 352 global CLKCTRL_G4 " "clkFPGA~inputCLKENA0 with 352 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1763162246422 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 128 global CLKCTRL_G7 " "clk~inputCLKENA0 with 128 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1763162246422 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1763162246422 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1763162246422 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver clk~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver clk~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clk PIN_AA15 " "Refclk input I/O pad clk is placed onto PIN_AA15" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1763162246423 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1763162246423 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1763162246423 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763162246423 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1763162247296 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RiscVpc.sdc " "Synopsys Design Constraints File file not found: 'RiscVpc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1763162247298 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1763162247298 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1763162247301 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763162247309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763162247309 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763162247309 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1763162247309 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1763162247317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1763162247318 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1763162247318 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1763162247395 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763162247396 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763162247400 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1763162247403 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1763162247403 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1763162247404 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1763162247405 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1763162247406 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1763162247406 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763162247538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1763162252183 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1763162252732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:20 " "Fitter placement preparation operations ending: elapsed time is 00:01:20" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763162332670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1763162413838 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1763162417199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763162417199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1763162418711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X67_Y11 X77_Y22 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22" {  } { { "loc" "" { Generic "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22"} { { 12 { 0 ""} 67 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1763162425747 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1763162425747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1763162466800 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1763162466800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:45 " "Fitter routing operations ending: elapsed time is 00:00:45" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763162466806 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.90 " "Total time spent on timing analysis during the Fitter is 3.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1763162470713 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1763162470778 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1763162471843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1763162471844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1763162472824 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763162477353 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/output_files/RiscVpc.fit.smsg " "Generated suppressed messages file C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/output_files/RiscVpc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1763162477768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6881 " "Peak virtual memory: 6881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763162478594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 18:21:18 2025 " "Processing ended: Fri Nov 14 18:21:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763162478594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:03 " "Elapsed time: 00:04:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763162478594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:12:26 " "Total CPU time (on all processors): 00:12:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763162478594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1763162478594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1763162479888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763162479889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 18:21:19 2025 " "Processing started: Fri Nov 14 18:21:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763162479889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1763162479889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RiscVpc -c RiscVpc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RiscVpc -c RiscVpc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1763162479889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1763162480895 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1763162486051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5241 " "Peak virtual memory: 5241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763162486374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 18:21:26 2025 " "Processing ended: Fri Nov 14 18:21:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763162486374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763162486374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763162486374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1763162486374 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1763162487084 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1763162487849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763162487849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 18:21:27 2025 " "Processing started: Fri Nov 14 18:21:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763162487849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1763162487849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RiscVpc -c RiscVpc " "Command: quartus_sta RiscVpc -c RiscVpc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1763162487849 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1763162488003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1763162488698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1763162488698 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763162488737 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763162488737 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1763162489255 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RiscVpc.sdc " "Synopsys Design Constraints File file not found: 'RiscVpc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1763162489303 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1763162489303 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkFPGA clkFPGA " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkFPGA clkFPGA" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763162489307 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 6 -multiply_by 40 -duty_cycle 50.00 -name \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 6 -multiply_by 40 -duty_cycle 50.00 -name \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763162489307 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763162489307 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763162489307 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1763162489307 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1763162489308 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pc:pcInst\|address\[2\] pc:pcInst\|address\[2\] " "create_clock -period 1.000 -name pc:pcInst\|address\[2\] pc:pcInst\|address\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1763162489308 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763162489308 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763162489314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763162489314 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763162489314 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763162489314 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1763162489318 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763162489318 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1763162489319 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1763162489334 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763162489424 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763162489424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.132 " "Worst-case setup slack is -26.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.132           -5276.629 clkFPGA  " "  -26.132           -5276.629 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.415           -2332.468 clk  " "  -19.415           -2332.468 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.892             -28.874 pc:pcInst\|address\[2\]  " "  -15.892             -28.874 pc:pcInst\|address\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.872              -6.872 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.872              -6.872 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763162489426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.784 " "Worst-case hold slack is -1.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.784             -29.119 clk  " "   -1.784             -29.119 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.383               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.847               0.000 clkFPGA  " "    0.847               0.000 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.031               0.000 pc:pcInst\|address\[2\]  " "    4.031               0.000 pc:pcInst\|address\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763162489441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763162489445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763162489449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.429 " "Worst-case minimum pulse width slack is -0.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.429            -103.429 clk  " "   -0.429            -103.429 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 pc:pcInst\|address\[2\]  " "    0.269               0.000 pc:pcInst\|address\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.500               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.299               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.299               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.396               0.000 clkFPGA  " "    9.396               0.000 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162489452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763162489452 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1763162489523 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1763162489569 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1763162491132 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763162491261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763162491261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763162491261 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763162491261 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763162491261 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763162491285 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763162491285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.057 " "Worst-case setup slack is -25.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.057           -5024.878 clkFPGA  " "  -25.057           -5024.878 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.769           -2249.348 clk  " "  -18.769           -2249.348 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.317             -27.906 pc:pcInst\|address\[2\]  " "  -15.317             -27.906 pc:pcInst\|address\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.771              -6.771 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.771              -6.771 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763162491288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.925 " "Worst-case hold slack is -1.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.925             -35.351 clk  " "   -1.925             -35.351 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.379               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 clkFPGA  " "    0.564               0.000 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.686               0.000 pc:pcInst\|address\[2\]  " "    3.686               0.000 pc:pcInst\|address\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763162491303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763162491307 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763162491311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.425 " "Worst-case minimum pulse width slack is -0.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.425            -102.290 clk  " "   -0.425            -102.290 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 pc:pcInst\|address\[2\]  " "    0.238               0.000 pc:pcInst\|address\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.500               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.256               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.256               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.321               0.000 clkFPGA  " "    9.321               0.000 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162491314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763162491314 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1763162491383 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1763162491557 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1763162492931 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763162493057 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763162493057 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763162493057 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763162493057 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763162493058 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763162493070 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763162493070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.358 " "Worst-case setup slack is -16.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.358           -3159.987 clkFPGA  " "  -16.358           -3159.987 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.773           -1530.799 clk  " "  -12.773           -1530.799 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.168             -16.560 pc:pcInst\|address\[2\]  " "   -9.168             -16.560 pc:pcInst\|address\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.391              -2.391 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.391              -2.391 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763162493073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.417 " "Worst-case hold slack is -0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.417              -1.743 clk  " "   -0.417              -1.743 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.203               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662               0.000 clkFPGA  " "    0.662               0.000 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.476               0.000 pc:pcInst\|address\[2\]  " "    2.476               0.000 pc:pcInst\|address\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763162493087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763162493091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763162493094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.475 " "Worst-case minimum pulse width slack is -0.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.475             -74.953 clk  " "   -0.475             -74.953 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 pc:pcInst\|address\[2\]  " "    0.320               0.000 pc:pcInst\|address\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.500               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.554               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.554               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.411               0.000 clkFPGA  " "    9.411               0.000 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763162493098 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1763162493169 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763162493393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763162493393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763162493393 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763162493393 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763162493394 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763162493406 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763162493406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.423 " "Worst-case setup slack is -14.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.423           -2794.613 clkFPGA  " "  -14.423           -2794.613 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.136           -1333.433 clk  " "  -11.136           -1333.433 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.260             -15.026 pc:pcInst\|address\[2\]  " "   -8.260             -15.026 pc:pcInst\|address\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.871              -1.871 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.871              -1.871 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763162493411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.651 " "Worst-case hold slack is -0.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.651              -5.706 clk  " "   -0.651              -5.706 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.194               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 clkFPGA  " "    0.392               0.000 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.291               0.000 pc:pcInst\|address\[2\]  " "    2.291               0.000 pc:pcInst\|address\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763162493428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763162493432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763162493436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.484 " "Worst-case minimum pulse width slack is -0.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484             -78.886 clk  " "   -0.484             -78.886 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 pc:pcInst\|address\[2\]  " "    0.329               0.000 pc:pcInst\|address\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.500               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.542               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.542               0.000 color\|vgaclock\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.411               0.000 clkFPGA  " "    9.411               0.000 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763162493440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763162493440 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1763162495360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1763162495367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5410 " "Peak virtual memory: 5410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763162495468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 18:21:35 2025 " "Processing ended: Fri Nov 14 18:21:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763162495468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763162495468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763162495468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1763162495468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1763162496670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763162496670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 18:21:36 2025 " "Processing started: Fri Nov 14 18:21:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763162496670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1763162496670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RiscVpc -c RiscVpc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RiscVpc -c RiscVpc" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1763162496670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1763162497819 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscVpc.vo C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/simulation/questa/ simulation " "Generated file RiscVpc.vo in folder \"C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1763162498455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763162498553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 18:21:38 2025 " "Processing ended: Fri Nov 14 18:21:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763162498553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763162498553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763162498553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1763162498553 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 155 s " "Quartus Prime Full Compilation was successful. 0 errors, 155 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1763162499261 ""}
