Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Feb 29 16:39:15 2024
| Host         : pc3407c running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tp1_timing_summary_routed.rpt -pb tp1_timing_summary_routed.pb -rpx tp1_timing_summary_routed.rpx -warn_on_violation
| Design       : tp1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.154        0.000                      0                  170        0.172        0.000                      0                  170        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.154        0.000                      0                  170        0.172        0.000                      0                  170        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 div3_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_remainder_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.800ns  (logic 16.607ns (55.727%)  route 13.193ns (44.273%))
  Logic Levels:           53  (CARRY4=36 LUT2=6 LUT4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 14.416 - 10.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   3

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720     4.780    clk_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  div3_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456     5.236 r  div3_divisor_reg[1]/Q
                         net (fo=15, routed)          1.062     6.298    div3_divisor[1]
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.422 r  reg_quotient[11]_i_109/O
                         net (fo=1, routed)           0.000     6.422    reg_quotient[11]_i_109_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.972 r  reg_quotient_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.972    reg_quotient_reg[11]_i_77_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  reg_quotient_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.086    reg_quotient_reg[11]_i_52_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.399 r  reg_quotient_reg[11]_i_28/O[3]
                         net (fo=12, routed)          0.710     8.109    reg_quotient_reg[11]_i_28_n_4
    SLICE_X1Y96          LUT4 (Prop_lut4_I2_O)        0.306     8.415 r  reg_quotient[10]_i_48/O
                         net (fo=1, routed)           0.000     8.415    reg_quotient[10]_i_48_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.813 r  reg_quotient_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.813    reg_quotient_reg[10]_i_31_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  reg_quotient_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.927    reg_quotient_reg[10]_i_16_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.240 r  reg_quotient_reg[10]_i_9/O[3]
                         net (fo=12, routed)          0.840    10.080    reg_quotient_reg[10]_i_9_n_4
    SLICE_X2Y93          LUT2 (Prop_lut2_I1_O)        0.298    10.378 r  reg_quotient[9]_i_46/O
                         net (fo=1, routed)           0.000    10.378    reg_quotient[9]_i_46_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.849 r  reg_quotient_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.849    reg_quotient_reg[9]_i_31_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  reg_quotient_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.966    reg_quotient_reg[9]_i_16_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.281 r  reg_quotient_reg[9]_i_9/O[3]
                         net (fo=12, routed)          0.750    12.031    reg_quotient_reg[9]_i_9_n_4
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.301    12.332 r  reg_quotient[8]_i_61/O
                         net (fo=1, routed)           0.000    12.332    reg_quotient[8]_i_61_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.815 r  reg_quotient_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.815    reg_quotient_reg[8]_i_46_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.929 r  reg_quotient_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.929    reg_quotient_reg[8]_i_31_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.242 r  reg_quotient_reg[8]_i_16/O[3]
                         net (fo=12, routed)          0.847    14.089    reg_quotient_reg[8]_i_16_n_4
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.332    14.421 r  reg_quotient[7]_i_46/O
                         net (fo=1, routed)           0.000    14.421    reg_quotient[7]_i_46_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    14.904 r  reg_quotient_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.904    reg_quotient_reg[7]_i_31_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.018 r  reg_quotient_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.018    reg_quotient_reg[7]_i_16_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.331 r  reg_quotient_reg[7]_i_9/O[3]
                         net (fo=12, routed)          0.752    16.084    reg_quotient_reg[7]_i_9_n_4
    SLICE_X1Y88          LUT4 (Prop_lut4_I2_O)        0.306    16.390 r  reg_quotient[6]_i_49/O
                         net (fo=1, routed)           0.000    16.390    reg_quotient[6]_i_49_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.940 r  reg_quotient_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.940    reg_quotient_reg[6]_i_31_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  reg_quotient_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.054    reg_quotient_reg[6]_i_16_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.367 r  reg_quotient_reg[6]_i_9/O[3]
                         net (fo=12, routed)          0.863    18.230    reg_quotient_reg[6]_i_9_n_4
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.332    18.562 r  0_carry_i_31/O
                         net (fo=1, routed)           0.000    18.562    0_carry_i_31_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    19.045 r  0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.045    0_carry_i_25_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.159 r  reg_quotient_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.159    reg_quotient_reg[5]_i_16_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.472 r  reg_quotient_reg[5]_i_9/O[3]
                         net (fo=12, routed)          0.743    20.215    reg_quotient_reg[5]_i_9_n_4
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.306    20.521 r  0_carry_i_29/O
                         net (fo=1, routed)           0.000    20.521    0_carry_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.071 r  0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.071    0_carry_i_19_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.185 r  0_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.185    0_carry__0_i_16_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.498 r  reg_quotient_reg[4]_i_16/O[3]
                         net (fo=12, routed)          0.811    22.309    reg_quotient_reg[4]_i_16_n_4
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.306    22.615 r  0_carry__0_i_19/O
                         net (fo=1, routed)           0.000    22.615    0_carry__0_i_19_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.165 r  0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.165    0_carry__0_i_11_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.478 r  0_carry__1_i_11/O[3]
                         net (fo=12, routed)          0.675    24.153    0_carry__1_i_11_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.332    24.485 r  0_carry_i_14/O
                         net (fo=1, routed)           0.000    24.485    0_carry_i_14_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    24.956 r  0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.956    0_carry_i_7_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.073 r  0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.073    0_carry__0_i_6_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.388 r  0_carry__1_i_6/O[3]
                         net (fo=12, routed)          0.657    26.044    div3/0_carry__1_i_1_1[3]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.307    26.351 r  div3/0_carry_i_11/O
                         net (fo=1, routed)           0.000    26.351    div3/0_carry_i_11_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.901 r  div3/0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.901    div3/0_carry_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.015 r  div3/0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.015    div3/0_carry__0_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.328 r  div3/0_carry__1_i_1/O[3]
                         net (fo=12, routed)          0.815    28.143    div3/0_carry__1_i_1_n_4
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.306    28.449 r  div3/0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    28.449    div3/0_carry__1_i_2__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.850 r  div3/0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.850    div3/0_carry__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.072 r  div3/0_carry__2/O[0]
                         net (fo=17, routed)          0.725    29.797    div3/0_carry__2_n_7
    SLICE_X4Y93          LUT4 (Prop_lut4_I2_O)        0.299    30.096 r  div3/0__36_carry_i_4/O
                         net (fo=1, routed)           0.000    30.096    div3/0__36_carry_i_4_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.646 r  div3/0__36_carry/CO[3]
                         net (fo=1, routed)           0.000    30.646    div3/0__36_carry_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.959 r  div3/0__36_carry__0/O[3]
                         net (fo=2, routed)           0.866    31.825    div3/0__36_carry__0_n_4
    SLICE_X6Y95          LUT6 (Prop_lut6_I2_O)        0.306    32.131 f  div3/reg_quotient[11]_i_31/O
                         net (fo=1, routed)           0.590    32.721    div3/reg_quotient[11]_i_31_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I0_O)        0.124    32.845 f  div3/reg_quotient[11]_i_13/O
                         net (fo=13, routed)          0.535    33.380    div3/reg_quotient[11]_i_13_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I3_O)        0.124    33.504 f  div3/reg_remainder[11]_i_4/O
                         net (fo=12, routed)          0.952    34.456    div3/reg_remainder[11]_i_4_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.124    34.580 r  div3/reg_remainder[4]_i_1/O
                         net (fo=1, routed)           0.000    34.580    mux_remainder[4]
    SLICE_X7Y92          FDCE                                         r  reg_remainder_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    32.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.599    34.416    clk_IBUF_BUFG
    SLICE_X7Y92          FDCE                                         r  reg_remainder_reg[4]/C
                         clock pessimism              0.323    34.739    
                         clock uncertainty           -0.035    34.703    
    SLICE_X7Y92          FDCE (Setup_fdce_C_D)        0.031    34.734    reg_remainder_reg[4]
  -------------------------------------------------------------------
                         required time                         34.734    
                         arrival time                         -34.580    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 div3_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_remainder_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.712ns  (logic 16.607ns (55.893%)  route 13.105ns (44.107%))
  Logic Levels:           53  (CARRY4=36 LUT2=6 LUT4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 14.417 - 10.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   3

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720     4.780    clk_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  div3_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456     5.236 r  div3_divisor_reg[1]/Q
                         net (fo=15, routed)          1.062     6.298    div3_divisor[1]
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.422 r  reg_quotient[11]_i_109/O
                         net (fo=1, routed)           0.000     6.422    reg_quotient[11]_i_109_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.972 r  reg_quotient_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.972    reg_quotient_reg[11]_i_77_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  reg_quotient_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.086    reg_quotient_reg[11]_i_52_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.399 r  reg_quotient_reg[11]_i_28/O[3]
                         net (fo=12, routed)          0.710     8.109    reg_quotient_reg[11]_i_28_n_4
    SLICE_X1Y96          LUT4 (Prop_lut4_I2_O)        0.306     8.415 r  reg_quotient[10]_i_48/O
                         net (fo=1, routed)           0.000     8.415    reg_quotient[10]_i_48_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.813 r  reg_quotient_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.813    reg_quotient_reg[10]_i_31_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  reg_quotient_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.927    reg_quotient_reg[10]_i_16_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.240 r  reg_quotient_reg[10]_i_9/O[3]
                         net (fo=12, routed)          0.840    10.080    reg_quotient_reg[10]_i_9_n_4
    SLICE_X2Y93          LUT2 (Prop_lut2_I1_O)        0.298    10.378 r  reg_quotient[9]_i_46/O
                         net (fo=1, routed)           0.000    10.378    reg_quotient[9]_i_46_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.849 r  reg_quotient_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.849    reg_quotient_reg[9]_i_31_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  reg_quotient_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.966    reg_quotient_reg[9]_i_16_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.281 r  reg_quotient_reg[9]_i_9/O[3]
                         net (fo=12, routed)          0.750    12.031    reg_quotient_reg[9]_i_9_n_4
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.301    12.332 r  reg_quotient[8]_i_61/O
                         net (fo=1, routed)           0.000    12.332    reg_quotient[8]_i_61_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.815 r  reg_quotient_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.815    reg_quotient_reg[8]_i_46_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.929 r  reg_quotient_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.929    reg_quotient_reg[8]_i_31_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.242 r  reg_quotient_reg[8]_i_16/O[3]
                         net (fo=12, routed)          0.847    14.089    reg_quotient_reg[8]_i_16_n_4
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.332    14.421 r  reg_quotient[7]_i_46/O
                         net (fo=1, routed)           0.000    14.421    reg_quotient[7]_i_46_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    14.904 r  reg_quotient_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.904    reg_quotient_reg[7]_i_31_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.018 r  reg_quotient_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.018    reg_quotient_reg[7]_i_16_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.331 r  reg_quotient_reg[7]_i_9/O[3]
                         net (fo=12, routed)          0.752    16.084    reg_quotient_reg[7]_i_9_n_4
    SLICE_X1Y88          LUT4 (Prop_lut4_I2_O)        0.306    16.390 r  reg_quotient[6]_i_49/O
                         net (fo=1, routed)           0.000    16.390    reg_quotient[6]_i_49_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.940 r  reg_quotient_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.940    reg_quotient_reg[6]_i_31_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  reg_quotient_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.054    reg_quotient_reg[6]_i_16_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.367 r  reg_quotient_reg[6]_i_9/O[3]
                         net (fo=12, routed)          0.863    18.230    reg_quotient_reg[6]_i_9_n_4
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.332    18.562 r  0_carry_i_31/O
                         net (fo=1, routed)           0.000    18.562    0_carry_i_31_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    19.045 r  0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.045    0_carry_i_25_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.159 r  reg_quotient_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.159    reg_quotient_reg[5]_i_16_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.472 r  reg_quotient_reg[5]_i_9/O[3]
                         net (fo=12, routed)          0.743    20.215    reg_quotient_reg[5]_i_9_n_4
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.306    20.521 r  0_carry_i_29/O
                         net (fo=1, routed)           0.000    20.521    0_carry_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.071 r  0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.071    0_carry_i_19_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.185 r  0_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.185    0_carry__0_i_16_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.498 r  reg_quotient_reg[4]_i_16/O[3]
                         net (fo=12, routed)          0.811    22.309    reg_quotient_reg[4]_i_16_n_4
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.306    22.615 r  0_carry__0_i_19/O
                         net (fo=1, routed)           0.000    22.615    0_carry__0_i_19_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.165 r  0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.165    0_carry__0_i_11_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.478 r  0_carry__1_i_11/O[3]
                         net (fo=12, routed)          0.675    24.153    0_carry__1_i_11_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.332    24.485 r  0_carry_i_14/O
                         net (fo=1, routed)           0.000    24.485    0_carry_i_14_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    24.956 r  0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.956    0_carry_i_7_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.073 r  0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.073    0_carry__0_i_6_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.388 r  0_carry__1_i_6/O[3]
                         net (fo=12, routed)          0.657    26.044    div3/0_carry__1_i_1_1[3]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.307    26.351 r  div3/0_carry_i_11/O
                         net (fo=1, routed)           0.000    26.351    div3/0_carry_i_11_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.901 r  div3/0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.901    div3/0_carry_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.015 r  div3/0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.015    div3/0_carry__0_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.328 r  div3/0_carry__1_i_1/O[3]
                         net (fo=12, routed)          0.815    28.143    div3/0_carry__1_i_1_n_4
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.306    28.449 r  div3/0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    28.449    div3/0_carry__1_i_2__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.850 r  div3/0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.850    div3/0_carry__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.072 r  div3/0_carry__2/O[0]
                         net (fo=17, routed)          0.725    29.797    div3/0_carry__2_n_7
    SLICE_X4Y93          LUT4 (Prop_lut4_I2_O)        0.299    30.096 r  div3/0__36_carry_i_4/O
                         net (fo=1, routed)           0.000    30.096    div3/0__36_carry_i_4_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.646 r  div3/0__36_carry/CO[3]
                         net (fo=1, routed)           0.000    30.646    div3/0__36_carry_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.959 r  div3/0__36_carry__0/O[3]
                         net (fo=2, routed)           0.866    31.825    div3/0__36_carry__0_n_4
    SLICE_X6Y95          LUT6 (Prop_lut6_I2_O)        0.306    32.131 f  div3/reg_quotient[11]_i_31/O
                         net (fo=1, routed)           0.590    32.721    div3/reg_quotient[11]_i_31_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I0_O)        0.124    32.845 f  div3/reg_quotient[11]_i_13/O
                         net (fo=13, routed)          0.535    33.380    div3/reg_quotient[11]_i_13_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I3_O)        0.124    33.504 f  div3/reg_remainder[11]_i_4/O
                         net (fo=12, routed)          0.864    34.368    div3/reg_remainder[11]_i_4_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I5_O)        0.124    34.492 r  div3/reg_remainder[6]_i_1/O
                         net (fo=1, routed)           0.000    34.492    mux_remainder[6]
    SLICE_X7Y93          FDCE                                         r  reg_remainder_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    32.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.600    34.417    clk_IBUF_BUFG
    SLICE_X7Y93          FDCE                                         r  reg_remainder_reg[6]/C
                         clock pessimism              0.323    34.740    
                         clock uncertainty           -0.035    34.704    
    SLICE_X7Y93          FDCE (Setup_fdce_C_D)        0.029    34.733    reg_remainder_reg[6]
  -------------------------------------------------------------------
                         required time                         34.733    
                         arrival time                         -34.492    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 div3_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_remainder_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.729ns  (logic 16.607ns (55.861%)  route 13.122ns (44.139%))
  Logic Levels:           53  (CARRY4=36 LUT2=6 LUT4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 14.417 - 10.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   3

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720     4.780    clk_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  div3_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456     5.236 r  div3_divisor_reg[1]/Q
                         net (fo=15, routed)          1.062     6.298    div3_divisor[1]
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.422 r  reg_quotient[11]_i_109/O
                         net (fo=1, routed)           0.000     6.422    reg_quotient[11]_i_109_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.972 r  reg_quotient_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.972    reg_quotient_reg[11]_i_77_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  reg_quotient_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.086    reg_quotient_reg[11]_i_52_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.399 r  reg_quotient_reg[11]_i_28/O[3]
                         net (fo=12, routed)          0.710     8.109    reg_quotient_reg[11]_i_28_n_4
    SLICE_X1Y96          LUT4 (Prop_lut4_I2_O)        0.306     8.415 r  reg_quotient[10]_i_48/O
                         net (fo=1, routed)           0.000     8.415    reg_quotient[10]_i_48_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.813 r  reg_quotient_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.813    reg_quotient_reg[10]_i_31_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  reg_quotient_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.927    reg_quotient_reg[10]_i_16_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.240 r  reg_quotient_reg[10]_i_9/O[3]
                         net (fo=12, routed)          0.840    10.080    reg_quotient_reg[10]_i_9_n_4
    SLICE_X2Y93          LUT2 (Prop_lut2_I1_O)        0.298    10.378 r  reg_quotient[9]_i_46/O
                         net (fo=1, routed)           0.000    10.378    reg_quotient[9]_i_46_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.849 r  reg_quotient_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.849    reg_quotient_reg[9]_i_31_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  reg_quotient_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.966    reg_quotient_reg[9]_i_16_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.281 r  reg_quotient_reg[9]_i_9/O[3]
                         net (fo=12, routed)          0.750    12.031    reg_quotient_reg[9]_i_9_n_4
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.301    12.332 r  reg_quotient[8]_i_61/O
                         net (fo=1, routed)           0.000    12.332    reg_quotient[8]_i_61_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.815 r  reg_quotient_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.815    reg_quotient_reg[8]_i_46_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.929 r  reg_quotient_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.929    reg_quotient_reg[8]_i_31_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.242 r  reg_quotient_reg[8]_i_16/O[3]
                         net (fo=12, routed)          0.847    14.089    reg_quotient_reg[8]_i_16_n_4
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.332    14.421 r  reg_quotient[7]_i_46/O
                         net (fo=1, routed)           0.000    14.421    reg_quotient[7]_i_46_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    14.904 r  reg_quotient_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.904    reg_quotient_reg[7]_i_31_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.018 r  reg_quotient_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.018    reg_quotient_reg[7]_i_16_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.331 r  reg_quotient_reg[7]_i_9/O[3]
                         net (fo=12, routed)          0.752    16.084    reg_quotient_reg[7]_i_9_n_4
    SLICE_X1Y88          LUT4 (Prop_lut4_I2_O)        0.306    16.390 r  reg_quotient[6]_i_49/O
                         net (fo=1, routed)           0.000    16.390    reg_quotient[6]_i_49_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.940 r  reg_quotient_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.940    reg_quotient_reg[6]_i_31_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  reg_quotient_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.054    reg_quotient_reg[6]_i_16_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.367 r  reg_quotient_reg[6]_i_9/O[3]
                         net (fo=12, routed)          0.863    18.230    reg_quotient_reg[6]_i_9_n_4
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.332    18.562 r  0_carry_i_31/O
                         net (fo=1, routed)           0.000    18.562    0_carry_i_31_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    19.045 r  0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.045    0_carry_i_25_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.159 r  reg_quotient_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.159    reg_quotient_reg[5]_i_16_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.472 r  reg_quotient_reg[5]_i_9/O[3]
                         net (fo=12, routed)          0.743    20.215    reg_quotient_reg[5]_i_9_n_4
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.306    20.521 r  0_carry_i_29/O
                         net (fo=1, routed)           0.000    20.521    0_carry_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.071 r  0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.071    0_carry_i_19_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.185 r  0_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.185    0_carry__0_i_16_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.498 r  reg_quotient_reg[4]_i_16/O[3]
                         net (fo=12, routed)          0.811    22.309    reg_quotient_reg[4]_i_16_n_4
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.306    22.615 r  0_carry__0_i_19/O
                         net (fo=1, routed)           0.000    22.615    0_carry__0_i_19_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.165 r  0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.165    0_carry__0_i_11_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.478 r  0_carry__1_i_11/O[3]
                         net (fo=12, routed)          0.675    24.153    0_carry__1_i_11_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.332    24.485 r  0_carry_i_14/O
                         net (fo=1, routed)           0.000    24.485    0_carry_i_14_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    24.956 r  0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.956    0_carry_i_7_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.073 r  0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.073    0_carry__0_i_6_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.388 r  0_carry__1_i_6/O[3]
                         net (fo=12, routed)          0.657    26.044    div3/0_carry__1_i_1_1[3]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.307    26.351 r  div3/0_carry_i_11/O
                         net (fo=1, routed)           0.000    26.351    div3/0_carry_i_11_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.901 r  div3/0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.901    div3/0_carry_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.015 r  div3/0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.015    div3/0_carry__0_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.328 r  div3/0_carry__1_i_1/O[3]
                         net (fo=12, routed)          0.815    28.143    div3/0_carry__1_i_1_n_4
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.306    28.449 r  div3/0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    28.449    div3/0_carry__1_i_2__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.850 r  div3/0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.850    div3/0_carry__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.072 r  div3/0_carry__2/O[0]
                         net (fo=17, routed)          0.725    29.797    div3/0_carry__2_n_7
    SLICE_X4Y93          LUT4 (Prop_lut4_I2_O)        0.299    30.096 r  div3/0__36_carry_i_4/O
                         net (fo=1, routed)           0.000    30.096    div3/0__36_carry_i_4_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.646 r  div3/0__36_carry/CO[3]
                         net (fo=1, routed)           0.000    30.646    div3/0__36_carry_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.959 r  div3/0__36_carry__0/O[3]
                         net (fo=2, routed)           0.866    31.825    div3/0__36_carry__0_n_4
    SLICE_X6Y95          LUT6 (Prop_lut6_I2_O)        0.306    32.131 f  div3/reg_quotient[11]_i_31/O
                         net (fo=1, routed)           0.590    32.721    div3/reg_quotient[11]_i_31_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I0_O)        0.124    32.845 f  div3/reg_quotient[11]_i_13/O
                         net (fo=13, routed)          0.535    33.380    div3/reg_quotient[11]_i_13_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I3_O)        0.124    33.504 f  div3/reg_remainder[11]_i_4/O
                         net (fo=12, routed)          0.880    34.385    div3/reg_remainder[11]_i_4_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I5_O)        0.124    34.509 r  div3/reg_remainder[9]_i_1/O
                         net (fo=1, routed)           0.000    34.509    mux_remainder[9]
    SLICE_X6Y95          FDCE                                         r  reg_remainder_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    32.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.600    34.417    clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  reg_remainder_reg[9]/C
                         clock pessimism              0.323    34.740    
                         clock uncertainty           -0.035    34.704    
    SLICE_X6Y95          FDCE (Setup_fdce_C_D)        0.081    34.785    reg_remainder_reg[9]
  -------------------------------------------------------------------
                         required time                         34.785    
                         arrival time                         -34.509    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 div3_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_remainder_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.633ns  (logic 16.607ns (56.042%)  route 13.026ns (43.958%))
  Logic Levels:           53  (CARRY4=36 LUT2=6 LUT4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 14.337 - 10.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   3

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720     4.780    clk_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  div3_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456     5.236 r  div3_divisor_reg[1]/Q
                         net (fo=15, routed)          1.062     6.298    div3_divisor[1]
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.422 r  reg_quotient[11]_i_109/O
                         net (fo=1, routed)           0.000     6.422    reg_quotient[11]_i_109_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.972 r  reg_quotient_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.972    reg_quotient_reg[11]_i_77_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  reg_quotient_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.086    reg_quotient_reg[11]_i_52_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.399 r  reg_quotient_reg[11]_i_28/O[3]
                         net (fo=12, routed)          0.710     8.109    reg_quotient_reg[11]_i_28_n_4
    SLICE_X1Y96          LUT4 (Prop_lut4_I2_O)        0.306     8.415 r  reg_quotient[10]_i_48/O
                         net (fo=1, routed)           0.000     8.415    reg_quotient[10]_i_48_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.813 r  reg_quotient_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.813    reg_quotient_reg[10]_i_31_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  reg_quotient_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.927    reg_quotient_reg[10]_i_16_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.240 r  reg_quotient_reg[10]_i_9/O[3]
                         net (fo=12, routed)          0.840    10.080    reg_quotient_reg[10]_i_9_n_4
    SLICE_X2Y93          LUT2 (Prop_lut2_I1_O)        0.298    10.378 r  reg_quotient[9]_i_46/O
                         net (fo=1, routed)           0.000    10.378    reg_quotient[9]_i_46_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.849 r  reg_quotient_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.849    reg_quotient_reg[9]_i_31_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  reg_quotient_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.966    reg_quotient_reg[9]_i_16_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.281 r  reg_quotient_reg[9]_i_9/O[3]
                         net (fo=12, routed)          0.750    12.031    reg_quotient_reg[9]_i_9_n_4
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.301    12.332 r  reg_quotient[8]_i_61/O
                         net (fo=1, routed)           0.000    12.332    reg_quotient[8]_i_61_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.815 r  reg_quotient_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.815    reg_quotient_reg[8]_i_46_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.929 r  reg_quotient_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.929    reg_quotient_reg[8]_i_31_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.242 r  reg_quotient_reg[8]_i_16/O[3]
                         net (fo=12, routed)          0.847    14.089    reg_quotient_reg[8]_i_16_n_4
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.332    14.421 r  reg_quotient[7]_i_46/O
                         net (fo=1, routed)           0.000    14.421    reg_quotient[7]_i_46_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    14.904 r  reg_quotient_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.904    reg_quotient_reg[7]_i_31_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.018 r  reg_quotient_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.018    reg_quotient_reg[7]_i_16_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.331 r  reg_quotient_reg[7]_i_9/O[3]
                         net (fo=12, routed)          0.752    16.084    reg_quotient_reg[7]_i_9_n_4
    SLICE_X1Y88          LUT4 (Prop_lut4_I2_O)        0.306    16.390 r  reg_quotient[6]_i_49/O
                         net (fo=1, routed)           0.000    16.390    reg_quotient[6]_i_49_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.940 r  reg_quotient_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.940    reg_quotient_reg[6]_i_31_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  reg_quotient_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.054    reg_quotient_reg[6]_i_16_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.367 r  reg_quotient_reg[6]_i_9/O[3]
                         net (fo=12, routed)          0.863    18.230    reg_quotient_reg[6]_i_9_n_4
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.332    18.562 r  0_carry_i_31/O
                         net (fo=1, routed)           0.000    18.562    0_carry_i_31_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    19.045 r  0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.045    0_carry_i_25_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.159 r  reg_quotient_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.159    reg_quotient_reg[5]_i_16_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.472 r  reg_quotient_reg[5]_i_9/O[3]
                         net (fo=12, routed)          0.743    20.215    reg_quotient_reg[5]_i_9_n_4
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.306    20.521 r  0_carry_i_29/O
                         net (fo=1, routed)           0.000    20.521    0_carry_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.071 r  0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.071    0_carry_i_19_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.185 r  0_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.185    0_carry__0_i_16_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.498 r  reg_quotient_reg[4]_i_16/O[3]
                         net (fo=12, routed)          0.811    22.309    reg_quotient_reg[4]_i_16_n_4
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.306    22.615 r  0_carry__0_i_19/O
                         net (fo=1, routed)           0.000    22.615    0_carry__0_i_19_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.165 r  0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.165    0_carry__0_i_11_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.478 r  0_carry__1_i_11/O[3]
                         net (fo=12, routed)          0.675    24.153    0_carry__1_i_11_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.332    24.485 r  0_carry_i_14/O
                         net (fo=1, routed)           0.000    24.485    0_carry_i_14_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    24.956 r  0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.956    0_carry_i_7_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.073 r  0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.073    0_carry__0_i_6_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.388 r  0_carry__1_i_6/O[3]
                         net (fo=12, routed)          0.657    26.044    div3/0_carry__1_i_1_1[3]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.307    26.351 r  div3/0_carry_i_11/O
                         net (fo=1, routed)           0.000    26.351    div3/0_carry_i_11_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.901 r  div3/0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.901    div3/0_carry_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.015 r  div3/0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.015    div3/0_carry__0_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.328 r  div3/0_carry__1_i_1/O[3]
                         net (fo=12, routed)          0.815    28.143    div3/0_carry__1_i_1_n_4
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.306    28.449 r  div3/0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    28.449    div3/0_carry__1_i_2__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.850 r  div3/0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.850    div3/0_carry__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.072 r  div3/0_carry__2/O[0]
                         net (fo=17, routed)          0.725    29.797    div3/0_carry__2_n_7
    SLICE_X4Y93          LUT4 (Prop_lut4_I2_O)        0.299    30.096 r  div3/0__36_carry_i_4/O
                         net (fo=1, routed)           0.000    30.096    div3/0__36_carry_i_4_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.646 r  div3/0__36_carry/CO[3]
                         net (fo=1, routed)           0.000    30.646    div3/0__36_carry_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.959 r  div3/0__36_carry__0/O[3]
                         net (fo=2, routed)           0.866    31.825    div3/0__36_carry__0_n_4
    SLICE_X6Y95          LUT6 (Prop_lut6_I2_O)        0.306    32.131 f  div3/reg_quotient[11]_i_31/O
                         net (fo=1, routed)           0.590    32.721    div3/reg_quotient[11]_i_31_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I0_O)        0.124    32.845 f  div3/reg_quotient[11]_i_13/O
                         net (fo=13, routed)          0.535    33.380    div3/reg_quotient[11]_i_13_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I3_O)        0.124    33.504 f  div3/reg_remainder[11]_i_4/O
                         net (fo=12, routed)          0.784    34.289    div3/reg_remainder[11]_i_4_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I5_O)        0.124    34.413 r  div3/reg_remainder[3]_i_1/O
                         net (fo=1, routed)           0.000    34.413    mux_remainder[3]
    SLICE_X8Y91          FDCE                                         r  reg_remainder_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    32.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.520    34.337    clk_IBUF_BUFG
    SLICE_X8Y91          FDCE                                         r  reg_remainder_reg[3]/C
                         clock pessimism              0.323    34.660    
                         clock uncertainty           -0.035    34.624    
    SLICE_X8Y91          FDCE (Setup_fdce_C_D)        0.077    34.701    reg_remainder_reg[3]
  -------------------------------------------------------------------
                         required time                         34.701    
                         arrival time                         -34.413    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 div1_dividend_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_remainder_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.746ns  (logic 16.946ns (56.968%)  route 12.800ns (43.032%))
  Logic Levels:           56  (CARRY4=39 LUT2=7 LUT4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 14.416 - 10.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   3

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     4.699    clk_IBUF_BUFG
    SLICE_X9Y85          FDCE                                         r  div1_dividend_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.456     5.155 r  div1_dividend_reg[11]/Q
                         net (fo=17, routed)          0.853     6.007    p_0_in
    SLICE_X11Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.131 r  reg_quotient[11]_i_117/O
                         net (fo=1, routed)           0.000     6.131    reg_quotient[11]_i_117_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.681 r  reg_quotient_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000     6.681    reg_quotient_reg[11]_i_86_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.795 r  reg_quotient_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.795    reg_quotient_reg[11]_i_60_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.108 r  reg_quotient_reg[11]_i_36/O[3]
                         net (fo=12, routed)          1.044     8.152    p_1_in0_in
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.306     8.458 r  reg_quotient[10]_i_54/O
                         net (fo=1, routed)           0.000     8.458    reg_quotient[10]_i_54_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.991 r  reg_quotient_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.991    reg_quotient_reg[10]_i_36_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.108 r  reg_quotient_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.108    reg_quotient_reg[10]_i_21_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.423 r  reg_quotient_reg[10]_i_10/O[3]
                         net (fo=12, routed)          0.646    10.070    p_1_in2_in
    SLICE_X9Y87          LUT4 (Prop_lut4_I2_O)        0.307    10.377 r  reg_quotient[9]_i_54/O
                         net (fo=1, routed)           0.000    10.377    reg_quotient[9]_i_54_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.927 r  reg_quotient_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.927    reg_quotient_reg[9]_i_36_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.041 r  reg_quotient_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.041    reg_quotient_reg[9]_i_21_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.354 r  reg_quotient_reg[9]_i_10/O[3]
                         net (fo=12, routed)          0.719    12.073    p_1_in4_in
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.300    12.373 r  reg_quotient[8]_i_66/O
                         net (fo=1, routed)           0.000    12.373    partial_rem15_out
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.856 r  reg_quotient_reg[8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.856    reg_quotient_reg[8]_i_51_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  reg_quotient_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.970    reg_quotient_reg[8]_i_36_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.283 r  reg_quotient_reg[8]_i_21/O[3]
                         net (fo=12, routed)          0.863    14.146    p_1_in6_in
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.298    14.444 r  reg_quotient[7]_i_51/O
                         net (fo=1, routed)           0.000    14.444    partial_rem17_out
    SLICE_X10Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    14.915 r  reg_quotient_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.915    reg_quotient_reg[7]_i_36_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.032 r  reg_quotient_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.032    reg_quotient_reg[7]_i_21_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.347 r  reg_quotient_reg[7]_i_10/O[3]
                         net (fo=12, routed)          0.664    16.011    p_1_in8_in
    SLICE_X11Y89         LUT2 (Prop_lut2_I1_O)        0.333    16.344 r  reg_quotient[6]_i_51/O
                         net (fo=1, routed)           0.000    16.344    partial_rem19_out
    SLICE_X11Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    16.827 r  reg_quotient_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    16.827    reg_quotient_reg[6]_i_36_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.941 r  reg_quotient_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.941    reg_quotient_reg[6]_i_21_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.254 r  reg_quotient_reg[6]_i_10/O[3]
                         net (fo=12, routed)          0.680    17.935    p_1_in10_in
    SLICE_X13Y91         LUT2 (Prop_lut2_I1_O)        0.332    18.267 r  0_carry_i_31__1/O
                         net (fo=1, routed)           0.000    18.267    partial_rem111_out
    SLICE_X13Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    18.750 r  0_carry_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    18.750    0_carry_i_25__1_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.864 r  reg_quotient_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.864    reg_quotient_reg[5]_i_21_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.177 r  reg_quotient_reg[5]_i_10/O[3]
                         net (fo=12, routed)          0.552    19.729    p_1_in12_in
    SLICE_X12Y93         LUT4 (Prop_lut4_I2_O)        0.306    20.035 r  0_carry_i_29__1/O
                         net (fo=1, routed)           0.000    20.035    0_carry_i_29__1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.568 r  0_carry_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    20.568    0_carry_i_19__1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.685 r  0_carry__0_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    20.685    0_carry__0_i_16__1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.000 r  reg_quotient_reg[4]_i_22/O[3]
                         net (fo=12, routed)          0.644    21.644    p_1_in14_in
    SLICE_X11Y94         LUT2 (Prop_lut2_I1_O)        0.301    21.945 r  0_carry_i_20__1/O
                         net (fo=1, routed)           0.000    21.945    partial_rem115_out
    SLICE_X11Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    22.428 r  0_carry_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    22.428    0_carry_i_13__1_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.542 r  0_carry__0_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    22.542    0_carry__0_i_11__1_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.855 r  0_carry__1_i_11__1/O[3]
                         net (fo=12, routed)          0.537    23.391    p_1_in16_in
    SLICE_X10Y96         LUT4 (Prop_lut4_I2_O)        0.306    23.697 r  0_carry_i_17__1/O
                         net (fo=1, routed)           0.000    23.697    0_carry_i_17__1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.230 r  0_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    24.230    0_carry_i_7__1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.347 r  0_carry__0_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    24.347    0_carry__0_i_6__1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.662 r  0_carry__1_i_6__1/O[3]
                         net (fo=12, routed)          0.840    25.502    div1/0_carry__1_i_1__1_1[3]
    SLICE_X9Y93          LUT2 (Prop_lut2_I1_O)        0.333    25.835 r  div1/0_carry_i_8__1/O
                         net (fo=1, routed)           0.000    25.835    div1/partial_rem119_out
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    26.318 r  div1/0_carry_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    26.318    div1/0_carry_i_1__1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.432 r  div1/0_carry__0_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    26.432    div1/0_carry__0_i_1__1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.745 r  div1/0_carry__1_i_1__1/O[3]
                         net (fo=12, routed)          0.792    27.537    div1/p_1_in20_in
    SLICE_X10Y92         LUT2 (Prop_lut2_I1_O)        0.298    27.835 r  div1/0_carry_i_2__1/O
                         net (fo=1, routed)           0.000    27.835    div1/partial_rem121_out
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    28.306 r  div1/0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.306    div1/0_carry_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.423 r  div1/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.423    div1/0_carry__0_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.540 r  div1/0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.540    div1/0_carry__1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.759 r  div1/0_carry__2/O[0]
                         net (fo=17, routed)          0.882    29.641    div1/p_1_in22_in
    SLICE_X8Y93          LUT4 (Prop_lut4_I2_O)        0.295    29.936 r  div1/0__36_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    29.936    div1/0__36_carry__0_i_4__1_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.449 r  div1/0__36_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.449    div1/0__36_carry__0_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.688 r  div1/0__36_carry__1/O[2]
                         net (fo=2, routed)           0.612    31.299    div1/0__36_carry__1_n_5
    SLICE_X9Y92          LUT4 (Prop_lut4_I1_O)        0.301    31.600 r  div1/reg_quotient[11]_i_40/O
                         net (fo=1, routed)           0.811    32.412    div1/reg_quotient[11]_i_40_n_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I1_O)        0.124    32.536 f  div1/reg_quotient[11]_i_18/O
                         net (fo=24, routed)          0.800    33.335    div1/reg_quotient[11]_i_18_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.124    33.459 r  div1/reg_remainder[5]_i_2/O
                         net (fo=1, routed)           0.862    34.321    div3/reg_remainder_reg[5]
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124    34.445 r  div3/reg_remainder[5]_i_1/O
                         net (fo=1, routed)           0.000    34.445    mux_remainder[5]
    SLICE_X7Y92          FDCE                                         r  reg_remainder_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    32.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.599    34.416    clk_IBUF_BUFG
    SLICE_X7Y92          FDCE                                         r  reg_remainder_reg[5]/C
                         clock pessimism              0.323    34.739    
                         clock uncertainty           -0.035    34.703    
    SLICE_X7Y92          FDCE (Setup_fdce_C_D)        0.031    34.734    reg_remainder_reg[5]
  -------------------------------------------------------------------
                         required time                         34.734    
                         arrival time                         -34.445    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 div3_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_remainder_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.630ns  (logic 16.607ns (56.047%)  route 13.023ns (43.953%))
  Logic Levels:           53  (CARRY4=36 LUT2=6 LUT4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 14.416 - 10.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   3

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720     4.780    clk_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  div3_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456     5.236 r  div3_divisor_reg[1]/Q
                         net (fo=15, routed)          1.062     6.298    div3_divisor[1]
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.422 r  reg_quotient[11]_i_109/O
                         net (fo=1, routed)           0.000     6.422    reg_quotient[11]_i_109_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.972 r  reg_quotient_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.972    reg_quotient_reg[11]_i_77_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  reg_quotient_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.086    reg_quotient_reg[11]_i_52_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.399 r  reg_quotient_reg[11]_i_28/O[3]
                         net (fo=12, routed)          0.710     8.109    reg_quotient_reg[11]_i_28_n_4
    SLICE_X1Y96          LUT4 (Prop_lut4_I2_O)        0.306     8.415 r  reg_quotient[10]_i_48/O
                         net (fo=1, routed)           0.000     8.415    reg_quotient[10]_i_48_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.813 r  reg_quotient_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.813    reg_quotient_reg[10]_i_31_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  reg_quotient_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.927    reg_quotient_reg[10]_i_16_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.240 r  reg_quotient_reg[10]_i_9/O[3]
                         net (fo=12, routed)          0.840    10.080    reg_quotient_reg[10]_i_9_n_4
    SLICE_X2Y93          LUT2 (Prop_lut2_I1_O)        0.298    10.378 r  reg_quotient[9]_i_46/O
                         net (fo=1, routed)           0.000    10.378    reg_quotient[9]_i_46_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.849 r  reg_quotient_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.849    reg_quotient_reg[9]_i_31_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  reg_quotient_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.966    reg_quotient_reg[9]_i_16_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.281 r  reg_quotient_reg[9]_i_9/O[3]
                         net (fo=12, routed)          0.750    12.031    reg_quotient_reg[9]_i_9_n_4
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.301    12.332 r  reg_quotient[8]_i_61/O
                         net (fo=1, routed)           0.000    12.332    reg_quotient[8]_i_61_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.815 r  reg_quotient_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.815    reg_quotient_reg[8]_i_46_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.929 r  reg_quotient_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.929    reg_quotient_reg[8]_i_31_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.242 r  reg_quotient_reg[8]_i_16/O[3]
                         net (fo=12, routed)          0.847    14.089    reg_quotient_reg[8]_i_16_n_4
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.332    14.421 r  reg_quotient[7]_i_46/O
                         net (fo=1, routed)           0.000    14.421    reg_quotient[7]_i_46_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    14.904 r  reg_quotient_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.904    reg_quotient_reg[7]_i_31_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.018 r  reg_quotient_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.018    reg_quotient_reg[7]_i_16_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.331 r  reg_quotient_reg[7]_i_9/O[3]
                         net (fo=12, routed)          0.752    16.084    reg_quotient_reg[7]_i_9_n_4
    SLICE_X1Y88          LUT4 (Prop_lut4_I2_O)        0.306    16.390 r  reg_quotient[6]_i_49/O
                         net (fo=1, routed)           0.000    16.390    reg_quotient[6]_i_49_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.940 r  reg_quotient_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.940    reg_quotient_reg[6]_i_31_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  reg_quotient_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.054    reg_quotient_reg[6]_i_16_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.367 r  reg_quotient_reg[6]_i_9/O[3]
                         net (fo=12, routed)          0.863    18.230    reg_quotient_reg[6]_i_9_n_4
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.332    18.562 r  0_carry_i_31/O
                         net (fo=1, routed)           0.000    18.562    0_carry_i_31_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    19.045 r  0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.045    0_carry_i_25_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.159 r  reg_quotient_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.159    reg_quotient_reg[5]_i_16_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.472 r  reg_quotient_reg[5]_i_9/O[3]
                         net (fo=12, routed)          0.743    20.215    reg_quotient_reg[5]_i_9_n_4
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.306    20.521 r  0_carry_i_29/O
                         net (fo=1, routed)           0.000    20.521    0_carry_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.071 r  0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.071    0_carry_i_19_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.185 r  0_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.185    0_carry__0_i_16_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.498 r  reg_quotient_reg[4]_i_16/O[3]
                         net (fo=12, routed)          0.811    22.309    reg_quotient_reg[4]_i_16_n_4
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.306    22.615 r  0_carry__0_i_19/O
                         net (fo=1, routed)           0.000    22.615    0_carry__0_i_19_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.165 r  0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.165    0_carry__0_i_11_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.478 r  0_carry__1_i_11/O[3]
                         net (fo=12, routed)          0.675    24.153    0_carry__1_i_11_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.332    24.485 r  0_carry_i_14/O
                         net (fo=1, routed)           0.000    24.485    0_carry_i_14_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    24.956 r  0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.956    0_carry_i_7_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.073 r  0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.073    0_carry__0_i_6_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.388 r  0_carry__1_i_6/O[3]
                         net (fo=12, routed)          0.657    26.044    div3/0_carry__1_i_1_1[3]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.307    26.351 r  div3/0_carry_i_11/O
                         net (fo=1, routed)           0.000    26.351    div3/0_carry_i_11_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.901 r  div3/0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.901    div3/0_carry_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.015 r  div3/0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.015    div3/0_carry__0_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.328 r  div3/0_carry__1_i_1/O[3]
                         net (fo=12, routed)          0.815    28.143    div3/0_carry__1_i_1_n_4
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.306    28.449 r  div3/0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    28.449    div3/0_carry__1_i_2__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.850 r  div3/0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.850    div3/0_carry__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.072 r  div3/0_carry__2/O[0]
                         net (fo=17, routed)          0.725    29.797    div3/0_carry__2_n_7
    SLICE_X4Y93          LUT4 (Prop_lut4_I2_O)        0.299    30.096 r  div3/0__36_carry_i_4/O
                         net (fo=1, routed)           0.000    30.096    div3/0__36_carry_i_4_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.646 r  div3/0__36_carry/CO[3]
                         net (fo=1, routed)           0.000    30.646    div3/0__36_carry_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.959 r  div3/0__36_carry__0/O[3]
                         net (fo=2, routed)           0.866    31.825    div3/0__36_carry__0_n_4
    SLICE_X6Y95          LUT6 (Prop_lut6_I2_O)        0.306    32.131 f  div3/reg_quotient[11]_i_31/O
                         net (fo=1, routed)           0.590    32.721    div3/reg_quotient[11]_i_31_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I0_O)        0.124    32.845 f  div3/reg_quotient[11]_i_13/O
                         net (fo=13, routed)          0.535    33.380    div3/reg_quotient[11]_i_13_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I3_O)        0.124    33.504 f  div3/reg_remainder[11]_i_4/O
                         net (fo=12, routed)          0.782    34.286    div3/reg_remainder[11]_i_4_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.124    34.410 r  div3/reg_remainder[2]_i_1/O
                         net (fo=1, routed)           0.000    34.410    mux_remainder[2]
    SLICE_X7Y92          FDCE                                         r  reg_remainder_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    32.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.599    34.416    clk_IBUF_BUFG
    SLICE_X7Y92          FDCE                                         r  reg_remainder_reg[2]/C
                         clock pessimism              0.323    34.739    
                         clock uncertainty           -0.035    34.703    
    SLICE_X7Y92          FDCE (Setup_fdce_C_D)        0.029    34.732    reg_remainder_reg[2]
  -------------------------------------------------------------------
                         required time                         34.732    
                         arrival time                         -34.410    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 div3_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_remainder_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.598ns  (logic 16.607ns (56.109%)  route 12.991ns (43.891%))
  Logic Levels:           53  (CARRY4=36 LUT2=6 LUT4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 14.417 - 10.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   3

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720     4.780    clk_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  div3_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456     5.236 r  div3_divisor_reg[1]/Q
                         net (fo=15, routed)          1.062     6.298    div3_divisor[1]
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.422 r  reg_quotient[11]_i_109/O
                         net (fo=1, routed)           0.000     6.422    reg_quotient[11]_i_109_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.972 r  reg_quotient_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.972    reg_quotient_reg[11]_i_77_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  reg_quotient_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.086    reg_quotient_reg[11]_i_52_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.399 r  reg_quotient_reg[11]_i_28/O[3]
                         net (fo=12, routed)          0.710     8.109    reg_quotient_reg[11]_i_28_n_4
    SLICE_X1Y96          LUT4 (Prop_lut4_I2_O)        0.306     8.415 r  reg_quotient[10]_i_48/O
                         net (fo=1, routed)           0.000     8.415    reg_quotient[10]_i_48_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.813 r  reg_quotient_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.813    reg_quotient_reg[10]_i_31_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  reg_quotient_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.927    reg_quotient_reg[10]_i_16_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.240 r  reg_quotient_reg[10]_i_9/O[3]
                         net (fo=12, routed)          0.840    10.080    reg_quotient_reg[10]_i_9_n_4
    SLICE_X2Y93          LUT2 (Prop_lut2_I1_O)        0.298    10.378 r  reg_quotient[9]_i_46/O
                         net (fo=1, routed)           0.000    10.378    reg_quotient[9]_i_46_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.849 r  reg_quotient_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.849    reg_quotient_reg[9]_i_31_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  reg_quotient_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.966    reg_quotient_reg[9]_i_16_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.281 r  reg_quotient_reg[9]_i_9/O[3]
                         net (fo=12, routed)          0.750    12.031    reg_quotient_reg[9]_i_9_n_4
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.301    12.332 r  reg_quotient[8]_i_61/O
                         net (fo=1, routed)           0.000    12.332    reg_quotient[8]_i_61_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.815 r  reg_quotient_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.815    reg_quotient_reg[8]_i_46_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.929 r  reg_quotient_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.929    reg_quotient_reg[8]_i_31_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.242 r  reg_quotient_reg[8]_i_16/O[3]
                         net (fo=12, routed)          0.847    14.089    reg_quotient_reg[8]_i_16_n_4
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.332    14.421 r  reg_quotient[7]_i_46/O
                         net (fo=1, routed)           0.000    14.421    reg_quotient[7]_i_46_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    14.904 r  reg_quotient_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.904    reg_quotient_reg[7]_i_31_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.018 r  reg_quotient_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.018    reg_quotient_reg[7]_i_16_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.331 r  reg_quotient_reg[7]_i_9/O[3]
                         net (fo=12, routed)          0.752    16.084    reg_quotient_reg[7]_i_9_n_4
    SLICE_X1Y88          LUT4 (Prop_lut4_I2_O)        0.306    16.390 r  reg_quotient[6]_i_49/O
                         net (fo=1, routed)           0.000    16.390    reg_quotient[6]_i_49_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.940 r  reg_quotient_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.940    reg_quotient_reg[6]_i_31_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  reg_quotient_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.054    reg_quotient_reg[6]_i_16_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.367 r  reg_quotient_reg[6]_i_9/O[3]
                         net (fo=12, routed)          0.863    18.230    reg_quotient_reg[6]_i_9_n_4
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.332    18.562 r  0_carry_i_31/O
                         net (fo=1, routed)           0.000    18.562    0_carry_i_31_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    19.045 r  0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.045    0_carry_i_25_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.159 r  reg_quotient_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.159    reg_quotient_reg[5]_i_16_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.472 r  reg_quotient_reg[5]_i_9/O[3]
                         net (fo=12, routed)          0.743    20.215    reg_quotient_reg[5]_i_9_n_4
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.306    20.521 r  0_carry_i_29/O
                         net (fo=1, routed)           0.000    20.521    0_carry_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.071 r  0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.071    0_carry_i_19_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.185 r  0_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.185    0_carry__0_i_16_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.498 r  reg_quotient_reg[4]_i_16/O[3]
                         net (fo=12, routed)          0.811    22.309    reg_quotient_reg[4]_i_16_n_4
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.306    22.615 r  0_carry__0_i_19/O
                         net (fo=1, routed)           0.000    22.615    0_carry__0_i_19_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.165 r  0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.165    0_carry__0_i_11_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.478 r  0_carry__1_i_11/O[3]
                         net (fo=12, routed)          0.675    24.153    0_carry__1_i_11_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.332    24.485 r  0_carry_i_14/O
                         net (fo=1, routed)           0.000    24.485    0_carry_i_14_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    24.956 r  0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.956    0_carry_i_7_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.073 r  0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.073    0_carry__0_i_6_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.388 r  0_carry__1_i_6/O[3]
                         net (fo=12, routed)          0.657    26.044    div3/0_carry__1_i_1_1[3]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.307    26.351 r  div3/0_carry_i_11/O
                         net (fo=1, routed)           0.000    26.351    div3/0_carry_i_11_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.901 r  div3/0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.901    div3/0_carry_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.015 r  div3/0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.015    div3/0_carry__0_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.328 r  div3/0_carry__1_i_1/O[3]
                         net (fo=12, routed)          0.815    28.143    div3/0_carry__1_i_1_n_4
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.306    28.449 r  div3/0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    28.449    div3/0_carry__1_i_2__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.850 r  div3/0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.850    div3/0_carry__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.072 r  div3/0_carry__2/O[0]
                         net (fo=17, routed)          0.725    29.797    div3/0_carry__2_n_7
    SLICE_X4Y93          LUT4 (Prop_lut4_I2_O)        0.299    30.096 r  div3/0__36_carry_i_4/O
                         net (fo=1, routed)           0.000    30.096    div3/0__36_carry_i_4_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.646 r  div3/0__36_carry/CO[3]
                         net (fo=1, routed)           0.000    30.646    div3/0__36_carry_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.959 r  div3/0__36_carry__0/O[3]
                         net (fo=2, routed)           0.866    31.825    div3/0__36_carry__0_n_4
    SLICE_X6Y95          LUT6 (Prop_lut6_I2_O)        0.306    32.131 f  div3/reg_quotient[11]_i_31/O
                         net (fo=1, routed)           0.590    32.721    div3/reg_quotient[11]_i_31_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I0_O)        0.124    32.845 f  div3/reg_quotient[11]_i_13/O
                         net (fo=13, routed)          0.535    33.380    div3/reg_quotient[11]_i_13_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I3_O)        0.124    33.504 f  div3/reg_remainder[11]_i_4/O
                         net (fo=12, routed)          0.749    34.253    div3/reg_remainder[11]_i_4_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.124    34.377 r  div3/reg_remainder[8]_i_1/O
                         net (fo=1, routed)           0.000    34.377    mux_remainder[8]
    SLICE_X5Y93          FDCE                                         r  reg_remainder_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    32.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.600    34.417    clk_IBUF_BUFG
    SLICE_X5Y93          FDCE                                         r  reg_remainder_reg[8]/C
                         clock pessimism              0.323    34.740    
                         clock uncertainty           -0.035    34.704    
    SLICE_X5Y93          FDCE (Setup_fdce_C_D)        0.031    34.735    reg_remainder_reg[8]
  -------------------------------------------------------------------
                         required time                         34.735    
                         arrival time                         -34.377    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 div1_dividend_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_quotient_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.726ns  (logic 16.946ns (57.007%)  route 12.780ns (42.993%))
  Logic Levels:           56  (CARRY4=39 LUT2=7 LUT4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 14.420 - 10.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   3

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     4.699    clk_IBUF_BUFG
    SLICE_X9Y85          FDCE                                         r  div1_dividend_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.456     5.155 r  div1_dividend_reg[11]/Q
                         net (fo=17, routed)          0.853     6.007    p_0_in
    SLICE_X11Y85         LUT4 (Prop_lut4_I2_O)        0.124     6.131 r  reg_quotient[11]_i_117/O
                         net (fo=1, routed)           0.000     6.131    reg_quotient[11]_i_117_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.681 r  reg_quotient_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000     6.681    reg_quotient_reg[11]_i_86_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.795 r  reg_quotient_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.795    reg_quotient_reg[11]_i_60_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.108 r  reg_quotient_reg[11]_i_36/O[3]
                         net (fo=12, routed)          1.044     8.152    p_1_in0_in
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.306     8.458 r  reg_quotient[10]_i_54/O
                         net (fo=1, routed)           0.000     8.458    reg_quotient[10]_i_54_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.991 r  reg_quotient_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.991    reg_quotient_reg[10]_i_36_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.108 r  reg_quotient_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.108    reg_quotient_reg[10]_i_21_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.423 r  reg_quotient_reg[10]_i_10/O[3]
                         net (fo=12, routed)          0.646    10.070    p_1_in2_in
    SLICE_X9Y87          LUT4 (Prop_lut4_I2_O)        0.307    10.377 r  reg_quotient[9]_i_54/O
                         net (fo=1, routed)           0.000    10.377    reg_quotient[9]_i_54_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.927 r  reg_quotient_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.927    reg_quotient_reg[9]_i_36_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.041 r  reg_quotient_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.041    reg_quotient_reg[9]_i_21_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.354 r  reg_quotient_reg[9]_i_10/O[3]
                         net (fo=12, routed)          0.719    12.073    p_1_in4_in
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.300    12.373 r  reg_quotient[8]_i_66/O
                         net (fo=1, routed)           0.000    12.373    partial_rem15_out
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.856 r  reg_quotient_reg[8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.856    reg_quotient_reg[8]_i_51_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.970 r  reg_quotient_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.970    reg_quotient_reg[8]_i_36_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.283 r  reg_quotient_reg[8]_i_21/O[3]
                         net (fo=12, routed)          0.863    14.146    p_1_in6_in
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.298    14.444 r  reg_quotient[7]_i_51/O
                         net (fo=1, routed)           0.000    14.444    partial_rem17_out
    SLICE_X10Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    14.915 r  reg_quotient_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.915    reg_quotient_reg[7]_i_36_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.032 r  reg_quotient_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.032    reg_quotient_reg[7]_i_21_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.347 r  reg_quotient_reg[7]_i_10/O[3]
                         net (fo=12, routed)          0.664    16.011    p_1_in8_in
    SLICE_X11Y89         LUT2 (Prop_lut2_I1_O)        0.333    16.344 r  reg_quotient[6]_i_51/O
                         net (fo=1, routed)           0.000    16.344    partial_rem19_out
    SLICE_X11Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    16.827 r  reg_quotient_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    16.827    reg_quotient_reg[6]_i_36_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.941 r  reg_quotient_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.941    reg_quotient_reg[6]_i_21_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.254 r  reg_quotient_reg[6]_i_10/O[3]
                         net (fo=12, routed)          0.680    17.935    p_1_in10_in
    SLICE_X13Y91         LUT2 (Prop_lut2_I1_O)        0.332    18.267 r  0_carry_i_31__1/O
                         net (fo=1, routed)           0.000    18.267    partial_rem111_out
    SLICE_X13Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    18.750 r  0_carry_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    18.750    0_carry_i_25__1_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.864 r  reg_quotient_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.864    reg_quotient_reg[5]_i_21_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.177 r  reg_quotient_reg[5]_i_10/O[3]
                         net (fo=12, routed)          0.552    19.729    p_1_in12_in
    SLICE_X12Y93         LUT4 (Prop_lut4_I2_O)        0.306    20.035 r  0_carry_i_29__1/O
                         net (fo=1, routed)           0.000    20.035    0_carry_i_29__1_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.568 r  0_carry_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    20.568    0_carry_i_19__1_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.685 r  0_carry__0_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    20.685    0_carry__0_i_16__1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.000 r  reg_quotient_reg[4]_i_22/O[3]
                         net (fo=12, routed)          0.644    21.644    p_1_in14_in
    SLICE_X11Y94         LUT2 (Prop_lut2_I1_O)        0.301    21.945 r  0_carry_i_20__1/O
                         net (fo=1, routed)           0.000    21.945    partial_rem115_out
    SLICE_X11Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    22.428 r  0_carry_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    22.428    0_carry_i_13__1_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.542 r  0_carry__0_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    22.542    0_carry__0_i_11__1_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.855 r  0_carry__1_i_11__1/O[3]
                         net (fo=12, routed)          0.537    23.391    p_1_in16_in
    SLICE_X10Y96         LUT4 (Prop_lut4_I2_O)        0.306    23.697 r  0_carry_i_17__1/O
                         net (fo=1, routed)           0.000    23.697    0_carry_i_17__1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.230 r  0_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    24.230    0_carry_i_7__1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.347 r  0_carry__0_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    24.347    0_carry__0_i_6__1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.662 r  0_carry__1_i_6__1/O[3]
                         net (fo=12, routed)          0.840    25.502    div1/0_carry__1_i_1__1_1[3]
    SLICE_X9Y93          LUT2 (Prop_lut2_I1_O)        0.333    25.835 r  div1/0_carry_i_8__1/O
                         net (fo=1, routed)           0.000    25.835    div1/partial_rem119_out
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    26.318 r  div1/0_carry_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    26.318    div1/0_carry_i_1__1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.432 r  div1/0_carry__0_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    26.432    div1/0_carry__0_i_1__1_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.745 r  div1/0_carry__1_i_1__1/O[3]
                         net (fo=12, routed)          0.792    27.537    div1/p_1_in20_in
    SLICE_X10Y92         LUT2 (Prop_lut2_I1_O)        0.298    27.835 r  div1/0_carry_i_2__1/O
                         net (fo=1, routed)           0.000    27.835    div1/partial_rem121_out
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    28.306 r  div1/0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.306    div1/0_carry_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.423 r  div1/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.423    div1/0_carry__0_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.540 r  div1/0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.540    div1/0_carry__1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.759 r  div1/0_carry__2/O[0]
                         net (fo=17, routed)          0.882    29.641    div1/p_1_in22_in
    SLICE_X8Y93          LUT4 (Prop_lut4_I2_O)        0.295    29.936 r  div1/0__36_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    29.936    div1/0__36_carry__0_i_4__1_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.449 r  div1/0__36_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.449    div1/0__36_carry__0_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.688 f  div1/0__36_carry__1/O[2]
                         net (fo=2, routed)           0.612    31.299    div1/0__36_carry__1_n_5
    SLICE_X9Y92          LUT4 (Prop_lut4_I1_O)        0.301    31.600 f  div1/reg_quotient[11]_i_40/O
                         net (fo=1, routed)           0.811    32.412    div1/reg_quotient[11]_i_40_n_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I1_O)        0.124    32.536 r  div1/reg_quotient[11]_i_18/O
                         net (fo=24, routed)          0.924    33.460    div1/reg_quotient[11]_i_18_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I4_O)        0.124    33.584 r  div1/reg_quotient[2]_i_4/O
                         net (fo=1, routed)           0.717    34.301    div2/reg_quotient_reg[2]_0
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.124    34.425 r  div2/reg_quotient[2]_i_1/O
                         net (fo=1, routed)           0.000    34.425    mux_quotient[2]
    SLICE_X2Y97          FDCE                                         r  reg_quotient_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    32.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.603    34.420    clk_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  reg_quotient_reg[2]/C
                         clock pessimism              0.323    34.743    
                         clock uncertainty           -0.035    34.707    
    SLICE_X2Y97          FDCE (Setup_fdce_C_D)        0.077    34.784    reg_quotient_reg[2]
  -------------------------------------------------------------------
                         required time                         34.784    
                         arrival time                         -34.425    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 div3_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_quotient_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.545ns  (logic 16.607ns (56.209%)  route 12.938ns (43.791%))
  Logic Levels:           53  (CARRY4=36 LUT2=6 LUT4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 14.339 - 10.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   3

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720     4.780    clk_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  div3_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456     5.236 r  div3_divisor_reg[1]/Q
                         net (fo=15, routed)          1.062     6.298    div3_divisor[1]
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.422 r  reg_quotient[11]_i_109/O
                         net (fo=1, routed)           0.000     6.422    reg_quotient[11]_i_109_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.972 r  reg_quotient_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.972    reg_quotient_reg[11]_i_77_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  reg_quotient_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.086    reg_quotient_reg[11]_i_52_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.399 r  reg_quotient_reg[11]_i_28/O[3]
                         net (fo=12, routed)          0.710     8.109    reg_quotient_reg[11]_i_28_n_4
    SLICE_X1Y96          LUT4 (Prop_lut4_I2_O)        0.306     8.415 r  reg_quotient[10]_i_48/O
                         net (fo=1, routed)           0.000     8.415    reg_quotient[10]_i_48_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.813 r  reg_quotient_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.813    reg_quotient_reg[10]_i_31_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  reg_quotient_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.927    reg_quotient_reg[10]_i_16_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.240 r  reg_quotient_reg[10]_i_9/O[3]
                         net (fo=12, routed)          0.840    10.080    reg_quotient_reg[10]_i_9_n_4
    SLICE_X2Y93          LUT2 (Prop_lut2_I1_O)        0.298    10.378 r  reg_quotient[9]_i_46/O
                         net (fo=1, routed)           0.000    10.378    reg_quotient[9]_i_46_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.849 r  reg_quotient_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.849    reg_quotient_reg[9]_i_31_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  reg_quotient_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.966    reg_quotient_reg[9]_i_16_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.281 r  reg_quotient_reg[9]_i_9/O[3]
                         net (fo=12, routed)          0.750    12.031    reg_quotient_reg[9]_i_9_n_4
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.301    12.332 r  reg_quotient[8]_i_61/O
                         net (fo=1, routed)           0.000    12.332    reg_quotient[8]_i_61_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.815 r  reg_quotient_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.815    reg_quotient_reg[8]_i_46_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.929 r  reg_quotient_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.929    reg_quotient_reg[8]_i_31_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.242 r  reg_quotient_reg[8]_i_16/O[3]
                         net (fo=12, routed)          0.847    14.089    reg_quotient_reg[8]_i_16_n_4
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.332    14.421 r  reg_quotient[7]_i_46/O
                         net (fo=1, routed)           0.000    14.421    reg_quotient[7]_i_46_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    14.904 r  reg_quotient_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.904    reg_quotient_reg[7]_i_31_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.018 r  reg_quotient_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.018    reg_quotient_reg[7]_i_16_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.331 r  reg_quotient_reg[7]_i_9/O[3]
                         net (fo=12, routed)          0.752    16.084    reg_quotient_reg[7]_i_9_n_4
    SLICE_X1Y88          LUT4 (Prop_lut4_I2_O)        0.306    16.390 r  reg_quotient[6]_i_49/O
                         net (fo=1, routed)           0.000    16.390    reg_quotient[6]_i_49_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.940 r  reg_quotient_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.940    reg_quotient_reg[6]_i_31_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  reg_quotient_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.054    reg_quotient_reg[6]_i_16_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.367 r  reg_quotient_reg[6]_i_9/O[3]
                         net (fo=12, routed)          0.863    18.230    reg_quotient_reg[6]_i_9_n_4
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.332    18.562 r  0_carry_i_31/O
                         net (fo=1, routed)           0.000    18.562    0_carry_i_31_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    19.045 r  0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.045    0_carry_i_25_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.159 r  reg_quotient_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.159    reg_quotient_reg[5]_i_16_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.472 r  reg_quotient_reg[5]_i_9/O[3]
                         net (fo=12, routed)          0.743    20.215    reg_quotient_reg[5]_i_9_n_4
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.306    20.521 r  0_carry_i_29/O
                         net (fo=1, routed)           0.000    20.521    0_carry_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.071 r  0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.071    0_carry_i_19_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.185 r  0_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.185    0_carry__0_i_16_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.498 r  reg_quotient_reg[4]_i_16/O[3]
                         net (fo=12, routed)          0.811    22.309    reg_quotient_reg[4]_i_16_n_4
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.306    22.615 r  0_carry__0_i_19/O
                         net (fo=1, routed)           0.000    22.615    0_carry__0_i_19_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.165 r  0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.165    0_carry__0_i_11_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.478 r  0_carry__1_i_11/O[3]
                         net (fo=12, routed)          0.675    24.153    0_carry__1_i_11_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.332    24.485 r  0_carry_i_14/O
                         net (fo=1, routed)           0.000    24.485    0_carry_i_14_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    24.956 r  0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.956    0_carry_i_7_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.073 r  0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.073    0_carry__0_i_6_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.388 r  0_carry__1_i_6/O[3]
                         net (fo=12, routed)          0.657    26.044    div3/0_carry__1_i_1_1[3]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.307    26.351 r  div3/0_carry_i_11/O
                         net (fo=1, routed)           0.000    26.351    div3/0_carry_i_11_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.901 r  div3/0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.901    div3/0_carry_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.015 r  div3/0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.015    div3/0_carry__0_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.328 r  div3/0_carry__1_i_1/O[3]
                         net (fo=12, routed)          0.815    28.143    div3/0_carry__1_i_1_n_4
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.306    28.449 r  div3/0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    28.449    div3/0_carry__1_i_2__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.850 r  div3/0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.850    div3/0_carry__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.072 r  div3/0_carry__2/O[0]
                         net (fo=17, routed)          0.725    29.797    div3/0_carry__2_n_7
    SLICE_X4Y93          LUT4 (Prop_lut4_I2_O)        0.299    30.096 r  div3/0__36_carry_i_4/O
                         net (fo=1, routed)           0.000    30.096    div3/0__36_carry_i_4_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.646 r  div3/0__36_carry/CO[3]
                         net (fo=1, routed)           0.000    30.646    div3/0__36_carry_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.959 f  div3/0__36_carry__0/O[3]
                         net (fo=2, routed)           0.866    31.825    div3/0__36_carry__0_n_4
    SLICE_X6Y95          LUT6 (Prop_lut6_I2_O)        0.306    32.131 r  div3/reg_quotient[11]_i_31/O
                         net (fo=1, routed)           0.590    32.721    div3/reg_quotient[11]_i_31_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I0_O)        0.124    32.845 r  div3/reg_quotient[11]_i_13/O
                         net (fo=13, routed)          0.540    33.385    div3/reg_quotient[11]_i_13_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I4_O)        0.124    33.509 r  div3/reg_quotient[9]_i_3/O
                         net (fo=1, routed)           0.691    34.200    div2/reg_quotient_reg[9]
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.124    34.324 r  div2/reg_quotient[9]_i_1/O
                         net (fo=1, routed)           0.000    34.324    mux_quotient[9]
    SLICE_X8Y99          FDCE                                         r  reg_quotient_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    32.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.522    34.339    clk_IBUF_BUFG
    SLICE_X8Y99          FDCE                                         r  reg_quotient_reg[9]/C
                         clock pessimism              0.323    34.662    
                         clock uncertainty           -0.035    34.626    
    SLICE_X8Y99          FDCE (Setup_fdce_C_D)        0.077    34.703    reg_quotient_reg[9]
  -------------------------------------------------------------------
                         required time                         34.703    
                         arrival time                         -34.324    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 div3_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_remainder_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.558ns  (logic 16.607ns (56.185%)  route 12.951ns (43.815%))
  Logic Levels:           53  (CARRY4=36 LUT2=6 LUT4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 14.417 - 10.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   3

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720     4.780    clk_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  div3_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.456     5.236 r  div3_divisor_reg[1]/Q
                         net (fo=15, routed)          1.062     6.298    div3_divisor[1]
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.422 r  reg_quotient[11]_i_109/O
                         net (fo=1, routed)           0.000     6.422    reg_quotient[11]_i_109_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.972 r  reg_quotient_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.972    reg_quotient_reg[11]_i_77_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  reg_quotient_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.086    reg_quotient_reg[11]_i_52_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.399 r  reg_quotient_reg[11]_i_28/O[3]
                         net (fo=12, routed)          0.710     8.109    reg_quotient_reg[11]_i_28_n_4
    SLICE_X1Y96          LUT4 (Prop_lut4_I2_O)        0.306     8.415 r  reg_quotient[10]_i_48/O
                         net (fo=1, routed)           0.000     8.415    reg_quotient[10]_i_48_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.813 r  reg_quotient_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.813    reg_quotient_reg[10]_i_31_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  reg_quotient_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.927    reg_quotient_reg[10]_i_16_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.240 r  reg_quotient_reg[10]_i_9/O[3]
                         net (fo=12, routed)          0.840    10.080    reg_quotient_reg[10]_i_9_n_4
    SLICE_X2Y93          LUT2 (Prop_lut2_I1_O)        0.298    10.378 r  reg_quotient[9]_i_46/O
                         net (fo=1, routed)           0.000    10.378    reg_quotient[9]_i_46_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.849 r  reg_quotient_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.849    reg_quotient_reg[9]_i_31_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.966 r  reg_quotient_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.966    reg_quotient_reg[9]_i_16_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.281 r  reg_quotient_reg[9]_i_9/O[3]
                         net (fo=12, routed)          0.750    12.031    reg_quotient_reg[9]_i_9_n_4
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.301    12.332 r  reg_quotient[8]_i_61/O
                         net (fo=1, routed)           0.000    12.332    reg_quotient[8]_i_61_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.815 r  reg_quotient_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.815    reg_quotient_reg[8]_i_46_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.929 r  reg_quotient_reg[8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.929    reg_quotient_reg[8]_i_31_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.242 r  reg_quotient_reg[8]_i_16/O[3]
                         net (fo=12, routed)          0.847    14.089    reg_quotient_reg[8]_i_16_n_4
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.332    14.421 r  reg_quotient[7]_i_46/O
                         net (fo=1, routed)           0.000    14.421    reg_quotient[7]_i_46_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    14.904 r  reg_quotient_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.904    reg_quotient_reg[7]_i_31_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.018 r  reg_quotient_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.018    reg_quotient_reg[7]_i_16_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.331 r  reg_quotient_reg[7]_i_9/O[3]
                         net (fo=12, routed)          0.752    16.084    reg_quotient_reg[7]_i_9_n_4
    SLICE_X1Y88          LUT4 (Prop_lut4_I2_O)        0.306    16.390 r  reg_quotient[6]_i_49/O
                         net (fo=1, routed)           0.000    16.390    reg_quotient[6]_i_49_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.940 r  reg_quotient_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.940    reg_quotient_reg[6]_i_31_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  reg_quotient_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.054    reg_quotient_reg[6]_i_16_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.367 r  reg_quotient_reg[6]_i_9/O[3]
                         net (fo=12, routed)          0.863    18.230    reg_quotient_reg[6]_i_9_n_4
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.332    18.562 r  0_carry_i_31/O
                         net (fo=1, routed)           0.000    18.562    0_carry_i_31_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    19.045 r  0_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.045    0_carry_i_25_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.159 r  reg_quotient_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.159    reg_quotient_reg[5]_i_16_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.472 r  reg_quotient_reg[5]_i_9/O[3]
                         net (fo=12, routed)          0.743    20.215    reg_quotient_reg[5]_i_9_n_4
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.306    20.521 r  0_carry_i_29/O
                         net (fo=1, routed)           0.000    20.521    0_carry_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.071 r  0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    21.071    0_carry_i_19_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.185 r  0_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.185    0_carry__0_i_16_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.498 r  reg_quotient_reg[4]_i_16/O[3]
                         net (fo=12, routed)          0.811    22.309    reg_quotient_reg[4]_i_16_n_4
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.306    22.615 r  0_carry__0_i_19/O
                         net (fo=1, routed)           0.000    22.615    0_carry__0_i_19_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.165 r  0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.165    0_carry__0_i_11_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.478 r  0_carry__1_i_11/O[3]
                         net (fo=12, routed)          0.675    24.153    0_carry__1_i_11_n_4
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.332    24.485 r  0_carry_i_14/O
                         net (fo=1, routed)           0.000    24.485    0_carry_i_14_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    24.956 r  0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.956    0_carry_i_7_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.073 r  0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.073    0_carry__0_i_6_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.388 r  0_carry__1_i_6/O[3]
                         net (fo=12, routed)          0.657    26.044    div3/0_carry__1_i_1_1[3]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.307    26.351 r  div3/0_carry_i_11/O
                         net (fo=1, routed)           0.000    26.351    div3/0_carry_i_11_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.901 r  div3/0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.901    div3/0_carry_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.015 r  div3/0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.015    div3/0_carry__0_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.328 r  div3/0_carry__1_i_1/O[3]
                         net (fo=12, routed)          0.815    28.143    div3/0_carry__1_i_1_n_4
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.306    28.449 r  div3/0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    28.449    div3/0_carry__1_i_2__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.850 r  div3/0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.850    div3/0_carry__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.072 r  div3/0_carry__2/O[0]
                         net (fo=17, routed)          0.725    29.797    div3/0_carry__2_n_7
    SLICE_X4Y93          LUT4 (Prop_lut4_I2_O)        0.299    30.096 r  div3/0__36_carry_i_4/O
                         net (fo=1, routed)           0.000    30.096    div3/0__36_carry_i_4_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.646 r  div3/0__36_carry/CO[3]
                         net (fo=1, routed)           0.000    30.646    div3/0__36_carry_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.959 r  div3/0__36_carry__0/O[3]
                         net (fo=2, routed)           0.866    31.825    div3/0__36_carry__0_n_4
    SLICE_X6Y95          LUT6 (Prop_lut6_I2_O)        0.306    32.131 f  div3/reg_quotient[11]_i_31/O
                         net (fo=1, routed)           0.590    32.721    div3/reg_quotient[11]_i_31_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I0_O)        0.124    32.845 f  div3/reg_quotient[11]_i_13/O
                         net (fo=13, routed)          0.535    33.380    div3/reg_quotient[11]_i_13_n_0
    SLICE_X6Y96          LUT4 (Prop_lut4_I3_O)        0.124    33.504 f  div3/reg_remainder[11]_i_4/O
                         net (fo=12, routed)          0.709    34.213    div3/reg_remainder[11]_i_4_n_0
    SLICE_X7Y95          LUT6 (Prop_lut6_I5_O)        0.124    34.337 r  div3/reg_remainder[7]_i_1/O
                         net (fo=1, routed)           0.000    34.337    mux_remainder[7]
    SLICE_X7Y95          FDCE                                         r  reg_remainder_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    30.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    32.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.600    34.417    clk_IBUF_BUFG
    SLICE_X7Y95          FDCE                                         r  reg_remainder_reg[7]/C
                         clock pessimism              0.323    34.740    
                         clock uncertainty           -0.035    34.704    
    SLICE_X7Y95          FDCE (Setup_fdce_C_D)        0.031    34.735    reg_remainder_reg[7]
  -------------------------------------------------------------------
                         required time                         34.735    
                         arrival time                         -34.337    
  -------------------------------------------------------------------
                         slack                                  0.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 reg_dvsr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_divisor_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.795%)  route 0.099ns (41.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.599     1.441    clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  reg_dvsr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  reg_dvsr_reg[9]/Q
                         net (fo=3, routed)           0.099     1.681    reg_dvsr[9]
    SLICE_X1Y87          FDCE                                         r  div3_divisor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.871     1.960    clk_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  div3_divisor_reg[9]/C
                         clock pessimism             -0.505     1.454    
    SLICE_X1Y87          FDCE (Hold_fdce_C_D)         0.055     1.509    div3_divisor_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 reg_dvsr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_divisor_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.391%)  route 0.208ns (59.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.598     1.440    clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  reg_dvsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  reg_dvsr_reg[6]/Q
                         net (fo=3, routed)           0.208     1.789    reg_dvsr[6]
    SLICE_X6Y84          FDCE                                         r  div2_divisor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.866     1.955    clk_IBUF_BUFG
    SLICE_X6Y84          FDCE                                         r  div2_divisor_reg[6]/C
                         clock pessimism             -0.480     1.474    
    SLICE_X6Y84          FDCE (Hold_fdce_C_D)         0.083     1.557    div2_divisor_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reg_dvsr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_divisor_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.475%)  route 0.207ns (59.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.598     1.440    clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  reg_dvsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  reg_dvsr_reg[4]/Q
                         net (fo=3, routed)           0.207     1.789    reg_dvsr[4]
    SLICE_X5Y84          FDCE                                         r  div2_divisor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.866     1.955    clk_IBUF_BUFG
    SLICE_X5Y84          FDCE                                         r  div2_divisor_reg[4]/C
                         clock pessimism             -0.480     1.474    
    SLICE_X5Y84          FDCE (Hold_fdce_C_D)         0.059     1.533    div2_divisor_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 reg_dvd_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_dividend_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.592%)  route 0.224ns (61.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.595     1.437    clk_IBUF_BUFG
    SLICE_X0Y81          FDCE                                         r  reg_dvd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  reg_dvd_reg[5]/Q
                         net (fo=3, routed)           0.224     1.803    reg_dvd[5]
    SLICE_X2Y81          FDCE                                         r  div2_dividend_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.866     1.955    clk_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  div2_dividend_reg[5]/C
                         clock pessimism             -0.503     1.451    
    SLICE_X2Y81          FDCE (Hold_fdce_C_D)         0.090     1.541    div2_dividend_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 reg_dvd_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_dividend_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.114%)  route 0.229ns (61.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.594     1.436    clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  reg_dvd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  reg_dvd_reg[11]/Q
                         net (fo=3, routed)           0.229     1.806    reg_dvd[11]
    SLICE_X7Y81          FDCE                                         r  div2_dividend_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.863     1.952    clk_IBUF_BUFG
    SLICE_X7Y81          FDCE                                         r  div2_dividend_reg[11]/C
                         clock pessimism             -0.480     1.471    
    SLICE_X7Y81          FDCE (Hold_fdce_C_D)         0.070     1.541    div2_dividend_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 reg_dvsr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1_divisor_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.378%)  route 0.236ns (62.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.598     1.440    clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  reg_dvsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  reg_dvsr_reg[4]/Q
                         net (fo=3, routed)           0.236     1.818    reg_dvsr[4]
    SLICE_X7Y86          FDCE                                         r  div1_divisor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.867     1.956    clk_IBUF_BUFG
    SLICE_X7Y86          FDCE                                         r  div1_divisor_reg[4]/C
                         clock pessimism             -0.480     1.475    
    SLICE_X7Y86          FDCE (Hold_fdce_C_D)         0.070     1.545    div1_divisor_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 reg_dvsr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_divisor_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.577%)  route 0.234ns (62.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.594     1.436    clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  reg_dvsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  reg_dvsr_reg[1]/Q
                         net (fo=3, routed)           0.234     1.812    reg_dvsr[1]
    SLICE_X6Y81          FDCE                                         r  div2_divisor_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.863     1.952    clk_IBUF_BUFG
    SLICE_X6Y81          FDCE                                         r  div2_divisor_reg[1]/C
                         clock pessimism             -0.480     1.471    
    SLICE_X6Y81          FDCE (Hold_fdce_C_D)         0.052     1.523    div2_divisor_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 reg_dvsr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2_divisor_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.428%)  route 0.269ns (65.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.598     1.440    clk_IBUF_BUFG
    SLICE_X1Y84          FDCE                                         r  reg_dvsr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  reg_dvsr_reg[3]/Q
                         net (fo=3, routed)           0.269     1.850    reg_dvsr[3]
    SLICE_X6Y84          FDCE                                         r  div2_divisor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.866     1.955    clk_IBUF_BUFG
    SLICE_X6Y84          FDCE                                         r  div2_divisor_reg[3]/C
                         clock pessimism             -0.480     1.474    
    SLICE_X6Y84          FDCE (Hold_fdce_C_D)         0.086     1.560    div2_divisor_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 reg_dvsr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_divisor_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.205%)  route 0.238ns (62.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.597     1.439    clk_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  reg_dvsr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  reg_dvsr_reg[7]/Q
                         net (fo=3, routed)           0.238     1.818    reg_dvsr[7]
    SLICE_X1Y90          FDCE                                         r  div3_divisor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.874     1.963    clk_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  div3_divisor_reg[7]/C
                         clock pessimism             -0.503     1.459    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.057     1.516    div3_divisor_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 reg_dvsr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div3_divisor_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.000%)  route 0.240ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.598     1.440    clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  reg_dvsr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  reg_dvsr_reg[5]/Q
                         net (fo=3, routed)           0.240     1.821    reg_dvsr[5]
    SLICE_X1Y87          FDCE                                         r  div3_divisor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.871     1.960    clk_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  div3_divisor_reg[5]/C
                         clock pessimism             -0.503     1.456    
    SLICE_X1Y87          FDCE (Hold_fdce_C_D)         0.063     1.519    div3_divisor_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y93    cptr_div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93    cptr_div_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90    div1_dividend_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86    div1_dividend_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y85    div1_dividend_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89    div1_dividend_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89    div1_dividend_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y87    div1_dividend_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y87    div1_dividend_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y93    cptr_div_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y93    cptr_div_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93    cptr_div_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93    cptr_div_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    div1_dividend_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    div1_dividend_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86    div1_dividend_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86    div1_dividend_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y85    div1_dividend_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y85    div1_dividend_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y93    cptr_div_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y93    cptr_div_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93    cptr_div_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93    cptr_div_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    div1_dividend_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    div1_dividend_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86    div1_dividend_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86    div1_dividend_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y85    div1_dividend_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y85    div1_dividend_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_quotient_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.605ns  (logic 3.154ns (56.266%)  route 2.451ns (43.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.723     4.783    clk_IBUF_BUFG
    SLICE_X6Y97          FDCE                                         r  reg_quotient_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.518     5.301 r  reg_quotient_reg[1]/Q
                         net (fo=1, routed)           2.451     7.752    quotient_OBUF[1]
    P17                  OBUF (Prop_obuf_I_O)         2.636    10.388 r  quotient_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.388    quotient[1]
    P17                                                               r  quotient[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_quotient_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.566ns  (logic 3.096ns (55.627%)  route 2.470ns (44.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.723     4.783    clk_IBUF_BUFG
    SLICE_X7Y97          FDCE                                         r  reg_quotient_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  reg_quotient_reg[0]/Q
                         net (fo=1, routed)           2.470     7.708    quotient_OBUF[0]
    R17                  OBUF (Prop_obuf_I_O)         2.640    10.349 r  quotient_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.349    quotient[0]
    R17                                                               r  quotient[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_quotient_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 3.071ns (54.520%)  route 2.562ns (45.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.645     4.705    clk_IBUF_BUFG
    SLICE_X9Y97          FDCE                                         r  reg_quotient_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.456     5.161 r  reg_quotient_reg[3]/Q
                         net (fo=1, routed)           2.562     7.722    quotient_OBUF[3]
    M17                  OBUF (Prop_obuf_I_O)         2.615    10.338 r  quotient_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.338    quotient[3]
    M17                                                               r  quotient[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_quotient_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.449ns  (logic 3.135ns (57.531%)  route 2.314ns (42.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.724     4.784    clk_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  reg_quotient_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.518     5.302 r  reg_quotient_reg[2]/Q
                         net (fo=1, routed)           2.314     7.616    quotient_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         2.617    10.232 r  quotient_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.232    quotient[2]
    N16                                                               r  quotient[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_quotient_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.431ns  (logic 3.084ns (56.783%)  route 2.347ns (43.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.723     4.783    clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  reg_quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  reg_quotient_reg[5]/Q
                         net (fo=1, routed)           2.347     7.586    quotient_OBUF[5]
    P18                  OBUF (Prop_obuf_I_O)         2.628    10.213 r  quotient_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.213    quotient[5]
    P18                                                               r  quotient[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_quotient_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.506ns  (logic 3.163ns (57.450%)  route 2.343ns (42.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.645     4.705    clk_IBUF_BUFG
    SLICE_X8Y99          FDCE                                         r  reg_quotient_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.518     5.223 r  reg_quotient_reg[9]/Q
                         net (fo=1, routed)           2.343     7.565    quotient_OBUF[9]
    T18                  OBUF (Prop_obuf_I_O)         2.645    10.210 r  quotient_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.210    quotient[9]
    T18                                                               r  quotient[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_quotient_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.387ns  (logic 3.099ns (57.528%)  route 2.288ns (42.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.723     4.783    clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  reg_quotient_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  reg_quotient_reg[7]/Q
                         net (fo=1, routed)           2.288     7.526    quotient_OBUF[7]
    P14                  OBUF (Prop_obuf_I_O)         2.643    10.169 r  quotient_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.169    quotient[7]
    P14                                                               r  quotient[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_quotient_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.349ns  (logic 3.070ns (57.395%)  route 2.279ns (42.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.723     4.783    clk_IBUF_BUFG
    SLICE_X7Y97          FDCE                                         r  reg_quotient_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  reg_quotient_reg[4]/Q
                         net (fo=1, routed)           2.279     7.517    quotient_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         2.614    10.131 r  quotient_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.131    quotient[4]
    M16                                                               r  quotient[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_quotient_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.227ns  (logic 3.100ns (59.304%)  route 2.127ns (40.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.723     4.783    clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  reg_quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  reg_quotient_reg[8]/Q
                         net (fo=1, routed)           2.127     7.366    quotient_OBUF[8]
    N14                  OBUF (Prop_obuf_I_O)         2.644    10.009 r  quotient_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.009    quotient[8]
    N14                                                               r  quotient[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_quotient_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.216ns  (logic 3.080ns (59.055%)  route 2.136ns (40.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.723     4.783    clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  reg_quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  reg_quotient_reg[6]/Q
                         net (fo=1, routed)           2.136     7.374    quotient_OBUF[6]
    N17                  OBUF (Prop_obuf_I_O)         2.624     9.999 r  quotient_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.999    quotient[6]
    N17                                                               r  quotient[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_remainder_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 1.285ns (78.011%)  route 0.362ns (21.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.600     1.442    clk_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  reg_remainder_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.583 r  reg_remainder_reg[0]/Q
                         net (fo=1, routed)           0.362     1.946    remainder_OBUF[0]
    L13                  OBUF (Prop_obuf_I_O)         1.144     3.090 r  remainder_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.090    remainder[0]
    L13                                                               r  remainder[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_remainder_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.660ns  (logic 1.285ns (77.442%)  route 0.374ns (22.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.600     1.442    clk_IBUF_BUFG
    SLICE_X7Y92          FDCE                                         r  reg_remainder_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDCE (Prop_fdce_C_Q)         0.141     1.583 r  reg_remainder_reg[5]/Q
                         net (fo=1, routed)           0.374     1.958    remainder_OBUF[5]
    L16                  OBUF (Prop_obuf_I_O)         1.144     3.102 r  remainder_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.102    remainder[5]
    L16                                                               r  remainder[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_remainder_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.662ns  (logic 1.287ns (77.424%)  route 0.375ns (22.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.601     1.443    clk_IBUF_BUFG
    SLICE_X7Y93          FDCE                                         r  reg_remainder_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  reg_remainder_reg[6]/Q
                         net (fo=1, routed)           0.375     1.960    remainder_OBUF[6]
    L15                  OBUF (Prop_obuf_I_O)         1.146     3.106 r  remainder_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.106    remainder[6]
    L15                                                               r  remainder[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_remainder_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 1.285ns (76.388%)  route 0.397ns (23.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.601     1.443    clk_IBUF_BUFG
    SLICE_X5Y93          FDCE                                         r  reg_remainder_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  reg_remainder_reg[10]/Q
                         net (fo=1, routed)           0.397     1.981    remainder_OBUF[10]
    K17                  OBUF (Prop_obuf_I_O)         1.144     3.125 r  remainder_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.125    remainder[10]
    K17                                                               r  remainder[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_remainder_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.687ns  (logic 1.287ns (76.290%)  route 0.400ns (23.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.601     1.443    clk_IBUF_BUFG
    SLICE_X7Y95          FDCE                                         r  reg_remainder_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  reg_remainder_reg[7]/Q
                         net (fo=1, routed)           0.400     1.984    remainder_OBUF[7]
    M14                  OBUF (Prop_obuf_I_O)         1.146     3.130 r  remainder_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.130    remainder[7]
    M14                                                               r  remainder[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_remainder_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.688ns  (logic 1.288ns (76.305%)  route 0.400ns (23.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.600     1.442    clk_IBUF_BUFG
    SLICE_X7Y92          FDCE                                         r  reg_remainder_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDCE (Prop_fdce_C_Q)         0.141     1.583 r  reg_remainder_reg[4]/Q
                         net (fo=1, routed)           0.400     1.983    remainder_OBUF[4]
    L18                  OBUF (Prop_obuf_I_O)         1.147     3.130 r  remainder_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.130    remainder[4]
    L18                                                               r  remainder[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_remainder_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 1.318ns (77.917%)  route 0.373ns (22.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.601     1.443    clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  reg_remainder_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.164     1.607 r  reg_remainder_reg[9]/Q
                         net (fo=1, routed)           0.373     1.981    remainder_OBUF[9]
    K18                  OBUF (Prop_obuf_I_O)         1.154     3.134 r  remainder_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.134    remainder[9]
    K18                                                               r  remainder[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_remainder_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.289ns (76.102%)  route 0.405ns (23.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.601     1.443    clk_IBUF_BUFG
    SLICE_X5Y93          FDCE                                         r  reg_remainder_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  reg_remainder_reg[8]/Q
                         net (fo=1, routed)           0.405     1.989    remainder_OBUF[8]
    L14                  OBUF (Prop_obuf_I_O)         1.148     3.137 r  remainder_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.137    remainder[8]
    L14                                                               r  remainder[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_remainder_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 1.292ns (76.129%)  route 0.405ns (23.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.601     1.443    clk_IBUF_BUFG
    SLICE_X7Y95          FDCE                                         r  reg_remainder_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  reg_remainder_reg[11]/Q
                         net (fo=1, routed)           0.405     1.989    remainder_OBUF[11]
    R11                  OBUF (Prop_obuf_I_O)         1.151     3.140 r  remainder_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.140    remainder[11]
    R11                                                               r  remainder[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_remainder_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            remainder[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 1.318ns (77.585%)  route 0.381ns (22.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.600     1.442    clk_IBUF_BUFG
    SLICE_X7Y92          FDCE                                         r  reg_remainder_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDCE (Prop_fdce_C_Q)         0.141     1.583 r  reg_remainder_reg[2]/Q
                         net (fo=1, routed)           0.381     1.964    remainder_OBUF[2]
    R12                  OBUF (Prop_obuf_I_O)         1.177     3.141 r  remainder_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.141    remainder[2]
    R12                                                               r  remainder[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           146 Endpoints
Min Delay           146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_quotient_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.073ns  (logic 0.964ns (15.869%)  route 5.109ns (84.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=122, routed)         5.109     6.073    reset_IBUF
    SLICE_X4Y97          FDCE                                         f  reg_quotient_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.601     4.418    clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  reg_quotient_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_quotient_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.068ns  (logic 0.964ns (15.881%)  route 5.105ns (84.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=122, routed)         5.105     6.068    reset_IBUF
    SLICE_X5Y97          FDCE                                         f  reg_quotient_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.601     4.418    clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  reg_quotient_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_dividend_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.945ns  (logic 0.964ns (16.209%)  route 4.982ns (83.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=122, routed)         4.982     5.945    reset_IBUF
    SLICE_X1Y94          FDCE                                         f  div3_dividend_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.602     4.419    clk_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  div3_dividend_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_divisor_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.945ns  (logic 0.964ns (16.209%)  route 4.982ns (83.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=122, routed)         4.982     5.945    reset_IBUF
    SLICE_X1Y94          FDCE                                         f  div3_divisor_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.602     4.419    clk_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  div3_divisor_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_divisor_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.945ns  (logic 0.964ns (16.209%)  route 4.982ns (83.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=122, routed)         4.982     5.945    reset_IBUF
    SLICE_X1Y94          FDCE                                         f  div3_divisor_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.602     4.419    clk_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  div3_divisor_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div3_divisor_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.945ns  (logic 0.964ns (16.209%)  route 4.982ns (83.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=122, routed)         4.982     5.945    reset_IBUF
    SLICE_X1Y94          FDCE                                         f  div3_divisor_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.602     4.419    clk_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  div3_divisor_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_quotient_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.752ns  (logic 0.964ns (16.755%)  route 4.788ns (83.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=122, routed)         4.788     5.752    reset_IBUF
    SLICE_X7Y98          FDCE                                         f  reg_quotient_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.601     4.418    clk_IBUF_BUFG
    SLICE_X7Y98          FDCE                                         r  reg_quotient_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_dividend_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.541ns  (logic 0.964ns (17.393%)  route 4.577ns (82.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=122, routed)         4.577     5.541    reset_IBUF
    SLICE_X4Y89          FDCE                                         f  div1_dividend_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.598     4.415    clk_IBUF_BUFG
    SLICE_X4Y89          FDCE                                         r  div1_dividend_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            div1_dividend_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.541ns  (logic 0.964ns (17.393%)  route 4.577ns (82.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=122, routed)         4.577     5.541    reset_IBUF
    SLICE_X4Y89          FDCE                                         f  div1_dividend_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.598     4.415    clk_IBUF_BUFG
    SLICE_X4Y89          FDCE                                         r  div1_dividend_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_quotient_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.356ns  (logic 0.964ns (17.992%)  route 4.393ns (82.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  reset_IBUF_inst/O
                         net (fo=122, routed)         4.393     5.356    reset_IBUF
    SLICE_X8Y99          FDCE                                         f  reg_quotient_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.522     4.339    clk_IBUF_BUFG
    SLICE_X8Y99          FDCE                                         r  reg_quotient_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_dvd_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.193ns (28.159%)  route 0.491ns (71.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=122, routed)         0.491     0.684    reset_IBUF
    SLICE_X0Y77          FDCE                                         f  reg_dvd_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.862     1.951    clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  reg_dvd_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_dvsr_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.193ns (24.979%)  route 0.578ns (75.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=122, routed)         0.578     0.771    reset_IBUF
    SLICE_X1Y79          FDCE                                         f  reg_dvsr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     1.953    clk_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  reg_dvsr_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_dvd_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.193ns (24.838%)  route 0.583ns (75.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=122, routed)         0.583     0.775    reset_IBUF
    SLICE_X0Y79          FDCE                                         f  reg_dvd_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     1.953    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  reg_dvd_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_dvd_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.193ns (24.838%)  route 0.583ns (75.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=122, routed)         0.583     0.775    reset_IBUF
    SLICE_X0Y79          FDCE                                         f  reg_dvd_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     1.953    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  reg_dvd_reg[9]/C

Slack:                    inf
  Source:                 divisor[1]
                            (input port)
  Destination:            reg_dvsr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.211ns (25.327%)  route 0.621ns (74.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  divisor[1] (IN)
                         net (fo=0)                   0.000     0.000    divisor[1]
    V17                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  divisor_IBUF[1]_inst/O
                         net (fo=1, routed)           0.621     0.832    divisor_IBUF[1]
    SLICE_X0Y80          FDCE                                         r  reg_dvsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.865     1.954    clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  reg_dvsr_reg[1]/C

Slack:                    inf
  Source:                 divisor[0]
                            (input port)
  Destination:            reg_dvsr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.219ns (26.244%)  route 0.617ns (73.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  divisor[0] (IN)
                         net (fo=0)                   0.000     0.000    divisor[0]
    T11                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  divisor_IBUF[0]_inst/O
                         net (fo=1, routed)           0.617     0.836    divisor_IBUF[0]
    SLICE_X1Y79          FDCE                                         r  reg_dvsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     1.953    clk_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  reg_dvsr_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_dvd_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.193ns (22.880%)  route 0.649ns (77.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=122, routed)         0.649     0.842    reset_IBUF
    SLICE_X1Y80          FDCE                                         f  reg_dvd_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.865     1.954    clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  reg_dvd_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_dvsr_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.193ns (22.880%)  route 0.649ns (77.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=122, routed)         0.649     0.842    reset_IBUF
    SLICE_X1Y80          FDCE                                         f  reg_dvsr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.865     1.954    clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  reg_dvsr_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_dvd_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.193ns (22.763%)  route 0.653ns (77.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=122, routed)         0.653     0.846    reset_IBUF
    SLICE_X0Y80          FDCE                                         f  reg_dvd_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.865     1.954    clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  reg_dvd_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_dvd_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.193ns (22.763%)  route 0.653ns (77.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 f  reset_IBUF_inst/O
                         net (fo=122, routed)         0.653     0.846    reset_IBUF
    SLICE_X0Y80          FDCE                                         f  reg_dvd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.865     1.954    clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  reg_dvd_reg[4]/C





