#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jun  3 17:10:31 2022
# Process ID: 22232
# Current directory: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25388 C:\Users\bianca.palade\Desktop\assignment1\assign1.2 - Copy\assign1.xpr
# Log file: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/vivado.log
# Journal file: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 676.141 ; gain = 71.043
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 17:28:26 2022...
/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/opcode.v}}]
set_property is_enabled true [get_files  {{C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/data_memory.v}}]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seq_core_test_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 711.727 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 711.727 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seq_core_test_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:04:24 . Memory (MB): peak = 711.727 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:04:24 . Memory (MB): peak = 711.727 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 17:28:29 2022...
