/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  reg [10:0] _07_;
  wire [10:0] _08_;
  wire [5:0] _09_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [13:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [26:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_0z ? celloutsig_1_2z : in_data[128];
  assign celloutsig_1_5z = in_data[188] ? celloutsig_1_1z[2] : in_data[125];
  assign celloutsig_1_7z = celloutsig_1_1z[2] ? celloutsig_1_6z : celloutsig_1_4z;
  assign celloutsig_0_15z = _00_ ? celloutsig_0_3z : _00_;
  assign celloutsig_0_7z = ~(celloutsig_0_4z | _01_);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[0] | in_data[122]) & in_data[125]);
  assign celloutsig_1_9z = ~((celloutsig_1_6z | celloutsig_1_0z) & celloutsig_1_6z);
  assign celloutsig_1_19z = ~((celloutsig_1_9z | celloutsig_1_18z) & celloutsig_1_15z);
  assign celloutsig_0_14z = ~((_04_ | celloutsig_0_7z) & in_data[10]);
  assign celloutsig_0_2z = ~((_02_ | celloutsig_0_0z[2]) & _03_);
  assign celloutsig_0_5z = ~((celloutsig_0_4z | in_data[14]) & (celloutsig_0_2z | _05_));
  assign celloutsig_0_8z = ~((_01_ | in_data[71]) & (celloutsig_0_5z | celloutsig_0_3z));
  assign celloutsig_0_11z = ~((in_data[81] | celloutsig_0_5z) & (celloutsig_0_8z | celloutsig_0_7z));
  assign celloutsig_0_23z = ~((celloutsig_0_18z | celloutsig_0_21z) & (celloutsig_0_21z | celloutsig_0_0z[4]));
  assign celloutsig_0_24z = ~((celloutsig_0_23z | celloutsig_0_5z) & (_06_ | celloutsig_0_14z));
  assign celloutsig_0_3z = celloutsig_0_2z ^ _02_;
  reg [3:0] _26_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _26_ <= 4'h0;
    else _26_ <= { celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_3z };
  assign out_data[3:0] = _26_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _07_ <= 11'h000;
    else _07_ <= in_data[133:123];
  reg [10:0] _28_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _28_ <= 11'h000;
    else _28_ <= celloutsig_0_6z[26:16];
  assign { _06_, _08_[9:6], _04_, _08_[4:0] } = _28_;
  reg [5:0] _29_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _29_ <= 6'h00;
    else _29_ <= in_data[75:70];
  assign { _02_, _09_[4], _00_, _03_, _01_, _05_ } = _29_;
  assign celloutsig_1_8z = { in_data[169:162], celloutsig_1_0z, celloutsig_1_0z } == { in_data[103:97], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_9z = { in_data[63:30], celloutsig_0_7z, celloutsig_0_5z } == { celloutsig_0_7z, celloutsig_0_2z, _02_, _09_[4], _00_, _03_, _01_, _05_, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_0z[7], _02_, _09_[4], _00_, _03_, _01_, _05_ } == { _08_[9:6], _04_, _08_[4:3] };
  assign celloutsig_1_0z = in_data[111] & ~(in_data[147]);
  assign celloutsig_1_10z = celloutsig_1_8z & ~(celloutsig_1_0z);
  assign celloutsig_0_13z = celloutsig_0_12z & ~(celloutsig_0_9z);
  assign celloutsig_0_18z = celloutsig_0_7z & ~(celloutsig_0_0z[6]);
  assign celloutsig_1_13z = { _07_[5:2], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, _07_[1:0], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_1_14z = { celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_2z } != { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_1_15z = { celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z } != { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_14z };
  assign celloutsig_0_0z = in_data[49:42] | in_data[49:42];
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_8z } | { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, _02_, _09_[4], _00_, _03_, _01_, _05_ } | { celloutsig_0_3z, _02_, _09_[4], _00_, _03_, _01_, _05_, celloutsig_0_2z, _02_, _09_[4], _00_, _03_, _01_, _05_, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_31z = | { celloutsig_0_6z[17:12], celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_1_6z = | in_data[134:131];
  assign celloutsig_0_20z = | { _02_, _09_[4], _00_, _03_, _01_, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_13z, _02_, _09_[4], _00_, _03_, _01_, _05_ };
  assign celloutsig_0_27z = | { celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_1_11z = ~^ { in_data[191:189], celloutsig_1_4z };
  assign celloutsig_0_4z = ~^ { in_data[38:37], _02_, _09_[4], _00_, _03_, _01_, _05_ };
  assign celloutsig_1_18z = ~^ { in_data[165:164], celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_16z[11:9], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_4z, _06_, _08_[9:6], _04_, _08_[4:0] };
  assign celloutsig_1_1z = { in_data[134:133], celloutsig_1_0z } >>> in_data[127:125];
  always_latch
    if (clkin_data[64]) celloutsig_0_16z = 14'h0000;
    else if (!clkin_data[128]) celloutsig_0_16z = { in_data[60:53], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_15z };
  assign { _08_[10], _08_[5] } = { _06_, _04_ };
  assign { _09_[5], _09_[3:0] } = { _02_, _00_, _03_, _01_, _05_ };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z };
endmodule
