v 20110115 2
C 40000 40000 0 0 0 title-A3.sym
C 47300 47100 1 0 0 mcu_attiny25_45_85.sym
{
T 48500 49200 5 10 1 1 0 0 1
refdes=MCU
T 47700 49600 5 10 1 1 0 0 6
documentation=PB0 - MOSI, DI, SDA, AIN0, OC0A, !OC1A, AREF, PCINt0
PB1 - MISO, DO, AIN1, OC0B, OC1A, PCINT1
PB2 - SCK, USCK, SCL, ADC1, T0, INT0, PCINT2
PB3 - ADC3, !OC1B, CLKI, XTAL1, PCINT3
PB4 - ADC2, OC1B, CLKO, XTAL2, PCINT4
PB5 - dW, ADC0, !RESET, PCINT5
T 49000 49200 5 10 0 1 0 0 1
footprint=DIP8 SO8
}
C 54100 49000 1 0 0 vcc-1.sym
C 54100 42200 1 0 0 gnd-1.sym
C 55600 44500 1 180 0 pad.sym
{
T 55100 43669 5 10 1 1 180 0 1
refdes=P5
T 54700 44400 5 8 0 0 180 0 1
device=pad
T 55500 44400 5 10 1 1 180 0 1
description=OE
T 55600 44500 5 10 0 1 0 0 1
footprint=PAD
}
C 55600 45700 1 180 0 pad.sym
{
T 55100 44869 5 10 1 1 180 0 1
refdes=P4
T 54700 45600 5 8 0 0 180 0 1
device=pad
T 55500 45600 5 10 1 1 180 0 1
description=Clock
T 55600 45700 5 10 0 1 0 0 1
footprint=PAD
}
C 55600 46900 1 180 0 pad.sym
{
T 55100 46069 5 10 1 1 180 0 1
refdes=P3
T 54700 46800 5 8 0 0 180 0 1
device=pad
T 55500 46800 5 10 1 1 180 0 1
description=Serial
T 55600 46900 5 10 0 1 0 0 1
footprint=PAD
}
C 55600 48100 1 180 0 pad.sym
{
T 55100 47269 5 10 1 1 180 0 1
refdes=P2
T 54700 48000 5 8 0 0 180 0 1
device=pad
T 55500 48000 5 10 1 1 180 0 1
description=Latch
T 55600 48100 5 10 0 1 0 0 1
footprint=PAD
}
C 55600 43300 1 180 0 pad.sym
{
T 55100 42469 5 10 1 1 180 0 1
refdes=P6
T 54700 43200 5 8 0 0 180 0 1
device=pad
T 55500 43200 5 10 1 1 180 0 1
description=GND
T 55600 43300 5 10 0 1 0 0 1
footprint=PAD
}
C 55600 49300 1 180 0 pad.sym
{
T 55100 48469 5 10 1 1 180 0 1
refdes=P1
T 54700 49200 5 8 0 0 180 0 1
device=pad
T 55500 49200 5 10 1 1 180 0 1
description=Vcc
T 55600 49300 5 10 0 1 0 0 1
footprint=PAD
}
N 54500 48900 54300 48900 4
N 54300 48900 54300 49000 4
N 54500 42900 54200 42900 4
N 54200 42900 54200 42500 4
C 43600 42300 1 0 0 regulator.sym
{
T 45000 43300 5 10 1 1 0 6 1
refdes=U1
T 44500 42500 5 10 1 1 180 6 1
device=5V regulator
T 45200 43600 5 10 0 1 0 0 1
footprint=TO220W
}
C 45900 43100 1 0 0 vcc-1.sym
C 46800 49100 1 0 0 vcc-1.sym
C 44300 41400 1 0 0 gnd-1.sym
C 46900 46700 1 0 0 gnd-1.sym
N 47300 47300 47000 47300 4
N 47000 47000 47000 47600 4
N 47300 48800 47000 48800 4
N 47000 48500 47000 49100 4
N 45200 42900 46100 42900 4
C 41300 42400 1 0 0 pwrjack-2.sym
{
T 41300 43300 5 10 0 0 0 0 1
device=PWRJACK
T 41300 43200 5 10 1 1 0 0 1
refdes=CONN1
T 41300 43500 5 10 0 0 0 0 1
footprint=PWR_JACK
}
N 42400 42000 42400 42700 4
N 44400 42000 42400 42000 4
N 42400 42900 43600 42900 4
N 44400 41700 44400 42300 4
C 47400 44300 1 0 0 isp.sym
{
T 48700 45600 5 10 1 1 0 6 1
refdes=ISP
T 48300 45900 5 10 0 0 0 0 1
footprint=ISP
}
N 49300 48800 53100 48800 4
N 50400 44900 50400 48800 4
N 50400 44900 49200 44900 4
N 49300 48500 50200 48500 4
N 50200 46000 50200 48500 4
N 50200 46000 47100 46000 4
N 47100 46000 47100 45300 4
N 47100 45300 47400 45300 4
N 49300 48200 52500 48200 4
N 50000 46200 50000 48200 4
N 50000 46200 46900 46200 4
N 46900 46200 46900 44900 4
N 46900 44900 47400 44900 4
N 49800 47300 49800 46400 4
N 49800 46400 46700 46400 4
N 46700 46400 46700 44500 4
N 46700 44500 47400 44500 4
C 49300 44000 1 0 0 gnd-1.sym
N 49400 44500 49200 44500 4
N 49400 44500 49400 44300 4
C 49200 45500 1 0 0 vcc-1.sym
N 49400 45500 49400 45300 4
N 49400 45300 49200 45300 4
N 49300 47300 49800 47300 4
N 52500 45300 52500 48200 4
N 52500 45300 54500 45300 4
N 53100 46500 53100 48800 4
N 53100 46500 54500 46500 4
N 49300 47600 51800 47600 4
N 51800 44100 51800 47600 4
N 51800 44100 54500 44100 4
N 49300 47900 53600 47900 4
N 53600 47900 53600 47700 4
N 53600 47700 54500 47700 4
C 42700 42900 1 270 0 capacitor-4.sym
{
T 43800 42700 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 43200 42500 5 10 1 1 0 0 1
refdes=C1
T 43400 42700 5 10 0 0 270 0 1
symversion=0.1
T 43200 42300 5 10 1 1 0 0 1
value=100uF
T 42700 42900 5 10 0 0 0 0 1
footprint=RCY100
}
N 46100 43100 46100 42900 4
N 44400 42000 46100 42000 4
C 46800 48500 1 270 0 capacitor-1.sym
{
T 47500 48300 5 10 0 0 270 0 1
device=CAPACITOR
T 47100 48200 5 10 1 1 0 0 1
refdes=C3
T 47700 48300 5 10 0 0 270 0 1
symversion=0.1
T 47100 47800 5 10 1 1 0 0 1
value=1uF
T 46800 48500 5 10 0 0 0 0 1
footprint=ACY200
}
C 45900 42900 1 270 0 capacitor-4.sym
{
T 47000 42700 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 46400 42500 5 10 1 1 0 0 1
refdes=C2
T 46600 42700 5 10 0 0 270 0 1
symversion=0.1
T 46400 42300 5 10 1 1 0 0 1
value=10uF
T 46400 42100 5 10 1 1 0 0 1
comment=tantalum
T 45900 42900 5 10 0 0 0 0 1
footprint=RCY100
}
T 41200 40500 9 10 1 0 0 0 5
RCY -cylinder
ACY - not cylinder
100 - no space
200 - 1 free hole
300 - 2 free holes
T 41800 46600 9 10 1 0 0 0 2
22 uF tan - RCY100
1 uF - ACY200
