{
    "signal_values": {
        "mem_type": {
            "_MEM_TYPE_NONE": 0,
            "_MEM_TYPE_WORD": 1,
            "_MEM_TYPE_HALF": 2,
            "_MEM_TYPE_BYTE": 3,
            "_MEM_TYPE_UWORD": 5,
            "_MEM_TYPE_UHALF": 6,
            "_MEM_TYPE_UBYTE": 7
        },
        "mem_write": [false, true],
        "mem_read": [false, true],
        "mem_cacop": [false, true],
        "llsc_inst": [false, true],
        "ibarrier": [false, true],
        "dbarrier": [false, true]
    },
    "signals": {
        "mem_type": {
            "length": 3,
            "stage": "m2",
            "default": "_MEM_TYPE_NONE"
        },
        "mem_write": {
            "length": 1,
            "stage": "m2",
            "default": false
        },
        "mem_read": {
            "length": 1,
            "stage": "m2",
            "default": false
        },
        "mem_cacop": {
            "length": 1,
            "stage": "m2",
            "default": false
        },
        "llsc_inst": {
            "length": 1,
            "stage": "m2",
            "default": false
        },
        "ibarrier": {
            "length": 1,
            "stage": "m1",
            "default": false
        },
        "dbarrier": {
            "length": 1,
            "stage": "m1",
            "default": false
        }
    },
    "instructs": {
        "ld.bu": {
            "opcode": "0010101000",
            "mem_type": "_MEM_TYPE_UBYTE",
            "mem_read": true,
            "need_lsu": true,
            "reg_type_r0": "_REG_R0_NONE",
            "reg_type_r1": "_REG_R1_RJ",
            "addr_imm_type": "_ADDR_IMM_S12",
            "reg_type_w": "_REG_W_RD",
            "latest_r1_ex": true,
            "fu_sel_m2": "_FUSEL_M2_MEM"
        },
        "ld.hu": {
            "opcode": "0010101001",
            "mem_type": "_MEM_TYPE_UHALF",
            "mem_read": true,
            "need_lsu": true,
            "reg_type_r0": "_REG_R0_NONE",
            "reg_type_r1": "_REG_R1_RJ",
            "addr_imm_type": "_ADDR_IMM_S12",
            "reg_type_w": "_REG_W_RD",
            "latest_r1_ex": true,
            "fu_sel_m2": "_FUSEL_M2_MEM"
        },
        "ld.h": {
            "opcode": "0010100001",
            "mem_type": "_MEM_TYPE_HALF",
            "mem_read": true,
            "need_lsu": true,
            "reg_type_r0": "_REG_R0_NONE",
            "reg_type_r1": "_REG_R1_RJ",
            "addr_imm_type": "_ADDR_IMM_S12",
            "reg_type_w": "_REG_W_RD",
            "latest_r1_ex": true,
            "fu_sel_m2": "_FUSEL_M2_MEM"
        },
        "ld.b": {
            "opcode": "0010100000",
            "mem_type": "_MEM_TYPE_BYTE",
            "mem_read": true,
            "need_lsu": true,
            "reg_type_r0": "_REG_R0_NONE",
            "reg_type_r1": "_REG_R1_RJ",
            "addr_imm_type": "_ADDR_IMM_S12",
            "reg_type_w": "_REG_W_RD",
            "latest_r1_ex": true,
            "fu_sel_m2": "_FUSEL_M2_MEM"
        },
        "ld.w": {
            "opcode": "0010100010",
            "mem_type": "_MEM_TYPE_WORD",
            "mem_read": true,
            "need_lsu": true,
            "reg_type_r0": "_REG_R0_NONE",
            "reg_type_r1": "_REG_R1_RJ",
            "addr_imm_type": "_ADDR_IMM_S12",
            "reg_type_w": "_REG_W_RD",
            "latest_r1_ex": true,
            "fu_sel_m1": "_FUSEL_M1_MEM",
            "fu_sel_m2": "_FUSEL_M2_MEM"
        },
        "ll.w": {
            "opcode": "00100000",
            "mem_type": "_MEM_TYPE_WORD",
            "llsc_inst": true,
            "mem_read": true,
            "need_lsu": true,
            "reg_type_r0": "_REG_R0_NONE",
            "reg_type_r1": "_REG_R1_RJ",
            "addr_imm_type": "_ADDR_IMM_S14",
            "reg_type_w": "_REG_W_RD",
            "latest_r1_ex": true,
            "fu_sel_m2": "_FUSEL_M2_MEM",
            "need_csr": true
        },
        "st.w": {
            "opcode": "0010100110",
            "mem_type": "_MEM_TYPE_WORD",
            "mem_write": true,
            "need_lsu": true,
            "reg_type_r0": "_REG_R0_RD",
            "reg_type_r1": "_REG_R1_RJ",
            "addr_imm_type": "_ADDR_IMM_S12",
            "reg_type_w": "_REG_W_NONE",
            "latest_r0_m2": true,
            "latest_r1_ex": true
        },
        "st.h": {
            "opcode": "0010100101",
            "mem_type": "_MEM_TYPE_HALF",
            "mem_write": true,
            "need_lsu": true,
            "reg_type_r0": "_REG_R0_RD",
            "reg_type_r1": "_REG_R1_RJ",
            "addr_imm_type": "_ADDR_IMM_S12",
            "reg_type_w": "_REG_W_NONE",
            "latest_r0_m2": true,
            "latest_r1_ex": true
        },
        "st.b": {
            "opcode": "0010100100",
            "mem_type": "_MEM_TYPE_BYTE",
            "mem_write": true,
            "need_lsu": true,
            "reg_type_r0": "_REG_R0_RD",
            "reg_type_r1": "_REG_R1_RJ",
            "addr_imm_type": "_ADDR_IMM_S12",
            "reg_type_w": "_REG_W_NONE",
            "latest_r0_m2": true,
            "latest_r1_ex": true
        },
        "sc.w": {
            "opcode": "00100001",
            "mem_type": "_MEM_TYPE_WORD",
            "llsc_inst": true,
            "mem_write": true,
            "need_lsu": true,
            "reg_type_r0": "_REG_R0_RD",
            "reg_type_r1": "_REG_R1_RJ",
            "addr_imm_type": "_ADDR_IMM_S14",
            "reg_type_w": "_REG_W_RD",
            "fu_sel_m2": "_FUSEL_M2_MEM",
            "latest_r0_m2": true,
            "latest_r1_ex": true,
            "need_csr": true
        },
        "cacop": {
            "opcode": "0000011000",
            "mem_type": "_MEM_TYPE_BYTE",
            "mem_cacop": true,
            "need_lsu": true,
            "reg_type_r0": "_REG_R0_NONE",
            "reg_type_r1": "_REG_R1_RJ",
            "addr_imm_type": "_ADDR_IMM_S12",
            "reg_type_w": "_REG_W_NONE",
            "latest_r1_ex": true,
            "refetch": true,
            "need_csr": true
        },
        "dbar": {
            "opcode": "00111000011100100",
            "dbarrier": true,
            "refetch": true,
            "need_csr": true
        },
        "ibar": {
            "opcode": "00111000011100101",
            "ibarrier": true,
            "refetch": true,
            "need_csr": true
        },
        "preld_nop": {
            "opcode": "0010101011"
        }
    }
}