# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Lab 07/Lab 07.srcs/sources_1/new/D_FF.vhd" \
"../../../../nano_processor_V1.srcs/sources_1/new/Program_Counter.vhd" \
"../../../../nano_processor_V1.srcs/sim_1/new/sim_Program_counter.vhd" \

# Do not sort compile order
nosort
