@W: BN132 :"e:\gowin\dsi_colorbar\dsi_colorbar_test18k\dsi_colorbar_test\src\mipi_hs_lp_tx.v":256:1:256:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_data_lane3_reg[1:0] because it is equivalent to instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_data_lane2_reg[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin\dsi_colorbar\dsi_colorbar_test18k\dsi_colorbar_test\src\mipi_hs_lp_tx.v":256:1:256:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_data_lane2_reg[1:0] because it is equivalent to instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_data_lane1_reg[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\gowin\dsi_colorbar\dsi_colorbar_test18k\dsi_colorbar_test\src\mipi_hs_lp_tx.v":256:1:256:6|Removing sequential instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_data_lane1_reg[1:0] because it is equivalent to instance mipi_dsi_top_inst.mipi_hs_lp_tx_inst.Lp_data_lane0_reg[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT529 :"e:\gowin\dsi_colorbar\dsi_colorbar_test18k\dsi_colorbar_test\src\serdes_rst_ctrl.v":28:1:28:6|Found inferred clock ivideo_dynamic_top|I_clk which controls 39 sequential elements including serdes_rst_ctrl_mipi.Fsm_serdes_rst_ctrl[5]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"e:\gowin\dsi_colorbar\dsi_colorbar_test18k\dsi_colorbar_test\src\dul_ram.v":36:0:36:5|Found inferred clock _~oserx4_DPHY_TX_TOP__|sclk_0_inferred_clock which controls 1222 sequential elements including rgb_data_asyfifo_inst.afifo_lane0.asyn_fifo.Dul_Ram.genblk1\.bd[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"e:\gowin\dsi_colorbar\dsi_colorbar_test18k\dsi_colorbar_test\src\dphy_tx_top.v":208:8:208:16|Found inferred clock ivideo_dynamic_top|O_lcd_clkos_wire_inferred_clock which controls 4 sequential elements including MIPI_DPHY_tx_inst.DPHY_TX_INST.u_oserx4.U5_OSER83. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"e:\gowin\dsi_colorbar\dsi_colorbar_test18k\dsi_colorbar_test\src\dphy_tx_top.v":230:8:230:15|Found inferred clock ivideo_dynamic_top|O_lcd_clkop_wire_inferred_clock which controls 1 sequential elements including MIPI_DPHY_tx_inst.DPHY_TX_INST.u_oserx4.U6_OSER8. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"e:\gowin\dsi_colorbar\dsi_colorbar_test18k\dsi_colorbar_test\src\colorbar_test.v":119:0:119:5|Found inferred clock GW_PLL|clkout_inferred_clock which controls 1374 sequential elements including colorbar_test_inst.lcd_datain_1[16]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
