<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: CPU Cache</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Yaul
   &#160;<span id="projectnumber">Git hash aab83f2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__CPU__CACHE.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CPU Cache</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncpu__cache__data__line.html">cpu_cache_data_line</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache data line representing the data read from the cache.  <a href="unioncpu__cache__data__line.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__cache__data__way.html">cpu_cache_data_way</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache data way.  <a href="structcpu__cache__data__way.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga01a5394050391d153a9880d0cc4224a1"><td class="memItemLeft" align="right" valign="top"><a id="ga01a5394050391d153a9880d0cc4224a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga01a5394050391d153a9880d0cc4224a1">CPU_CACHE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="memdesc:ga01a5394050391d153a9880d0cc4224a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Partition designated for using the cache. <br /></td></tr>
<tr class="separator:ga01a5394050391d153a9880d0cc4224a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga674408491d27e3e86deefcc4bbdf3e1c"><td class="memItemLeft" align="right" valign="top"><a id="ga674408491d27e3e86deefcc4bbdf3e1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga674408491d27e3e86deefcc4bbdf3e1c">CPU_CACHE_THROUGH</a>&#160;&#160;&#160;0x20000000UL</td></tr>
<tr class="memdesc:ga674408491d27e3e86deefcc4bbdf3e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Partition designated for bypassing the cache. <br /></td></tr>
<tr class="separator:ga674408491d27e3e86deefcc4bbdf3e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a04a1b09f0702d1739fcfc9c0cd89ea"><td class="memItemLeft" align="right" valign="top"><a id="ga2a04a1b09f0702d1739fcfc9c0cd89ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga2a04a1b09f0702d1739fcfc9c0cd89ea">CPU_CACHE_PURGE</a>&#160;&#160;&#160;0x40000000UL</td></tr>
<tr class="memdesc:ga2a04a1b09f0702d1739fcfc9c0cd89ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Partition designated for purging a specific line. <br /></td></tr>
<tr class="separator:ga2a04a1b09f0702d1739fcfc9c0cd89ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269e053852db340948f199b8fa5e0f2e"><td class="memItemLeft" align="right" valign="top"><a id="ga269e053852db340948f199b8fa5e0f2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga269e053852db340948f199b8fa5e0f2e">CPU_CACHE_ADDRESS_RW</a>&#160;&#160;&#160;0x60000000UL</td></tr>
<tr class="memdesc:ga269e053852db340948f199b8fa5e0f2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Partition designated for accessing the address cache array directly. <br /></td></tr>
<tr class="separator:ga269e053852db340948f199b8fa5e0f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d35b4ab8af6793c09e5fd7c6a5bcc1a"><td class="memItemLeft" align="right" valign="top"><a id="ga4d35b4ab8af6793c09e5fd7c6a5bcc1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga4d35b4ab8af6793c09e5fd7c6a5bcc1a">CPU_CACHE_DATA_RW</a>&#160;&#160;&#160;0xC0000000UL</td></tr>
<tr class="memdesc:ga4d35b4ab8af6793c09e5fd7c6a5bcc1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Partition designated for accessing the cache data directly. <br /></td></tr>
<tr class="separator:ga4d35b4ab8af6793c09e5fd7c6a5bcc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73cbb87f49d27d42b589f5120ef28703"><td class="memItemLeft" align="right" valign="top"><a id="ga73cbb87f49d27d42b589f5120ef28703"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga73cbb87f49d27d42b589f5120ef28703">CPU_CACHE_IO</a>&#160;&#160;&#160;0xF0000000UL</td></tr>
<tr class="memdesc:ga73cbb87f49d27d42b589f5120ef28703"><td class="mdescLeft">&#160;</td><td class="mdescRight">Partition designated for bypassing the cache (I/O area). <br /></td></tr>
<tr class="separator:ga73cbb87f49d27d42b589f5120ef28703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc74b410744bd58c554d51ea8be7ea6a"><td class="memItemLeft" align="right" valign="top"><a id="gacc74b410744bd58c554d51ea8be7ea6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#gacc74b410744bd58c554d51ea8be7ea6a">CPU_CACHE_WAY_0_ADDR</a>&#160;&#160;&#160;0xC0000000UL</td></tr>
<tr class="memdesc:gacc74b410744bd58c554d51ea8be7ea6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address for when accessing cache data directly. <br /></td></tr>
<tr class="separator:gacc74b410744bd58c554d51ea8be7ea6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga055b8e3e15474370bdfed6121d5ffa28"><td class="memItemLeft" align="right" valign="top"><a id="ga055b8e3e15474370bdfed6121d5ffa28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga055b8e3e15474370bdfed6121d5ffa28">CPU_CACHE_WAY_1_ADDR</a>&#160;&#160;&#160;0xC0000400UL</td></tr>
<tr class="memdesc:ga055b8e3e15474370bdfed6121d5ffa28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address for when accessing cache data directly. <br /></td></tr>
<tr class="separator:ga055b8e3e15474370bdfed6121d5ffa28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c1fa0e47ab64ca48e363a0f4024ae3"><td class="memItemLeft" align="right" valign="top"><a id="gab8c1fa0e47ab64ca48e363a0f4024ae3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#gab8c1fa0e47ab64ca48e363a0f4024ae3">CPU_CACHE_WAY_2_ADDR</a>&#160;&#160;&#160;0xC0000800UL</td></tr>
<tr class="memdesc:gab8c1fa0e47ab64ca48e363a0f4024ae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address for when accessing cache data directly. <br /></td></tr>
<tr class="separator:gab8c1fa0e47ab64ca48e363a0f4024ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17bba0f4891bcfe34c303dbc104b6876"><td class="memItemLeft" align="right" valign="top"><a id="ga17bba0f4891bcfe34c303dbc104b6876"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga17bba0f4891bcfe34c303dbc104b6876">CPU_CACHE_WAY_3_ADDR</a>&#160;&#160;&#160;0xC0000C00UL</td></tr>
<tr class="memdesc:ga17bba0f4891bcfe34c303dbc104b6876"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address for when accessing cache data directly. <br /></td></tr>
<tr class="separator:ga17bba0f4891bcfe34c303dbc104b6876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1ff83bdeb42abac3ab994f6e43ac84"><td class="memItemLeft" align="right" valign="top"><a id="gacb1ff83bdeb42abac3ab994f6e43ac84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#gacb1ff83bdeb42abac3ab994f6e43ac84">CPU_CACHE_WAY_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__CPU__CACHE.html#ga055b8e3e15474370bdfed6121d5ffa28">CPU_CACHE_WAY_1_ADDR</a> - <a class="el" href="group__CPU__CACHE.html#gacc74b410744bd58c554d51ea8be7ea6a">CPU_CACHE_WAY_0_ADDR</a>)</td></tr>
<tr class="memdesc:gacb1ff83bdeb42abac3ab994f6e43ac84"><td class="mdescLeft">&#160;</td><td class="mdescRight">The size in bytes of a cache way. <br /></td></tr>
<tr class="separator:gacb1ff83bdeb42abac3ab994f6e43ac84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305e02a50983e44b80817a55586b94ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga305e02a50983e44b80817a55586b94ab">CPU_CACHE_2_WAY_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__CPU__CACHE.html#gab8c1fa0e47ab64ca48e363a0f4024ae3">CPU_CACHE_WAY_2_ADDR</a> - <a class="el" href="group__CPU__CACHE.html#gacc74b410744bd58c554d51ea8be7ea6a">CPU_CACHE_WAY_0_ADDR</a>)</td></tr>
<tr class="memdesc:ga305e02a50983e44b80817a55586b94ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">The size in bytes of the 2KiB RAM.  <a href="group__CPU__CACHE.html#ga305e02a50983e44b80817a55586b94ab">More...</a><br /></td></tr>
<tr class="separator:ga305e02a50983e44b80817a55586b94ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6f8872956bea56a103cade85015f2f"><td class="memItemLeft" align="right" valign="top"><a id="ga6e6f8872956bea56a103cade85015f2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga6e6f8872956bea56a103cade85015f2f">CPU_CACHE_LINE_SIZE</a>&#160;&#160;&#160;16UL</td></tr>
<tr class="memdesc:ga6e6f8872956bea56a103cade85015f2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The size of a cache line in bytes. <br /></td></tr>
<tr class="separator:ga6e6f8872956bea56a103cade85015f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d5faf41f897c1a40438031eb2543c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga3d5faf41f897c1a40438031eb2543c13">CPU_CACHE_TAG_ADDRESS</a>(x)&#160;&#160;&#160;((uint32_t)(x) &gt;&gt; 10)</td></tr>
<tr class="memdesc:ga3d5faf41f897c1a40438031eb2543c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given cpu_cache_data_line_t.bits.tag, convert to a physical address.  <a href="group__CPU__CACHE.html#ga3d5faf41f897c1a40438031eb2543c13">More...</a><br /></td></tr>
<tr class="separator:ga3d5faf41f897c1a40438031eb2543c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga425790888be5a412c303fcf59beb190d"><td class="memItemLeft" align="right" valign="top"><a id="ga425790888be5a412c303fcf59beb190d"></a>
typedef enum <a class="el" href="group__CPU__CACHE.html#gac2ab1a6f63685fd7dc4bbc0d15887e2a">cpu_cache_mode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga425790888be5a412c303fcf59beb190d">cpu_cache_mode_t</a></td></tr>
<tr class="memdesc:ga425790888be5a412c303fcf59beb190d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache mode. <br /></td></tr>
<tr class="separator:ga425790888be5a412c303fcf59beb190d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9cc331e952f55eb6a3ded73f0ec852"><td class="memItemLeft" align="right" valign="top"><a id="gafd9cc331e952f55eb6a3ded73f0ec852"></a>
typedef enum <a class="el" href="group__CPU__CACHE.html#ga0c4b9e3f8d6d8c4ce274da1b88010037">cpu_cache_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#gafd9cc331e952f55eb6a3ded73f0ec852">cpu_cache_type_t</a></td></tr>
<tr class="memdesc:gafd9cc331e952f55eb6a3ded73f0ec852"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache type. <br /></td></tr>
<tr class="separator:gafd9cc331e952f55eb6a3ded73f0ec852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7f1ef8f8daf268b7063cd2485d4824f"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="unioncpu__cache__data__line.html">cpu_cache_data_line</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#gae7f1ef8f8daf268b7063cd2485d4824f">cpu_cache_data_line_t</a></td></tr>
<tr class="memdesc:gae7f1ef8f8daf268b7063cd2485d4824f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache data line representing the data read from the cache.  <a href="group__CPU__CACHE.html#gae7f1ef8f8daf268b7063cd2485d4824f">More...</a><br /></td></tr>
<tr class="separator:gae7f1ef8f8daf268b7063cd2485d4824f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a62c0ea1b679a8168851b95f2646ac7"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structcpu__cache__data__way.html">cpu_cache_data_way</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga8a62c0ea1b679a8168851b95f2646ac7">cpu_cache_data_way_t</a></td></tr>
<tr class="memdesc:ga8a62c0ea1b679a8168851b95f2646ac7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache data way.  <a href="group__CPU__CACHE.html#ga8a62c0ea1b679a8168851b95f2646ac7">More...</a><br /></td></tr>
<tr class="separator:ga8a62c0ea1b679a8168851b95f2646ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gac2ab1a6f63685fd7dc4bbc0d15887e2a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#gac2ab1a6f63685fd7dc4bbc0d15887e2a">cpu_cache_mode</a> { <a class="el" href="group__CPU__CACHE.html#ggac2ab1a6f63685fd7dc4bbc0d15887e2aa9e38df73685fe9ad8e6638cc0a14ed0d">CPU_CACHE_MODE_4_WAY</a> = 0x00, 
<a class="el" href="group__CPU__CACHE.html#ggac2ab1a6f63685fd7dc4bbc0d15887e2aafc2031a1da4b7dd6507e9c898088ab73">CPU_CACHE_MODE_2_WAY</a> = 0x08
 }</td></tr>
<tr class="memdesc:gac2ab1a6f63685fd7dc4bbc0d15887e2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache mode.  <a href="group__CPU__CACHE.html#gac2ab1a6f63685fd7dc4bbc0d15887e2a">More...</a><br /></td></tr>
<tr class="separator:gac2ab1a6f63685fd7dc4bbc0d15887e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4b9e3f8d6d8c4ce274da1b88010037"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga0c4b9e3f8d6d8c4ce274da1b88010037">cpu_cache_type</a> { <a class="el" href="group__CPU__CACHE.html#gga0c4b9e3f8d6d8c4ce274da1b88010037a0cf3fb6de48fafbe16cb74b4c9536f1b">CPU_CACHE_TYPE_I</a> = 0x02, 
<a class="el" href="group__CPU__CACHE.html#gga0c4b9e3f8d6d8c4ce274da1b88010037aae5be6e2c73c3970b37b7a24fd990890">CPU_CACHE_TYPE_D</a> = 0x04
 }</td></tr>
<tr class="memdesc:ga0c4b9e3f8d6d8c4ce274da1b88010037"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache type.  <a href="group__CPU__CACHE.html#ga0c4b9e3f8d6d8c4ce274da1b88010037">More...</a><br /></td></tr>
<tr class="separator:ga0c4b9e3f8d6d8c4ce274da1b88010037"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga857d5442d14cbf45e0296d159d24faed"><td class="memItemLeft" align="right" valign="top"><a id="ga857d5442d14cbf45e0296d159d24faed"></a>
static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga857d5442d14cbf45e0296d159d24faed">cpu_cache_enable</a> (void)</td></tr>
<tr class="memdesc:ga857d5442d14cbf45e0296d159d24faed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable cache. <br /></td></tr>
<tr class="separator:ga857d5442d14cbf45e0296d159d24faed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef6f9bd128cd36bc3bf0f084401c0b06"><td class="memItemLeft" align="right" valign="top"><a id="gaef6f9bd128cd36bc3bf0f084401c0b06"></a>
static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#gaef6f9bd128cd36bc3bf0f084401c0b06">cpu_cache_disable</a> (void)</td></tr>
<tr class="memdesc:gaef6f9bd128cd36bc3bf0f084401c0b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable cache. <br /></td></tr>
<tr class="separator:gaef6f9bd128cd36bc3bf0f084401c0b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc3159e80989e12086149dadf6dd22f"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#gafdc3159e80989e12086149dadf6dd22f">cpu_cache_repl_enable</a> (<a class="el" href="group__CPU__CACHE.html#gafd9cc331e952f55eb6a3ded73f0ec852">cpu_cache_type_t</a> type)</td></tr>
<tr class="memdesc:gafdc3159e80989e12086149dadf6dd22f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable type replacement.  <a href="group__CPU__CACHE.html#gafdc3159e80989e12086149dadf6dd22f">More...</a><br /></td></tr>
<tr class="separator:gafdc3159e80989e12086149dadf6dd22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd8c0e17683f976dc148974e87ceb81f"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#gadd8c0e17683f976dc148974e87ceb81f">cpu_cache_repl_disable</a> (<a class="el" href="group__CPU__CACHE.html#gafd9cc331e952f55eb6a3ded73f0ec852">cpu_cache_type_t</a> type)</td></tr>
<tr class="memdesc:gadd8c0e17683f976dc148974e87ceb81f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable type replacement in the cache.  <a href="group__CPU__CACHE.html#gadd8c0e17683f976dc148974e87ceb81f">More...</a><br /></td></tr>
<tr class="separator:gadd8c0e17683f976dc148974e87ceb81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48557c885d1318a326d2554580e50990"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga48557c885d1318a326d2554580e50990">cpu_cache_way_mode_set</a> (<a class="el" href="group__CPU__CACHE.html#ga425790888be5a412c303fcf59beb190d">cpu_cache_mode_t</a> mode)</td></tr>
<tr class="memdesc:ga48557c885d1318a326d2554580e50990"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change the mode the cache operates.  <a href="group__CPU__CACHE.html#ga48557c885d1318a326d2554580e50990">More...</a><br /></td></tr>
<tr class="separator:ga48557c885d1318a326d2554580e50990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78fe7810cd00b94ac3c336cfc18d6a52"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga78fe7810cd00b94ac3c336cfc18d6a52">cpu_cache_line_purge</a> (void *address) <a class="el" href="group__GCC__ATTRIBUTES.html#ga4d0b72ccc36b88935355451e332b5deb">__section</a>(&quot;.uncached&quot;)</td></tr>
<tr class="memdesc:ga78fe7810cd00b94ac3c336cfc18d6a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line of the specified address is purged.  <a href="group__CPU__CACHE.html#ga78fe7810cd00b94ac3c336cfc18d6a52">More...</a><br /></td></tr>
<tr class="separator:ga78fe7810cd00b94ac3c336cfc18d6a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149fb6c8492dd8adf6aa017eba6843cc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga149fb6c8492dd8adf6aa017eba6843cc">cpu_cache_area_purge</a> (void *address, uint32_t len) <a class="el" href="group__GCC__ATTRIBUTES.html#ga4d0b72ccc36b88935355451e332b5deb">__section</a>(&quot;.uncached&quot;)</td></tr>
<tr class="memdesc:ga149fb6c8492dd8adf6aa017eba6843cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache lines of the specified address are purged.  <a href="group__CPU__CACHE.html#ga149fb6c8492dd8adf6aa017eba6843cc">More...</a><br /></td></tr>
<tr class="separator:ga149fb6c8492dd8adf6aa017eba6843cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd31f9c6aad6d5e315dae3794c0652c7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#gacd31f9c6aad6d5e315dae3794c0652c7">cpu_cache_purge</a> (void) <a class="el" href="group__GCC__ATTRIBUTES.html#ga19d4dd67e3a51d6dd20b6ab3f3507bbd">__no_reorder</a> <a class="el" href="group__GCC__ATTRIBUTES.html#ga4d0b72ccc36b88935355451e332b5deb">__section</a>(&quot;.uncached&quot;)</td></tr>
<tr class="memdesc:gacd31f9c6aad6d5e315dae3794c0652c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Purge the entire cache.  <a href="group__CPU__CACHE.html#gacd31f9c6aad6d5e315dae3794c0652c7">More...</a><br /></td></tr>
<tr class="separator:gacd31f9c6aad6d5e315dae3794c0652c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34be9bbdfef11ca40c1987ff1519e181"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__CACHE.html#ga34be9bbdfef11ca40c1987ff1519e181">cpu_cache_data_way_read</a> (uint8_t way, <a class="el" href="group__CPU__CACHE.html#ga8a62c0ea1b679a8168851b95f2646ac7">cpu_cache_data_way_t</a> *data_way) <a class="el" href="group__GCC__ATTRIBUTES.html#ga4d0b72ccc36b88935355451e332b5deb">__section</a>(&quot;.uncached&quot;)</td></tr>
<tr class="memdesc:ga34be9bbdfef11ca40c1987ff1519e181"><td class="mdescLeft">&#160;</td><td class="mdescRight">Walk all four ways the CPU cache and dump cache state bits.  <a href="group__CPU__CACHE.html#ga34be9bbdfef11ca40c1987ff1519e181">More...</a><br /></td></tr>
<tr class="separator:ga34be9bbdfef11ca40c1987ff1519e181"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga305e02a50983e44b80817a55586b94ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga305e02a50983e44b80817a55586b94ab">&#9670;&nbsp;</a></span>CPU_CACHE_2_WAY_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CACHE_2_WAY_SIZE&#160;&#160;&#160;(<a class="el" href="group__CPU__CACHE.html#gab8c1fa0e47ab64ca48e363a0f4024ae3">CPU_CACHE_WAY_2_ADDR</a> - <a class="el" href="group__CPU__CACHE.html#gacc74b410744bd58c554d51ea8be7ea6a">CPU_CACHE_WAY_0_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The size in bytes of the 2KiB RAM. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__CACHE.html#ga48557c885d1318a326d2554580e50990" title="Change the mode the cache operates.">cpu_cache_way_mode_set</a> </dd></dl>

</div>
</div>
<a id="ga3d5faf41f897c1a40438031eb2543c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d5faf41f897c1a40438031eb2543c13">&#9670;&nbsp;</a></span>CPU_CACHE_TAG_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CACHE_TAG_ADDRESS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(x) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Given cpu_cache_data_line_t.bits.tag, convert to a physical address. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__CACHE.html#gae7f1ef8f8daf268b7063cd2485d4824f" title="Cache data line representing the data read from the cache.">cpu_cache_data_line_t</a> </dd></dl>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gae7f1ef8f8daf268b7063cd2485d4824f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7f1ef8f8daf268b7063cd2485d4824f">&#9670;&nbsp;</a></span>cpu_cache_data_line_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef union <a class="el" href="unioncpu__cache__data__line.html">cpu_cache_data_line</a> <a class="el" href="group__CPU__CACHE.html#gae7f1ef8f8daf268b7063cd2485d4824f">cpu_cache_data_line_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache data line representing the data read from the cache. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__CACHE.html#ga8a62c0ea1b679a8168851b95f2646ac7" title="Cache data way.">cpu_cache_data_way_t</a> </dd>
<dd>
<a class="el" href="group__CPU__CACHE.html#ga34be9bbdfef11ca40c1987ff1519e181" title="Walk all four ways the CPU cache and dump cache state bits.">cpu_cache_data_way_read</a> </dd></dl>

</div>
</div>
<a id="ga8a62c0ea1b679a8168851b95f2646ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a62c0ea1b679a8168851b95f2646ac7">&#9670;&nbsp;</a></span>cpu_cache_data_way_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structcpu__cache__data__way.html">cpu_cache_data_way</a> <a class="el" href="group__CPU__CACHE.html#ga8a62c0ea1b679a8168851b95f2646ac7">cpu_cache_data_way_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache data way. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__CACHE.html#ga34be9bbdfef11ca40c1987ff1519e181" title="Walk all four ways the CPU cache and dump cache state bits.">cpu_cache_data_way_read</a> </dd></dl>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gac2ab1a6f63685fd7dc4bbc0d15887e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2ab1a6f63685fd7dc4bbc0d15887e2a">&#9670;&nbsp;</a></span>cpu_cache_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__CACHE.html#gac2ab1a6f63685fd7dc4bbc0d15887e2a">cpu_cache_mode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac2ab1a6f63685fd7dc4bbc0d15887e2aa9e38df73685fe9ad8e6638cc0a14ed0d"></a>CPU_CACHE_MODE_4_WAY&#160;</td><td class="fielddoc"><p>Four-way set associative. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac2ab1a6f63685fd7dc4bbc0d15887e2aafc2031a1da4b7dd6507e9c898088ab73"></a>CPU_CACHE_MODE_2_WAY&#160;</td><td class="fielddoc"><p>Two-way set associate and 2KiB RAM. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga0c4b9e3f8d6d8c4ce274da1b88010037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c4b9e3f8d6d8c4ce274da1b88010037">&#9670;&nbsp;</a></span>cpu_cache_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__CACHE.html#ga0c4b9e3f8d6d8c4ce274da1b88010037">cpu_cache_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache type. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga0c4b9e3f8d6d8c4ce274da1b88010037a0cf3fb6de48fafbe16cb74b4c9536f1b"></a>CPU_CACHE_TYPE_I&#160;</td><td class="fielddoc"><p>Instruction cache type. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0c4b9e3f8d6d8c4ce274da1b88010037aae5be6e2c73c3970b37b7a24fd990890"></a>CPU_CACHE_TYPE_D&#160;</td><td class="fielddoc"><p>Data cache type. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga149fb6c8492dd8adf6aa017eba6843cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga149fb6c8492dd8adf6aa017eba6843cc">&#9670;&nbsp;</a></span>cpu_cache_area_purge()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_cache_area_purge </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache lines of the specified address are purged. </p>
<p>The starting address to purge does not to be cache-line aligned. The area to cache purge does not have to be in multiples of the cache line size. Calling this function will not pollute the cache.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>The starting address. </td></tr>
    <tr><td class="paramname">len</td><td>The area in bytes. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga34be9bbdfef11ca40c1987ff1519e181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34be9bbdfef11ca40c1987ff1519e181">&#9670;&nbsp;</a></span>cpu_cache_data_way_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_cache_data_way_read </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>way</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__CPU__CACHE.html#ga8a62c0ea1b679a8168851b95f2646ac7">cpu_cache_data_way_t</a> *&#160;</td>
          <td class="paramname"><em>data_way</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Walk all four ways the CPU cache and dump cache state bits. </p>
<p>It's imperative that the entire function be uncached so that it doesn't taint the cache itself.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">way</td><td>The cache way to read from. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cache_way</td><td>The cache way buffer to write to. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga78fe7810cd00b94ac3c336cfc18d6a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78fe7810cd00b94ac3c336cfc18d6a52">&#9670;&nbsp;</a></span>cpu_cache_line_purge()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_cache_line_purge </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache line of the specified address is purged. </p>
<p>The starting address to purge does not to be cache-line aligned. Calling this function will not pollute the cache.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>The address associated with cache line. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacd31f9c6aad6d5e315dae3794c0652c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd31f9c6aad6d5e315dae3794c0652c7">&#9670;&nbsp;</a></span>cpu_cache_purge()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_cache_purge </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Purge the entire cache. </p>
<p>All cache entries and all valid bits and LRU bits of all ways are initialized to <code>0</code>. Calling this function will not pollute the cache. </p>

</div>
</div>
<a id="gadd8c0e17683f976dc148974e87ceb81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd8c0e17683f976dc148974e87ceb81f">&#9670;&nbsp;</a></span>cpu_cache_repl_disable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_cache_repl_disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__CACHE.html#gafd9cc331e952f55eb6a3ded73f0ec852">cpu_cache_type_t</a>&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Disable type replacement in the cache. </p>
<p>When either an instruction or data is fetched from memory, cache data is not written to the cache even if there is a cache miss.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">type</td><td>The cache type(s) to disable. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafdc3159e80989e12086149dadf6dd22f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdc3159e80989e12086149dadf6dd22f">&#9670;&nbsp;</a></span>cpu_cache_repl_enable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_cache_repl_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__CACHE.html#gafd9cc331e952f55eb6a3ded73f0ec852">cpu_cache_type_t</a>&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable type replacement. </p>
<p>When either instruction and/or data is fetched from memory, the cache data is written.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">type</td><td>The cache type(s) to enable. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga48557c885d1318a326d2554580e50990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48557c885d1318a326d2554580e50990">&#9670;&nbsp;</a></span>cpu_cache_way_mode_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_cache_way_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__CACHE.html#ga425790888be5a412c303fcf59beb190d">cpu_cache_mode_t</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Change the mode the cache operates. </p>
<p>The cache can be set to operate as a four-way set associative cache, or as a two-way associative cache and 2KiB RAM.</p>
<p>In the two-way mode, ways <code>0</code> and <code>1</code> are RAM.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mode</td><td>Mode. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
