
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000278  00800100  00009de2  00009e76  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00009de2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000511  00800378  00800378  0000a0ee  2**0
                  ALLOC
  3 .stab         00017fc4  00000000  00000000  0000a0f0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00007637  00000000  00000000  000220b4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 40 05 	jmp	0xa80	; 0xa80 <__ctors_end>
       4:	0c 94 33 2f 	jmp	0x5e66	; 0x5e66 <__vector_1>
       8:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
       c:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      10:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      14:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      18:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      1c:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      20:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      24:	0c 94 ac 2e 	jmp	0x5d58	; 0x5d58 <__vector_9>
      28:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      2c:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      30:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      34:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      38:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      3c:	0c 94 27 2e 	jmp	0x5c4e	; 0x5c4e <__vector_15>
      40:	0c 94 27 2e 	jmp	0x5c4e	; 0x5c4e <__vector_15>
      44:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      48:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      4c:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      50:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      54:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      58:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      5c:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      60:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      64:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      68:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      6c:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      70:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      74:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      78:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      7c:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      80:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      84:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      88:	0c 94 5f 05 	jmp	0xabe	; 0xabe <__bad_interrupt>
      8c:	9f 1e       	adc	r9, r31
      8e:	a5 1e       	adc	r10, r21
      90:	a8 1e       	adc	r10, r24
      92:	ab 1e       	adc	r10, r27
      94:	ae 1e       	adc	r10, r30
      96:	b1 1e       	adc	r11, r17
      98:	b7 1e       	adc	r11, r23
      9a:	b4 1e       	adc	r11, r20
      9c:	ba 1e       	adc	r11, r26
      9e:	bd 1e       	adc	r11, r29
      a0:	c0 1e       	adc	r12, r16
      a2:	c9 1e       	adc	r12, r25
      a4:	cc 1e       	adc	r12, r28
      a6:	cf 1e       	adc	r12, r31
      a8:	d2 1e       	adc	r13, r18
      aa:	c6 1e       	adc	r12, r22
      ac:	9c 1e       	adc	r9, r28
      ae:	a2 1e       	adc	r10, r18
      b0:	d5 1e       	adc	r13, r21
      b2:	d8 1e       	adc	r13, r24
      b4:	c3 1e       	adc	r12, r19
      b6:	99 1e       	adc	r9, r25
      b8:	08 00       	.word	0x0008	; ????
      ba:	00 00       	nop
      bc:	be 92       	st	-X, r11
      be:	24 49       	sbci	r18, 0x94	; 148
      c0:	12 3e       	cpi	r17, 0xE2	; 226
      c2:	ab aa       	std	Y+51, r10	; 0x33
      c4:	aa 2a       	or	r10, r26
      c6:	be cd       	rjmp	.-1156   	; 0xfffffc44 <__eeprom_end+0xff7efc44>
      c8:	cc cc       	rjmp	.-1640   	; 0xfffffa62 <__eeprom_end+0xff7efa62>
      ca:	4c 3e       	cpi	r20, 0xEC	; 236
      cc:	00 00       	nop
      ce:	00 80       	ld	r0, Z
      d0:	be ab       	std	Y+54, r27	; 0x36
      d2:	aa aa       	std	Y+50, r10	; 0x32
      d4:	aa 3e       	cpi	r26, 0xEA	; 234
      d6:	00 00       	nop
      d8:	00 00       	nop
      da:	bf 00       	.word	0x00bf	; ????
      dc:	00 00       	nop
      de:	80 3f       	cpi	r24, 0xF0	; 240
      e0:	00 00       	nop
      e2:	00 00       	nop
      e4:	00 08       	sbc	r0, r0
      e6:	41 78       	andi	r20, 0x81	; 129
      e8:	d3 bb       	out	0x13, r29	; 19
      ea:	43 87       	std	Z+11, r20	; 0x0b
      ec:	d1 13       	cpse	r29, r17
      ee:	3d 19       	sub	r19, r13
      f0:	0e 3c       	cpi	r16, 0xCE	; 206
      f2:	c3 bd       	out	0x23, r28	; 35
      f4:	42 82       	std	Z+2, r4	; 0x02
      f6:	ad 2b       	or	r26, r29
      f8:	3e 68       	ori	r19, 0x8E	; 142
      fa:	ec 82       	std	Y+4, r14	; 0x04
      fc:	76 be       	out	0x36, r7	; 54
      fe:	d9 8f       	std	Y+25, r29	; 0x19
     100:	e1 a9       	ldd	r30, Z+49	; 0x31
     102:	3e 4c       	sbci	r19, 0xCE	; 206
     104:	80 ef       	ldi	r24, 0xF0	; 240
     106:	ff be       	out	0x3f, r15	; 63
     108:	01 c4       	rjmp	.+2050   	; 0x90c <font5x7+0x48e>
     10a:	ff 7f       	andi	r31, 0xFF	; 255
     10c:	3f 00       	.word	0x003f	; ????
     10e:	00 00       	nop
     110:	00 00       	nop
     112:	07 63       	ori	r16, 0x37	; 55
     114:	42 36       	cpi	r20, 0x62	; 98
     116:	b7 9b       	sbis	0x16, 7	; 22
     118:	d8 a7       	std	Y+40, r29	; 0x28
     11a:	1a 39       	cpi	r17, 0x9A	; 154
     11c:	68 56       	subi	r22, 0x68	; 104
     11e:	18 ae       	std	Y+56, r1	; 0x38
     120:	ba ab       	std	Y+50, r27	; 0x32
     122:	55 8c       	ldd	r5, Z+29	; 0x1d
     124:	1d 3c       	cpi	r17, 0xCD	; 205
     126:	b7 cc       	rjmp	.-1682   	; 0xfffffa96 <__eeprom_end+0xff7efa96>
     128:	57 63       	ori	r21, 0x37	; 55
     12a:	bd 6d       	ori	r27, 0xDD	; 221
     12c:	ed fd       	.word	0xfded	; ????
     12e:	75 3e       	cpi	r23, 0xE5	; 229
     130:	f6 17       	cp	r31, r22
     132:	72 31       	cpi	r23, 0x12	; 18
     134:	bf 00       	.word	0x00bf	; ????
     136:	00 00       	nop
     138:	80 3f       	cpi	r24, 0xF0	; 240

0000013a <__c.2067>:
     13a:	4e 61 6e 6f 2d 52 4b 20 56 65 72 73 69 6f 6e 20     Nano-RK Version 
	...

0000014b <__c.2110>:
     14b:	0d 0a 4e 61 6e 6f 2d 52 4b 20 54 61 73 6b 20 53     ..Nano-RK Task S
     15b:	74 61 74 69 73 74 69 63 73 3a 0d 0a 00              tatistics:...

00000168 <__c.2088>:
     168:	0d 0a 00                                            ...

0000016b <__c.2086>:
     16b:	0d 0a 20 20 20 4f 76 65 72 66 6c 6f 77 20 45 72     ..   Overflow Er
     17b:	72 6f 72 20 53 74 61 74 75 73 3a 20 00              ror Status: .

00000188 <__c.2084>:
     188:	0d 0a 20 20 20 4b 65 72 6e 65 6c 20 56 69 6f 6c     ..   Kernel Viol
     198:	61 74 69 6f 6e 73 3a 20 00                          ations: .

000001a1 <__c.2082>:
     1a1:	0d 0a 20 20 20 50 72 65 65 6d 70 74 69 6f 6e 73     ..   Preemptions
     1b1:	3a 20 00                                            : .

000001b4 <__c.2080>:
     1b4:	0d 0a 20 20 20 53 77 61 70 2d 69 6e 73 3a 20 00     ..   Swap-ins: .

000001c4 <__c.2078>:
     1c4:	0d 0a 20 20 20 54 69 6d 65 20 5b 4d 69 6e 2c 4c     ..   Time [Min,L
     1d4:	61 73 74 2c 4d 61 78 5d 3a 20 00                    ast,Max]: .

000001df <__c.2076>:
     1df:	0d 0a 20 20 20 54 6f 74 61 6c 20 43 50 55 3a 20     ..   Total CPU: 
	...

000001f0 <__c.2074>:
     1f0:	0d 0a 20 20 20 49 64 6c 65 20 54 61 73 6b 20 44     ..   Idle Task D
     200:	65 65 70 20 53 6c 65 65 70 20 54 69 6d 65 3a 20     eep Sleep Time: 
	...

00000211 <__c.2072>:
     211:	0d 0a 20 20 20 54 6f 74 61 6c 20 53 79 73 74 65     ..   Total Syste
     221:	6d 20 55 70 74 69 6d 65 3a 20 00                    m Uptime: .

0000022c <__c.2070>:
     22c:	20 54 61 73 6b 20 49 44 3a 20 00                     Task ID: .

00000237 <__c.2161>:
     237:	55 4e 4b 4f 57 4e 00                                UNKOWN.

0000023e <__c.2158>:
     23e:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

0000024d <__c.2155>:
     24d:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

0000025e <__c.2152>:
     25e:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     26e:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

00000279 <__c.2149>:
     279:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     289:	20 53 69 67 6e 61 6c 00                              Signal.

00000291 <__c.2146>:
     291:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     2a1:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

000002b1 <__c.2143>:
     2b1:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     2c1:	72 6f 72 00                                         ror.

000002c5 <__c.2140>:
     2c5:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

000002d6 <__c.2137>:
     2d6:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     2e6:	61 72 74 00                                         art.

000002ea <__c.2134>:
     2ea:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

000002f9 <__c.2131>:
     2f9:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     309:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

00000314 <__c.2128>:
     314:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000320 <__c.2125>:
     320:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     330:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     340:	20 6f 6b 3f 00                                       ok?.

00000345 <__c.2122>:
     345:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     355:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

00000363 <__c.2119>:
     363:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     373:	72 74 00                                            rt.

00000376 <__c.2116>:
     376:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     386:	49 44 00                                            ID.

00000389 <__c.2113>:
     389:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     399:	20 57 61 6b 65 75 70 00                              Wakeup.

000003a1 <__c.2110>:
     3a1:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     3b1:	6c 61 74 65 64 00                                   lated.

000003b7 <__c.2107>:
     3b7:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     3c7:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

000003d2 <__c.2104>:
     3d2:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     3e2:	69 6e 74 65 72 00                                   inter.

000003e8 <__c.2101>:
     3e8:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     3f8:	6c 6f 77 00                                         low.

000003fc <__c.2098>:
     3fc:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     40c:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     41c:	6e 6f 75 67 68 21 00                                nough!.

00000423 <__c.2094>:
     423:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     433:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     443:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     453:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

0000045f <__c.2091>:
     45f:	29 3a 20 00                                         ): .

00000463 <__c.2089>:
     463:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

0000046f <__c.1964>:
     46f:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

0000047e <font5x7>:
     47e:	08 08 2a 1c 08 08 1c 2a 08 08 40 44 4a 51 40 40     ..*....*..@DJQ@@
     48e:	51 4a 44 40 14 74 1c 17 14 10 20 7f 01 01 00 00     QJD@.t.... .....
	...
     4a6:	08 1c 2c 08 08 7f 01 01 01 01 01 01 01 01 7f 7f     ..,.............
     4b6:	40 40 40 40 40 40 40 40 7f 00 00 00 00 00 00 00     @@@@@@@@........
	...
     4ce:	79 11 27 11 79 00 00 00 00 00 00 00 00 00 00 00     y.'.y...........
     4de:	00 00 00 00 7f 01 01 01 03 60 50 48 44 7e 3e 49     .........`PHD~>I
     4ee:	49 49 3e 70 0c 03 0c 70 63 49 49 49 63 01 7f 01     II>p...pcIIIc...
     4fe:	7f 01 63 55 49 41 41 06 01 7e 01 06 08 55 7f 55     ..cUIAA..~...U.U
     50e:	08 0f 10 7f 10 0f 4e 71 01 71 4e 38 44 44 38 44     ......Nq.qN8DD8D
     51e:	00 00 00 00 00 00 00 5f 00 00 03 00 03 00 00 14     ......._........
     52e:	3e 14 3e 14 26 49 7f 49 32 62 15 2a 54 23 36 49     >.>.&I.I2b.*T#6I
     53e:	56 20 50 00 03 00 00 00 00 1c 22 41 00 00 41 22     V P......."A..A"
     54e:	1c 00 00 14 0e 14 00 08 08 3e 08 08 00 60 00 00     .........>...`..
     55e:	00 08 08 08 08 00 00 40 00 00 00 60 10 08 04 03     .......@...`....
     56e:	3e 41 41 41 3e 04 02 7f 00 00 62 51 49 45 42 22     >AAA>.....bQIEB"
     57e:	41 49 49 36 0c 0b 08 7e 08 4f 49 49 49 31 3e 49     AII6...~.OIII1>I
     58e:	49 49 32 61 11 09 05 03 36 49 49 49 36 26 49 49     II2a....6III6&II
     59e:	49 3e 00 22 00 00 00 00 61 00 00 00 08 14 14 22     I>."....a......"
     5ae:	22 14 14 14 14 14 22 22 14 14 08 06 01 59 05 02     "....."".....Y..
     5be:	3e 41 5d 55 5e 7e 09 09 09 7e 7f 49 49 49 36 3e     >A]U^~...~.III6>
     5ce:	41 41 41 22 7f 41 41 41 3e 7f 49 49 49 41 7f 09     AAA".AAA>.IIIA..
     5de:	09 09 01 3e 41 49 49 32 7f 08 08 08 7f 00 00 7f     ...>AII2........
     5ee:	00 00 20 40 40 40 3f 7f 08 14 22 41 7f 40 40 40     .. @@@?..."A.@@@
     5fe:	00 7f 02 04 02 7f 7f 02 1c 20 7f 3e 41 41 41 3e     ......... .>AAA>
     60e:	7f 09 09 09 06 3e 41 51 61 7e 7f 09 19 29 46 26     .....>AQa~...)F&
     61e:	49 49 49 32 01 01 7f 01 01 3f 40 40 40 3f 1f 20     III2.....?@@@?. 
     62e:	40 20 1f 3f 40 30 40 3f 63 14 08 14 63 03 04 78     @ .?@0@?c...c..x
     63e:	04 03 61 51 49 45 43 7f 41 00 00 00 00 00 00 00     ..aQIEC.A.......
     64e:	00 00 00 00 41 7f 06 01 06 00 00 40 40 40 40 40     ....A......@@@@@
     65e:	01 02 00 00 00 20 54 54 54 78 7f 48 48 48 30 38     ..... TTTx.HHH08
     66e:	44 44 44 28 38 44 44 44 7f 38 54 54 54 18 08 7e     DDD(8DDD.8TTT..~
     67e:	09 09 01 0c 52 52 52 3e 7f 04 04 04 78 04 7d 40     ....RRR>....x.}@
     68e:	40 20 20 40 40 44 3d 00 7f 10 28 44 20 3e 51 49     @  @@D=...(D >QI
     69e:	46 7c 04 7c 04 78 7c 08 04 04 78 38 44 44 44 38     F|.|.x|...x8DDD8
     6ae:	7e 12 12 12 0c 0c 12 12 12 7e 04 78 04 04 08 48     ~........~.x...H
     6be:	54 54 54 24 04 3f 44 44 40 3c 40 40 3c 40 1c 20     TTT$.?DD@<@@<@. 
     6ce:	40 20 1c 3c 40 30 40 3c 44 28 10 28 44 26 48 48     @ .<@0@<D(.(D&HH
     6de:	48 3e 44 64 54 4c 44 00 08 3e 41 00 00 00 7f 00     H>DdTLD..>A.....
     6ee:	00 00 41 3e 08 00 00 00 00 00 00 00 00 00 00 00     ..A>............
	...
     70a:	00 00 00 20 48 3e 09 02 00 00 00 00 00 00 00 00     ... H>..........
     71a:	00 00 04 04 7f 04 04 00 00 00 00 00 00 00 00 00     ................
	...
     75a:	00 00 00 02 04 01 02 00 00 00 00 00 00 00 18 18     ................
	...
     7a2:	00 00 00 79 00 00 00 00 00 00 00 48 7e 49 49 42     ...y.......H~IIB
     7b2:	00 00 00 00 00 15 16 7c 16 15 00 00 00 00 00 0a     .......|........
     7c2:	55 55 55 28 00 01 00 01 00 3e 63 5d 6b 3e 00 00     UUU(.....>c]k>..
     7d2:	00 00 00 08 14 2a 14 22 00 00 00 00 00 00 00 00     .....*."........
     7e2:	00 00 3e 41 75 4b 3e 01 01 01 01 01 00 02 05 02     ..>AuK>.........
	...
     80a:	00 00 06 0f 7f 01 7f 00 00 00 00 00 00 00 00 00     ................
     81a:	00 00 00 00 00 00 07 05 07 00 00 22 14 2a 14 08     ...........".*..
     82a:	0f 00 3c 20 78 0f 00 48 64 58 00 00 00 00 00 30     ..< x..HdX.....0
     83a:	48 45 40 20 00 00 00 00 00 00 00 00 00 00 00 00     HE@ ............
     84a:	00 00 00 72 29 29 2a 71 78 25 24 25 78 70 2a 25     ...r))*qx%$%xp*%
     85a:	2a 70 7e 09 7f 49 49 0e 51 51 71 11 00 00 00 00     *p~..II.QQq.....
     86a:	00 7c 54 56 55 44 00 00 00 00 00 00 00 00 00 00     .|TVUD..........
	...
     892:	00 7a 09 11 22 79 00 00 00 00 00 00 00 00 00 00     .z.."y..........
     8a2:	00 00 00 00 00 3a 45 45 46 39 3d 42 42 42 3d 22     .....:EEF9=BBB="
     8b2:	14 08 14 22 5c 32 2a 26 1d 00 00 00 00 00 00 00     ..."\2*&........
	...
     8ca:	3c 41 40 41 3c 00 00 00 00 00 00 00 00 00 00 00     <A@A<...........
     8da:	00 00 00 00 20 55 56 54 78 20 54 56 55 78 20 56     .... UVTx TVUx V
     8ea:	55 56 78 22 51 55 56 79 20 55 54 55 78 00 00 00     UVx"QUVy UTUx...
     8fa:	00 00 24 54 78 54 58 0c 52 52 72 12 38 55 56 54     ..$TxTX.RRr.8UVT
     90a:	18 38 54 56 55 18 38 56 55 56 18 38 55 54 55 18     .8TVU.8VUV.8UTU.
     91a:	00 49 7a 40 00 00 48 7a 41 00 00 4a 79 42 00 00     .Iz@..HzA..JyB..
     92a:	4a 78 42 00 00 00 00 00 00 7a 11 09 0a 71 30 49     JxB......z...q0I
     93a:	4a 48 30 30 48 4a 49 30 30 4a 49 4a 30 32 49 49     JH00HJI00JIJ02II
     94a:	4a 31 30 4a 48 4a 30 08 08 2a 08 08 18 64 3c 26     J10JHJ0..*...d<&
     95a:	18 38 41 42 20 78 38 40 42 21 78 38 42 41 22 78     .8AB x8@B!x8BA"x
     96a:	38 42 40 22 78 00 00 00 00 00 00 00 00 00 00 0c     8B@"x...........
     97a:	51 50 51 3c                                         QPQ<

0000097e <__c.1769>:
     97e:	6e 61 6e 00                                         nan.

00000982 <__c.1767>:
     982:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     992:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     9a2:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     9b2:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     9c2:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     9d2:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     9e2:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     9f2:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     a02:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     a12:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     a22:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     a32:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     a42:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     a52:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     a62:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     a72:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000a80 <__ctors_end>:
     a80:	11 24       	eor	r1, r1
     a82:	1f be       	out	0x3f, r1	; 63
     a84:	cf ef       	ldi	r28, 0xFF	; 255
     a86:	d0 e1       	ldi	r29, 0x10	; 16
     a88:	de bf       	out	0x3e, r29	; 62
     a8a:	cd bf       	out	0x3d, r28	; 61

00000a8c <__do_copy_data>:
     a8c:	13 e0       	ldi	r17, 0x03	; 3
     a8e:	a0 e0       	ldi	r26, 0x00	; 0
     a90:	b1 e0       	ldi	r27, 0x01	; 1
     a92:	e2 ee       	ldi	r30, 0xE2	; 226
     a94:	fd e9       	ldi	r31, 0x9D	; 157
     a96:	00 e0       	ldi	r16, 0x00	; 0
     a98:	0b bf       	out	0x3b, r16	; 59
     a9a:	02 c0       	rjmp	.+4      	; 0xaa0 <__do_copy_data+0x14>
     a9c:	07 90       	elpm	r0, Z+
     a9e:	0d 92       	st	X+, r0
     aa0:	a8 37       	cpi	r26, 0x78	; 120
     aa2:	b1 07       	cpc	r27, r17
     aa4:	d9 f7       	brne	.-10     	; 0xa9c <__do_copy_data+0x10>

00000aa6 <__do_clear_bss>:
     aa6:	18 e0       	ldi	r17, 0x08	; 8
     aa8:	a8 e7       	ldi	r26, 0x78	; 120
     aaa:	b3 e0       	ldi	r27, 0x03	; 3
     aac:	01 c0       	rjmp	.+2      	; 0xab0 <.do_clear_bss_start>

00000aae <.do_clear_bss_loop>:
     aae:	1d 92       	st	X+, r1

00000ab0 <.do_clear_bss_start>:
     ab0:	a9 38       	cpi	r26, 0x89	; 137
     ab2:	b1 07       	cpc	r27, r17
     ab4:	e1 f7       	brne	.-8      	; 0xaae <.do_clear_bss_loop>
     ab6:	0e 94 57 08 	call	0x10ae	; 0x10ae <main>
     aba:	0c 94 ef 4e 	jmp	0x9dde	; 0x9dde <_exit>

00000abe <__bad_interrupt>:
     abe:	0c 94 de 2e 	jmp	0x5dbc	; 0x5dbc <__vector_default>

00000ac2 <kill_stack>:


}

uint8_t kill_stack(uint8_t val)
{
     ac2:	af 92       	push	r10
     ac4:	bf 92       	push	r11
     ac6:	df 92       	push	r13
     ac8:	ef 92       	push	r14
     aca:	ff 92       	push	r15
     acc:	0f 93       	push	r16
     ace:	1f 93       	push	r17
     ad0:	df 93       	push	r29
     ad2:	cf 93       	push	r28
     ad4:	cd b7       	in	r28, 0x3d	; 61
     ad6:	de b7       	in	r29, 0x3e	; 62
     ad8:	2a 97       	sbiw	r28, 0x0a	; 10
     ada:	0f b6       	in	r0, 0x3f	; 63
     adc:	f8 94       	cli
     ade:	de bf       	out	0x3e, r29	; 62
     ae0:	0f be       	out	0x3f, r0	; 63
     ae2:	cd bf       	out	0x3d, r28	; 61
     ae4:	d8 2e       	mov	r13, r24
     ae6:	7e 01       	movw	r14, r28
     ae8:	08 94       	sec
     aea:	e1 1c       	adc	r14, r1
     aec:	f1 1c       	adc	r15, r1
     aee:	87 01       	movw	r16, r14
char bad_memory[10];
uint8_t i;
for(i=0; i<10; i++ ) bad_memory[i]=i;
     af0:	9e 01       	movw	r18, r28
     af2:	25 5f       	subi	r18, 0xF5	; 245
     af4:	3f 4f       	sbci	r19, 0xFF	; 255
     af6:	80 2f       	mov	r24, r16
     af8:	8e 19       	sub	r24, r14
     afa:	d8 01       	movw	r26, r16
     afc:	8d 93       	st	X+, r24
     afe:	8d 01       	movw	r16, r26
     b00:	a2 17       	cp	r26, r18
     b02:	b3 07       	cpc	r27, r19
     b04:	c1 f7       	brne	.-16     	; 0xaf6 <kill_stack+0x34>
for(i=0; i<10; i++ ) printf( "%d ", bad_memory[i]);
     b06:	80 e0       	ldi	r24, 0x00	; 0
     b08:	a8 2e       	mov	r10, r24
     b0a:	81 e0       	ldi	r24, 0x01	; 1
     b0c:	b8 2e       	mov	r11, r24
     b0e:	00 d0       	rcall	.+0      	; 0xb10 <kill_stack+0x4e>
     b10:	00 d0       	rcall	.+0      	; 0xb12 <kill_stack+0x50>
     b12:	ed b7       	in	r30, 0x3d	; 61
     b14:	fe b7       	in	r31, 0x3e	; 62
     b16:	31 96       	adiw	r30, 0x01	; 1
     b18:	ad b7       	in	r26, 0x3d	; 61
     b1a:	be b7       	in	r27, 0x3e	; 62
     b1c:	12 96       	adiw	r26, 0x02	; 2
     b1e:	bc 92       	st	X, r11
     b20:	ae 92       	st	-X, r10
     b22:	11 97       	sbiw	r26, 0x01	; 1
     b24:	d7 01       	movw	r26, r14
     b26:	8d 91       	ld	r24, X+
     b28:	7d 01       	movw	r14, r26
     b2a:	82 83       	std	Z+2, r24	; 0x02
     b2c:	13 82       	std	Z+3, r1	; 0x03
     b2e:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
     b32:	0f 90       	pop	r0
     b34:	0f 90       	pop	r0
     b36:	0f 90       	pop	r0
     b38:	0f 90       	pop	r0
     b3a:	e0 16       	cp	r14, r16
     b3c:	f1 06       	cpc	r15, r17
     b3e:	39 f7       	brne	.-50     	; 0xb0e <kill_stack+0x4c>
   printf( "Die Stack %d\r\n",val );
     b40:	00 d0       	rcall	.+0      	; 0xb42 <kill_stack+0x80>
     b42:	00 d0       	rcall	.+0      	; 0xb44 <kill_stack+0x82>
     b44:	ed b7       	in	r30, 0x3d	; 61
     b46:	fe b7       	in	r31, 0x3e	; 62
     b48:	31 96       	adiw	r30, 0x01	; 1
     b4a:	84 e0       	ldi	r24, 0x04	; 4
     b4c:	91 e0       	ldi	r25, 0x01	; 1
     b4e:	ad b7       	in	r26, 0x3d	; 61
     b50:	be b7       	in	r27, 0x3e	; 62
     b52:	12 96       	adiw	r26, 0x02	; 2
     b54:	9c 93       	st	X, r25
     b56:	8e 93       	st	-X, r24
     b58:	11 97       	sbiw	r26, 0x01	; 1
     b5a:	d2 82       	std	Z+2, r13	; 0x02
     b5c:	13 82       	std	Z+3, r1	; 0x03
     b5e:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
if(val>1) kill_stack(val-1);
     b62:	0f 90       	pop	r0
     b64:	0f 90       	pop	r0
     b66:	0f 90       	pop	r0
     b68:	0f 90       	pop	r0
     b6a:	b1 e0       	ldi	r27, 0x01	; 1
     b6c:	bd 15       	cp	r27, r13
     b6e:	20 f4       	brcc	.+8      	; 0xb78 <kill_stack+0xb6>
     b70:	8d 2d       	mov	r24, r13
     b72:	81 50       	subi	r24, 0x01	; 1
     b74:	0e 94 61 05 	call	0xac2	; 0xac2 <kill_stack>
return 0;
}
     b78:	80 e0       	ldi	r24, 0x00	; 0
     b7a:	2a 96       	adiw	r28, 0x0a	; 10
     b7c:	0f b6       	in	r0, 0x3f	; 63
     b7e:	f8 94       	cli
     b80:	de bf       	out	0x3e, r29	; 62
     b82:	0f be       	out	0x3f, r0	; 63
     b84:	cd bf       	out	0x3d, r28	; 61
     b86:	cf 91       	pop	r28
     b88:	df 91       	pop	r29
     b8a:	1f 91       	pop	r17
     b8c:	0f 91       	pop	r16
     b8e:	ff 90       	pop	r15
     b90:	ef 90       	pop	r14
     b92:	df 90       	pop	r13
     b94:	bf 90       	pop	r11
     b96:	af 90       	pop	r10
     b98:	08 95       	ret

00000b9a <nrk_create_taskset>:
	}
}

void
nrk_create_taskset()
{
     b9a:	6f 92       	push	r6
     b9c:	7f 92       	push	r7
     b9e:	8f 92       	push	r8
     ba0:	9f 92       	push	r9
     ba2:	bf 92       	push	r11
     ba4:	cf 92       	push	r12
     ba6:	df 92       	push	r13
     ba8:	ef 92       	push	r14
     baa:	ff 92       	push	r15
     bac:	0f 93       	push	r16
     bae:	1f 93       	push	r17
  nrk_task_set_entry_function( &TaskOne, Task1);
     bb0:	0f e2       	ldi	r16, 0x2F	; 47
     bb2:	14 e0       	ldi	r17, 0x04	; 4
     bb4:	c8 01       	movw	r24, r16
     bb6:	68 ec       	ldi	r22, 0xC8	; 200
     bb8:	77 e0       	ldi	r23, 0x07	; 7
     bba:	0e 94 82 2f 	call	0x5f04	; 0x5f04 <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskOne, Stack1, NRK_APP_STACKSIZE);
     bbe:	c8 01       	movw	r24, r16
     bc0:	61 e0       	ldi	r22, 0x01	; 1
     bc2:	75 e0       	ldi	r23, 0x05	; 5
     bc4:	40 e8       	ldi	r20, 0x80	; 128
     bc6:	50 e0       	ldi	r21, 0x00	; 0
     bc8:	0e 94 e3 2f 	call	0x5fc6	; 0x5fc6 <nrk_task_set_stk>
  TaskOne.prio = 1;
     bcc:	bb 24       	eor	r11, r11
     bce:	b3 94       	inc	r11
     bd0:	b0 92 37 04 	sts	0x0437, r11
  TaskOne.FirstActivation = TRUE;
     bd4:	b0 92 36 04 	sts	0x0436, r11
  TaskOne.Type = BASIC_TASK;
     bd8:	b0 92 38 04 	sts	0x0438, r11
  TaskOne.SchType = PREEMPTIVE;
     bdc:	b0 92 39 04 	sts	0x0439, r11
  TaskOne.period.secs = 0;
     be0:	10 92 3a 04 	sts	0x043A, r1
     be4:	10 92 3b 04 	sts	0x043B, r1
     be8:	10 92 3c 04 	sts	0x043C, r1
     bec:	10 92 3d 04 	sts	0x043D, r1
  TaskOne.period.nano_secs = 250*NANOS_PER_MS;
     bf0:	80 e8       	ldi	r24, 0x80	; 128
     bf2:	92 eb       	ldi	r25, 0xB2	; 178
     bf4:	a6 ee       	ldi	r26, 0xE6	; 230
     bf6:	be e0       	ldi	r27, 0x0E	; 14
     bf8:	80 93 3e 04 	sts	0x043E, r24
     bfc:	90 93 3f 04 	sts	0x043F, r25
     c00:	a0 93 40 04 	sts	0x0440, r26
     c04:	b0 93 41 04 	sts	0x0441, r27
  TaskOne.cpu_reserve.secs = 1;
     c08:	21 e0       	ldi	r18, 0x01	; 1
     c0a:	62 2e       	mov	r6, r18
     c0c:	71 2c       	mov	r7, r1
     c0e:	81 2c       	mov	r8, r1
     c10:	91 2c       	mov	r9, r1
     c12:	60 92 42 04 	sts	0x0442, r6
     c16:	70 92 43 04 	sts	0x0443, r7
     c1a:	80 92 44 04 	sts	0x0444, r8
     c1e:	90 92 45 04 	sts	0x0445, r9
  TaskOne.cpu_reserve.nano_secs = 50*NANOS_PER_MS;
     c22:	80 e8       	ldi	r24, 0x80	; 128
     c24:	90 ef       	ldi	r25, 0xF0	; 240
     c26:	aa ef       	ldi	r26, 0xFA	; 250
     c28:	b2 e0       	ldi	r27, 0x02	; 2
     c2a:	80 93 46 04 	sts	0x0446, r24
     c2e:	90 93 47 04 	sts	0x0447, r25
     c32:	a0 93 48 04 	sts	0x0448, r26
     c36:	b0 93 49 04 	sts	0x0449, r27
  TaskOne.offset.secs = 0;
     c3a:	10 92 4a 04 	sts	0x044A, r1
     c3e:	10 92 4b 04 	sts	0x044B, r1
     c42:	10 92 4c 04 	sts	0x044C, r1
     c46:	10 92 4d 04 	sts	0x044D, r1
  TaskOne.offset.nano_secs= 0;
     c4a:	10 92 4e 04 	sts	0x044E, r1
     c4e:	10 92 4f 04 	sts	0x044F, r1
     c52:	10 92 50 04 	sts	0x0450, r1
     c56:	10 92 51 04 	sts	0x0451, r1
  nrk_activate_task (&TaskOne);
     c5a:	c8 01       	movw	r24, r16
     c5c:	0e 94 54 26 	call	0x4ca8	; 0x4ca8 <nrk_activate_task>

  nrk_task_set_entry_function( &TaskTwo, Task2);
     c60:	0c e1       	ldi	r16, 0x1C	; 28
     c62:	17 e0       	ldi	r17, 0x07	; 7
     c64:	c8 01       	movw	r24, r16
     c66:	63 e9       	ldi	r22, 0x93	; 147
     c68:	77 e0       	ldi	r23, 0x07	; 7
     c6a:	0e 94 82 2f 	call	0x5f04	; 0x5f04 <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskTwo, Stack2, NRK_APP_STACKSIZE);
     c6e:	c8 01       	movw	r24, r16
     c70:	6a e5       	ldi	r22, 0x5A	; 90
     c72:	74 e0       	ldi	r23, 0x04	; 4
     c74:	40 e8       	ldi	r20, 0x80	; 128
     c76:	50 e0       	ldi	r21, 0x00	; 0
     c78:	0e 94 e3 2f 	call	0x5fc6	; 0x5fc6 <nrk_task_set_stk>
  TaskTwo.prio = 2;
     c7c:	82 e0       	ldi	r24, 0x02	; 2
     c7e:	80 93 24 07 	sts	0x0724, r24
  TaskTwo.FirstActivation = TRUE;
     c82:	b0 92 23 07 	sts	0x0723, r11
  TaskTwo.Type = BASIC_TASK;
     c86:	b0 92 25 07 	sts	0x0725, r11
  TaskTwo.SchType = PREEMPTIVE;
     c8a:	b0 92 26 07 	sts	0x0726, r11
  TaskTwo.period.secs = 0;
     c8e:	10 92 27 07 	sts	0x0727, r1
     c92:	10 92 28 07 	sts	0x0728, r1
     c96:	10 92 29 07 	sts	0x0729, r1
     c9a:	10 92 2a 07 	sts	0x072A, r1
  TaskTwo.period.nano_secs = 500*NANOS_PER_MS;
     c9e:	80 e0       	ldi	r24, 0x00	; 0
     ca0:	95 e6       	ldi	r25, 0x65	; 101
     ca2:	ad ec       	ldi	r26, 0xCD	; 205
     ca4:	bd e1       	ldi	r27, 0x1D	; 29
     ca6:	80 93 2b 07 	sts	0x072B, r24
     caa:	90 93 2c 07 	sts	0x072C, r25
     cae:	a0 93 2d 07 	sts	0x072D, r26
     cb2:	b0 93 2e 07 	sts	0x072E, r27
  TaskTwo.cpu_reserve.secs = 0;
     cb6:	10 92 2f 07 	sts	0x072F, r1
     cba:	10 92 30 07 	sts	0x0730, r1
     cbe:	10 92 31 07 	sts	0x0731, r1
     cc2:	10 92 32 07 	sts	0x0732, r1
  TaskTwo.cpu_reserve.nano_secs = 100*NANOS_PER_MS;
     cc6:	c1 2c       	mov	r12, r1
     cc8:	91 ee       	ldi	r25, 0xE1	; 225
     cca:	d9 2e       	mov	r13, r25
     ccc:	95 ef       	ldi	r25, 0xF5	; 245
     cce:	e9 2e       	mov	r14, r25
     cd0:	95 e0       	ldi	r25, 0x05	; 5
     cd2:	f9 2e       	mov	r15, r25
     cd4:	c0 92 33 07 	sts	0x0733, r12
     cd8:	d0 92 34 07 	sts	0x0734, r13
     cdc:	e0 92 35 07 	sts	0x0735, r14
     ce0:	f0 92 36 07 	sts	0x0736, r15
  TaskTwo.offset.secs = 0;
     ce4:	10 92 37 07 	sts	0x0737, r1
     ce8:	10 92 38 07 	sts	0x0738, r1
     cec:	10 92 39 07 	sts	0x0739, r1
     cf0:	10 92 3a 07 	sts	0x073A, r1
  TaskTwo.offset.nano_secs= 0;
     cf4:	10 92 3b 07 	sts	0x073B, r1
     cf8:	10 92 3c 07 	sts	0x073C, r1
     cfc:	10 92 3d 07 	sts	0x073D, r1
     d00:	10 92 3e 07 	sts	0x073E, r1
  nrk_activate_task (&TaskTwo);
     d04:	c8 01       	movw	r24, r16
     d06:	0e 94 54 26 	call	0x4ca8	; 0x4ca8 <nrk_activate_task>


  nrk_task_set_entry_function( &TaskThree, Task3);
     d0a:	0e ed       	ldi	r16, 0xDE	; 222
     d0c:	14 e0       	ldi	r17, 0x04	; 4
     d0e:	c8 01       	movw	r24, r16
     d10:	6e e5       	ldi	r22, 0x5E	; 94
     d12:	77 e0       	ldi	r23, 0x07	; 7
     d14:	0e 94 82 2f 	call	0x5f04	; 0x5f04 <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskThree, Stack3, NRK_APP_STACKSIZE);
     d18:	c8 01       	movw	r24, r16
     d1a:	6d ea       	ldi	r22, 0xAD	; 173
     d1c:	73 e0       	ldi	r23, 0x03	; 3
     d1e:	40 e8       	ldi	r20, 0x80	; 128
     d20:	50 e0       	ldi	r21, 0x00	; 0
     d22:	0e 94 e3 2f 	call	0x5fc6	; 0x5fc6 <nrk_task_set_stk>
  TaskThree.prio = 3;
     d26:	83 e0       	ldi	r24, 0x03	; 3
     d28:	80 93 e6 04 	sts	0x04E6, r24
  TaskThree.FirstActivation = TRUE;
     d2c:	b0 92 e5 04 	sts	0x04E5, r11
  TaskThree.Type = BASIC_TASK;
     d30:	b0 92 e7 04 	sts	0x04E7, r11
  TaskThree.SchType = PREEMPTIVE;
     d34:	b0 92 e8 04 	sts	0x04E8, r11
  TaskThree.period.secs = 1;
     d38:	60 92 e9 04 	sts	0x04E9, r6
     d3c:	70 92 ea 04 	sts	0x04EA, r7
     d40:	80 92 eb 04 	sts	0x04EB, r8
     d44:	90 92 ec 04 	sts	0x04EC, r9
  TaskThree.period.nano_secs = 0;
     d48:	10 92 ed 04 	sts	0x04ED, r1
     d4c:	10 92 ee 04 	sts	0x04EE, r1
     d50:	10 92 ef 04 	sts	0x04EF, r1
     d54:	10 92 f0 04 	sts	0x04F0, r1
  TaskThree.cpu_reserve.secs = 0;
     d58:	10 92 f1 04 	sts	0x04F1, r1
     d5c:	10 92 f2 04 	sts	0x04F2, r1
     d60:	10 92 f3 04 	sts	0x04F3, r1
     d64:	10 92 f4 04 	sts	0x04F4, r1
  TaskThree.cpu_reserve.nano_secs = 100*NANOS_PER_MS;
     d68:	c0 92 f5 04 	sts	0x04F5, r12
     d6c:	d0 92 f6 04 	sts	0x04F6, r13
     d70:	e0 92 f7 04 	sts	0x04F7, r14
     d74:	f0 92 f8 04 	sts	0x04F8, r15
  TaskThree.offset.secs = 0;
     d78:	10 92 f9 04 	sts	0x04F9, r1
     d7c:	10 92 fa 04 	sts	0x04FA, r1
     d80:	10 92 fb 04 	sts	0x04FB, r1
     d84:	10 92 fc 04 	sts	0x04FC, r1
  TaskThree.offset.nano_secs= 0;
     d88:	10 92 fd 04 	sts	0x04FD, r1
     d8c:	10 92 fe 04 	sts	0x04FE, r1
     d90:	10 92 ff 04 	sts	0x04FF, r1
     d94:	10 92 00 05 	sts	0x0500, r1
  nrk_activate_task (&TaskThree);
     d98:	c8 01       	movw	r24, r16
     d9a:	0e 94 54 26 	call	0x4ca8	; 0x4ca8 <nrk_activate_task>


  nrk_task_set_entry_function( &TaskFour, Task4);
     d9e:	08 e8       	ldi	r16, 0x88	; 136
     da0:	13 e0       	ldi	r17, 0x03	; 3
     da2:	c8 01       	movw	r24, r16
     da4:	69 e2       	ldi	r22, 0x29	; 41
     da6:	77 e0       	ldi	r23, 0x07	; 7
     da8:	0e 94 82 2f 	call	0x5f04	; 0x5f04 <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskFour, Stack4, NRK_APP_STACKSIZE);
     dac:	c8 01       	movw	r24, r16
     dae:	6c e9       	ldi	r22, 0x9C	; 156
     db0:	76 e0       	ldi	r23, 0x06	; 6
     db2:	40 e8       	ldi	r20, 0x80	; 128
     db4:	50 e0       	ldi	r21, 0x00	; 0
     db6:	0e 94 e3 2f 	call	0x5fc6	; 0x5fc6 <nrk_task_set_stk>
  TaskFour.prio = 4;
     dba:	84 e0       	ldi	r24, 0x04	; 4
     dbc:	80 93 90 03 	sts	0x0390, r24
  TaskFour.FirstActivation = TRUE;
     dc0:	b0 92 8f 03 	sts	0x038F, r11
  TaskFour.Type = BASIC_TASK;
     dc4:	b0 92 91 03 	sts	0x0391, r11
  TaskFour.SchType = PREEMPTIVE;
     dc8:	b0 92 92 03 	sts	0x0392, r11
  TaskFour.period.secs = 2;
     dcc:	82 e0       	ldi	r24, 0x02	; 2
     dce:	90 e0       	ldi	r25, 0x00	; 0
     dd0:	a0 e0       	ldi	r26, 0x00	; 0
     dd2:	b0 e0       	ldi	r27, 0x00	; 0
     dd4:	80 93 93 03 	sts	0x0393, r24
     dd8:	90 93 94 03 	sts	0x0394, r25
     ddc:	a0 93 95 03 	sts	0x0395, r26
     de0:	b0 93 96 03 	sts	0x0396, r27
  TaskFour.period.nano_secs = 0;
     de4:	10 92 97 03 	sts	0x0397, r1
     de8:	10 92 98 03 	sts	0x0398, r1
     dec:	10 92 99 03 	sts	0x0399, r1
     df0:	10 92 9a 03 	sts	0x039A, r1
  TaskFour.cpu_reserve.secs = 0;
     df4:	10 92 9b 03 	sts	0x039B, r1
     df8:	10 92 9c 03 	sts	0x039C, r1
     dfc:	10 92 9d 03 	sts	0x039D, r1
     e00:	10 92 9e 03 	sts	0x039E, r1
  TaskFour.cpu_reserve.nano_secs = 100*NANOS_PER_MS;
     e04:	c0 92 9f 03 	sts	0x039F, r12
     e08:	d0 92 a0 03 	sts	0x03A0, r13
     e0c:	e0 92 a1 03 	sts	0x03A1, r14
     e10:	f0 92 a2 03 	sts	0x03A2, r15
  TaskFour.offset.secs = 0;
     e14:	10 92 a3 03 	sts	0x03A3, r1
     e18:	10 92 a4 03 	sts	0x03A4, r1
     e1c:	10 92 a5 03 	sts	0x03A5, r1
     e20:	10 92 a6 03 	sts	0x03A6, r1
  TaskFour.offset.nano_secs= 0;
     e24:	10 92 a7 03 	sts	0x03A7, r1
     e28:	10 92 a8 03 	sts	0x03A8, r1
     e2c:	10 92 a9 03 	sts	0x03A9, r1
     e30:	10 92 aa 03 	sts	0x03AA, r1
  nrk_activate_task (&TaskFour);
     e34:	c8 01       	movw	r24, r16
     e36:	0e 94 54 26 	call	0x4ca8	; 0x4ca8 <nrk_activate_task>


}
     e3a:	1f 91       	pop	r17
     e3c:	0f 91       	pop	r16
     e3e:	ff 90       	pop	r15
     e40:	ef 90       	pop	r14
     e42:	df 90       	pop	r13
     e44:	cf 90       	pop	r12
     e46:	bf 90       	pop	r11
     e48:	9f 90       	pop	r9
     e4a:	8f 90       	pop	r8
     e4c:	7f 90       	pop	r7
     e4e:	6f 90       	pop	r6
     e50:	08 95       	ret

00000e52 <Task4>:
	cnt++;
	}
}

void Task4()
{
     e52:	0f 93       	push	r16
     e54:	1f 93       	push	r17
     e56:	cf 93       	push	r28
     e58:	df 93       	push	r29
uint16_t cnt;

  printf( "Task4 PID=%u\r\n",nrk_get_pid());
     e5a:	0e 94 70 24 	call	0x48e0	; 0x48e0 <nrk_get_pid>
     e5e:	00 d0       	rcall	.+0      	; 0xe60 <Task4+0xe>
     e60:	00 d0       	rcall	.+0      	; 0xe62 <Task4+0x10>
     e62:	ed b7       	in	r30, 0x3d	; 61
     e64:	fe b7       	in	r31, 0x3e	; 62
     e66:	31 96       	adiw	r30, 0x01	; 1
     e68:	23 e1       	ldi	r18, 0x13	; 19
     e6a:	31 e0       	ldi	r19, 0x01	; 1
     e6c:	ad b7       	in	r26, 0x3d	; 61
     e6e:	be b7       	in	r27, 0x3e	; 62
     e70:	12 96       	adiw	r26, 0x02	; 2
     e72:	3c 93       	st	X, r19
     e74:	2e 93       	st	-X, r18
     e76:	11 97       	sbiw	r26, 0x01	; 1
     e78:	82 83       	std	Z+2, r24	; 0x02
     e7a:	13 82       	std	Z+3, r1	; 0x03
     e7c:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
     e80:	c0 e0       	ldi	r28, 0x00	; 0
     e82:	d0 e0       	ldi	r29, 0x00	; 0
     e84:	0f 90       	pop	r0
     e86:	0f 90       	pop	r0
     e88:	0f 90       	pop	r0
     e8a:	0f 90       	pop	r0
  cnt=0;
  while(1) {
	nrk_led_toggle(RED_LED);
	printf( "Task4 cnt=%u\r\n",cnt );
     e8c:	02 e2       	ldi	r16, 0x22	; 34
     e8e:	11 e0       	ldi	r17, 0x01	; 1
uint16_t cnt;

  printf( "Task4 PID=%u\r\n",nrk_get_pid());
  cnt=0;
  while(1) {
	nrk_led_toggle(RED_LED);
     e90:	82 e0       	ldi	r24, 0x02	; 2
     e92:	90 e0       	ldi	r25, 0x00	; 0
     e94:	0e 94 32 13 	call	0x2664	; 0x2664 <nrk_led_toggle>
	printf( "Task4 cnt=%u\r\n",cnt );
     e98:	00 d0       	rcall	.+0      	; 0xe9a <Task4+0x48>
     e9a:	00 d0       	rcall	.+0      	; 0xe9c <Task4+0x4a>
     e9c:	ed b7       	in	r30, 0x3d	; 61
     e9e:	fe b7       	in	r31, 0x3e	; 62
     ea0:	12 83       	std	Z+2, r17	; 0x02
     ea2:	01 83       	std	Z+1, r16	; 0x01
     ea4:	d4 83       	std	Z+4, r29	; 0x04
     ea6:	c3 83       	std	Z+3, r28	; 0x03
     ea8:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
	nrk_wait_until_next_period();
     eac:	0f 90       	pop	r0
     eae:	0f 90       	pop	r0
     eb0:	0f 90       	pop	r0
     eb2:	0f 90       	pop	r0
     eb4:	0e 94 18 26 	call	0x4c30	; 0x4c30 <nrk_wait_until_next_period>
	cnt++;
     eb8:	21 96       	adiw	r28, 0x01	; 1
     eba:	ea cf       	rjmp	.-44     	; 0xe90 <Task4+0x3e>

00000ebc <Task3>:
	cnt--;
	}
}

void Task3()
{
     ebc:	0f 93       	push	r16
     ebe:	1f 93       	push	r17
     ec0:	cf 93       	push	r28
     ec2:	df 93       	push	r29
uint16_t cnt;
  printf( "Task3 PID=%u\r\n",nrk_get_pid());
     ec4:	0e 94 70 24 	call	0x48e0	; 0x48e0 <nrk_get_pid>
     ec8:	00 d0       	rcall	.+0      	; 0xeca <Task3+0xe>
     eca:	00 d0       	rcall	.+0      	; 0xecc <Task3+0x10>
     ecc:	ed b7       	in	r30, 0x3d	; 61
     ece:	fe b7       	in	r31, 0x3e	; 62
     ed0:	31 96       	adiw	r30, 0x01	; 1
     ed2:	21 e3       	ldi	r18, 0x31	; 49
     ed4:	31 e0       	ldi	r19, 0x01	; 1
     ed6:	ad b7       	in	r26, 0x3d	; 61
     ed8:	be b7       	in	r27, 0x3e	; 62
     eda:	12 96       	adiw	r26, 0x02	; 2
     edc:	3c 93       	st	X, r19
     ede:	2e 93       	st	-X, r18
     ee0:	11 97       	sbiw	r26, 0x01	; 1
     ee2:	82 83       	std	Z+2, r24	; 0x02
     ee4:	13 82       	std	Z+3, r1	; 0x03
     ee6:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
     eea:	c0 e0       	ldi	r28, 0x00	; 0
     eec:	d0 e0       	ldi	r29, 0x00	; 0
     eee:	0f 90       	pop	r0
     ef0:	0f 90       	pop	r0
     ef2:	0f 90       	pop	r0
     ef4:	0f 90       	pop	r0
  cnt=0;
  while(1) {
	nrk_led_toggle(GREEN_LED);
	printf( "Task3 cnt=%u\r\n",cnt );
     ef6:	00 e4       	ldi	r16, 0x40	; 64
     ef8:	11 e0       	ldi	r17, 0x01	; 1
{
uint16_t cnt;
  printf( "Task3 PID=%u\r\n",nrk_get_pid());
  cnt=0;
  while(1) {
	nrk_led_toggle(GREEN_LED);
     efa:	81 e0       	ldi	r24, 0x01	; 1
     efc:	90 e0       	ldi	r25, 0x00	; 0
     efe:	0e 94 32 13 	call	0x2664	; 0x2664 <nrk_led_toggle>
	printf( "Task3 cnt=%u\r\n",cnt );
     f02:	00 d0       	rcall	.+0      	; 0xf04 <Task3+0x48>
     f04:	00 d0       	rcall	.+0      	; 0xf06 <Task3+0x4a>
     f06:	ed b7       	in	r30, 0x3d	; 61
     f08:	fe b7       	in	r31, 0x3e	; 62
     f0a:	12 83       	std	Z+2, r17	; 0x02
     f0c:	01 83       	std	Z+1, r16	; 0x01
     f0e:	d4 83       	std	Z+4, r29	; 0x04
     f10:	c3 83       	std	Z+3, r28	; 0x03
     f12:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
	nrk_wait_until_next_period();
     f16:	0f 90       	pop	r0
     f18:	0f 90       	pop	r0
     f1a:	0f 90       	pop	r0
     f1c:	0f 90       	pop	r0
     f1e:	0e 94 18 26 	call	0x4c30	; 0x4c30 <nrk_wait_until_next_period>
	cnt++;
     f22:	21 96       	adiw	r28, 0x01	; 1
     f24:	ea cf       	rjmp	.-44     	; 0xefa <Task3+0x3e>

00000f26 <Task2>:
	cnt++;
	}
}

void Task2()
{
     f26:	0f 93       	push	r16
     f28:	1f 93       	push	r17
     f2a:	cf 93       	push	r28
     f2c:	df 93       	push	r29
  int16_t cnt;
  printf( "Task2 PID=%u\r\n",nrk_get_pid());
     f2e:	0e 94 70 24 	call	0x48e0	; 0x48e0 <nrk_get_pid>
     f32:	00 d0       	rcall	.+0      	; 0xf34 <Task2+0xe>
     f34:	00 d0       	rcall	.+0      	; 0xf36 <Task2+0x10>
     f36:	ed b7       	in	r30, 0x3d	; 61
     f38:	fe b7       	in	r31, 0x3e	; 62
     f3a:	31 96       	adiw	r30, 0x01	; 1
     f3c:	2f e4       	ldi	r18, 0x4F	; 79
     f3e:	31 e0       	ldi	r19, 0x01	; 1
     f40:	ad b7       	in	r26, 0x3d	; 61
     f42:	be b7       	in	r27, 0x3e	; 62
     f44:	12 96       	adiw	r26, 0x02	; 2
     f46:	3c 93       	st	X, r19
     f48:	2e 93       	st	-X, r18
     f4a:	11 97       	sbiw	r26, 0x01	; 1
     f4c:	82 83       	std	Z+2, r24	; 0x02
     f4e:	13 82       	std	Z+3, r1	; 0x03
     f50:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
     f54:	c0 e0       	ldi	r28, 0x00	; 0
     f56:	d0 e0       	ldi	r29, 0x00	; 0
     f58:	0f 90       	pop	r0
     f5a:	0f 90       	pop	r0
     f5c:	0f 90       	pop	r0
     f5e:	0f 90       	pop	r0
  cnt=0;
  while(1) {
	nrk_led_toggle(BLUE_LED);
	printf( "Task2 signed cnt=%d\r\n",cnt );
     f60:	0e e5       	ldi	r16, 0x5E	; 94
     f62:	11 e0       	ldi	r17, 0x01	; 1
{
  int16_t cnt;
  printf( "Task2 PID=%u\r\n",nrk_get_pid());
  cnt=0;
  while(1) {
	nrk_led_toggle(BLUE_LED);
     f64:	8f ef       	ldi	r24, 0xFF	; 255
     f66:	90 e0       	ldi	r25, 0x00	; 0
     f68:	0e 94 32 13 	call	0x2664	; 0x2664 <nrk_led_toggle>
	printf( "Task2 signed cnt=%d\r\n",cnt );
     f6c:	00 d0       	rcall	.+0      	; 0xf6e <Task2+0x48>
     f6e:	00 d0       	rcall	.+0      	; 0xf70 <Task2+0x4a>
     f70:	ed b7       	in	r30, 0x3d	; 61
     f72:	fe b7       	in	r31, 0x3e	; 62
     f74:	12 83       	std	Z+2, r17	; 0x02
     f76:	01 83       	std	Z+1, r16	; 0x01
     f78:	d4 83       	std	Z+4, r29	; 0x04
     f7a:	c3 83       	std	Z+3, r28	; 0x03
     f7c:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
	//nrk_stats_display_pid(nrk_get_pid());
	nrk_wait_until_next_period();
     f80:	0f 90       	pop	r0
     f82:	0f 90       	pop	r0
     f84:	0f 90       	pop	r0
     f86:	0f 90       	pop	r0
     f88:	0e 94 18 26 	call	0x4c30	; 0x4c30 <nrk_wait_until_next_period>
	cnt--;
     f8c:	21 97       	sbiw	r28, 0x01	; 1
     f8e:	ea cf       	rjmp	.-44     	; 0xf64 <Task2+0x3e>

00000f90 <Task1>:
  
  return 0;
}

void Task1()
{
     f90:	ef 92       	push	r14
     f92:	ff 92       	push	r15
     f94:	0f 93       	push	r16
     f96:	1f 93       	push	r17
     f98:	df 93       	push	r29
     f9a:	cf 93       	push	r28
     f9c:	cd b7       	in	r28, 0x3d	; 61
     f9e:	de b7       	in	r29, 0x3e	; 62
     fa0:	28 97       	sbiw	r28, 0x08	; 8
     fa2:	0f b6       	in	r0, 0x3f	; 63
     fa4:	f8 94       	cli
     fa6:	de bf       	out	0x3e, r29	; 62
     fa8:	0f be       	out	0x3f, r0	; 63
     faa:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;
uint16_t cnt;
uint8_t val;
cnt=0;
nrk_kprintf( PSTR("Nano-RK Version ") );
     fac:	8a e3       	ldi	r24, 0x3A	; 58
     fae:	91 e0       	ldi	r25, 0x01	; 1
     fb0:	0e 94 fe 13 	call	0x27fc	; 0x27fc <nrk_kprintf>
printf( "%d\r\n",NRK_VERSION );
     fb4:	00 d0       	rcall	.+0      	; 0xfb6 <Task1+0x26>
     fb6:	00 d0       	rcall	.+0      	; 0xfb8 <Task1+0x28>
     fb8:	84 e7       	ldi	r24, 0x74	; 116
     fba:	91 e0       	ldi	r25, 0x01	; 1
     fbc:	ad b7       	in	r26, 0x3d	; 61
     fbe:	be b7       	in	r27, 0x3e	; 62
     fc0:	12 96       	adiw	r26, 0x02	; 2
     fc2:	9c 93       	st	X, r25
     fc4:	8e 93       	st	-X, r24
     fc6:	11 97       	sbiw	r26, 0x01	; 1
     fc8:	85 e6       	ldi	r24, 0x65	; 101
     fca:	90 e0       	ldi	r25, 0x00	; 0
     fcc:	14 96       	adiw	r26, 0x04	; 4
     fce:	9c 93       	st	X, r25
     fd0:	8e 93       	st	-X, r24
     fd2:	13 97       	sbiw	r26, 0x03	; 3
     fd4:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>

printf( "My node's address is %u\r\n",NODE_ADDR );
     fd8:	89 e7       	ldi	r24, 0x79	; 121
     fda:	91 e0       	ldi	r25, 0x01	; 1
     fdc:	ed b7       	in	r30, 0x3d	; 61
     fde:	fe b7       	in	r31, 0x3e	; 62
     fe0:	92 83       	std	Z+2, r25	; 0x02
     fe2:	81 83       	std	Z+1, r24	; 0x01
     fe4:	14 82       	std	Z+4, r1	; 0x04
     fe6:	13 82       	std	Z+3, r1	; 0x03
     fe8:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
  
printf( "Task1 PID=%u\r\n",nrk_get_pid());
     fec:	0f 90       	pop	r0
     fee:	0f 90       	pop	r0
     ff0:	0f 90       	pop	r0
     ff2:	0f 90       	pop	r0
     ff4:	0e 94 70 24 	call	0x48e0	; 0x48e0 <nrk_get_pid>
     ff8:	00 d0       	rcall	.+0      	; 0xffa <Task1+0x6a>
     ffa:	00 d0       	rcall	.+0      	; 0xffc <Task1+0x6c>
     ffc:	ed b7       	in	r30, 0x3d	; 61
     ffe:	fe b7       	in	r31, 0x3e	; 62
    1000:	31 96       	adiw	r30, 0x01	; 1
    1002:	23 e9       	ldi	r18, 0x93	; 147
    1004:	31 e0       	ldi	r19, 0x01	; 1
    1006:	ad b7       	in	r26, 0x3d	; 61
    1008:	be b7       	in	r27, 0x3e	; 62
    100a:	12 96       	adiw	r26, 0x02	; 2
    100c:	3c 93       	st	X, r19
    100e:	2e 93       	st	-X, r18
    1010:	11 97       	sbiw	r26, 0x01	; 1
    1012:	82 83       	std	Z+2, r24	; 0x02
    1014:	13 82       	std	Z+3, r1	; 0x03
    1016:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
t.secs=5;
    101a:	85 e0       	ldi	r24, 0x05	; 5
    101c:	90 e0       	ldi	r25, 0x00	; 0
    101e:	a0 e0       	ldi	r26, 0x00	; 0
    1020:	b0 e0       	ldi	r27, 0x00	; 0
    1022:	89 83       	std	Y+1, r24	; 0x01
    1024:	9a 83       	std	Y+2, r25	; 0x02
    1026:	ab 83       	std	Y+3, r26	; 0x03
    1028:	bc 83       	std	Y+4, r27	; 0x04
t.nano_secs=0;
    102a:	1d 82       	std	Y+5, r1	; 0x05
    102c:	1e 82       	std	Y+6, r1	; 0x06
    102e:	1f 82       	std	Y+7, r1	; 0x07
    1030:	18 86       	std	Y+8, r1	; 0x08

// setup a software watch dog timer
nrk_sw_wdt_init(0, &t, NULL);
    1032:	0f 90       	pop	r0
    1034:	0f 90       	pop	r0
    1036:	0f 90       	pop	r0
    1038:	0f 90       	pop	r0
    103a:	80 e0       	ldi	r24, 0x00	; 0
    103c:	90 e0       	ldi	r25, 0x00	; 0
    103e:	be 01       	movw	r22, r28
    1040:	6f 5f       	subi	r22, 0xFF	; 255
    1042:	7f 4f       	sbci	r23, 0xFF	; 255
    1044:	40 e0       	ldi	r20, 0x00	; 0
    1046:	50 e0       	ldi	r21, 0x00	; 0
    1048:	0e 94 1f 2c 	call	0x583e	; 0x583e <nrk_sw_wdt_init>
nrk_sw_wdt_start(0);
    104c:	80 e0       	ldi	r24, 0x00	; 0
    104e:	90 e0       	ldi	r25, 0x00	; 0
    1050:	0e 94 5e 2c 	call	0x58bc	; 0x58bc <nrk_sw_wdt_start>
    1054:	00 e0       	ldi	r16, 0x00	; 0
    1056:	10 e0       	ldi	r17, 0x00	; 0
	nrk_sw_wdt_update(0);
	nrk_led_toggle(ORANGE_LED);
//	val=nrk_gpio_get(NRK_BUTTON);

	// Button logic is inverter 0 means pressed, 1 not pressed
	printf( "Task1 cnt=%u button state=%u\r\n",cnt,val );
    1058:	32 ea       	ldi	r19, 0xA2	; 162
    105a:	e3 2e       	mov	r14, r19
    105c:	31 e0       	ldi	r19, 0x01	; 1
    105e:	f3 2e       	mov	r15, r19

//nrk_gpio_direction(NRK_BUTTON, NRK_PIN_INPUT);

  while(1) {
	// Update watchdog timer
	nrk_sw_wdt_update(0);
    1060:	80 e0       	ldi	r24, 0x00	; 0
    1062:	90 e0       	ldi	r25, 0x00	; 0
    1064:	0e 94 ab 2c 	call	0x5956	; 0x5956 <nrk_sw_wdt_update>
	nrk_led_toggle(ORANGE_LED);
    1068:	80 e0       	ldi	r24, 0x00	; 0
    106a:	90 e0       	ldi	r25, 0x00	; 0
    106c:	0e 94 32 13 	call	0x2664	; 0x2664 <nrk_led_toggle>
//	val=nrk_gpio_get(NRK_BUTTON);

	// Button logic is inverter 0 means pressed, 1 not pressed
	printf( "Task1 cnt=%u button state=%u\r\n",cnt,val );
    1070:	00 d0       	rcall	.+0      	; 0x1072 <Task1+0xe2>
    1072:	00 d0       	rcall	.+0      	; 0x1074 <Task1+0xe4>
    1074:	00 d0       	rcall	.+0      	; 0x1076 <Task1+0xe6>
    1076:	ed b7       	in	r30, 0x3d	; 61
    1078:	fe b7       	in	r31, 0x3e	; 62
    107a:	31 96       	adiw	r30, 0x01	; 1
    107c:	ad b7       	in	r26, 0x3d	; 61
    107e:	be b7       	in	r27, 0x3e	; 62
    1080:	12 96       	adiw	r26, 0x02	; 2
    1082:	fc 92       	st	X, r15
    1084:	ee 92       	st	-X, r14
    1086:	11 97       	sbiw	r26, 0x01	; 1
    1088:	13 83       	std	Z+3, r17	; 0x03
    108a:	02 83       	std	Z+2, r16	; 0x02
    108c:	14 82       	std	Z+4, r1	; 0x04
    108e:	15 82       	std	Z+5, r1	; 0x05
    1090:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
	nrk_wait_until_next_period();
    1094:	ed b7       	in	r30, 0x3d	; 61
    1096:	fe b7       	in	r31, 0x3e	; 62
    1098:	36 96       	adiw	r30, 0x06	; 6
    109a:	0f b6       	in	r0, 0x3f	; 63
    109c:	f8 94       	cli
    109e:	fe bf       	out	0x3e, r31	; 62
    10a0:	0f be       	out	0x3f, r0	; 63
    10a2:	ed bf       	out	0x3d, r30	; 61
    10a4:	0e 94 18 26 	call	0x4c30	; 0x4c30 <nrk_wait_until_next_period>
	//	nrk_stats_display_all();
	//	nrk_halt();
	//	}


	cnt++;
    10a8:	0f 5f       	subi	r16, 0xFF	; 255
    10aa:	1f 4f       	sbci	r17, 0xFF	; 255
    10ac:	d9 cf       	rjmp	.-78     	; 0x1060 <Task1+0xd0>

000010ae <main>:
void nrk_create_taskset();

int
main ()
{
  nrk_setup_ports();
    10ae:	0e 94 5c 13 	call	0x26b8	; 0x26b8 <nrk_setup_ports>
  nrk_setup_uart(UART_BAUDRATE_115K2);
    10b2:	87 e0       	ldi	r24, 0x07	; 7
    10b4:	90 e0       	ldi	r25, 0x00	; 0
    10b6:	0e 94 d4 13 	call	0x27a8	; 0x27a8 <nrk_setup_uart>

  nrk_init();
    10ba:	0e 94 3e 16 	call	0x2c7c	; 0x2c7c <nrk_init>

  nrk_led_clr(ORANGE_LED);
    10be:	80 e0       	ldi	r24, 0x00	; 0
    10c0:	90 e0       	ldi	r25, 0x00	; 0
    10c2:	0e 94 47 13 	call	0x268e	; 0x268e <nrk_led_clr>
  nrk_led_clr(BLUE_LED);
    10c6:	8f ef       	ldi	r24, 0xFF	; 255
    10c8:	90 e0       	ldi	r25, 0x00	; 0
    10ca:	0e 94 47 13 	call	0x268e	; 0x268e <nrk_led_clr>
  nrk_led_clr(GREEN_LED);
    10ce:	81 e0       	ldi	r24, 0x01	; 1
    10d0:	90 e0       	ldi	r25, 0x00	; 0
    10d2:	0e 94 47 13 	call	0x268e	; 0x268e <nrk_led_clr>
  nrk_led_clr(RED_LED);
    10d6:	82 e0       	ldi	r24, 0x02	; 2
    10d8:	90 e0       	ldi	r25, 0x00	; 0
    10da:	0e 94 47 13 	call	0x268e	; 0x268e <nrk_led_clr>
 
  nrk_time_set(0,0);
    10de:	60 e0       	ldi	r22, 0x00	; 0
    10e0:	70 e0       	ldi	r23, 0x00	; 0
    10e2:	80 e0       	ldi	r24, 0x00	; 0
    10e4:	90 e0       	ldi	r25, 0x00	; 0
    10e6:	20 e0       	ldi	r18, 0x00	; 0
    10e8:	30 e0       	ldi	r19, 0x00	; 0
    10ea:	40 e0       	ldi	r20, 0x00	; 0
    10ec:	50 e0       	ldi	r21, 0x00	; 0
    10ee:	0e 94 cf 27 	call	0x4f9e	; 0x4f9e <nrk_time_set>
  nrk_create_taskset ();
    10f2:	0e 94 cd 05 	call	0xb9a	; 0xb9a <nrk_create_taskset>
  nrk_start();
    10f6:	0e 94 e1 15 	call	0x2bc2	; 0x2bc2 <nrk_start>
  
  return 0;
}
    10fa:	80 e0       	ldi	r24, 0x00	; 0
    10fc:	90 e0       	ldi	r25, 0x00	; 0
    10fe:	08 95       	ret

00001100 <halRfSetChannel>:
void halRfSetChannel(uint8_t channel)
{
    uint16_t f;

    // Derive frequency programming from the given channel number
    f = (uint16_t) (channel - 11); // Subtract the base channel
    1100:	90 e0       	ldi	r25, 0x00	; 0
    1102:	0b 97       	sbiw	r24, 0x0b	; 11
    f = f + (f << 2);    		 // Multiply with 5, which is the channel spacing
    1104:	9c 01       	movw	r18, r24
    1106:	2b 59       	subi	r18, 0x9B	; 155
    1108:	3e 4b       	sbci	r19, 0xBE	; 190
    110a:	88 0f       	add	r24, r24
    110c:	99 1f       	adc	r25, r25
    110e:	88 0f       	add	r24, r24
    1110:	99 1f       	adc	r25, r25
    f = f + 357 + 0x4000;		 // 357 is 2405-2048, 0x4000 is LOCK_THR = 1
    1112:	28 0f       	add	r18, r24
    1114:	39 1f       	adc	r19, r25

    // Write it to the CC2420
    DISABLE_GLOBAL_INT();
    1116:	f8 94       	cli
    FASTSPI_SETREG(CC2420_FSCTRL, f);
    1118:	c0 98       	cbi	0x18, 0	; 24
    111a:	88 e1       	ldi	r24, 0x18	; 24
    111c:	8f b9       	out	0x0f, r24	; 15
    111e:	77 9b       	sbis	0x0e, 7	; 14
    1120:	fe cf       	rjmp	.-4      	; 0x111e <halRfSetChannel+0x1e>
    1122:	3f b9       	out	0x0f, r19	; 15
    1124:	77 9b       	sbis	0x0e, 7	; 14
    1126:	fe cf       	rjmp	.-4      	; 0x1124 <halRfSetChannel+0x24>
    1128:	2f b9       	out	0x0f, r18	; 15
    112a:	77 9b       	sbis	0x0e, 7	; 14
    112c:	fe cf       	rjmp	.-4      	; 0x112a <halRfSetChannel+0x2a>
    112e:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1130:	78 94       	sei

} // rfSetChannel
    1132:	08 95       	ret

00001134 <halRfWaitForCrystalOscillator>:
    uint8_t spiStatusByte;

    // Poll the SPI status byte until the crystal oscillator is stable
    do
    {
        DISABLE_GLOBAL_INT();
    1134:	f8 94       	cli
        FASTSPI_UPD_STATUS(spiStatusByte);
    1136:	c0 98       	cbi	0x18, 0	; 24
    1138:	1f b8       	out	0x0f, r1	; 15
    113a:	77 9b       	sbis	0x0e, 7	; 14
    113c:	fe cf       	rjmp	.-4      	; 0x113a <halRfWaitForCrystalOscillator+0x6>
    113e:	8f b1       	in	r24, 0x0f	; 15
    1140:	c0 9a       	sbi	0x18, 0	; 24
        ENABLE_GLOBAL_INT();
    1142:	78 94       	sei
    }
    while (!(spiStatusByte & (BM(CC2420_XOSC16M_STABLE))));
    1144:	86 ff       	sbrs	r24, 6
    1146:	f6 cf       	rjmp	.-20     	; 0x1134 <halRfWaitForCrystalOscillator>

} // halRfWaitForCrystalOscillator
    1148:	08 95       	ret

0000114a <rf_power_down>:
uint8_t tx_ctr[4];
uint8_t rx_ctr[4];

void rf_power_down()
{
    DISABLE_GLOBAL_INT();
    114a:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCOFF);
    114c:	c0 98       	cbi	0x18, 0	; 24
    114e:	87 e0       	ldi	r24, 0x07	; 7
    1150:	8f b9       	out	0x0f, r24	; 15
    1152:	77 9b       	sbis	0x0e, 7	; 14
    1154:	fe cf       	rjmp	.-4      	; 0x1152 <rf_power_down+0x8>
    1156:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1158:	c0 98       	cbi	0x18, 0	; 24
    115a:	86 e0       	ldi	r24, 0x06	; 6
    115c:	8f b9       	out	0x0f, r24	; 15
    115e:	77 9b       	sbis	0x0e, 7	; 14
    1160:	fe cf       	rjmp	.-4      	; 0x115e <rf_power_down+0x14>
    1162:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1164:	78 94       	sei
}
    1166:	08 95       	ret

00001168 <rf_security_last_pkt_status>:

// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
    return last_pkt_encrypted;
}
    1168:	80 91 54 07 	lds	r24, 0x0754
    116c:	08 95       	ret

0000116e <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    116e:	dc 01       	movw	r26, r24
    uint8_t n;
// CTR counter value
    FASTSPI_WRITE_RAM(&counter[0],(CC2420RAM_TXNONCE+9),2,n);
    1170:	c0 98       	cbi	0x18, 0	; 24
    1172:	89 ec       	ldi	r24, 0xC9	; 201
    1174:	8f b9       	out	0x0f, r24	; 15
    1176:	77 9b       	sbis	0x0e, 7	; 14
    1178:	fe cf       	rjmp	.-4      	; 0x1176 <rf_security_set_ctr_counter+0x8>
    117a:	80 e8       	ldi	r24, 0x80	; 128
    117c:	8f b9       	out	0x0f, r24	; 15
    117e:	77 9b       	sbis	0x0e, 7	; 14
    1180:	fe cf       	rjmp	.-4      	; 0x117e <rf_security_set_ctr_counter+0x10>
    1182:	92 e0       	ldi	r25, 0x02	; 2
    1184:	91 50       	subi	r25, 0x01	; 1
    1186:	fd 01       	movw	r30, r26
    1188:	e9 0f       	add	r30, r25
    118a:	f1 1d       	adc	r31, r1
    118c:	80 81       	ld	r24, Z
    118e:	8f b9       	out	0x0f, r24	; 15
    1190:	77 9b       	sbis	0x0e, 7	; 14
    1192:	fe cf       	rjmp	.-4      	; 0x1190 <rf_security_set_ctr_counter+0x22>
    1194:	99 23       	and	r25, r25
    1196:	b1 f7       	brne	.-20     	; 0x1184 <rf_security_set_ctr_counter+0x16>
    1198:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM(&counter[2],(CC2420RAM_TXNONCE+11),2,n);
    119a:	c0 98       	cbi	0x18, 0	; 24
    119c:	8b ec       	ldi	r24, 0xCB	; 203
    119e:	8f b9       	out	0x0f, r24	; 15
    11a0:	77 9b       	sbis	0x0e, 7	; 14
    11a2:	fe cf       	rjmp	.-4      	; 0x11a0 <rf_security_set_ctr_counter+0x32>
    11a4:	80 e8       	ldi	r24, 0x80	; 128
    11a6:	8f b9       	out	0x0f, r24	; 15
    11a8:	77 9b       	sbis	0x0e, 7	; 14
    11aa:	fe cf       	rjmp	.-4      	; 0x11a8 <rf_security_set_ctr_counter+0x3a>
    11ac:	92 e0       	ldi	r25, 0x02	; 2
    11ae:	91 50       	subi	r25, 0x01	; 1
    11b0:	fd 01       	movw	r30, r26
    11b2:	e9 0f       	add	r30, r25
    11b4:	f1 1d       	adc	r31, r1
    11b6:	82 81       	ldd	r24, Z+2	; 0x02
    11b8:	8f b9       	out	0x0f, r24	; 15
    11ba:	77 9b       	sbis	0x0e, 7	; 14
    11bc:	fe cf       	rjmp	.-4      	; 0x11ba <rf_security_set_ctr_counter+0x4c>
    11be:	99 23       	and	r25, r25
    11c0:	b1 f7       	brne	.-20     	; 0x11ae <rf_security_set_ctr_counter+0x40>
    11c2:	c0 9a       	sbi	0x18, 0	; 24
    tx_ctr[0]=counter[0];
    11c4:	8c 91       	ld	r24, X
    11c6:	80 93 55 07 	sts	0x0755, r24
    tx_ctr[1]=counter[1];
    11ca:	11 96       	adiw	r26, 0x01	; 1
    11cc:	8c 91       	ld	r24, X
    11ce:	11 97       	sbiw	r26, 0x01	; 1
    11d0:	80 93 56 07 	sts	0x0756, r24
    tx_ctr[2]=counter[2];
    11d4:	12 96       	adiw	r26, 0x02	; 2
    11d6:	8c 91       	ld	r24, X
    11d8:	12 97       	sbiw	r26, 0x02	; 2
    11da:	80 93 57 07 	sts	0x0757, r24
    tx_ctr[3]=counter[3];
    11de:	13 96       	adiw	r26, 0x03	; 3
    11e0:	8c 91       	ld	r24, X
    11e2:	80 93 58 07 	sts	0x0758, r24
}
    11e6:	08 95       	ret

000011e8 <rf_security_enable>:
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
}

void rf_security_enable(uint8_t *key)
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x0306); // Enable CTR encryption with key 0
    11e8:	c0 98       	cbi	0x18, 0	; 24
    11ea:	89 e1       	ldi	r24, 0x19	; 25
    11ec:	8f b9       	out	0x0f, r24	; 15
    11ee:	77 9b       	sbis	0x0e, 7	; 14
    11f0:	fe cf       	rjmp	.-4      	; 0x11ee <rf_security_enable+0x6>
    11f2:	83 e0       	ldi	r24, 0x03	; 3
    11f4:	8f b9       	out	0x0f, r24	; 15
    11f6:	77 9b       	sbis	0x0e, 7	; 14
    11f8:	fe cf       	rjmp	.-4      	; 0x11f6 <rf_security_enable+0xe>
    11fa:	86 e0       	ldi	r24, 0x06	; 6
    11fc:	8f b9       	out	0x0f, r24	; 15
    11fe:	77 9b       	sbis	0x0e, 7	; 14
    1200:	fe cf       	rjmp	.-4      	; 0x11fe <rf_security_enable+0x16>
    1202:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL1, 0x0e0e); // Encrypt / Decrypt 18 bytes into header
    1204:	c0 98       	cbi	0x18, 0	; 24
    1206:	8a e1       	ldi	r24, 0x1A	; 26
    1208:	8f b9       	out	0x0f, r24	; 15
    120a:	77 9b       	sbis	0x0e, 7	; 14
    120c:	fe cf       	rjmp	.-4      	; 0x120a <rf_security_enable+0x22>
    120e:	8e e0       	ldi	r24, 0x0E	; 14
    1210:	8f b9       	out	0x0f, r24	; 15
    1212:	77 9b       	sbis	0x0e, 7	; 14
    1214:	fe cf       	rjmp	.-4      	; 0x1212 <rf_security_enable+0x2a>
    1216:	8e e0       	ldi	r24, 0x0E	; 14
    1218:	8f b9       	out	0x0f, r24	; 15
    121a:	77 9b       	sbis	0x0e, 7	; 14
    121c:	fe cf       	rjmp	.-4      	; 0x121a <rf_security_enable+0x32>
    121e:	c0 9a       	sbi	0x18, 0	; 24

    security_enable=1;
    1220:	81 e0       	ldi	r24, 0x01	; 1
    1222:	80 93 45 07 	sts	0x0745, r24
}
    1226:	08 95       	ret

00001228 <rf_security_disable>:



void rf_security_disable()
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security enable"
    1228:	c0 98       	cbi	0x18, 0	; 24
    122a:	89 e1       	ldi	r24, 0x19	; 25
    122c:	8f b9       	out	0x0f, r24	; 15
    122e:	77 9b       	sbis	0x0e, 7	; 14
    1230:	fe cf       	rjmp	.-4      	; 0x122e <rf_security_disable+0x6>
    1232:	81 e0       	ldi	r24, 0x01	; 1
    1234:	8f b9       	out	0x0f, r24	; 15
    1236:	77 9b       	sbis	0x0e, 7	; 14
    1238:	fe cf       	rjmp	.-4      	; 0x1236 <rf_security_disable+0xe>
    123a:	84 ec       	ldi	r24, 0xC4	; 196
    123c:	8f b9       	out	0x0f, r24	; 15
    123e:	77 9b       	sbis	0x0e, 7	; 14
    1240:	fe cf       	rjmp	.-4      	; 0x123e <rf_security_disable+0x16>
    1242:	c0 9a       	sbi	0x18, 0	; 24
    security_enable=0;
    1244:	10 92 45 07 	sts	0x0745, r1
}
    1248:	08 95       	ret

0000124a <rf_get_sem>:
volatile uint8_t rx_ready;
//-------------------------------------------------------------------------------------------------------
nrk_sem_t* rf_get_sem()
{
    return radio_sem;
}
    124a:	80 91 43 07 	lds	r24, 0x0743
    124e:	90 91 44 07 	lds	r25, 0x0744
    1252:	08 95       	ret

00001254 <rf_tx_power>:
    //tmp=0x5070;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    tmp=0xA0E0;
    tmp=tmp | (pwr&0x1F);
    1254:	28 2f       	mov	r18, r24
    1256:	30 e0       	ldi	r19, 0x00	; 0
    1258:	2f 71       	andi	r18, 0x1F	; 31
    125a:	30 70       	andi	r19, 0x00	; 0
    125c:	20 6e       	ori	r18, 0xE0	; 224
    125e:	30 6a       	ori	r19, 0xA0	; 160
    FASTSPI_SETREG(CC2420_TXCTRL, tmp);   // Set the FIFOP threshold to maximum
    1260:	c0 98       	cbi	0x18, 0	; 24
    1262:	85 e1       	ldi	r24, 0x15	; 21
    1264:	8f b9       	out	0x0f, r24	; 15
    1266:	77 9b       	sbis	0x0e, 7	; 14
    1268:	fe cf       	rjmp	.-4      	; 0x1266 <rf_tx_power+0x12>
    126a:	3f b9       	out	0x0f, r19	; 15
    126c:	77 9b       	sbis	0x0e, 7	; 14
    126e:	fe cf       	rjmp	.-4      	; 0x126c <rf_tx_power+0x18>
    1270:	2f b9       	out	0x0f, r18	; 15
    1272:	77 9b       	sbis	0x0e, 7	; 14
    1274:	fe cf       	rjmp	.-4      	; 0x1272 <rf_tx_power+0x1e>
    1276:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1278:	08 95       	ret

0000127a <rf_addr_decode_enable>:
}


void rf_addr_decode_enable()
{
    mdmctrl0 |= 0x0800;
    127a:	20 91 46 07 	lds	r18, 0x0746
    127e:	30 91 47 07 	lds	r19, 0x0747
    1282:	38 60       	ori	r19, 0x08	; 8
    1284:	30 93 47 07 	sts	0x0747, r19
    1288:	20 93 46 07 	sts	0x0746, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    128c:	c0 98       	cbi	0x18, 0	; 24
    128e:	81 e1       	ldi	r24, 0x11	; 17
    1290:	8f b9       	out	0x0f, r24	; 15
    1292:	77 9b       	sbis	0x0e, 7	; 14
    1294:	fe cf       	rjmp	.-4      	; 0x1292 <rf_addr_decode_enable+0x18>
    1296:	3f b9       	out	0x0f, r19	; 15
    1298:	77 9b       	sbis	0x0e, 7	; 14
    129a:	fe cf       	rjmp	.-4      	; 0x1298 <rf_addr_decode_enable+0x1e>
    129c:	2f b9       	out	0x0f, r18	; 15
    129e:	77 9b       	sbis	0x0e, 7	; 14
    12a0:	fe cf       	rjmp	.-4      	; 0x129e <rf_addr_decode_enable+0x24>
    12a2:	c0 9a       	sbi	0x18, 0	; 24
}
    12a4:	08 95       	ret

000012a6 <rf_addr_decode_disable>:

void rf_addr_decode_disable()
{
    mdmctrl0 &= (~0x0800);
    12a6:	20 91 46 07 	lds	r18, 0x0746
    12aa:	30 91 47 07 	lds	r19, 0x0747
    12ae:	37 7f       	andi	r19, 0xF7	; 247
    12b0:	30 93 47 07 	sts	0x0747, r19
    12b4:	20 93 46 07 	sts	0x0746, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    12b8:	c0 98       	cbi	0x18, 0	; 24
    12ba:	81 e1       	ldi	r24, 0x11	; 17
    12bc:	8f b9       	out	0x0f, r24	; 15
    12be:	77 9b       	sbis	0x0e, 7	; 14
    12c0:	fe cf       	rjmp	.-4      	; 0x12be <rf_addr_decode_disable+0x18>
    12c2:	3f b9       	out	0x0f, r19	; 15
    12c4:	77 9b       	sbis	0x0e, 7	; 14
    12c6:	fe cf       	rjmp	.-4      	; 0x12c4 <rf_addr_decode_disable+0x1e>
    12c8:	2f b9       	out	0x0f, r18	; 15
    12ca:	77 9b       	sbis	0x0e, 7	; 14
    12cc:	fe cf       	rjmp	.-4      	; 0x12ca <rf_addr_decode_disable+0x24>
    12ce:	c0 9a       	sbi	0x18, 0	; 24
}
    12d0:	08 95       	ret

000012d2 <rf_auto_ack_enable>:


void rf_auto_ack_enable()
{
    auto_ack_enable=1;
    12d2:	81 e0       	ldi	r24, 0x01	; 1
    12d4:	80 93 53 07 	sts	0x0753, r24
    mdmctrl0 |= 0x0010;
    12d8:	20 91 46 07 	lds	r18, 0x0746
    12dc:	30 91 47 07 	lds	r19, 0x0747
    12e0:	20 61       	ori	r18, 0x10	; 16
    12e2:	30 93 47 07 	sts	0x0747, r19
    12e6:	20 93 46 07 	sts	0x0746, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    12ea:	c0 98       	cbi	0x18, 0	; 24
    12ec:	81 e1       	ldi	r24, 0x11	; 17
    12ee:	8f b9       	out	0x0f, r24	; 15
    12f0:	77 9b       	sbis	0x0e, 7	; 14
    12f2:	fe cf       	rjmp	.-4      	; 0x12f0 <rf_auto_ack_enable+0x1e>
    12f4:	3f b9       	out	0x0f, r19	; 15
    12f6:	77 9b       	sbis	0x0e, 7	; 14
    12f8:	fe cf       	rjmp	.-4      	; 0x12f6 <rf_auto_ack_enable+0x24>
    12fa:	2f b9       	out	0x0f, r18	; 15
    12fc:	77 9b       	sbis	0x0e, 7	; 14
    12fe:	fe cf       	rjmp	.-4      	; 0x12fc <rf_auto_ack_enable+0x2a>
    1300:	c0 9a       	sbi	0x18, 0	; 24
}
    1302:	08 95       	ret

00001304 <rf_auto_ack_disable>:

void rf_auto_ack_disable()
{
    auto_ack_enable=0;
    1304:	10 92 53 07 	sts	0x0753, r1
    mdmctrl0 &= (~0x0010);
    1308:	20 91 46 07 	lds	r18, 0x0746
    130c:	30 91 47 07 	lds	r19, 0x0747
    1310:	2f 7e       	andi	r18, 0xEF	; 239
    1312:	30 93 47 07 	sts	0x0747, r19
    1316:	20 93 46 07 	sts	0x0746, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    131a:	c0 98       	cbi	0x18, 0	; 24
    131c:	81 e1       	ldi	r24, 0x11	; 17
    131e:	8f b9       	out	0x0f, r24	; 15
    1320:	77 9b       	sbis	0x0e, 7	; 14
    1322:	fe cf       	rjmp	.-4      	; 0x1320 <rf_auto_ack_disable+0x1c>
    1324:	3f b9       	out	0x0f, r19	; 15
    1326:	77 9b       	sbis	0x0e, 7	; 14
    1328:	fe cf       	rjmp	.-4      	; 0x1326 <rf_auto_ack_disable+0x22>
    132a:	2f b9       	out	0x0f, r18	; 15
    132c:	77 9b       	sbis	0x0e, 7	; 14
    132e:	fe cf       	rjmp	.-4      	; 0x132c <rf_auto_ack_disable+0x28>
    1330:	c0 9a       	sbi	0x18, 0	; 24
}
    1332:	08 95       	ret

00001334 <rf_rx_on>:
void rf_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    1334:	81 e0       	ldi	r24, 0x01	; 1
    1336:	80 93 50 07 	sts	0x0750, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    133a:	c0 98       	cbi	0x18, 0	; 24
    133c:	83 e0       	ldi	r24, 0x03	; 3
    133e:	8f b9       	out	0x0f, r24	; 15
    1340:	77 9b       	sbis	0x0e, 7	; 14
    1342:	fe cf       	rjmp	.-4      	; 0x1340 <rf_rx_on+0xc>
    1344:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1346:	c0 98       	cbi	0x18, 0	; 24
    1348:	88 e0       	ldi	r24, 0x08	; 8
    134a:	8f b9       	out	0x0f, r24	; 15
    134c:	77 9b       	sbis	0x0e, 7	; 14
    134e:	fe cf       	rjmp	.-4      	; 0x134c <rf_rx_on+0x18>
    1350:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    1352:	10 92 59 07 	sts	0x0759, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	ENABLE_FIFOP_INT();
} // rf_rx_on()
    1356:	08 95       	ret

00001358 <rf_polling_rx_on>:
void rf_polling_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    1358:	81 e0       	ldi	r24, 0x01	; 1
    135a:	80 93 50 07 	sts	0x0750, r24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    135e:	c0 98       	cbi	0x18, 0	; 24
    1360:	83 e0       	ldi	r24, 0x03	; 3
    1362:	8f b9       	out	0x0f, r24	; 15
    1364:	77 9b       	sbis	0x0e, 7	; 14
    1366:	fe cf       	rjmp	.-4      	; 0x1364 <rf_polling_rx_on+0xc>
    1368:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    136a:	c0 98       	cbi	0x18, 0	; 24
    136c:	88 e0       	ldi	r24, 0x08	; 8
    136e:	8f b9       	out	0x0f, r24	; 15
    1370:	77 9b       	sbis	0x0e, 7	; 14
    1372:	fe cf       	rjmp	.-4      	; 0x1370 <rf_polling_rx_on+0x18>
    1374:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    1376:	10 92 59 07 	sts	0x0759, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
} // rf_rx_on()
    137a:	08 95       	ret

0000137c <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    // XXX
    //SET_VREG_INACTIVE();
    rfSettings.receiveOn = FALSE;
    137c:	10 92 50 07 	sts	0x0750, r1
    FASTSPI_STROBE(CC2420_SRFOFF);
    1380:	c0 98       	cbi	0x18, 0	; 24
    1382:	86 e0       	ldi	r24, 0x06	; 6
    1384:	8f b9       	out	0x0f, r24	; 15
    1386:	77 9b       	sbis	0x0e, 7	; 14
    1388:	fe cf       	rjmp	.-4      	; 0x1386 <rf_rx_off+0xa>
    138a:	c0 9a       	sbi	0x18, 0	; 24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    rx_ready=0;
    138c:	10 92 59 07 	sts	0x0759, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	DISABLE_FIFOP_INT();
} // rf_rx_off()
    1390:	08 95       	ret

00001392 <rf_busy>:

}

uint8_t rf_busy()
{
    return SFD_IS_1;
    1392:	80 b3       	in	r24, 0x10	; 16
    1394:	90 e0       	ldi	r25, 0x00	; 0
    1396:	24 e0       	ldi	r18, 0x04	; 4
    1398:	96 95       	lsr	r25
    139a:	87 95       	ror	r24
    139c:	2a 95       	dec	r18
    139e:	e1 f7       	brne	.-8      	; 0x1398 <rf_busy+0x6>
}
    13a0:	81 70       	andi	r24, 0x01	; 1
    13a2:	08 95       	ret

000013a4 <rf_rx_check_fifop>:

uint8_t rf_rx_check_fifop()
{
    return FIFOP_IS_1;
    13a4:	81 b1       	in	r24, 0x01	; 1
    13a6:	90 e0       	ldi	r25, 0x00	; 0
    13a8:	36 e0       	ldi	r19, 0x06	; 6
    13aa:	96 95       	lsr	r25
    13ac:	87 95       	ror	r24
    13ae:	3a 95       	dec	r19
    13b0:	e1 f7       	brne	.-8      	; 0x13aa <rf_rx_check_fifop+0x6>
}
    13b2:	81 70       	andi	r24, 0x01	; 1
    13b4:	08 95       	ret

000013b6 <rf_rx_check_sfd>:


uint8_t rf_rx_check_sfd()
{
    return SFD_IS_1;
    13b6:	80 b3       	in	r24, 0x10	; 16
    13b8:	90 e0       	ldi	r25, 0x00	; 0
    13ba:	44 e0       	ldi	r20, 0x04	; 4
    13bc:	96 95       	lsr	r25
    13be:	87 95       	ror	r24
    13c0:	4a 95       	dec	r20
    13c2:	e1 f7       	brne	.-8      	; 0x13bc <rf_rx_check_sfd+0x6>
}
    13c4:	81 70       	andi	r24, 0x01	; 1
    13c6:	08 95       	ret

000013c8 <rf_polling_rx_packet>:
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
{
    13c8:	df 93       	push	r29
    13ca:	cf 93       	push	r28
    13cc:	00 d0       	rcall	.+0      	; 0x13ce <rf_polling_rx_packet+0x6>
    13ce:	00 d0       	rcall	.+0      	; 0x13d0 <rf_polling_rx_packet+0x8>
    13d0:	0f 92       	push	r0
    13d2:	cd b7       	in	r28, 0x3d	; 61
    13d4:	de b7       	in	r29, 0x3e	; 62

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    if(FIFOP_IS_1 )
    13d6:	0e 99       	sbic	0x01, 6	; 1
    13d8:	02 c0       	rjmp	.+4      	; 0x13de <rf_polling_rx_packet+0x16>
    13da:	80 e0       	ldi	r24, 0x00	; 0
    13dc:	d1 c1       	rjmp	.+930    	; 0x1780 <rf_polling_rx_packet+0x3b8>
        uint16_t frameControlField;
        int8_t length;
        uint8_t pFooter[2];
        uint8_t checksum,rx_checksum,i;

        last_pkt_encrypted=0;
    13de:	10 92 54 07 	sts	0x0754, r1

//	while(!SFD_IS_1);
//  XXX Need to make sure SFD has gone down to be sure packet finished!
//	while(SFD_IS_1);
        // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
        if((FIFOP_IS_1) && (!(FIFO_IS_1)))
    13e2:	0e 9b       	sbis	0x01, 6	; 1
    13e4:	1a c0       	rjmp	.+52     	; 0x141a <rf_polling_rx_packet+0x52>
    13e6:	b7 99       	sbic	0x16, 7	; 22
    13e8:	18 c0       	rjmp	.+48     	; 0x141a <rf_polling_rx_packet+0x52>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    13ea:	c0 98       	cbi	0x18, 0	; 24
    13ec:	8f e7       	ldi	r24, 0x7F	; 127
    13ee:	8f b9       	out	0x0f, r24	; 15
    13f0:	77 9b       	sbis	0x0e, 7	; 14
    13f2:	fe cf       	rjmp	.-4      	; 0x13f0 <rf_polling_rx_packet+0x28>
    13f4:	1f b8       	out	0x0f, r1	; 15
    13f6:	77 9b       	sbis	0x0e, 7	; 14
    13f8:	fe cf       	rjmp	.-4      	; 0x13f6 <rf_polling_rx_packet+0x2e>
    13fa:	8f b1       	in	r24, 0x0f	; 15
    13fc:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    13fe:	c0 98       	cbi	0x18, 0	; 24
    1400:	88 e0       	ldi	r24, 0x08	; 8
    1402:	8f b9       	out	0x0f, r24	; 15
    1404:	77 9b       	sbis	0x0e, 7	; 14
    1406:	fe cf       	rjmp	.-4      	; 0x1404 <rf_polling_rx_packet+0x3c>
    1408:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    140a:	c0 98       	cbi	0x18, 0	; 24
    140c:	88 e0       	ldi	r24, 0x08	; 8
    140e:	8f b9       	out	0x0f, r24	; 15
    1410:	77 9b       	sbis	0x0e, 7	; 14
    1412:	fe cf       	rjmp	.-4      	; 0x1410 <rf_polling_rx_packet+0x48>
    1414:	c0 9a       	sbi	0x18, 0	; 24
    1416:	8f ef       	ldi	r24, 0xFF	; 255
    1418:	b3 c1       	rjmp	.+870    	; 0x1780 <rf_polling_rx_packet+0x3b8>
#endif
            return -1;
        }

        // Payload length
        FASTSPI_READ_FIFO_BYTE(length);
    141a:	c0 98       	cbi	0x18, 0	; 24
    141c:	8f e7       	ldi	r24, 0x7F	; 127
    141e:	8f b9       	out	0x0f, r24	; 15
    1420:	77 9b       	sbis	0x0e, 7	; 14
    1422:	fe cf       	rjmp	.-4      	; 0x1420 <rf_polling_rx_packet+0x58>
    1424:	1f b8       	out	0x0f, r1	; 15
    1426:	77 9b       	sbis	0x0e, 7	; 14
    1428:	fe cf       	rjmp	.-4      	; 0x1426 <rf_polling_rx_packet+0x5e>
    142a:	4f b1       	in	r20, 0x0f	; 15
    142c:	c0 9a       	sbi	0x18, 0	; 24
        length &= RF_LENGTH_MASK; // Ignore MSB
    142e:	4f 77       	andi	r20, 0x7F	; 127
        // Ignore the packet if the length is too short
        if(length<=0)
    1430:	c1 f4       	brne	.+48     	; 0x1462 <rf_polling_rx_packet+0x9a>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1432:	c0 98       	cbi	0x18, 0	; 24
    1434:	8f e7       	ldi	r24, 0x7F	; 127
    1436:	8f b9       	out	0x0f, r24	; 15
    1438:	77 9b       	sbis	0x0e, 7	; 14
    143a:	fe cf       	rjmp	.-4      	; 0x1438 <rf_polling_rx_packet+0x70>
    143c:	1f b8       	out	0x0f, r1	; 15
    143e:	77 9b       	sbis	0x0e, 7	; 14
    1440:	fe cf       	rjmp	.-4      	; 0x143e <rf_polling_rx_packet+0x76>
    1442:	8f b1       	in	r24, 0x0f	; 15
    1444:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1446:	c0 98       	cbi	0x18, 0	; 24
    1448:	88 e0       	ldi	r24, 0x08	; 8
    144a:	8f b9       	out	0x0f, r24	; 15
    144c:	77 9b       	sbis	0x0e, 7	; 14
    144e:	fe cf       	rjmp	.-4      	; 0x144c <rf_polling_rx_packet+0x84>
    1450:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1452:	c0 98       	cbi	0x18, 0	; 24
    1454:	88 e0       	ldi	r24, 0x08	; 8
    1456:	8f b9       	out	0x0f, r24	; 15
    1458:	77 9b       	sbis	0x0e, 7	; 14
    145a:	fe cf       	rjmp	.-4      	; 0x1458 <rf_polling_rx_packet+0x90>
    145c:	c0 9a       	sbi	0x18, 0	; 24
    145e:	8e ef       	ldi	r24, 0xFE	; 254
    1460:	8f c1       	rjmp	.+798    	; 0x1780 <rf_polling_rx_packet+0x3b8>
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -2;
        }
        if (length < (RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD)/*RF_ACK_PACKET_SIZE*/ || (length-RF_PACKET_OVERHEAD_SIZE)> rfSettings.pRxInfo->max_length)
    1462:	4c 30       	cpi	r20, 0x0C	; 12
    1464:	8c f0       	brlt	.+34     	; 0x1488 <rf_polling_rx_packet+0xc0>
    1466:	e0 91 48 07 	lds	r30, 0x0748
    146a:	f0 91 49 07 	lds	r31, 0x0749
    146e:	24 2f       	mov	r18, r20
    1470:	33 27       	eor	r19, r19
    1472:	27 fd       	sbrc	r18, 7
    1474:	30 95       	com	r19
    1476:	2b 50       	subi	r18, 0x0B	; 11
    1478:	30 40       	sbci	r19, 0x00	; 0
    147a:	84 81       	ldd	r24, Z+4	; 0x04
    147c:	99 27       	eor	r25, r25
    147e:	87 fd       	sbrc	r24, 7
    1480:	90 95       	com	r25
    1482:	82 17       	cp	r24, r18
    1484:	93 07       	cpc	r25, r19
    1486:	7c f5       	brge	.+94     	; 0x14e6 <rf_polling_rx_packet+0x11e>
        {
            FASTSPI_READ_FIFO_GARBAGE(length);
    1488:	c0 98       	cbi	0x18, 0	; 24
    148a:	8f e7       	ldi	r24, 0x7F	; 127
    148c:	8f b9       	out	0x0f, r24	; 15
    148e:	77 9b       	sbis	0x0e, 7	; 14
    1490:	fe cf       	rjmp	.-4      	; 0x148e <rf_polling_rx_packet+0xc6>
    1492:	50 e0       	ldi	r21, 0x00	; 0
    1494:	24 2f       	mov	r18, r20
    1496:	33 27       	eor	r19, r19
    1498:	27 fd       	sbrc	r18, 7
    149a:	30 95       	com	r19
    149c:	04 c0       	rjmp	.+8      	; 0x14a6 <rf_polling_rx_packet+0xde>
    149e:	1f b8       	out	0x0f, r1	; 15
    14a0:	77 9b       	sbis	0x0e, 7	; 14
    14a2:	fe cf       	rjmp	.-4      	; 0x14a0 <rf_polling_rx_packet+0xd8>
    14a4:	5f 5f       	subi	r21, 0xFF	; 255
    14a6:	85 2f       	mov	r24, r21
    14a8:	90 e0       	ldi	r25, 0x00	; 0
    14aa:	82 17       	cp	r24, r18
    14ac:	93 07       	cpc	r25, r19
    14ae:	14 f4       	brge	.+4      	; 0x14b4 <rf_polling_rx_packet+0xec>
    14b0:	b7 99       	sbic	0x16, 7	; 22
    14b2:	f5 cf       	rjmp	.-22     	; 0x149e <rf_polling_rx_packet+0xd6>
    14b4:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_BYTE(tmp);
    14b6:	c0 98       	cbi	0x18, 0	; 24
    14b8:	8f e7       	ldi	r24, 0x7F	; 127
    14ba:	8f b9       	out	0x0f, r24	; 15
    14bc:	77 9b       	sbis	0x0e, 7	; 14
    14be:	fe cf       	rjmp	.-4      	; 0x14bc <rf_polling_rx_packet+0xf4>
    14c0:	1f b8       	out	0x0f, r1	; 15
    14c2:	77 9b       	sbis	0x0e, 7	; 14
    14c4:	fe cf       	rjmp	.-4      	; 0x14c2 <rf_polling_rx_packet+0xfa>
    14c6:	8f b1       	in	r24, 0x0f	; 15
    14c8:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    14ca:	c0 98       	cbi	0x18, 0	; 24
    14cc:	88 e0       	ldi	r24, 0x08	; 8
    14ce:	8f b9       	out	0x0f, r24	; 15
    14d0:	77 9b       	sbis	0x0e, 7	; 14
    14d2:	fe cf       	rjmp	.-4      	; 0x14d0 <rf_polling_rx_packet+0x108>
    14d4:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    14d6:	c0 98       	cbi	0x18, 0	; 24
    14d8:	88 e0       	ldi	r24, 0x08	; 8
    14da:	8f b9       	out	0x0f, r24	; 15
    14dc:	77 9b       	sbis	0x0e, 7	; 14
    14de:	fe cf       	rjmp	.-4      	; 0x14dc <rf_polling_rx_packet+0x114>
    14e0:	c0 9a       	sbi	0x18, 0	; 24
    14e2:	8d ef       	ldi	r24, 0xFD	; 253
    14e4:	4d c1       	rjmp	.+666    	; 0x1780 <rf_polling_rx_packet+0x3b8>
            // Otherwise, if the length is valid, then proceed with the rest of the packet
        }
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
    14e6:	e0 91 48 07 	lds	r30, 0x0748
    14ea:	f0 91 49 07 	lds	r31, 0x0749
    14ee:	4c 50       	subi	r20, 0x0C	; 12
    14f0:	43 83       	std	Z+3, r20	; 0x03
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    14f2:	c0 98       	cbi	0x18, 0	; 24
    14f4:	8f e7       	ldi	r24, 0x7F	; 127
    14f6:	8f b9       	out	0x0f, r24	; 15
    14f8:	77 9b       	sbis	0x0e, 7	; 14
    14fa:	fe cf       	rjmp	.-4      	; 0x14f8 <rf_polling_rx_packet+0x130>
    14fc:	fe 01       	movw	r30, r28
    14fe:	32 96       	adiw	r30, 0x02	; 2
    1500:	9f 01       	movw	r18, r30
    1502:	2e 5f       	subi	r18, 0xFE	; 254
    1504:	3f 4f       	sbci	r19, 0xFF	; 255
    1506:	1f b8       	out	0x0f, r1	; 15
    1508:	77 9b       	sbis	0x0e, 7	; 14
    150a:	fe cf       	rjmp	.-4      	; 0x1508 <rf_polling_rx_packet+0x140>
    150c:	8f b1       	in	r24, 0x0f	; 15
    150e:	81 93       	st	Z+, r24
    1510:	e2 17       	cp	r30, r18
    1512:	f3 07       	cpc	r31, r19
    1514:	c1 f7       	brne	.-16     	; 0x1506 <rf_polling_rx_packet+0x13e>
    1516:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->ackRequest = !!(frameControlField & RF_FCF_ACK_BM);
    1518:	e0 91 48 07 	lds	r30, 0x0748
    151c:	f0 91 49 07 	lds	r31, 0x0749
    1520:	8a 81       	ldd	r24, Y+2	; 0x02
    1522:	9b 81       	ldd	r25, Y+3	; 0x03
    1524:	55 e0       	ldi	r21, 0x05	; 5
    1526:	96 95       	lsr	r25
    1528:	87 95       	ror	r24
    152a:	5a 95       	dec	r21
    152c:	e1 f7       	brne	.-8      	; 0x1526 <rf_polling_rx_packet+0x15e>
    152e:	81 70       	andi	r24, 0x01	; 1
    1530:	87 83       	std	Z+7, r24	; 0x07
            FASTSPI_READ_FIFO_BYTE(rfSettings.pRxInfo->seqNumber);
    1532:	c0 98       	cbi	0x18, 0	; 24
    1534:	8f e7       	ldi	r24, 0x7F	; 127
    1536:	8f b9       	out	0x0f, r24	; 15
    1538:	77 9b       	sbis	0x0e, 7	; 14
    153a:	fe cf       	rjmp	.-4      	; 0x1538 <rf_polling_rx_packet+0x170>
    153c:	1f b8       	out	0x0f, r1	; 15
    153e:	77 9b       	sbis	0x0e, 7	; 14
    1540:	fe cf       	rjmp	.-4      	; 0x153e <rf_polling_rx_packet+0x176>
    1542:	e0 91 48 07 	lds	r30, 0x0748
    1546:	f0 91 49 07 	lds	r31, 0x0749
    154a:	8f b1       	in	r24, 0x0f	; 15
    154c:	80 83       	st	Z, r24
    154e:	c0 9a       	sbi	0x18, 0	; 24

            		// Receive the rest of the packet
            		} else {
            */
            // Skip the destination PAN and address (that's taken care of by harware address recognition!)
            FASTSPI_READ_FIFO_GARBAGE(4);
    1550:	c0 98       	cbi	0x18, 0	; 24
    1552:	8f e7       	ldi	r24, 0x7F	; 127
    1554:	8f b9       	out	0x0f, r24	; 15
    1556:	77 9b       	sbis	0x0e, 7	; 14
    1558:	fe cf       	rjmp	.-4      	; 0x1556 <rf_polling_rx_packet+0x18e>
    155a:	80 e0       	ldi	r24, 0x00	; 0
    155c:	06 c0       	rjmp	.+12     	; 0x156a <rf_polling_rx_packet+0x1a2>
    155e:	1f b8       	out	0x0f, r1	; 15
    1560:	77 9b       	sbis	0x0e, 7	; 14
    1562:	fe cf       	rjmp	.-4      	; 0x1560 <rf_polling_rx_packet+0x198>
    1564:	8f 5f       	subi	r24, 0xFF	; 255
    1566:	84 30       	cpi	r24, 0x04	; 4
    1568:	11 f0       	breq	.+4      	; 0x156e <rf_polling_rx_packet+0x1a6>
    156a:	b7 99       	sbic	0x16, 7	; 22
    156c:	f8 cf       	rjmp	.-16     	; 0x155e <rf_polling_rx_packet+0x196>
    156e:	c0 9a       	sbi	0x18, 0	; 24

            // Read the source address
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rfSettings.pRxInfo->srcAddr, 2);
    1570:	c0 98       	cbi	0x18, 0	; 24
    1572:	8f e7       	ldi	r24, 0x7F	; 127
    1574:	8f b9       	out	0x0f, r24	; 15
    1576:	77 9b       	sbis	0x0e, 7	; 14
    1578:	fe cf       	rjmp	.-4      	; 0x1576 <rf_polling_rx_packet+0x1ae>
    157a:	20 e0       	ldi	r18, 0x00	; 0
    157c:	30 e0       	ldi	r19, 0x00	; 0
    157e:	1f b8       	out	0x0f, r1	; 15
    1580:	77 9b       	sbis	0x0e, 7	; 14
    1582:	fe cf       	rjmp	.-4      	; 0x1580 <rf_polling_rx_packet+0x1b8>
    1584:	e0 91 48 07 	lds	r30, 0x0748
    1588:	f0 91 49 07 	lds	r31, 0x0749
    158c:	8f b1       	in	r24, 0x0f	; 15
    158e:	e2 0f       	add	r30, r18
    1590:	f3 1f       	adc	r31, r19
    1592:	81 83       	std	Z+1, r24	; 0x01
    1594:	2f 5f       	subi	r18, 0xFF	; 255
    1596:	3f 4f       	sbci	r19, 0xFF	; 255
    1598:	22 30       	cpi	r18, 0x02	; 2
    159a:	31 05       	cpc	r19, r1
    159c:	81 f7       	brne	.-32     	; 0x157e <rf_polling_rx_packet+0x1b6>
    159e:	c0 9a       	sbi	0x18, 0	; 24

            if(frameControlField & RF_SEC_BM)
    15a0:	8a 81       	ldd	r24, Y+2	; 0x02
    15a2:	83 ff       	sbrs	r24, 3
    15a4:	4d c0       	rjmp	.+154    	; 0x1640 <rf_polling_rx_packet+0x278>
            {
                uint8_t n;
                // READ rx_ctr and set it
                FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rx_ctr, 4);
    15a6:	c0 98       	cbi	0x18, 0	; 24
    15a8:	8f e7       	ldi	r24, 0x7F	; 127
    15aa:	8f b9       	out	0x0f, r24	; 15
    15ac:	77 9b       	sbis	0x0e, 7	; 14
    15ae:	fe cf       	rjmp	.-4      	; 0x15ac <rf_polling_rx_packet+0x1e4>
    15b0:	ef e3       	ldi	r30, 0x3F	; 63
    15b2:	f7 e0       	ldi	r31, 0x07	; 7
    15b4:	1f b8       	out	0x0f, r1	; 15
    15b6:	77 9b       	sbis	0x0e, 7	; 14
    15b8:	fe cf       	rjmp	.-4      	; 0x15b6 <rf_polling_rx_packet+0x1ee>
    15ba:	8f b1       	in	r24, 0x0f	; 15
    15bc:	81 93       	st	Z+, r24
    15be:	87 e0       	ldi	r24, 0x07	; 7
    15c0:	e3 34       	cpi	r30, 0x43	; 67
    15c2:	f8 07       	cpc	r31, r24
    15c4:	b9 f7       	brne	.-18     	; 0x15b4 <rf_polling_rx_packet+0x1ec>
    15c6:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[0],(CC2420RAM_RXNONCE+9),2,n);
    15c8:	c0 98       	cbi	0x18, 0	; 24
    15ca:	89 e9       	ldi	r24, 0x99	; 153
    15cc:	8f b9       	out	0x0f, r24	; 15
    15ce:	77 9b       	sbis	0x0e, 7	; 14
    15d0:	fe cf       	rjmp	.-4      	; 0x15ce <rf_polling_rx_packet+0x206>
    15d2:	80 e8       	ldi	r24, 0x80	; 128
    15d4:	8f b9       	out	0x0f, r24	; 15
    15d6:	77 9b       	sbis	0x0e, 7	; 14
    15d8:	fe cf       	rjmp	.-4      	; 0x15d6 <rf_polling_rx_packet+0x20e>
    15da:	92 e0       	ldi	r25, 0x02	; 2
    15dc:	91 50       	subi	r25, 0x01	; 1
    15de:	e9 2f       	mov	r30, r25
    15e0:	f0 e0       	ldi	r31, 0x00	; 0
    15e2:	e1 5c       	subi	r30, 0xC1	; 193
    15e4:	f8 4f       	sbci	r31, 0xF8	; 248
    15e6:	80 81       	ld	r24, Z
    15e8:	8f b9       	out	0x0f, r24	; 15
    15ea:	77 9b       	sbis	0x0e, 7	; 14
    15ec:	fe cf       	rjmp	.-4      	; 0x15ea <rf_polling_rx_packet+0x222>
    15ee:	99 23       	and	r25, r25
    15f0:	a9 f7       	brne	.-22     	; 0x15dc <rf_polling_rx_packet+0x214>
    15f2:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[2],(CC2420RAM_RXNONCE+11),2,n);
    15f4:	c0 98       	cbi	0x18, 0	; 24
    15f6:	8b e9       	ldi	r24, 0x9B	; 155
    15f8:	8f b9       	out	0x0f, r24	; 15
    15fa:	77 9b       	sbis	0x0e, 7	; 14
    15fc:	fe cf       	rjmp	.-4      	; 0x15fa <rf_polling_rx_packet+0x232>
    15fe:	80 e8       	ldi	r24, 0x80	; 128
    1600:	8f b9       	out	0x0f, r24	; 15
    1602:	77 9b       	sbis	0x0e, 7	; 14
    1604:	fe cf       	rjmp	.-4      	; 0x1602 <rf_polling_rx_packet+0x23a>
    1606:	92 e0       	ldi	r25, 0x02	; 2
    1608:	91 50       	subi	r25, 0x01	; 1
    160a:	e9 2f       	mov	r30, r25
    160c:	f0 e0       	ldi	r31, 0x00	; 0
    160e:	ef 5b       	subi	r30, 0xBF	; 191
    1610:	f8 4f       	sbci	r31, 0xF8	; 248
    1612:	80 81       	ld	r24, Z
    1614:	8f b9       	out	0x0f, r24	; 15
    1616:	77 9b       	sbis	0x0e, 7	; 14
    1618:	fe cf       	rjmp	.-4      	; 0x1616 <rf_polling_rx_packet+0x24e>
    161a:	99 23       	and	r25, r25
    161c:	a9 f7       	brne	.-22     	; 0x1608 <rf_polling_rx_packet+0x240>
    161e:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SRXDEC);  // if packet is encrypted then decrypt
    1620:	c0 98       	cbi	0x18, 0	; 24
    1622:	8c e0       	ldi	r24, 0x0C	; 12
    1624:	8f b9       	out	0x0f, r24	; 15
    1626:	77 9b       	sbis	0x0e, 7	; 14
    1628:	fe cf       	rjmp	.-4      	; 0x1626 <rf_polling_rx_packet+0x25e>
    162a:	c0 9a       	sbi	0x18, 0	; 24
                last_pkt_encrypted=1;
    162c:	81 e0       	ldi	r24, 0x01	; 1
    162e:	80 93 54 07 	sts	0x0754, r24
                rfSettings.pRxInfo->length -= 4;
    1632:	e0 91 48 07 	lds	r30, 0x0748
    1636:	f0 91 49 07 	lds	r31, 0x0749
    163a:	83 81       	ldd	r24, Z+3	; 0x03
    163c:	84 50       	subi	r24, 0x04	; 4
    163e:	83 83       	std	Z+3, r24	; 0x03
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    1640:	c0 98       	cbi	0x18, 0	; 24
    1642:	8f e7       	ldi	r24, 0x7F	; 127
    1644:	8f b9       	out	0x0f, r24	; 15
    1646:	77 9b       	sbis	0x0e, 7	; 14
    1648:	fe cf       	rjmp	.-4      	; 0x1646 <rf_polling_rx_packet+0x27e>
    164a:	40 e0       	ldi	r20, 0x00	; 0
    164c:	0f c0       	rjmp	.+30     	; 0x166c <rf_polling_rx_packet+0x2a4>
    164e:	1f b8       	out	0x0f, r1	; 15
    1650:	77 9b       	sbis	0x0e, 7	; 14
    1652:	fe cf       	rjmp	.-4      	; 0x1650 <rf_polling_rx_packet+0x288>
    1654:	e0 91 48 07 	lds	r30, 0x0748
    1658:	f0 91 49 07 	lds	r31, 0x0749
    165c:	8f b1       	in	r24, 0x0f	; 15
    165e:	05 80       	ldd	r0, Z+5	; 0x05
    1660:	f6 81       	ldd	r31, Z+6	; 0x06
    1662:	e0 2d       	mov	r30, r0
    1664:	e4 0f       	add	r30, r20
    1666:	f1 1d       	adc	r31, r1
    1668:	80 83       	st	Z, r24
    166a:	4f 5f       	subi	r20, 0xFF	; 255
    166c:	e0 91 48 07 	lds	r30, 0x0748
    1670:	f0 91 49 07 	lds	r31, 0x0749
    1674:	24 2f       	mov	r18, r20
    1676:	30 e0       	ldi	r19, 0x00	; 0
    1678:	83 81       	ldd	r24, Z+3	; 0x03
    167a:	99 27       	eor	r25, r25
    167c:	87 fd       	sbrc	r24, 7
    167e:	90 95       	com	r25
    1680:	28 17       	cp	r18, r24
    1682:	39 07       	cpc	r19, r25
    1684:	24 f3       	brlt	.-56     	; 0x164e <rf_polling_rx_packet+0x286>
    1686:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    1688:	c0 98       	cbi	0x18, 0	; 24
    168a:	8f e7       	ldi	r24, 0x7F	; 127
    168c:	8f b9       	out	0x0f, r24	; 15
    168e:	77 9b       	sbis	0x0e, 7	; 14
    1690:	fe cf       	rjmp	.-4      	; 0x168e <rf_polling_rx_packet+0x2c6>
    1692:	1f b8       	out	0x0f, r1	; 15
    1694:	77 9b       	sbis	0x0e, 7	; 14
    1696:	fe cf       	rjmp	.-4      	; 0x1694 <rf_polling_rx_packet+0x2cc>
    1698:	9f b1       	in	r25, 0x0f	; 15
    169a:	c0 9a       	sbi	0x18, 0	; 24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    169c:	c0 98       	cbi	0x18, 0	; 24
    169e:	8f e7       	ldi	r24, 0x7F	; 127
    16a0:	8f b9       	out	0x0f, r24	; 15
    16a2:	77 9b       	sbis	0x0e, 7	; 14
    16a4:	fe cf       	rjmp	.-4      	; 0x16a2 <rf_polling_rx_packet+0x2da>
                rfSettings.pRxInfo->length -= 4;
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    16a6:	99 83       	std	Y+1, r25	; 0x01
    16a8:	fe 01       	movw	r30, r28
    16aa:	34 96       	adiw	r30, 0x04	; 4

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    16ac:	9e 01       	movw	r18, r28
    16ae:	2a 5f       	subi	r18, 0xFA	; 250
    16b0:	3f 4f       	sbci	r19, 0xFF	; 255
    16b2:	1f b8       	out	0x0f, r1	; 15
    16b4:	77 9b       	sbis	0x0e, 7	; 14
    16b6:	fe cf       	rjmp	.-4      	; 0x16b4 <rf_polling_rx_packet+0x2ec>
    16b8:	8f b1       	in	r24, 0x0f	; 15
    16ba:	81 93       	st	Z+, r24
    16bc:	e2 17       	cp	r30, r18
    16be:	f3 07       	cpc	r31, r19
    16c0:	c1 f7       	brne	.-16     	; 0x16b2 <rf_polling_rx_packet+0x2ea>
    16c2:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->rssi = pFooter[0];
    16c4:	e0 91 48 07 	lds	r30, 0x0748
    16c8:	f0 91 49 07 	lds	r31, 0x0749
    16cc:	8c 81       	ldd	r24, Y+4	; 0x04
    16ce:	80 87       	std	Z+8, r24	; 0x08
    16d0:	50 e0       	ldi	r21, 0x00	; 0
    16d2:	40 e0       	ldi	r20, 0x00	; 0
    16d4:	0c c0       	rjmp	.+24     	; 0x16ee <rf_polling_rx_packet+0x326>
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
    16d6:	e0 91 48 07 	lds	r30, 0x0748
    16da:	f0 91 49 07 	lds	r31, 0x0749
    16de:	05 80       	ldd	r0, Z+5	; 0x05
    16e0:	f6 81       	ldd	r31, Z+6	; 0x06
    16e2:	e0 2d       	mov	r30, r0
    16e4:	e2 0f       	add	r30, r18
    16e6:	f3 1f       	adc	r31, r19
    16e8:	80 81       	ld	r24, Z
    16ea:	58 0f       	add	r21, r24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    16ec:	4f 5f       	subi	r20, 0xFF	; 255
    16ee:	e0 91 48 07 	lds	r30, 0x0748
    16f2:	f0 91 49 07 	lds	r31, 0x0749
    16f6:	24 2f       	mov	r18, r20
    16f8:	30 e0       	ldi	r19, 0x00	; 0
    16fa:	83 81       	ldd	r24, Z+3	; 0x03
    16fc:	99 27       	eor	r25, r25
    16fe:	87 fd       	sbrc	r24, 7
    1700:	90 95       	com	r25
    1702:	28 17       	cp	r18, r24
    1704:	39 07       	cpc	r19, r25
    1706:	3c f3       	brlt	.-50     	; 0x16d6 <rf_polling_rx_packet+0x30e>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
                //printf( "%d ", rfSettings.pRxInfo->pPayload[i]);
            }

            if(checksum!=rx_checksum)
    1708:	89 81       	ldd	r24, Y+1	; 0x01
    170a:	58 17       	cp	r21, r24
    170c:	c1 f0       	breq	.+48     	; 0x173e <rf_polling_rx_packet+0x376>
            {
                //printf( "Checksum failed %d %d\r",rx_checksum, checksum );
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    170e:	c0 98       	cbi	0x18, 0	; 24
    1710:	8f e7       	ldi	r24, 0x7F	; 127
    1712:	8f b9       	out	0x0f, r24	; 15
    1714:	77 9b       	sbis	0x0e, 7	; 14
    1716:	fe cf       	rjmp	.-4      	; 0x1714 <rf_polling_rx_packet+0x34c>
    1718:	1f b8       	out	0x0f, r1	; 15
    171a:	77 9b       	sbis	0x0e, 7	; 14
    171c:	fe cf       	rjmp	.-4      	; 0x171a <rf_polling_rx_packet+0x352>
    171e:	8f b1       	in	r24, 0x0f	; 15
    1720:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1722:	c0 98       	cbi	0x18, 0	; 24
    1724:	88 e0       	ldi	r24, 0x08	; 8
    1726:	8f b9       	out	0x0f, r24	; 15
    1728:	77 9b       	sbis	0x0e, 7	; 14
    172a:	fe cf       	rjmp	.-4      	; 0x1728 <rf_polling_rx_packet+0x360>
    172c:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    172e:	c0 98       	cbi	0x18, 0	; 24
    1730:	88 e0       	ldi	r24, 0x08	; 8
    1732:	8f b9       	out	0x0f, r24	; 15
    1734:	77 9b       	sbis	0x0e, 7	; 14
    1736:	fe cf       	rjmp	.-4      	; 0x1734 <rf_polling_rx_packet+0x36c>
    1738:	c0 9a       	sbi	0x18, 0	; 24
    173a:	8c ef       	ldi	r24, 0xFC	; 252
    173c:	21 c0       	rjmp	.+66     	; 0x1780 <rf_polling_rx_packet+0x3b8>
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -4;
            }
            if (pFooter[1] & RF_CRC_OK_BM)
    173e:	8d 81       	ldd	r24, Y+5	; 0x05
    1740:	87 ff       	sbrs	r24, 7
    1742:	07 c0       	rjmp	.+14     	; 0x1752 <rf_polling_rx_packet+0x38a>
            {
                //rfSettings.pRxInfo = rf_rx_callback(rfSettings.pRxInfo);
                rx_ready++;
    1744:	80 91 59 07 	lds	r24, 0x0759
    1748:	8f 5f       	subi	r24, 0xFF	; 255
    174a:	80 93 59 07 	sts	0x0759, r24
    174e:	81 e0       	ldi	r24, 0x01	; 1
    1750:	17 c0       	rjmp	.+46     	; 0x1780 <rf_polling_rx_packet+0x3b8>
                return 1;
            }
            else
            {
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    1752:	c0 98       	cbi	0x18, 0	; 24
    1754:	8f e7       	ldi	r24, 0x7F	; 127
    1756:	8f b9       	out	0x0f, r24	; 15
    1758:	77 9b       	sbis	0x0e, 7	; 14
    175a:	fe cf       	rjmp	.-4      	; 0x1758 <rf_polling_rx_packet+0x390>
    175c:	1f b8       	out	0x0f, r1	; 15
    175e:	77 9b       	sbis	0x0e, 7	; 14
    1760:	fe cf       	rjmp	.-4      	; 0x175e <rf_polling_rx_packet+0x396>
    1762:	8f b1       	in	r24, 0x0f	; 15
    1764:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1766:	c0 98       	cbi	0x18, 0	; 24
    1768:	88 e0       	ldi	r24, 0x08	; 8
    176a:	8f b9       	out	0x0f, r24	; 15
    176c:	77 9b       	sbis	0x0e, 7	; 14
    176e:	fe cf       	rjmp	.-4      	; 0x176c <rf_polling_rx_packet+0x3a4>
    1770:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1772:	c0 98       	cbi	0x18, 0	; 24
    1774:	88 e0       	ldi	r24, 0x08	; 8
    1776:	8f b9       	out	0x0f, r24	; 15
    1778:	77 9b       	sbis	0x0e, 7	; 14
    177a:	fe cf       	rjmp	.-4      	; 0x1778 <rf_polling_rx_packet+0x3b0>
    177c:	c0 9a       	sbi	0x18, 0	; 24
    177e:	8b ef       	ldi	r24, 0xFB	; 251
    }
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return 0;
}
    1780:	0f 90       	pop	r0
    1782:	0f 90       	pop	r0
    1784:	0f 90       	pop	r0
    1786:	0f 90       	pop	r0
    1788:	0f 90       	pop	r0
    178a:	cf 91       	pop	r28
    178c:	df 91       	pop	r29
    178e:	08 95       	ret

00001790 <rf_rx_packet>:

int8_t rf_rx_packet()
{
    int8_t tmp;
    if(rx_ready>0)
    1790:	80 91 59 07 	lds	r24, 0x0759
    1794:	88 23       	and	r24, r24
    1796:	21 f0       	breq	.+8      	; 0x17a0 <rf_rx_packet+0x10>
    {
        tmp=rx_ready;
    1798:	80 91 59 07 	lds	r24, 0x0759
        rx_ready=0;
    179c:	10 92 59 07 	sts	0x0759, r1
        return tmp;
    }
    return 0;
}
    17a0:	08 95       	ret

000017a2 <rf_flush_rx_fifo>:


inline void rf_flush_rx_fifo()
{
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    17a2:	c0 98       	cbi	0x18, 0	; 24
    17a4:	88 e0       	ldi	r24, 0x08	; 8
    17a6:	8f b9       	out	0x0f, r24	; 15
    17a8:	77 9b       	sbis	0x0e, 7	; 14
    17aa:	fe cf       	rjmp	.-4      	; 0x17a8 <rf_flush_rx_fifo+0x6>
    17ac:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    17ae:	c0 98       	cbi	0x18, 0	; 24
    17b0:	88 e0       	ldi	r24, 0x08	; 8
    17b2:	8f b9       	out	0x0f, r24	; 15
    17b4:	77 9b       	sbis	0x0e, 7	; 14
    17b6:	fe cf       	rjmp	.-4      	; 0x17b4 <rf_flush_rx_fifo+0x12>
    17b8:	c0 9a       	sbi	0x18, 0	; 24
}
    17ba:	08 95       	ret

000017bc <rf_set_cca_thresh>:
    uint16_t val;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    val=(t<<8) | 0x80;
    17bc:	99 27       	eor	r25, r25
    17be:	87 fd       	sbrc	r24, 7
    17c0:	90 95       	com	r25
    17c2:	38 2f       	mov	r19, r24
    17c4:	22 27       	eor	r18, r18
    17c6:	20 68       	ori	r18, 0x80	; 128
    FASTSPI_SETREG(CC2420_RSSI, val);
    17c8:	c0 98       	cbi	0x18, 0	; 24
    17ca:	83 e1       	ldi	r24, 0x13	; 19
    17cc:	8f b9       	out	0x0f, r24	; 15
    17ce:	77 9b       	sbis	0x0e, 7	; 14
    17d0:	fe cf       	rjmp	.-4      	; 0x17ce <rf_set_cca_thresh+0x12>
    17d2:	3f b9       	out	0x0f, r19	; 15
    17d4:	77 9b       	sbis	0x0e, 7	; 14
    17d6:	fe cf       	rjmp	.-4      	; 0x17d4 <rf_set_cca_thresh+0x18>
    17d8:	2f b9       	out	0x0f, r18	; 15
    17da:	77 9b       	sbis	0x0e, 7	; 14
    17dc:	fe cf       	rjmp	.-4      	; 0x17da <rf_set_cca_thresh+0x1e>
    17de:	c0 9a       	sbi	0x18, 0	; 24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    17e0:	08 95       	ret

000017e2 <rf_test_mode>:
{

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    17e2:	c0 98       	cbi	0x18, 0	; 24
    17e4:	86 e0       	ldi	r24, 0x06	; 6
    17e6:	8f b9       	out	0x0f, r24	; 15
    17e8:	77 9b       	sbis	0x0e, 7	; 14
    17ea:	fe cf       	rjmp	.-4      	; 0x17e8 <rf_test_mode+0x6>
    17ec:	c0 9a       	sbi	0x18, 0	; 24
    // RF studio" uses TX_MODE=3 (CC2420_MDMCTRL1=0x050C)
    // to send an unmodulated carrier; data sheet says TX_MODE
    // can be 2 or 3. So it should not matter...
    // HOWEVER, using (TX_MODE=3) sometimes causes problems when
    // going back to "data" mode!
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0508); // MDMCTRL1 with TX_MODE=2
    17ee:	c0 98       	cbi	0x18, 0	; 24
    17f0:	82 e1       	ldi	r24, 0x12	; 18
    17f2:	8f b9       	out	0x0f, r24	; 15
    17f4:	77 9b       	sbis	0x0e, 7	; 14
    17f6:	fe cf       	rjmp	.-4      	; 0x17f4 <rf_test_mode+0x12>
    17f8:	85 e0       	ldi	r24, 0x05	; 5
    17fa:	8f b9       	out	0x0f, r24	; 15
    17fc:	77 9b       	sbis	0x0e, 7	; 14
    17fe:	fe cf       	rjmp	.-4      	; 0x17fc <rf_test_mode+0x1a>
    1800:	88 e0       	ldi	r24, 0x08	; 8
    1802:	8f b9       	out	0x0f, r24	; 15
    1804:	77 9b       	sbis	0x0e, 7	; 14
    1806:	fe cf       	rjmp	.-4      	; 0x1804 <rf_test_mode+0x22>
    1808:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0x1800); // send unmodulated carrier
    180a:	c0 98       	cbi	0x18, 0	; 24
    180c:	8e e2       	ldi	r24, 0x2E	; 46
    180e:	8f b9       	out	0x0f, r24	; 15
    1810:	77 9b       	sbis	0x0e, 7	; 14
    1812:	fe cf       	rjmp	.-4      	; 0x1810 <rf_test_mode+0x2e>
    1814:	88 e1       	ldi	r24, 0x18	; 24
    1816:	8f b9       	out	0x0f, r24	; 15
    1818:	77 9b       	sbis	0x0e, 7	; 14
    181a:	fe cf       	rjmp	.-4      	; 0x1818 <rf_test_mode+0x36>
    181c:	1f b8       	out	0x0f, r1	; 15
    181e:	77 9b       	sbis	0x0e, 7	; 14
    1820:	fe cf       	rjmp	.-4      	; 0x181e <rf_test_mode+0x3c>
    1822:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1824:	0e 94 d1 0b 	call	0x17a2	; 0x17a2 <rf_flush_rx_fifo>

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1828:	08 95       	ret

0000182a <rf_data_mode>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    182a:	c0 98       	cbi	0x18, 0	; 24
    182c:	86 e0       	ldi	r24, 0x06	; 6
    182e:	8f b9       	out	0x0f, r24	; 15
    1830:	77 9b       	sbis	0x0e, 7	; 14
    1832:	fe cf       	rjmp	.-4      	; 0x1830 <rf_data_mode+0x6>
    1834:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // default MDMCTRL1 value
    1836:	c0 98       	cbi	0x18, 0	; 24
    1838:	82 e1       	ldi	r24, 0x12	; 18
    183a:	8f b9       	out	0x0f, r24	; 15
    183c:	77 9b       	sbis	0x0e, 7	; 14
    183e:	fe cf       	rjmp	.-4      	; 0x183c <rf_data_mode+0x12>
    1840:	85 e0       	ldi	r24, 0x05	; 5
    1842:	8f b9       	out	0x0f, r24	; 15
    1844:	77 9b       	sbis	0x0e, 7	; 14
    1846:	fe cf       	rjmp	.-4      	; 0x1844 <rf_data_mode+0x1a>
    1848:	1f b8       	out	0x0f, r1	; 15
    184a:	77 9b       	sbis	0x0e, 7	; 14
    184c:	fe cf       	rjmp	.-4      	; 0x184a <rf_data_mode+0x20>
    184e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0); // default value
    1850:	c0 98       	cbi	0x18, 0	; 24
    1852:	8e e2       	ldi	r24, 0x2E	; 46
    1854:	8f b9       	out	0x0f, r24	; 15
    1856:	77 9b       	sbis	0x0e, 7	; 14
    1858:	fe cf       	rjmp	.-4      	; 0x1856 <rf_data_mode+0x2c>
    185a:	1f b8       	out	0x0f, r1	; 15
    185c:	77 9b       	sbis	0x0e, 7	; 14
    185e:	fe cf       	rjmp	.-4      	; 0x185c <rf_data_mode+0x32>
    1860:	1f b8       	out	0x0f, r1	; 15
    1862:	77 9b       	sbis	0x0e, 7	; 14
    1864:	fe cf       	rjmp	.-4      	; 0x1862 <rf_data_mode+0x38>
    1866:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1868:	0e 94 d1 0b 	call	0x17a2	; 0x17a2 <rf_flush_rx_fifo>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    186c:	08 95       	ret

0000186e <rf_rx_set_serial>:
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    FASTSPI_STROBE(CC2420_SRFOFF);           // stop radio
    186e:	c0 98       	cbi	0x18, 0	; 24
    1870:	86 e0       	ldi	r24, 0x06	; 6
    1872:	8f b9       	out	0x0f, r24	; 15
    1874:	77 9b       	sbis	0x0e, 7	; 14
    1876:	fe cf       	rjmp	.-4      	; 0x1874 <rf_rx_set_serial+0x6>
    1878:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0501); // Set RX_MODE to 1
    187a:	c0 98       	cbi	0x18, 0	; 24
    187c:	82 e1       	ldi	r24, 0x12	; 18
    187e:	8f b9       	out	0x0f, r24	; 15
    1880:	77 9b       	sbis	0x0e, 7	; 14
    1882:	fe cf       	rjmp	.-4      	; 0x1880 <rf_rx_set_serial+0x12>
    1884:	85 e0       	ldi	r24, 0x05	; 5
    1886:	8f b9       	out	0x0f, r24	; 15
    1888:	77 9b       	sbis	0x0e, 7	; 14
    188a:	fe cf       	rjmp	.-4      	; 0x1888 <rf_rx_set_serial+0x1a>
    188c:	81 e0       	ldi	r24, 0x01	; 1
    188e:	8f b9       	out	0x0f, r24	; 15
    1890:	77 9b       	sbis	0x0e, 7	; 14
    1892:	fe cf       	rjmp	.-4      	; 0x1890 <rf_rx_set_serial+0x22>
    1894:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1896:	0e 94 d1 0b 	call	0x17a2	; 0x17a2 <rf_flush_rx_fifo>
}
    189a:	08 95       	ret

0000189c <rf_tx_set_serial>:
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0504); // set TXMODE to 1
    189c:	c0 98       	cbi	0x18, 0	; 24
    189e:	82 e1       	ldi	r24, 0x12	; 18
    18a0:	8f b9       	out	0x0f, r24	; 15
    18a2:	77 9b       	sbis	0x0e, 7	; 14
    18a4:	fe cf       	rjmp	.-4      	; 0x18a2 <rf_tx_set_serial+0x6>
    18a6:	85 e0       	ldi	r24, 0x05	; 5
    18a8:	8f b9       	out	0x0f, r24	; 15
    18aa:	77 9b       	sbis	0x0e, 7	; 14
    18ac:	fe cf       	rjmp	.-4      	; 0x18aa <rf_tx_set_serial+0xe>
    18ae:	84 e0       	ldi	r24, 0x04	; 4
    18b0:	8f b9       	out	0x0f, r24	; 15
    18b2:	77 9b       	sbis	0x0e, 7	; 14
    18b4:	fe cf       	rjmp	.-4      	; 0x18b2 <rf_tx_set_serial+0x16>
    18b6:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    18b8:	0e 94 d1 0b 	call	0x17a2	; 0x17a2 <rf_flush_rx_fifo>
}
    18bc:	08 95       	ret

000018be <rf_set_preamble_length>:
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    mdmctrl0 |= (length & 0x000F);
    18be:	28 2f       	mov	r18, r24
    18c0:	30 e0       	ldi	r19, 0x00	; 0
    18c2:	2f 70       	andi	r18, 0x0F	; 15
    18c4:	30 70       	andi	r19, 0x00	; 0
    18c6:	80 91 46 07 	lds	r24, 0x0746
    18ca:	90 91 47 07 	lds	r25, 0x0747
    18ce:	80 7f       	andi	r24, 0xF0	; 240
    18d0:	28 2b       	or	r18, r24
    18d2:	39 2b       	or	r19, r25
    18d4:	30 93 47 07 	sts	0x0747, r19
    18d8:	20 93 46 07 	sts	0x0746, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    18dc:	c0 98       	cbi	0x18, 0	; 24
    18de:	81 e1       	ldi	r24, 0x11	; 17
    18e0:	8f b9       	out	0x0f, r24	; 15
    18e2:	77 9b       	sbis	0x0e, 7	; 14
    18e4:	fe cf       	rjmp	.-4      	; 0x18e2 <rf_set_preamble_length+0x24>
    18e6:	3f b9       	out	0x0f, r19	; 15
    18e8:	77 9b       	sbis	0x0e, 7	; 14
    18ea:	fe cf       	rjmp	.-4      	; 0x18e8 <rf_set_preamble_length+0x2a>
    18ec:	2f b9       	out	0x0f, r18	; 15
    18ee:	77 9b       	sbis	0x0e, 7	; 14
    18f0:	fe cf       	rjmp	.-4      	; 0x18ee <rf_set_preamble_length+0x30>
    18f2:	c0 9a       	sbi	0x18, 0	; 24
}
    18f4:	08 95       	ret

000018f6 <rf_set_cca_mode>:
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    mdmctrl0 |= ((mode & 0x3) << 6);
    18f6:	28 2f       	mov	r18, r24
    18f8:	30 e0       	ldi	r19, 0x00	; 0
    18fa:	76 e0       	ldi	r23, 0x06	; 6
    18fc:	22 0f       	add	r18, r18
    18fe:	33 1f       	adc	r19, r19
    1900:	7a 95       	dec	r23
    1902:	e1 f7       	brne	.-8      	; 0x18fc <rf_set_cca_mode+0x6>
    1904:	30 70       	andi	r19, 0x00	; 0
    1906:	80 91 46 07 	lds	r24, 0x0746
    190a:	90 91 47 07 	lds	r25, 0x0747
    190e:	8f 73       	andi	r24, 0x3F	; 63
    1910:	28 2b       	or	r18, r24
    1912:	39 2b       	or	r19, r25
    1914:	30 93 47 07 	sts	0x0747, r19
    1918:	20 93 46 07 	sts	0x0746, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    191c:	c0 98       	cbi	0x18, 0	; 24
    191e:	81 e1       	ldi	r24, 0x11	; 17
    1920:	8f b9       	out	0x0f, r24	; 15
    1922:	77 9b       	sbis	0x0e, 7	; 14
    1924:	fe cf       	rjmp	.-4      	; 0x1922 <rf_set_cca_mode+0x2c>
    1926:	3f b9       	out	0x0f, r19	; 15
    1928:	77 9b       	sbis	0x0e, 7	; 14
    192a:	fe cf       	rjmp	.-4      	; 0x1928 <rf_set_cca_mode+0x32>
    192c:	2f b9       	out	0x0f, r18	; 15
    192e:	77 9b       	sbis	0x0e, 7	; 14
    1930:	fe cf       	rjmp	.-4      	; 0x192e <rf_set_cca_mode+0x38>
    1932:	c0 9a       	sbi	0x18, 0	; 24
}
    1934:	08 95       	ret

00001936 <rf_carrier_on>:
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif



    FASTSPI_STROBE(CC2420_STXON); // tell radio to start sending
    1936:	c0 98       	cbi	0x18, 0	; 24
    1938:	84 e0       	ldi	r24, 0x04	; 4
    193a:	8f b9       	out	0x0f, r24	; 15
    193c:	77 9b       	sbis	0x0e, 7	; 14
    193e:	fe cf       	rjmp	.-4      	; 0x193c <rf_carrier_on+0x6>
    1940:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1942:	08 95       	ret

00001944 <rf_carrier_off>:
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); // stop radio
    1944:	c0 98       	cbi	0x18, 0	; 24
    1946:	86 e0       	ldi	r24, 0x06	; 6
    1948:	8f b9       	out	0x0f, r24	; 15
    194a:	77 9b       	sbis	0x0e, 7	; 14
    194c:	fe cf       	rjmp	.-4      	; 0x194a <rf_carrier_off+0x6>
    194e:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1950:	08 95       	ret

00001952 <rf_tx_packet>:
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    1952:	ff 92       	push	r15
    1954:	0f 93       	push	r16
    1956:	1f 93       	push	r17
    1958:	df 93       	push	r29
    195a:	cf 93       	push	r28
    195c:	00 d0       	rcall	.+0      	; 0x195e <rf_tx_packet+0xc>
    195e:	00 d0       	rcall	.+0      	; 0x1960 <rf_tx_packet+0xe>
    1960:	cd b7       	in	r28, 0x3d	; 61
    1962:	de b7       	in	r29, 0x3e	; 62
    1964:	dc 01       	movw	r26, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
    1966:	40 91 45 07 	lds	r20, 0x0745
    196a:	44 23       	and	r20, r20
    196c:	31 f0       	breq	.+12     	; 0x197a <rf_tx_packet+0x28>
        FASTSPI_STROBE(CC2420_STXENC);
    196e:	c0 98       	cbi	0x18, 0	; 24
    1970:	8d e0       	ldi	r24, 0x0D	; 13
    1972:	8f b9       	out	0x0f, r24	; 15
    1974:	77 9b       	sbis	0x0e, 7	; 14
    1976:	fe cf       	rjmp	.-4      	; 0x1974 <rf_tx_packet+0x22>
    1978:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    197a:	1a 82       	std	Y+2, r1	; 0x02
    for(i=0; i<pRTI->length; i++ )
    197c:	12 96       	adiw	r26, 0x02	; 2
    197e:	2c 91       	ld	r18, X
    1980:	12 97       	sbiw	r26, 0x02	; 2
    1982:	62 2f       	mov	r22, r18
    1984:	77 27       	eor	r23, r23
    1986:	67 fd       	sbrc	r22, 7
    1988:	70 95       	com	r23
    198a:	30 e0       	ldi	r19, 0x00	; 0
    198c:	0b c0       	rjmp	.+22     	; 0x19a4 <rf_tx_packet+0x52>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    198e:	13 96       	adiw	r26, 0x03	; 3
    1990:	ed 91       	ld	r30, X+
    1992:	fc 91       	ld	r31, X
    1994:	14 97       	sbiw	r26, 0x04	; 4
    1996:	e8 0f       	add	r30, r24
    1998:	f9 1f       	adc	r31, r25
    199a:	8a 81       	ldd	r24, Y+2	; 0x02
    199c:	90 81       	ld	r25, Z
    199e:	89 0f       	add	r24, r25
    19a0:	8a 83       	std	Y+2, r24	; 0x02
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    19a2:	3f 5f       	subi	r19, 0xFF	; 255
    19a4:	83 2f       	mov	r24, r19
    19a6:	90 e0       	ldi	r25, 0x00	; 0
    19a8:	86 17       	cp	r24, r22
    19aa:	97 07       	cpc	r25, r23
    19ac:	84 f3       	brlt	.-32     	; 0x198e <rf_tx_packet+0x3c>
    }
    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)

    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a slighly higher later since they assume TDMA
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    19ae:	24 5f       	subi	r18, 0xF4	; 244
    19b0:	29 83       	std	Y+1, r18	; 0x01
    19b2:	2c 50       	subi	r18, 0x0C	; 12
    if(security_enable) packetLength+=4;  // for CTR counter
    19b4:	44 23       	and	r20, r20
    19b6:	11 f0       	breq	.+4      	; 0x19bc <rf_tx_packet+0x6a>
    19b8:	20 5f       	subi	r18, 0xF0	; 240
    19ba:	29 83       	std	Y+1, r18	; 0x01


    // XXX 2 below are hacks...
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    19bc:	c0 98       	cbi	0x18, 0	; 24
    19be:	88 e0       	ldi	r24, 0x08	; 8
    19c0:	8f b9       	out	0x0f, r24	; 15
    19c2:	77 9b       	sbis	0x0e, 7	; 14
    19c4:	fe cf       	rjmp	.-4      	; 0x19c2 <rf_tx_packet+0x70>
    19c6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    19c8:	c0 98       	cbi	0x18, 0	; 24
    19ca:	88 e0       	ldi	r24, 0x08	; 8
    19cc:	8f b9       	out	0x0f, r24	; 15
    19ce:	77 9b       	sbis	0x0e, 7	; 14
    19d0:	fe cf       	rjmp	.-4      	; 0x19ce <rf_tx_packet+0x7c>
    19d2:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    19d4:	0e 99       	sbic	0x01, 6	; 1
    19d6:	fe cf       	rjmp	.-4      	; 0x19d4 <rf_tx_packet+0x82>
    19d8:	84 99       	sbic	0x10, 4	; 16
    19da:	fc cf       	rjmp	.-8      	; 0x19d4 <rf_tx_packet+0x82>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    19dc:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    19de:	c0 98       	cbi	0x18, 0	; 24
    19e0:	89 e0       	ldi	r24, 0x09	; 9
    19e2:	8f b9       	out	0x0f, r24	; 15
    19e4:	77 9b       	sbis	0x0e, 7	; 14
    19e6:	fe cf       	rjmp	.-4      	; 0x19e4 <rf_tx_packet+0x92>
    19e8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    19ea:	c0 98       	cbi	0x18, 0	; 24
    19ec:	89 e0       	ldi	r24, 0x09	; 9
    19ee:	8f b9       	out	0x0f, r24	; 15
    19f0:	77 9b       	sbis	0x0e, 7	; 14
    19f2:	fe cf       	rjmp	.-4      	; 0x19f0 <rf_tx_packet+0x9e>
    19f4:	c0 9a       	sbi	0x18, 0	; 24
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    19f6:	c0 98       	cbi	0x18, 0	; 24
    19f8:	8e e3       	ldi	r24, 0x3E	; 62
    19fa:	8f b9       	out	0x0f, r24	; 15
    19fc:	77 9b       	sbis	0x0e, 7	; 14
    19fe:	fe cf       	rjmp	.-4      	; 0x19fc <rf_tx_packet+0xaa>
    1a00:	89 81       	ldd	r24, Y+1	; 0x01
    1a02:	8f b9       	out	0x0f, r24	; 15
    1a04:	77 9b       	sbis	0x0e, 7	; 14
    1a06:	fe cf       	rjmp	.-4      	; 0x1a04 <rf_tx_packet+0xb2>
    1a08:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = RF_FCF_NOACK;   // default
    1a0a:	81 e4       	ldi	r24, 0x41	; 65
    1a0c:	98 e8       	ldi	r25, 0x88	; 136
    1a0e:	9c 83       	std	Y+4, r25	; 0x04
    1a10:	8b 83       	std	Y+3, r24	; 0x03
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    1a12:	80 91 53 07 	lds	r24, 0x0753
    1a16:	88 23       	and	r24, r24
    1a18:	21 f0       	breq	.+8      	; 0x1a22 <rf_tx_packet+0xd0>
    1a1a:	81 e6       	ldi	r24, 0x61	; 97
    1a1c:	98 e8       	ldi	r25, 0x88	; 136
    1a1e:	9c 83       	std	Y+4, r25	; 0x04
    1a20:	8b 83       	std	Y+3, r24	; 0x03
    if(security_enable) frameControlField |= RF_SEC_BM;
    1a22:	44 23       	and	r20, r20
    1a24:	29 f0       	breq	.+10     	; 0x1a30 <rf_tx_packet+0xde>
    1a26:	8b 81       	ldd	r24, Y+3	; 0x03
    1a28:	9c 81       	ldd	r25, Y+4	; 0x04
    1a2a:	88 60       	ori	r24, 0x08	; 8
    1a2c:	9c 83       	std	Y+4, r25	; 0x04
    1a2e:	8b 83       	std	Y+3, r24	; 0x03
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1a30:	c0 98       	cbi	0x18, 0	; 24
    1a32:	8e e3       	ldi	r24, 0x3E	; 62
    1a34:	8f b9       	out	0x0f, r24	; 15
    1a36:	77 9b       	sbis	0x0e, 7	; 14
    1a38:	fe cf       	rjmp	.-4      	; 0x1a36 <rf_tx_packet+0xe4>
    1a3a:	fe 01       	movw	r30, r28
    1a3c:	33 96       	adiw	r30, 0x03	; 3
    1a3e:	9e 01       	movw	r18, r28
    1a40:	2b 5f       	subi	r18, 0xFB	; 251
    1a42:	3f 4f       	sbci	r19, 0xFF	; 255
    1a44:	80 81       	ld	r24, Z
    1a46:	8f b9       	out	0x0f, r24	; 15
    1a48:	77 9b       	sbis	0x0e, 7	; 14
    1a4a:	fe cf       	rjmp	.-4      	; 0x1a48 <rf_tx_packet+0xf6>
    1a4c:	31 96       	adiw	r30, 0x01	; 1
    1a4e:	e2 17       	cp	r30, r18
    1a50:	f3 07       	cpc	r31, r19
    1a52:	c1 f7       	brne	.-16     	; 0x1a44 <rf_tx_packet+0xf2>
    1a54:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1a56:	c0 98       	cbi	0x18, 0	; 24
    1a58:	8e e3       	ldi	r24, 0x3E	; 62
    1a5a:	8f b9       	out	0x0f, r24	; 15
    1a5c:	77 9b       	sbis	0x0e, 7	; 14
    1a5e:	fe cf       	rjmp	.-4      	; 0x1a5c <rf_tx_packet+0x10a>
    1a60:	80 91 4a 07 	lds	r24, 0x074A
    1a64:	8f b9       	out	0x0f, r24	; 15
    1a66:	77 9b       	sbis	0x0e, 7	; 14
    1a68:	fe cf       	rjmp	.-4      	; 0x1a66 <rf_tx_packet+0x114>
    1a6a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1a6c:	c0 98       	cbi	0x18, 0	; 24
    1a6e:	8e e3       	ldi	r24, 0x3E	; 62
    1a70:	8f b9       	out	0x0f, r24	; 15
    1a72:	77 9b       	sbis	0x0e, 7	; 14
    1a74:	fe cf       	rjmp	.-4      	; 0x1a72 <rf_tx_packet+0x120>
    1a76:	20 e0       	ldi	r18, 0x00	; 0
    1a78:	30 e0       	ldi	r19, 0x00	; 0
    1a7a:	f9 01       	movw	r30, r18
    1a7c:	e8 5b       	subi	r30, 0xB8	; 184
    1a7e:	f8 4f       	sbci	r31, 0xF8	; 248
    1a80:	84 81       	ldd	r24, Z+4	; 0x04
    1a82:	8f b9       	out	0x0f, r24	; 15
    1a84:	77 9b       	sbis	0x0e, 7	; 14
    1a86:	fe cf       	rjmp	.-4      	; 0x1a84 <rf_tx_packet+0x132>
    1a88:	2f 5f       	subi	r18, 0xFF	; 255
    1a8a:	3f 4f       	sbci	r19, 0xFF	; 255
    1a8c:	22 30       	cpi	r18, 0x02	; 2
    1a8e:	31 05       	cpc	r19, r1
    1a90:	a1 f7       	brne	.-24     	; 0x1a7a <rf_tx_packet+0x128>
    1a92:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1a94:	c0 98       	cbi	0x18, 0	; 24
    1a96:	8e e3       	ldi	r24, 0x3E	; 62
    1a98:	8f b9       	out	0x0f, r24	; 15
    1a9a:	77 9b       	sbis	0x0e, 7	; 14
    1a9c:	fe cf       	rjmp	.-4      	; 0x1a9a <rf_tx_packet+0x148>
    1a9e:	fd 01       	movw	r30, r26
    1aa0:	9d 01       	movw	r18, r26
    1aa2:	2e 5f       	subi	r18, 0xFE	; 254
    1aa4:	3f 4f       	sbci	r19, 0xFF	; 255
    1aa6:	80 81       	ld	r24, Z
    1aa8:	8f b9       	out	0x0f, r24	; 15
    1aaa:	77 9b       	sbis	0x0e, 7	; 14
    1aac:	fe cf       	rjmp	.-4      	; 0x1aaa <rf_tx_packet+0x158>
    1aae:	31 96       	adiw	r30, 0x01	; 1
    1ab0:	e2 17       	cp	r30, r18
    1ab2:	f3 07       	cpc	r31, r19
    1ab4:	c1 f7       	brne	.-16     	; 0x1aa6 <rf_tx_packet+0x154>
    1ab6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1ab8:	c0 98       	cbi	0x18, 0	; 24
    1aba:	8e e3       	ldi	r24, 0x3E	; 62
    1abc:	8f b9       	out	0x0f, r24	; 15
    1abe:	77 9b       	sbis	0x0e, 7	; 14
    1ac0:	fe cf       	rjmp	.-4      	; 0x1abe <rf_tx_packet+0x16c>
    1ac2:	20 e0       	ldi	r18, 0x00	; 0
    1ac4:	30 e0       	ldi	r19, 0x00	; 0
    1ac6:	f9 01       	movw	r30, r18
    1ac8:	e8 5b       	subi	r30, 0xB8	; 184
    1aca:	f8 4f       	sbci	r31, 0xF8	; 248
    1acc:	86 81       	ldd	r24, Z+6	; 0x06
    1ace:	8f b9       	out	0x0f, r24	; 15
    1ad0:	77 9b       	sbis	0x0e, 7	; 14
    1ad2:	fe cf       	rjmp	.-4      	; 0x1ad0 <rf_tx_packet+0x17e>
    1ad4:	2f 5f       	subi	r18, 0xFF	; 255
    1ad6:	3f 4f       	sbci	r19, 0xFF	; 255
    1ad8:	22 30       	cpi	r18, 0x02	; 2
    1ada:	31 05       	cpc	r19, r1
    1adc:	a1 f7       	brne	.-24     	; 0x1ac6 <rf_tx_packet+0x174>
    1ade:	c0 9a       	sbi	0x18, 0	; 24
    if(security_enable)
    1ae0:	44 23       	and	r20, r20
    1ae2:	89 f0       	breq	.+34     	; 0x1b06 <rf_tx_packet+0x1b4>
        FASTSPI_WRITE_FIFO((uint8_t*) &tx_ctr, 4);         // CTR counter
    1ae4:	c0 98       	cbi	0x18, 0	; 24
    1ae6:	8e e3       	ldi	r24, 0x3E	; 62
    1ae8:	8f b9       	out	0x0f, r24	; 15
    1aea:	77 9b       	sbis	0x0e, 7	; 14
    1aec:	fe cf       	rjmp	.-4      	; 0x1aea <rf_tx_packet+0x198>
    1aee:	e5 e5       	ldi	r30, 0x55	; 85
    1af0:	f7 e0       	ldi	r31, 0x07	; 7
    1af2:	80 81       	ld	r24, Z
    1af4:	8f b9       	out	0x0f, r24	; 15
    1af6:	77 9b       	sbis	0x0e, 7	; 14
    1af8:	fe cf       	rjmp	.-4      	; 0x1af6 <rf_tx_packet+0x1a4>
    1afa:	31 96       	adiw	r30, 0x01	; 1
    1afc:	87 e0       	ldi	r24, 0x07	; 7
    1afe:	e9 35       	cpi	r30, 0x59	; 89
    1b00:	f8 07       	cpc	r31, r24
    1b02:	b9 f7       	brne	.-18     	; 0x1af2 <rf_tx_packet+0x1a0>
    1b04:	c0 9a       	sbi	0x18, 0	; 24

    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1b06:	c0 98       	cbi	0x18, 0	; 24
    1b08:	8e e3       	ldi	r24, 0x3E	; 62
    1b0a:	8f b9       	out	0x0f, r24	; 15
    1b0c:	77 9b       	sbis	0x0e, 7	; 14
    1b0e:	fe cf       	rjmp	.-4      	; 0x1b0c <rf_tx_packet+0x1ba>
    1b10:	20 e0       	ldi	r18, 0x00	; 0
    1b12:	0b c0       	rjmp	.+22     	; 0x1b2a <rf_tx_packet+0x1d8>
    1b14:	13 96       	adiw	r26, 0x03	; 3
    1b16:	ed 91       	ld	r30, X+
    1b18:	fc 91       	ld	r31, X
    1b1a:	14 97       	sbiw	r26, 0x04	; 4
    1b1c:	e8 0f       	add	r30, r24
    1b1e:	f9 1f       	adc	r31, r25
    1b20:	80 81       	ld	r24, Z
    1b22:	8f b9       	out	0x0f, r24	; 15
    1b24:	77 9b       	sbis	0x0e, 7	; 14
    1b26:	fe cf       	rjmp	.-4      	; 0x1b24 <rf_tx_packet+0x1d2>
    1b28:	2f 5f       	subi	r18, 0xFF	; 255
    1b2a:	82 2f       	mov	r24, r18
    1b2c:	90 e0       	ldi	r25, 0x00	; 0
    1b2e:	86 17       	cp	r24, r22
    1b30:	97 07       	cpc	r25, r23
    1b32:	84 f3       	brlt	.-32     	; 0x1b14 <rf_tx_packet+0x1c2>
    1b34:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1b36:	c0 98       	cbi	0x18, 0	; 24
    1b38:	8e e3       	ldi	r24, 0x3E	; 62
    1b3a:	8f b9       	out	0x0f, r24	; 15
    1b3c:	77 9b       	sbis	0x0e, 7	; 14
    1b3e:	fe cf       	rjmp	.-4      	; 0x1b3c <rf_tx_packet+0x1ea>
    1b40:	8a 81       	ldd	r24, Y+2	; 0x02
    1b42:	8f b9       	out	0x0f, r24	; 15
    1b44:	77 9b       	sbis	0x0e, 7	; 14
    1b46:	fe cf       	rjmp	.-4      	; 0x1b44 <rf_tx_packet+0x1f2>
    1b48:	c0 9a       	sbi	0x18, 0	; 24

    if (pRTI->cca == TRUE)
    1b4a:	15 96       	adiw	r26, 0x05	; 5
    1b4c:	8c 91       	ld	r24, X
    1b4e:	88 23       	and	r24, r24
    1b50:	99 f1       	breq	.+102    	; 0x1bb8 <rf_tx_packet+0x266>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1b52:	80 91 50 07 	lds	r24, 0x0750
    1b56:	88 23       	and	r24, r24
    1b58:	31 f4       	brne	.+12     	; 0x1b66 <rf_tx_packet+0x214>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1b5a:	c0 98       	cbi	0x18, 0	; 24
    1b5c:	83 e0       	ldi	r24, 0x03	; 3
    1b5e:	8f b9       	out	0x0f, r24	; 15
    1b60:	77 9b       	sbis	0x0e, 7	; 14
    1b62:	fe cf       	rjmp	.-4      	; 0x1b60 <rf_tx_packet+0x20e>
    1b64:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1b66:	c0 98       	cbi	0x18, 0	; 24
    1b68:	1f b8       	out	0x0f, r1	; 15
    1b6a:	77 9b       	sbis	0x0e, 7	; 14
    1b6c:	fe cf       	rjmp	.-4      	; 0x1b6a <rf_tx_packet+0x218>
    1b6e:	8f b1       	in	r24, 0x0f	; 15
    1b70:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1b72:	81 ff       	sbrs	r24, 1
    1b74:	f8 cf       	rjmp	.-16     	; 0x1b66 <rf_tx_packet+0x214>
    1b76:	10 e0       	ldi	r17, 0x00	; 0
        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1b78:	e5 e0       	ldi	r30, 0x05	; 5
    1b7a:	fe 2e       	mov	r15, r30
    1b7c:	c0 98       	cbi	0x18, 0	; 24
    1b7e:	ff b8       	out	0x0f, r15	; 15
    1b80:	77 9b       	sbis	0x0e, 7	; 14
    1b82:	fe cf       	rjmp	.-4      	; 0x1b80 <rf_tx_packet+0x22e>
    1b84:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1b86:	c0 98       	cbi	0x18, 0	; 24
    1b88:	1f b8       	out	0x0f, r1	; 15
    1b8a:	77 9b       	sbis	0x0e, 7	; 14
    1b8c:	fe cf       	rjmp	.-4      	; 0x1b8a <rf_tx_packet+0x238>
    1b8e:	0f b1       	in	r16, 0x0f	; 15
    1b90:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1b92:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    1b94:	15 36       	cpi	r17, 0x65	; 101
    1b96:	49 f4       	brne	.+18     	; 0x1baa <rf_tx_packet+0x258>
            {
                ENABLE_GLOBAL_INT ();
    1b98:	78 94       	sei
                nrk_sem_post(radio_sem);
    1b9a:	80 91 43 07 	lds	r24, 0x0743
    1b9e:	90 91 44 07 	lds	r25, 0x0744
    1ba2:	0e 94 a7 21 	call	0x434e	; 0x434e <nrk_sem_post>
    1ba6:	90 e0       	ldi	r25, 0x00	; 0
    1ba8:	42 c0       	rjmp	.+132    	; 0x1c2e <rf_tx_packet+0x2dc>
                return FALSE;
            }
            halWait (100);
    1baa:	84 e6       	ldi	r24, 0x64	; 100
    1bac:	90 e0       	ldi	r25, 0x00	; 0
    1bae:	0e 94 11 14 	call	0x2822	; 0x2822 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1bb2:	03 ff       	sbrs	r16, 3
    1bb4:	e3 cf       	rjmp	.-58     	; 0x1b7c <rf_tx_packet+0x22a>
    1bb6:	06 c0       	rjmp	.+12     	; 0x1bc4 <rf_tx_packet+0x272>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1bb8:	c0 98       	cbi	0x18, 0	; 24
    1bba:	84 e0       	ldi	r24, 0x04	; 4
    1bbc:	8f b9       	out	0x0f, r24	; 15
    1bbe:	77 9b       	sbis	0x0e, 7	; 14
    1bc0:	fe cf       	rjmp	.-4      	; 0x1bbe <rf_tx_packet+0x26c>
    1bc2:	c0 9a       	sbi	0x18, 0	; 24

    ENABLE_GLOBAL_INT();
    1bc4:	78 94       	sei
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1bc6:	84 9b       	sbis	0x10, 4	; 16
    1bc8:	fe cf       	rjmp	.-4      	; 0x1bc6 <rf_tx_packet+0x274>
    success = TRUE;

    // Turn interrupts back on
//	ENABLE_GLOBAL_INT();

    while (SFD_IS_1); // wait for packet to finish
    1bca:	84 99       	sbic	0x10, 4	; 16
    1bcc:	fe cf       	rjmp	.-4      	; 0x1bca <rf_tx_packet+0x278>

    // Wait for the acknowledge to be received, if any
    if (auto_ack_enable)
    1bce:	80 91 53 07 	lds	r24, 0x0753
    1bd2:	88 23       	and	r24, r24
    1bd4:	81 f0       	breq	.+32     	; 0x1bf6 <rf_tx_packet+0x2a4>
        //	while (SFD_IS_1);
        // We'll enter RX automatically, so just wait until we can be sure that the
        // ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration,
        // and a small margin
        halWait((12 * RF_SYMBOL_DURATION) + (RF_ACK_DURATION) + (2 * RF_SYMBOL_DURATION) + 100);
    1bd6:	84 ea       	ldi	r24, 0xA4	; 164
    1bd8:	92 e0       	ldi	r25, 0x02	; 2
    1bda:	0e 94 11 14 	call	0x2822	; 0x2822 <halWait>

        if(FIFO_IS_1)
    1bde:	b7 9b       	sbis	0x16, 7	; 22
    1be0:	0c c0       	rjmp	.+24     	; 0x1bfa <rf_tx_packet+0x2a8>
        {
            FASTSPI_READ_FIFO_BYTE(length);
    1be2:	c0 98       	cbi	0x18, 0	; 24
    1be4:	8f e7       	ldi	r24, 0x7F	; 127
    1be6:	8f b9       	out	0x0f, r24	; 15
    1be8:	77 9b       	sbis	0x0e, 7	; 14
    1bea:	fe cf       	rjmp	.-4      	; 0x1be8 <rf_tx_packet+0x296>
    1bec:	1f b8       	out	0x0f, r1	; 15
    1bee:	77 9b       	sbis	0x0e, 7	; 14
    1bf0:	fe cf       	rjmp	.-4      	; 0x1bee <rf_tx_packet+0x29c>
    1bf2:	8f b1       	in	r24, 0x0f	; 15
    1bf4:	c0 9a       	sbi	0x18, 0	; 24
    1bf6:	91 e0       	ldi	r25, 0x01	; 1
    1bf8:	0d c0       	rjmp	.+26     	; 0x1c14 <rf_tx_packet+0x2c2>
            success = TRUE;

        }
        else
        {
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1bfa:	c0 98       	cbi	0x18, 0	; 24
    1bfc:	88 e0       	ldi	r24, 0x08	; 8
    1bfe:	8f b9       	out	0x0f, r24	; 15
    1c00:	77 9b       	sbis	0x0e, 7	; 14
    1c02:	fe cf       	rjmp	.-4      	; 0x1c00 <rf_tx_packet+0x2ae>
    1c04:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1c06:	c0 98       	cbi	0x18, 0	; 24
    1c08:	88 e0       	ldi	r24, 0x08	; 8
    1c0a:	8f b9       	out	0x0f, r24	; 15
    1c0c:	77 9b       	sbis	0x0e, 7	; 14
    1c0e:	fe cf       	rjmp	.-4      	; 0x1c0c <rf_tx_packet+0x2ba>
    1c10:	c0 9a       	sbi	0x18, 0	; 24
    1c12:	90 e0       	ldi	r25, 0x00	; 0
    }


    // Turn off the receiver if it should not continue to be enabled

    DISABLE_GLOBAL_INT();
    1c14:	f8 94       	cli
    //FASTSPI_STROBE(CC2420_SFLUSHTX);

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1c16:	c0 98       	cbi	0x18, 0	; 24
    1c18:	86 e0       	ldi	r24, 0x06	; 6
    1c1a:	8f b9       	out	0x0f, r24	; 15
    1c1c:	77 9b       	sbis	0x0e, 7	; 14
    1c1e:	fe cf       	rjmp	.-4      	; 0x1c1c <rf_tx_packet+0x2ca>
    1c20:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1c22:	78 94       	sei

    // agr XXX hack to test time issue
    //rf_rx_on();

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1c24:	80 91 4a 07 	lds	r24, 0x074A
    1c28:	8f 5f       	subi	r24, 0xFF	; 255
    1c2a:	80 93 4a 07 	sts	0x074A, r24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return success;

}
    1c2e:	89 2f       	mov	r24, r25
    1c30:	0f 90       	pop	r0
    1c32:	0f 90       	pop	r0
    1c34:	0f 90       	pop	r0
    1c36:	0f 90       	pop	r0
    1c38:	cf 91       	pop	r28
    1c3a:	df 91       	pop	r29
    1c3c:	1f 91       	pop	r17
    1c3e:	0f 91       	pop	r16
    1c40:	ff 90       	pop	r15
    1c42:	08 95       	ret

00001c44 <rf_tx_tdma_packet>:
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
{
    1c44:	cf 92       	push	r12
    1c46:	df 92       	push	r13
    1c48:	ef 92       	push	r14
    1c4a:	ff 92       	push	r15
    1c4c:	0f 93       	push	r16
    1c4e:	1f 93       	push	r17
    1c50:	df 93       	push	r29
    1c52:	cf 93       	push	r28
    1c54:	00 d0       	rcall	.+0      	; 0x1c56 <rf_tx_tdma_packet+0x12>
    1c56:	00 d0       	rcall	.+0      	; 0x1c58 <rf_tx_tdma_packet+0x14>
    1c58:	cd b7       	in	r28, 0x3d	; 61
    1c5a:	de b7       	in	r29, 0x3e	; 62
    1c5c:	7c 01       	movw	r14, r24
    1c5e:	8b 01       	movw	r16, r22
    1c60:	6a 01       	movw	r12, r20
    uint8_t timestamp;

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    timestamp=_nrk_os_timer_get();
    1c62:	0e 94 25 2e 	call	0x5c4a	; 0x5c4a <_nrk_os_timer_get>
    // XXX 2 below are hacks...
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1c66:	c0 98       	cbi	0x18, 0	; 24
    1c68:	88 e0       	ldi	r24, 0x08	; 8
    1c6a:	8f b9       	out	0x0f, r24	; 15
    1c6c:	77 9b       	sbis	0x0e, 7	; 14
    1c6e:	fe cf       	rjmp	.-4      	; 0x1c6c <rf_tx_tdma_packet+0x28>
    1c70:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1c72:	c0 98       	cbi	0x18, 0	; 24
    1c74:	88 e0       	ldi	r24, 0x08	; 8
    1c76:	8f b9       	out	0x0f, r24	; 15
    1c78:	77 9b       	sbis	0x0e, 7	; 14
    1c7a:	fe cf       	rjmp	.-4      	; 0x1c78 <rf_tx_tdma_packet+0x34>
    1c7c:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1c7e:	0e 99       	sbic	0x01, 6	; 1
    1c80:	fe cf       	rjmp	.-4      	; 0x1c7e <rf_tx_tdma_packet+0x3a>
    1c82:	84 99       	sbic	0x10, 4	; 16
    1c84:	fc cf       	rjmp	.-8      	; 0x1c7e <rf_tx_tdma_packet+0x3a>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1c86:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1c88:	c0 98       	cbi	0x18, 0	; 24
    1c8a:	89 e0       	ldi	r24, 0x09	; 9
    1c8c:	8f b9       	out	0x0f, r24	; 15
    1c8e:	77 9b       	sbis	0x0e, 7	; 14
    1c90:	fe cf       	rjmp	.-4      	; 0x1c8e <rf_tx_tdma_packet+0x4a>
    1c92:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1c94:	c0 98       	cbi	0x18, 0	; 24
    1c96:	89 e0       	ldi	r24, 0x09	; 9
    1c98:	8f b9       	out	0x0f, r24	; 15
    1c9a:	77 9b       	sbis	0x0e, 7	; 14
    1c9c:	fe cf       	rjmp	.-4      	; 0x1c9a <rf_tx_tdma_packet+0x56>
    1c9e:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    1ca0:	1a 82       	std	Y+2, r1	; 0x02
    for(i=0; i<pRTI->length; i++ )
    1ca2:	d7 01       	movw	r26, r14
    1ca4:	12 96       	adiw	r26, 0x02	; 2
    1ca6:	3c 91       	ld	r19, X
    1ca8:	43 2f       	mov	r20, r19
    1caa:	55 27       	eor	r21, r21
    1cac:	47 fd       	sbrc	r20, 7
    1cae:	50 95       	com	r21
    1cb0:	20 e0       	ldi	r18, 0x00	; 0
    1cb2:	0c c0       	rjmp	.+24     	; 0x1ccc <rf_tx_tdma_packet+0x88>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    1cb4:	d7 01       	movw	r26, r14
    1cb6:	13 96       	adiw	r26, 0x03	; 3
    1cb8:	ed 91       	ld	r30, X+
    1cba:	fc 91       	ld	r31, X
    1cbc:	14 97       	sbiw	r26, 0x04	; 4
    1cbe:	e8 0f       	add	r30, r24
    1cc0:	f9 1f       	adc	r31, r25
    1cc2:	8a 81       	ldd	r24, Y+2	; 0x02
    1cc4:	90 81       	ld	r25, Z
    1cc6:	89 0f       	add	r24, r25
    1cc8:	8a 83       	std	Y+2, r24	; 0x02
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1cca:	2f 5f       	subi	r18, 0xFF	; 255
    1ccc:	82 2f       	mov	r24, r18
    1cce:	90 e0       	ldi	r25, 0x00	; 0
    1cd0:	84 17       	cp	r24, r20
    1cd2:	95 07       	cpc	r25, r21
    1cd4:	7c f3       	brlt	.-34     	; 0x1cb4 <rf_tx_tdma_packet+0x70>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    }
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1cd6:	93 2f       	mov	r25, r19
    1cd8:	94 5f       	subi	r25, 0xF4	; 244
    1cda:	99 83       	std	Y+1, r25	; 0x01

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    1cdc:	c0 98       	cbi	0x18, 0	; 24
    1cde:	8e e3       	ldi	r24, 0x3E	; 62
    1ce0:	8f b9       	out	0x0f, r24	; 15
    1ce2:	77 9b       	sbis	0x0e, 7	; 14
    1ce4:	fe cf       	rjmp	.-4      	; 0x1ce2 <rf_tx_tdma_packet+0x9e>
    1ce6:	9f b9       	out	0x0f, r25	; 15
    1ce8:	77 9b       	sbis	0x0e, 7	; 14
    1cea:	fe cf       	rjmp	.-4      	; 0x1ce8 <rf_tx_tdma_packet+0xa4>
    1cec:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    1cee:	f7 01       	movw	r30, r14
    1cf0:	86 81       	ldd	r24, Z+6	; 0x06
    1cf2:	88 23       	and	r24, r24
    1cf4:	19 f4       	brne	.+6      	; 0x1cfc <rf_tx_tdma_packet+0xb8>
    1cf6:	81 e4       	ldi	r24, 0x41	; 65
    1cf8:	98 e8       	ldi	r25, 0x88	; 136
    1cfa:	02 c0       	rjmp	.+4      	; 0x1d00 <rf_tx_tdma_packet+0xbc>
    1cfc:	81 e6       	ldi	r24, 0x61	; 97
    1cfe:	98 e8       	ldi	r25, 0x88	; 136
    1d00:	9c 83       	std	Y+4, r25	; 0x04
    1d02:	8b 83       	std	Y+3, r24	; 0x03
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1d04:	c0 98       	cbi	0x18, 0	; 24
    1d06:	8e e3       	ldi	r24, 0x3E	; 62
    1d08:	8f b9       	out	0x0f, r24	; 15
    1d0a:	77 9b       	sbis	0x0e, 7	; 14
    1d0c:	fe cf       	rjmp	.-4      	; 0x1d0a <rf_tx_tdma_packet+0xc6>
    1d0e:	fe 01       	movw	r30, r28
    1d10:	33 96       	adiw	r30, 0x03	; 3
    1d12:	9e 01       	movw	r18, r28
    1d14:	2b 5f       	subi	r18, 0xFB	; 251
    1d16:	3f 4f       	sbci	r19, 0xFF	; 255
    1d18:	80 81       	ld	r24, Z
    1d1a:	8f b9       	out	0x0f, r24	; 15
    1d1c:	77 9b       	sbis	0x0e, 7	; 14
    1d1e:	fe cf       	rjmp	.-4      	; 0x1d1c <rf_tx_tdma_packet+0xd8>
    1d20:	31 96       	adiw	r30, 0x01	; 1
    1d22:	e2 17       	cp	r30, r18
    1d24:	f3 07       	cpc	r31, r19
    1d26:	c1 f7       	brne	.-16     	; 0x1d18 <rf_tx_tdma_packet+0xd4>
    1d28:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1d2a:	c0 98       	cbi	0x18, 0	; 24
    1d2c:	8e e3       	ldi	r24, 0x3E	; 62
    1d2e:	8f b9       	out	0x0f, r24	; 15
    1d30:	77 9b       	sbis	0x0e, 7	; 14
    1d32:	fe cf       	rjmp	.-4      	; 0x1d30 <rf_tx_tdma_packet+0xec>
    1d34:	80 91 4a 07 	lds	r24, 0x074A
    1d38:	8f b9       	out	0x0f, r24	; 15
    1d3a:	77 9b       	sbis	0x0e, 7	; 14
    1d3c:	fe cf       	rjmp	.-4      	; 0x1d3a <rf_tx_tdma_packet+0xf6>
    1d3e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1d40:	c0 98       	cbi	0x18, 0	; 24
    1d42:	8e e3       	ldi	r24, 0x3E	; 62
    1d44:	8f b9       	out	0x0f, r24	; 15
    1d46:	77 9b       	sbis	0x0e, 7	; 14
    1d48:	fe cf       	rjmp	.-4      	; 0x1d46 <rf_tx_tdma_packet+0x102>
    1d4a:	20 e0       	ldi	r18, 0x00	; 0
    1d4c:	30 e0       	ldi	r19, 0x00	; 0
    1d4e:	f9 01       	movw	r30, r18
    1d50:	e8 5b       	subi	r30, 0xB8	; 184
    1d52:	f8 4f       	sbci	r31, 0xF8	; 248
    1d54:	84 81       	ldd	r24, Z+4	; 0x04
    1d56:	8f b9       	out	0x0f, r24	; 15
    1d58:	77 9b       	sbis	0x0e, 7	; 14
    1d5a:	fe cf       	rjmp	.-4      	; 0x1d58 <rf_tx_tdma_packet+0x114>
    1d5c:	2f 5f       	subi	r18, 0xFF	; 255
    1d5e:	3f 4f       	sbci	r19, 0xFF	; 255
    1d60:	22 30       	cpi	r18, 0x02	; 2
    1d62:	31 05       	cpc	r19, r1
    1d64:	a1 f7       	brne	.-24     	; 0x1d4e <rf_tx_tdma_packet+0x10a>
    1d66:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1d68:	c0 98       	cbi	0x18, 0	; 24
    1d6a:	8e e3       	ldi	r24, 0x3E	; 62
    1d6c:	8f b9       	out	0x0f, r24	; 15
    1d6e:	77 9b       	sbis	0x0e, 7	; 14
    1d70:	fe cf       	rjmp	.-4      	; 0x1d6e <rf_tx_tdma_packet+0x12a>
    1d72:	f7 01       	movw	r30, r14
    1d74:	97 01       	movw	r18, r14
    1d76:	2e 5f       	subi	r18, 0xFE	; 254
    1d78:	3f 4f       	sbci	r19, 0xFF	; 255
    1d7a:	80 81       	ld	r24, Z
    1d7c:	8f b9       	out	0x0f, r24	; 15
    1d7e:	77 9b       	sbis	0x0e, 7	; 14
    1d80:	fe cf       	rjmp	.-4      	; 0x1d7e <rf_tx_tdma_packet+0x13a>
    1d82:	31 96       	adiw	r30, 0x01	; 1
    1d84:	e2 17       	cp	r30, r18
    1d86:	f3 07       	cpc	r31, r19
    1d88:	c1 f7       	brne	.-16     	; 0x1d7a <rf_tx_tdma_packet+0x136>
    1d8a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1d8c:	c0 98       	cbi	0x18, 0	; 24
    1d8e:	8e e3       	ldi	r24, 0x3E	; 62
    1d90:	8f b9       	out	0x0f, r24	; 15
    1d92:	77 9b       	sbis	0x0e, 7	; 14
    1d94:	fe cf       	rjmp	.-4      	; 0x1d92 <rf_tx_tdma_packet+0x14e>
    1d96:	20 e0       	ldi	r18, 0x00	; 0
    1d98:	30 e0       	ldi	r19, 0x00	; 0
    1d9a:	f9 01       	movw	r30, r18
    1d9c:	e8 5b       	subi	r30, 0xB8	; 184
    1d9e:	f8 4f       	sbci	r31, 0xF8	; 248
    1da0:	86 81       	ldd	r24, Z+6	; 0x06
    1da2:	8f b9       	out	0x0f, r24	; 15
    1da4:	77 9b       	sbis	0x0e, 7	; 14
    1da6:	fe cf       	rjmp	.-4      	; 0x1da4 <rf_tx_tdma_packet+0x160>
    1da8:	2f 5f       	subi	r18, 0xFF	; 255
    1daa:	3f 4f       	sbci	r19, 0xFF	; 255
    1dac:	22 30       	cpi	r18, 0x02	; 2
    1dae:	31 05       	cpc	r19, r1
    1db0:	a1 f7       	brne	.-24     	; 0x1d9a <rf_tx_tdma_packet+0x156>
    1db2:	c0 9a       	sbi	0x18, 0	; 24

    nrk_high_speed_timer_wait(slot_start_time,tx_guard_time);
    1db4:	c8 01       	movw	r24, r16
    1db6:	b6 01       	movw	r22, r12
    1db8:	0e 94 bb 2d 	call	0x5b76	; 0x5b76 <nrk_high_speed_timer_wait>
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    if (pRTI->cca == TRUE)
    1dbc:	d7 01       	movw	r26, r14
    1dbe:	15 96       	adiw	r26, 0x05	; 5
    1dc0:	8c 91       	ld	r24, X
    1dc2:	88 23       	and	r24, r24
    1dc4:	99 f1       	breq	.+102    	; 0x1e2c <rf_tx_tdma_packet+0x1e8>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1dc6:	80 91 50 07 	lds	r24, 0x0750
    1dca:	88 23       	and	r24, r24
    1dcc:	31 f4       	brne	.+12     	; 0x1dda <rf_tx_tdma_packet+0x196>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1dce:	c0 98       	cbi	0x18, 0	; 24
    1dd0:	83 e0       	ldi	r24, 0x03	; 3
    1dd2:	8f b9       	out	0x0f, r24	; 15
    1dd4:	77 9b       	sbis	0x0e, 7	; 14
    1dd6:	fe cf       	rjmp	.-4      	; 0x1dd4 <rf_tx_tdma_packet+0x190>
    1dd8:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1dda:	c0 98       	cbi	0x18, 0	; 24
    1ddc:	1f b8       	out	0x0f, r1	; 15
    1dde:	77 9b       	sbis	0x0e, 7	; 14
    1de0:	fe cf       	rjmp	.-4      	; 0x1dde <rf_tx_tdma_packet+0x19a>
    1de2:	8f b1       	in	r24, 0x0f	; 15
    1de4:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1de6:	81 ff       	sbrs	r24, 1
    1de8:	f8 cf       	rjmp	.-16     	; 0x1dda <rf_tx_tdma_packet+0x196>
    1dea:	10 e0       	ldi	r17, 0x00	; 0

        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1dec:	f5 e0       	ldi	r31, 0x05	; 5
    1dee:	df 2e       	mov	r13, r31
    1df0:	c0 98       	cbi	0x18, 0	; 24
    1df2:	df b8       	out	0x0f, r13	; 15
    1df4:	77 9b       	sbis	0x0e, 7	; 14
    1df6:	fe cf       	rjmp	.-4      	; 0x1df4 <rf_tx_tdma_packet+0x1b0>
    1df8:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1dfa:	c0 98       	cbi	0x18, 0	; 24
    1dfc:	1f b8       	out	0x0f, r1	; 15
    1dfe:	77 9b       	sbis	0x0e, 7	; 14
    1e00:	fe cf       	rjmp	.-4      	; 0x1dfe <rf_tx_tdma_packet+0x1ba>
    1e02:	0f b1       	in	r16, 0x0f	; 15
    1e04:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1e06:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    1e08:	15 36       	cpi	r17, 0x65	; 101
    1e0a:	49 f4       	brne	.+18     	; 0x1e1e <rf_tx_tdma_packet+0x1da>
            {
                ENABLE_GLOBAL_INT ();
    1e0c:	78 94       	sei
                nrk_sem_post(radio_sem);
    1e0e:	80 91 43 07 	lds	r24, 0x0743
    1e12:	90 91 44 07 	lds	r25, 0x0744
    1e16:	0e 94 a7 21 	call	0x434e	; 0x434e <nrk_sem_post>
    1e1a:	80 e0       	ldi	r24, 0x00	; 0
    1e1c:	60 c0       	rjmp	.+192    	; 0x1ede <rf_tx_tdma_packet+0x29a>
                return FALSE;
            }
            halWait (100);
    1e1e:	84 e6       	ldi	r24, 0x64	; 100
    1e20:	90 e0       	ldi	r25, 0x00	; 0
    1e22:	0e 94 11 14 	call	0x2822	; 0x2822 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1e26:	03 ff       	sbrs	r16, 3
    1e28:	e3 cf       	rjmp	.-58     	; 0x1df0 <rf_tx_tdma_packet+0x1ac>
    1e2a:	06 c0       	rjmp	.+12     	; 0x1e38 <rf_tx_tdma_packet+0x1f4>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1e2c:	c0 98       	cbi	0x18, 0	; 24
    1e2e:	84 e0       	ldi	r24, 0x04	; 4
    1e30:	8f b9       	out	0x0f, r24	; 15
    1e32:	77 9b       	sbis	0x0e, 7	; 14
    1e34:	fe cf       	rjmp	.-4      	; 0x1e32 <rf_tx_tdma_packet+0x1ee>
    1e36:	c0 9a       	sbi	0x18, 0	; 24
    //nrk_gpio_set(DEBUG_0);


    // Fill in the rest of the packet now
    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1e38:	c0 98       	cbi	0x18, 0	; 24
    1e3a:	8e e3       	ldi	r24, 0x3E	; 62
    1e3c:	8f b9       	out	0x0f, r24	; 15
    1e3e:	77 9b       	sbis	0x0e, 7	; 14
    1e40:	fe cf       	rjmp	.-4      	; 0x1e3e <rf_tx_tdma_packet+0x1fa>
    1e42:	f7 01       	movw	r30, r14
    1e44:	82 81       	ldd	r24, Z+2	; 0x02
    1e46:	48 2f       	mov	r20, r24
    1e48:	55 27       	eor	r21, r21
    1e4a:	47 fd       	sbrc	r20, 7
    1e4c:	50 95       	com	r21
    1e4e:	20 e0       	ldi	r18, 0x00	; 0
    1e50:	0c c0       	rjmp	.+24     	; 0x1e6a <rf_tx_tdma_packet+0x226>
    1e52:	d7 01       	movw	r26, r14
    1e54:	13 96       	adiw	r26, 0x03	; 3
    1e56:	ed 91       	ld	r30, X+
    1e58:	fc 91       	ld	r31, X
    1e5a:	14 97       	sbiw	r26, 0x04	; 4
    1e5c:	e8 0f       	add	r30, r24
    1e5e:	f9 1f       	adc	r31, r25
    1e60:	80 81       	ld	r24, Z
    1e62:	8f b9       	out	0x0f, r24	; 15
    1e64:	77 9b       	sbis	0x0e, 7	; 14
    1e66:	fe cf       	rjmp	.-4      	; 0x1e64 <rf_tx_tdma_packet+0x220>
    1e68:	2f 5f       	subi	r18, 0xFF	; 255
    1e6a:	82 2f       	mov	r24, r18
    1e6c:	90 e0       	ldi	r25, 0x00	; 0
    1e6e:	84 17       	cp	r24, r20
    1e70:	95 07       	cpc	r25, r21
    1e72:	7c f3       	brlt	.-34     	; 0x1e52 <rf_tx_tdma_packet+0x20e>
    1e74:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1e76:	c0 98       	cbi	0x18, 0	; 24
    1e78:	8e e3       	ldi	r24, 0x3E	; 62
    1e7a:	8f b9       	out	0x0f, r24	; 15
    1e7c:	77 9b       	sbis	0x0e, 7	; 14
    1e7e:	fe cf       	rjmp	.-4      	; 0x1e7c <rf_tx_tdma_packet+0x238>
    1e80:	8a 81       	ldd	r24, Y+2	; 0x02
    1e82:	8f b9       	out	0x0f, r24	; 15
    1e84:	77 9b       	sbis	0x0e, 7	; 14
    1e86:	fe cf       	rjmp	.-4      	; 0x1e84 <rf_tx_tdma_packet+0x240>
    1e88:	c0 9a       	sbi	0x18, 0	; 24

    //nrk_spin_wait_us(200);
//  FASTSPI_STROBE(CC2420_STXON);
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1e8a:	84 9b       	sbis	0x10, 4	; 16
    1e8c:	fe cf       	rjmp	.-4      	; 0x1e8a <rf_tx_tdma_packet+0x246>
    	success = rfSettings.ackReceived;
    }*/


    // Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
    1e8e:	f8 94       	cli
    // XXX hack, temp out
    //if (!rfSettings.receiveOn) { while (SFD_IS_1); /*FASTSPI_STROBE(CC2420_SRFOFF);*/ }
    // while (SFD_IS_1);
    while (SFD_IS_1); // wait for packet to finish
    1e90:	84 99       	sbic	0x10, 4	; 16
    1e92:	fe cf       	rjmp	.-4      	; 0x1e90 <rf_tx_tdma_packet+0x24c>

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1e94:	c0 98       	cbi	0x18, 0	; 24
    1e96:	88 e0       	ldi	r24, 0x08	; 8
    1e98:	8f b9       	out	0x0f, r24	; 15
    1e9a:	77 9b       	sbis	0x0e, 7	; 14
    1e9c:	fe cf       	rjmp	.-4      	; 0x1e9a <rf_tx_tdma_packet+0x256>
    1e9e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1ea0:	c0 98       	cbi	0x18, 0	; 24
    1ea2:	88 e0       	ldi	r24, 0x08	; 8
    1ea4:	8f b9       	out	0x0f, r24	; 15
    1ea6:	77 9b       	sbis	0x0e, 7	; 14
    1ea8:	fe cf       	rjmp	.-4      	; 0x1ea6 <rf_tx_tdma_packet+0x262>
    1eaa:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1eac:	c0 98       	cbi	0x18, 0	; 24
    1eae:	89 e0       	ldi	r24, 0x09	; 9
    1eb0:	8f b9       	out	0x0f, r24	; 15
    1eb2:	77 9b       	sbis	0x0e, 7	; 14
    1eb4:	fe cf       	rjmp	.-4      	; 0x1eb2 <rf_tx_tdma_packet+0x26e>
    1eb6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1eb8:	c0 98       	cbi	0x18, 0	; 24
    1eba:	89 e0       	ldi	r24, 0x09	; 9
    1ebc:	8f b9       	out	0x0f, r24	; 15
    1ebe:	77 9b       	sbis	0x0e, 7	; 14
    1ec0:	fe cf       	rjmp	.-4      	; 0x1ebe <rf_tx_tdma_packet+0x27a>
    1ec2:	c0 9a       	sbi	0x18, 0	; 24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1ec4:	c0 98       	cbi	0x18, 0	; 24
    1ec6:	86 e0       	ldi	r24, 0x06	; 6
    1ec8:	8f b9       	out	0x0f, r24	; 15
    1eca:	77 9b       	sbis	0x0e, 7	; 14
    1ecc:	fe cf       	rjmp	.-4      	; 0x1eca <rf_tx_tdma_packet+0x286>
    1ece:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1ed0:	78 94       	sei


    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1ed2:	80 91 4a 07 	lds	r24, 0x074A
    1ed6:	8f 5f       	subi	r24, 0xFF	; 255
    1ed8:	80 93 4a 07 	sts	0x074A, r24
    1edc:	81 e0       	ldi	r24, 0x01	; 1
    nrk_sem_post(radio_sem);
#endif

    return success;

}
    1ede:	0f 90       	pop	r0
    1ee0:	0f 90       	pop	r0
    1ee2:	0f 90       	pop	r0
    1ee4:	0f 90       	pop	r0
    1ee6:	cf 91       	pop	r28
    1ee8:	df 91       	pop	r29
    1eea:	1f 91       	pop	r17
    1eec:	0f 91       	pop	r16
    1eee:	ff 90       	pop	r15
    1ef0:	ef 90       	pop	r14
    1ef2:	df 90       	pop	r13
    1ef4:	cf 90       	pop	r12
    1ef6:	08 95       	ret

00001ef8 <rf_addr_decode_set_my_mac>:
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
}


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
    1ef8:	df 93       	push	r29
    1efa:	cf 93       	push	r28
    1efc:	00 d0       	rcall	.+0      	; 0x1efe <rf_addr_decode_set_my_mac+0x6>
    1efe:	cd b7       	in	r28, 0x3d	; 61
    1f00:	de b7       	in	r29, 0x3e	; 62
    1f02:	9a 83       	std	Y+2, r25	; 0x02
    1f04:	89 83       	std	Y+1, r24	; 0x01
    uint8_t n;
    rfSettings.myAddr = my_mac;
    1f06:	90 93 4f 07 	sts	0x074F, r25
    1f0a:	80 93 4e 07 	sts	0x074E, r24
    nrk_spin_wait_us(500);
    1f0e:	84 ef       	ldi	r24, 0xF4	; 244
    1f10:	91 e0       	ldi	r25, 0x01	; 1
    1f12:	0e 94 89 2d 	call	0x5b12	; 0x5b12 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    1f16:	c0 98       	cbi	0x18, 0	; 24
    1f18:	8a ee       	ldi	r24, 0xEA	; 234
    1f1a:	8f b9       	out	0x0f, r24	; 15
    1f1c:	77 9b       	sbis	0x0e, 7	; 14
    1f1e:	fe cf       	rjmp	.-4      	; 0x1f1c <rf_addr_decode_set_my_mac+0x24>
    1f20:	80 e8       	ldi	r24, 0x80	; 128
    1f22:	8f b9       	out	0x0f, r24	; 15
    1f24:	77 9b       	sbis	0x0e, 7	; 14
    1f26:	fe cf       	rjmp	.-4      	; 0x1f24 <rf_addr_decode_set_my_mac+0x2c>
    1f28:	fe 01       	movw	r30, r28
    1f2a:	31 96       	adiw	r30, 0x01	; 1
    1f2c:	9e 01       	movw	r18, r28
    1f2e:	2d 5f       	subi	r18, 0xFD	; 253
    1f30:	3f 4f       	sbci	r19, 0xFF	; 255
    1f32:	80 81       	ld	r24, Z
    1f34:	8f b9       	out	0x0f, r24	; 15
    1f36:	77 9b       	sbis	0x0e, 7	; 14
    1f38:	fe cf       	rjmp	.-4      	; 0x1f36 <rf_addr_decode_set_my_mac+0x3e>
    1f3a:	31 96       	adiw	r30, 0x01	; 1
    1f3c:	e2 17       	cp	r30, r18
    1f3e:	f3 07       	cpc	r31, r19
    1f40:	c1 f7       	brne	.-16     	; 0x1f32 <rf_addr_decode_set_my_mac+0x3a>
    1f42:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    1f44:	84 ef       	ldi	r24, 0xF4	; 244
    1f46:	91 e0       	ldi	r25, 0x01	; 1
    1f48:	0e 94 89 2d 	call	0x5b12	; 0x5b12 <nrk_spin_wait_us>
}
    1f4c:	0f 90       	pop	r0
    1f4e:	0f 90       	pop	r0
    1f50:	cf 91       	pop	r28
    1f52:	df 91       	pop	r29
    1f54:	08 95       	ret

00001f56 <rf_security_set_key>:
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
{
    1f56:	4f 92       	push	r4
    1f58:	5f 92       	push	r5
    1f5a:	6f 92       	push	r6
    1f5c:	7f 92       	push	r7
    1f5e:	8f 92       	push	r8
    1f60:	9f 92       	push	r9
    1f62:	af 92       	push	r10
    1f64:	bf 92       	push	r11
    1f66:	cf 92       	push	r12
    1f68:	df 92       	push	r13
    1f6a:	ef 92       	push	r14
    1f6c:	ff 92       	push	r15
    1f6e:	0f 93       	push	r16
    1f70:	1f 93       	push	r17
    1f72:	df 93       	push	r29
    1f74:	cf 93       	push	r28
    1f76:	00 d0       	rcall	.+0      	; 0x1f78 <rf_security_set_key+0x22>
    1f78:	cd b7       	in	r28, 0x3d	; 61
    1f7a:	de b7       	in	r29, 0x3e	; 62
    1f7c:	18 2f       	mov	r17, r24
    1f7e:	09 2f       	mov	r16, r25
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    1f80:	84 e6       	ldi	r24, 0x64	; 100
    1f82:	90 e0       	ldi	r25, 0x00	; 0
    1f84:	0e 94 89 2d 	call	0x5b12	; 0x5b12 <nrk_spin_wait_us>
    1f88:	21 2f       	mov	r18, r17
    1f8a:	30 2f       	mov	r19, r16
    1f8c:	c9 01       	movw	r24, r18
    1f8e:	6c 01       	movw	r12, r24
    1f90:	00 e0       	ldi	r16, 0x00	; 0
    1f92:	11 e0       	ldi	r17, 0x01	; 1
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1f94:	3e 01       	movw	r6, r28
    1f96:	08 94       	sec
    1f98:	61 1c       	adc	r6, r1
    1f9a:	71 1c       	adc	r7, r1
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
{
    1f9c:	33 e0       	ldi	r19, 0x03	; 3
    1f9e:	43 2e       	mov	r4, r19
    1fa0:	51 2c       	mov	r5, r1
    1fa2:	4c 0e       	add	r4, r28
    1fa4:	5d 1e       	adc	r5, r29

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
    1fa6:	f6 01       	movw	r30, r12
    1fa8:	f0 80       	ld	r15, Z
    1faa:	ee 24       	eor	r14, r14
    1fac:	81 81       	ldd	r24, Z+1	; 0x01
    1fae:	90 e0       	ldi	r25, 0x00	; 0
    1fb0:	8e 29       	or	r24, r14
    1fb2:	9f 29       	or	r25, r15
    1fb4:	9a 83       	std	Y+2, r25	; 0x02
    1fb6:	89 83       	std	Y+1, r24	; 0x01
        nrk_spin_wait_us(100);
    1fb8:	84 e6       	ldi	r24, 0x64	; 100
    1fba:	90 e0       	ldi	r25, 0x00	; 0
    1fbc:	0e 94 89 2d 	call	0x5b12	; 0x5b12 <nrk_spin_wait_us>
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1fc0:	c0 98       	cbi	0x18, 0	; 24
    1fc2:	80 2f       	mov	r24, r16
    1fc4:	80 68       	ori	r24, 0x80	; 128
    1fc6:	8f b9       	out	0x0f, r24	; 15
    1fc8:	77 9b       	sbis	0x0e, 7	; 14
    1fca:	fe cf       	rjmp	.-4      	; 0x1fc8 <rf_security_set_key+0x72>
    1fcc:	c8 01       	movw	r24, r16
    1fce:	95 95       	asr	r25
    1fd0:	87 95       	ror	r24
    1fd2:	80 7c       	andi	r24, 0xC0	; 192
    1fd4:	8f b9       	out	0x0f, r24	; 15
    1fd6:	77 9b       	sbis	0x0e, 7	; 14
    1fd8:	fe cf       	rjmp	.-4      	; 0x1fd6 <rf_security_set_key+0x80>
    1fda:	43 01       	movw	r8, r6
    1fdc:	53 01       	movw	r10, r6
    1fde:	f5 01       	movw	r30, r10
    1fe0:	80 81       	ld	r24, Z
    1fe2:	8f b9       	out	0x0f, r24	; 15
    1fe4:	77 9b       	sbis	0x0e, 7	; 14
    1fe6:	fe cf       	rjmp	.-4      	; 0x1fe4 <rf_security_set_key+0x8e>
    1fe8:	08 94       	sec
    1fea:	a1 1c       	adc	r10, r1
    1fec:	b1 1c       	adc	r11, r1
    1fee:	4a 14       	cp	r4, r10
    1ff0:	5b 04       	cpc	r5, r11
    1ff2:	a9 f7       	brne	.-22     	; 0x1fde <rf_security_set_key+0x88>
    1ff4:	c0 9a       	sbi	0x18, 0	; 24
    1ff6:	08 94       	sec
    1ff8:	c1 1c       	adc	r12, r1
    1ffa:	d1 1c       	adc	r13, r1
    1ffc:	0e 5f       	subi	r16, 0xFE	; 254
    1ffe:	1f 4f       	sbci	r17, 0xFF	; 255
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    2000:	f1 e0       	ldi	r31, 0x01	; 1
    2002:	00 31       	cpi	r16, 0x10	; 16
    2004:	1f 07       	cpc	r17, r31
    2006:	79 f6       	brne	.-98     	; 0x1fa6 <rf_security_set_key+0x50>
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    2008:	84 e6       	ldi	r24, 0x64	; 100
    200a:	90 e0       	ldi	r25, 0x00	; 0
    200c:	0e 94 89 2d 	call	0x5b12	; 0x5b12 <nrk_spin_wait_us>
    2010:	20 e1       	ldi	r18, 0x10	; 16
    2012:	31 e0       	ldi	r19, 0x01	; 1
    2014:	40 e4       	ldi	r20, 0x40	; 64
    2016:	51 e0       	ldi	r21, 0x01	; 1
    for(i=0; i<7; i++ )
    {
        key_buf=0;
    2018:	1a 82       	std	Y+2, r1	; 0x02
    201a:	19 82       	std	Y+1, r1	; 0x01
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
    201c:	c0 98       	cbi	0x18, 0	; 24
    201e:	84 2f       	mov	r24, r20
    2020:	80 68       	ori	r24, 0x80	; 128
    2022:	8f b9       	out	0x0f, r24	; 15
    2024:	77 9b       	sbis	0x0e, 7	; 14
    2026:	fe cf       	rjmp	.-4      	; 0x2024 <rf_security_set_key+0xce>
    2028:	ca 01       	movw	r24, r20
    202a:	95 95       	asr	r25
    202c:	87 95       	ror	r24
    202e:	80 7c       	andi	r24, 0xC0	; 192
    2030:	8f b9       	out	0x0f, r24	; 15
    2032:	77 9b       	sbis	0x0e, 7	; 14
    2034:	fe cf       	rjmp	.-4      	; 0x2032 <rf_security_set_key+0xdc>
    2036:	f3 01       	movw	r30, r6
    2038:	80 81       	ld	r24, Z
    203a:	8f b9       	out	0x0f, r24	; 15
    203c:	77 9b       	sbis	0x0e, 7	; 14
    203e:	fe cf       	rjmp	.-4      	; 0x203c <rf_security_set_key+0xe6>
    2040:	31 96       	adiw	r30, 0x01	; 1
    2042:	ea 15       	cp	r30, r10
    2044:	fb 05       	cpc	r31, r11
    2046:	c1 f7       	brne	.-16     	; 0x2038 <rf_security_set_key+0xe2>
    2048:	c0 9a       	sbi	0x18, 0	; 24
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    204a:	c0 98       	cbi	0x18, 0	; 24
    204c:	82 2f       	mov	r24, r18
    204e:	80 68       	ori	r24, 0x80	; 128
    2050:	8f b9       	out	0x0f, r24	; 15
    2052:	77 9b       	sbis	0x0e, 7	; 14
    2054:	fe cf       	rjmp	.-4      	; 0x2052 <rf_security_set_key+0xfc>
    2056:	c9 01       	movw	r24, r18
    2058:	95 95       	asr	r25
    205a:	87 95       	ror	r24
    205c:	80 7c       	andi	r24, 0xC0	; 192
    205e:	8f b9       	out	0x0f, r24	; 15
    2060:	77 9b       	sbis	0x0e, 7	; 14
    2062:	fe cf       	rjmp	.-4      	; 0x2060 <rf_security_set_key+0x10a>
    2064:	f3 01       	movw	r30, r6
    2066:	80 81       	ld	r24, Z
    2068:	8f b9       	out	0x0f, r24	; 15
    206a:	77 9b       	sbis	0x0e, 7	; 14
    206c:	fe cf       	rjmp	.-4      	; 0x206a <rf_security_set_key+0x114>
    206e:	31 96       	adiw	r30, 0x01	; 1
    2070:	ea 15       	cp	r30, r10
    2072:	fb 05       	cpc	r31, r11
    2074:	c1 f7       	brne	.-16     	; 0x2066 <rf_security_set_key+0x110>
    2076:	c0 9a       	sbi	0x18, 0	; 24
    2078:	2e 5f       	subi	r18, 0xFE	; 254
    207a:	3f 4f       	sbci	r19, 0xFF	; 255
    207c:	4e 5f       	subi	r20, 0xFE	; 254
    207e:	5f 4f       	sbci	r21, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    for(i=0; i<7; i++ )
    2080:	81 e0       	ldi	r24, 0x01	; 1
    2082:	2e 31       	cpi	r18, 0x1E	; 30
    2084:	38 07       	cpc	r19, r24
    2086:	41 f6       	brne	.-112    	; 0x2018 <rf_security_set_key+0xc2>
        key_buf=0;
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    2088:	81 e0       	ldi	r24, 0x01	; 1
    208a:	90 e0       	ldi	r25, 0x00	; 0
    208c:	9a 83       	std	Y+2, r25	; 0x02
    208e:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    2090:	c0 98       	cbi	0x18, 0	; 24
    2092:	8e ec       	ldi	r24, 0xCE	; 206
    2094:	8f b9       	out	0x0f, r24	; 15
    2096:	77 9b       	sbis	0x0e, 7	; 14
    2098:	fe cf       	rjmp	.-4      	; 0x2096 <rf_security_set_key+0x140>
    209a:	80 e8       	ldi	r24, 0x80	; 128
    209c:	8f b9       	out	0x0f, r24	; 15
    209e:	77 9b       	sbis	0x0e, 7	; 14
    20a0:	fe cf       	rjmp	.-4      	; 0x209e <rf_security_set_key+0x148>
    20a2:	f3 01       	movw	r30, r6
    20a4:	80 81       	ld	r24, Z
    20a6:	8f b9       	out	0x0f, r24	; 15
    20a8:	77 9b       	sbis	0x0e, 7	; 14
    20aa:	fe cf       	rjmp	.-4      	; 0x20a8 <rf_security_set_key+0x152>
    20ac:	31 96       	adiw	r30, 0x01	; 1
    20ae:	4e 16       	cp	r4, r30
    20b0:	5f 06       	cpc	r5, r31
    20b2:	c1 f7       	brne	.-16     	; 0x20a4 <rf_security_set_key+0x14e>
    20b4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    20b6:	c0 98       	cbi	0x18, 0	; 24
    20b8:	8e e9       	ldi	r24, 0x9E	; 158
    20ba:	8f b9       	out	0x0f, r24	; 15
    20bc:	77 9b       	sbis	0x0e, 7	; 14
    20be:	fe cf       	rjmp	.-4      	; 0x20bc <rf_security_set_key+0x166>
    20c0:	80 e8       	ldi	r24, 0x80	; 128
    20c2:	8f b9       	out	0x0f, r24	; 15
    20c4:	77 9b       	sbis	0x0e, 7	; 14
    20c6:	fe cf       	rjmp	.-4      	; 0x20c4 <rf_security_set_key+0x16e>
    20c8:	f4 01       	movw	r30, r8
    20ca:	80 81       	ld	r24, Z
    20cc:	8f b9       	out	0x0f, r24	; 15
    20ce:	77 9b       	sbis	0x0e, 7	; 14
    20d0:	fe cf       	rjmp	.-4      	; 0x20ce <rf_security_set_key+0x178>
    20d2:	08 94       	sec
    20d4:	81 1c       	adc	r8, r1
    20d6:	91 1c       	adc	r9, r1
    20d8:	48 14       	cp	r4, r8
    20da:	59 04       	cpc	r5, r9
    20dc:	a9 f7       	brne	.-22     	; 0x20c8 <rf_security_set_key+0x172>
    20de:	c0 9a       	sbi	0x18, 0	; 24
}
    20e0:	0f 90       	pop	r0
    20e2:	0f 90       	pop	r0
    20e4:	cf 91       	pop	r28
    20e6:	df 91       	pop	r29
    20e8:	1f 91       	pop	r17
    20ea:	0f 91       	pop	r16
    20ec:	ff 90       	pop	r15
    20ee:	ef 90       	pop	r14
    20f0:	df 90       	pop	r13
    20f2:	cf 90       	pop	r12
    20f4:	bf 90       	pop	r11
    20f6:	af 90       	pop	r10
    20f8:	9f 90       	pop	r9
    20fa:	8f 90       	pop	r8
    20fc:	7f 90       	pop	r7
    20fe:	6f 90       	pop	r6
    2100:	5f 90       	pop	r5
    2102:	4f 90       	pop	r4
    2104:	08 95       	ret

00002106 <rf_power_up>:
}

void rf_power_up()
{

    DISABLE_GLOBAL_INT();
    2106:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCON);
    2108:	c0 98       	cbi	0x18, 0	; 24
    210a:	81 e0       	ldi	r24, 0x01	; 1
    210c:	8f b9       	out	0x0f, r24	; 15
    210e:	77 9b       	sbis	0x0e, 7	; 14
    2110:	fe cf       	rjmp	.-4      	; 0x210e <rf_power_up+0x8>
    2112:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
    2114:	88 ee       	ldi	r24, 0xE8	; 232
    2116:	93 e0       	ldi	r25, 0x03	; 3
    2118:	0e 94 89 2d 	call	0x5b12	; 0x5b12 <nrk_spin_wait_us>
    ENABLE_GLOBAL_INT();
    211c:	78 94       	sei

}
    211e:	08 95       	ret

00002120 <rf_set_rx>:
}



void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
    2120:	cf 93       	push	r28
    2122:	df 93       	push	r29
    2124:	ec 01       	movw	r28, r24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    2126:	c0 98       	cbi	0x18, 0	; 24
    2128:	88 e0       	ldi	r24, 0x08	; 8
    212a:	8f b9       	out	0x0f, r24	; 15
    212c:	77 9b       	sbis	0x0e, 7	; 14
    212e:	fe cf       	rjmp	.-4      	; 0x212c <rf_set_rx+0xc>
    2130:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    2132:	c0 98       	cbi	0x18, 0	; 24
    2134:	88 e0       	ldi	r24, 0x08	; 8
    2136:	8f b9       	out	0x0f, r24	; 15
    2138:	77 9b       	sbis	0x0e, 7	; 14
    213a:	fe cf       	rjmp	.-4      	; 0x2138 <rf_set_rx+0x18>
    213c:	c0 9a       	sbi	0x18, 0	; 24
    halRfSetChannel(channel);
    213e:	86 2f       	mov	r24, r22
    2140:	0e 94 80 08 	call	0x1100	; 0x1100 <halRfSetChannel>
    rfSettings.pRxInfo = pRRI;
    2144:	d0 93 49 07 	sts	0x0749, r29
    2148:	c0 93 48 07 	sts	0x0748, r28

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    214c:	df 91       	pop	r29
    214e:	cf 91       	pop	r28
    2150:	08 95       	ret

00002152 <rf_set_channel>:
void rf_set_channel( uint8_t channel )
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    halRfSetChannel(channel);
    2152:	0e 94 80 08 	call	0x1100	; 0x1100 <halRfSetChannel>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    2156:	08 95       	ret

00002158 <rf_init>:
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{
    2158:	df 92       	push	r13
    215a:	ef 92       	push	r14
    215c:	ff 92       	push	r15
    215e:	0f 93       	push	r16
    2160:	1f 93       	push	r17
    2162:	df 93       	push	r29
    2164:	cf 93       	push	r28
    2166:	00 d0       	rcall	.+0      	; 0x2168 <rf_init+0x10>
    2168:	cd b7       	in	r28, 0x3d	; 61
    216a:	de b7       	in	r29, 0x3e	; 62
    216c:	8c 01       	movw	r16, r24
    216e:	d6 2e       	mov	r13, r22
    2170:	5a 83       	std	Y+2, r21	; 0x02
    2172:	49 83       	std	Y+1, r20	; 0x01
    2174:	79 01       	movw	r14, r18
        nrk_kprintf (PSTR ("CC2420 ERROR:  Access to semaphore failed\r\n"));
    }
#endif

    // Make sure that the voltage regulator is on, and that the reset pin is inactive
    SET_VREG_ACTIVE();
    2176:	dd 9a       	sbi	0x1b, 5	; 27
    halWait(1000);
    2178:	88 ee       	ldi	r24, 0xE8	; 232
    217a:	93 e0       	ldi	r25, 0x03	; 3
    217c:	0e 94 11 14 	call	0x2822	; 0x2822 <halWait>
    SET_RESET_ACTIVE();
    2180:	de 98       	cbi	0x1b, 6	; 27
    halWait(1);
    2182:	81 e0       	ldi	r24, 0x01	; 1
    2184:	90 e0       	ldi	r25, 0x00	; 0
    2186:	0e 94 11 14 	call	0x2822	; 0x2822 <halWait>
    SET_RESET_INACTIVE();
    218a:	de 9a       	sbi	0x1b, 6	; 27
    halWait(100);
    218c:	84 e6       	ldi	r24, 0x64	; 100
    218e:	90 e0       	ldi	r25, 0x00	; 0
    2190:	0e 94 11 14 	call	0x2822	; 0x2822 <halWait>
    // Initialize the FIFOP external interrupt
    //FIFOP_INT_INIT();
    //ENABLE_FIFOP_INT();

    // Turn off all interrupts while we're accessing the CC2420 registers
    DISABLE_GLOBAL_INT();
    2194:	f8 94       	cli

    FASTSPI_STROBE(CC2420_SXOSCON);
    2196:	c0 98       	cbi	0x18, 0	; 24
    2198:	81 e0       	ldi	r24, 0x01	; 1
    219a:	8f b9       	out	0x0f, r24	; 15
    219c:	77 9b       	sbis	0x0e, 7	; 14
    219e:	fe cf       	rjmp	.-4      	; 0x219c <rf_init+0x44>
    21a0:	c0 9a       	sbi	0x18, 0	; 24
    mdmctrl0=0x02E2;
    21a2:	82 ee       	ldi	r24, 0xE2	; 226
    21a4:	92 e0       	ldi	r25, 0x02	; 2
    21a6:	90 93 47 07 	sts	0x0747, r25
    21aa:	80 93 46 07 	sts	0x0746, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);  // Std Preamble, CRC, no auto ack, no hw addr decoding
    21ae:	c0 98       	cbi	0x18, 0	; 24
    21b0:	81 e1       	ldi	r24, 0x11	; 17
    21b2:	8f b9       	out	0x0f, r24	; 15
    21b4:	77 9b       	sbis	0x0e, 7	; 14
    21b6:	fe cf       	rjmp	.-4      	; 0x21b4 <rf_init+0x5c>
    21b8:	82 e0       	ldi	r24, 0x02	; 2
    21ba:	8f b9       	out	0x0f, r24	; 15
    21bc:	77 9b       	sbis	0x0e, 7	; 14
    21be:	fe cf       	rjmp	.-4      	; 0x21bc <rf_init+0x64>
    21c0:	82 ee       	ldi	r24, 0xE2	; 226
    21c2:	8f b9       	out	0x0f, r24	; 15
    21c4:	77 9b       	sbis	0x0e, 7	; 14
    21c6:	fe cf       	rjmp	.-4      	; 0x21c4 <rf_init+0x6c>
    21c8:	c0 9a       	sbi	0x18, 0	; 24
    //FASTSPI_SETREG(CC2420_MDMCTRL0, 0x0AF2);  // Turn on automatic packet acknowledgment
    // Turn on hw addre decoding
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // Set the correlation threshold = 20
    21ca:	c0 98       	cbi	0x18, 0	; 24
    21cc:	82 e1       	ldi	r24, 0x12	; 18
    21ce:	8f b9       	out	0x0f, r24	; 15
    21d0:	77 9b       	sbis	0x0e, 7	; 14
    21d2:	fe cf       	rjmp	.-4      	; 0x21d0 <rf_init+0x78>
    21d4:	85 e0       	ldi	r24, 0x05	; 5
    21d6:	8f b9       	out	0x0f, r24	; 15
    21d8:	77 9b       	sbis	0x0e, 7	; 14
    21da:	fe cf       	rjmp	.-4      	; 0x21d8 <rf_init+0x80>
    21dc:	1f b8       	out	0x0f, r1	; 15
    21de:	77 9b       	sbis	0x0e, 7	; 14
    21e0:	fe cf       	rjmp	.-4      	; 0x21de <rf_init+0x86>
    21e2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_IOCFG0, 0x007F);   // Set the FIFOP threshold to maximum
    21e4:	c0 98       	cbi	0x18, 0	; 24
    21e6:	8c e1       	ldi	r24, 0x1C	; 28
    21e8:	8f b9       	out	0x0f, r24	; 15
    21ea:	77 9b       	sbis	0x0e, 7	; 14
    21ec:	fe cf       	rjmp	.-4      	; 0x21ea <rf_init+0x92>
    21ee:	1f b8       	out	0x0f, r1	; 15
    21f0:	77 9b       	sbis	0x0e, 7	; 14
    21f2:	fe cf       	rjmp	.-4      	; 0x21f0 <rf_init+0x98>
    21f4:	8f e7       	ldi	r24, 0x7F	; 127
    21f6:	8f b9       	out	0x0f, r24	; 15
    21f8:	77 9b       	sbis	0x0e, 7	; 14
    21fa:	fe cf       	rjmp	.-4      	; 0x21f8 <rf_init+0xa0>
    21fc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security"
    21fe:	c0 98       	cbi	0x18, 0	; 24
    2200:	89 e1       	ldi	r24, 0x19	; 25
    2202:	8f b9       	out	0x0f, r24	; 15
    2204:	77 9b       	sbis	0x0e, 7	; 14
    2206:	fe cf       	rjmp	.-4      	; 0x2204 <rf_init+0xac>
    2208:	81 e0       	ldi	r24, 0x01	; 1
    220a:	8f b9       	out	0x0f, r24	; 15
    220c:	77 9b       	sbis	0x0e, 7	; 14
    220e:	fe cf       	rjmp	.-4      	; 0x220c <rf_init+0xb4>
    2210:	84 ec       	ldi	r24, 0xC4	; 196
    2212:	8f b9       	out	0x0f, r24	; 15
    2214:	77 9b       	sbis	0x0e, 7	; 14
    2216:	fe cf       	rjmp	.-4      	; 0x2214 <rf_init+0xbc>
    2218:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_RXCTRL1, 0x1A56); // All default except
    221a:	c0 98       	cbi	0x18, 0	; 24
    221c:	87 e1       	ldi	r24, 0x17	; 23
    221e:	8f b9       	out	0x0f, r24	; 15
    2220:	77 9b       	sbis	0x0e, 7	; 14
    2222:	fe cf       	rjmp	.-4      	; 0x2220 <rf_init+0xc8>
    2224:	8a e1       	ldi	r24, 0x1A	; 26
    2226:	8f b9       	out	0x0f, r24	; 15
    2228:	77 9b       	sbis	0x0e, 7	; 14
    222a:	fe cf       	rjmp	.-4      	; 0x2228 <rf_init+0xd0>
    222c:	86 e5       	ldi	r24, 0x56	; 86
    222e:	8f b9       	out	0x0f, r24	; 15
    2230:	77 9b       	sbis	0x0e, 7	; 14
    2232:	fe cf       	rjmp	.-4      	; 0x2230 <rf_init+0xd8>
    2234:	c0 9a       	sbi	0x18, 0	; 24
        nrk_spin_wait_us(500);

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    2236:	84 ef       	ldi	r24, 0xF4	; 244
    2238:	91 e0       	ldi	r25, 0x01	; 1
    223a:	0e 94 89 2d 	call	0x5b12	; 0x5b12 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    223e:	c0 98       	cbi	0x18, 0	; 24
    2240:	88 ee       	ldi	r24, 0xE8	; 232
    2242:	8f b9       	out	0x0f, r24	; 15
    2244:	77 9b       	sbis	0x0e, 7	; 14
    2246:	fe cf       	rjmp	.-4      	; 0x2244 <rf_init+0xec>
    2248:	80 e8       	ldi	r24, 0x80	; 128
    224a:	8f b9       	out	0x0f, r24	; 15
    224c:	77 9b       	sbis	0x0e, 7	; 14
    224e:	fe cf       	rjmp	.-4      	; 0x224c <rf_init+0xf4>
    2250:	fe 01       	movw	r30, r28
    2252:	31 96       	adiw	r30, 0x01	; 1
    2254:	9e 01       	movw	r18, r28
    2256:	2d 5f       	subi	r18, 0xFD	; 253
    2258:	3f 4f       	sbci	r19, 0xFF	; 255
    225a:	80 81       	ld	r24, Z
    225c:	8f b9       	out	0x0f, r24	; 15
    225e:	77 9b       	sbis	0x0e, 7	; 14
    2260:	fe cf       	rjmp	.-4      	; 0x225e <rf_init+0x106>
    2262:	31 96       	adiw	r30, 0x01	; 1
    2264:	e2 17       	cp	r30, r18
    2266:	f3 07       	cpc	r31, r19
    2268:	c1 f7       	brne	.-16     	; 0x225a <rf_init+0x102>
    226a:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    226c:	84 ef       	ldi	r24, 0xF4	; 244
    226e:	91 e0       	ldi	r25, 0x01	; 1
    2270:	0e 94 89 2d 	call	0x5b12	; 0x5b12 <nrk_spin_wait_us>

    ENABLE_GLOBAL_INT();
    2274:	78 94       	sei

    // Set the RF channel
    halRfSetChannel(channel);
    2276:	8d 2d       	mov	r24, r13
    2278:	0e 94 80 08 	call	0x1100	; 0x1100 <halRfSetChannel>

    // Turn interrupts back on
    ENABLE_GLOBAL_INT();
    227c:	78 94       	sei

    // Set the protocol configuration
    rfSettings.pRxInfo = pRRI;
    227e:	10 93 49 07 	sts	0x0749, r17
    2282:	00 93 48 07 	sts	0x0748, r16
    rfSettings.panId = panId;
    2286:	89 81       	ldd	r24, Y+1	; 0x01
    2288:	9a 81       	ldd	r25, Y+2	; 0x02
    228a:	90 93 4d 07 	sts	0x074D, r25
    228e:	80 93 4c 07 	sts	0x074C, r24
    rfSettings.myAddr = myAddr;
    2292:	f0 92 4f 07 	sts	0x074F, r15
    2296:	e0 92 4e 07 	sts	0x074E, r14
    rfSettings.txSeqNumber = 0;
    229a:	10 92 4a 07 	sts	0x074A, r1
    rfSettings.receiveOn = FALSE;
    229e:	10 92 50 07 	sts	0x0750, r1

    // Wait for the crystal oscillator to become stable
    halRfWaitForCrystalOscillator();
    22a2:	0e 94 9a 08 	call	0x1134	; 0x1134 <halRfWaitForCrystalOscillator>
        nrk_kprintf (PSTR ("CC2420 ERROR:  Release of semaphore failed\r\n"));
        _nrk_errno_set (2);
    }
#endif

    auto_ack_enable=0;
    22a6:	10 92 53 07 	sts	0x0753, r1
    security_enable=0;
    22aa:	10 92 45 07 	sts	0x0745, r1
    last_pkt_encrypted=0;
    22ae:	10 92 54 07 	sts	0x0754, r1
} // rf_init()
    22b2:	0f 90       	pop	r0
    22b4:	0f 90       	pop	r0
    22b6:	cf 91       	pop	r28
    22b8:	df 91       	pop	r29
    22ba:	1f 91       	pop	r17
    22bc:	0f 91       	pop	r16
    22be:	ff 90       	pop	r15
    22c0:	ef 90       	pop	r14
    22c2:	df 90       	pop	r13
    22c4:	08 95       	ret

000022c6 <cc259x_tx>:
}


void cc259x_tx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    22c6:	80 91 db 01 	lds	r24, 0x01DB
    22ca:	0e 94 8d 11 	call	0x231a	; 0x231a <nrk_gpio_set>
    nrk_gpio_set(NRK_DEBUG_0);
    22ce:	80 91 da 01 	lds	r24, 0x01DA
    22d2:	0e 94 8d 11 	call	0x231a	; 0x231a <nrk_gpio_set>
}
    22d6:	08 95       	ret

000022d8 <cc259x_rx>:

#define OSC_STARTUP_DELAY	1000

void cc259x_rx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    22d8:	80 91 db 01 	lds	r24, 0x01DB
    22dc:	0e 94 8d 11 	call	0x231a	; 0x231a <nrk_gpio_set>
    nrk_gpio_clr(NRK_DEBUG_0);
    22e0:	80 91 da 01 	lds	r24, 0x01DA
    22e4:	0e 94 d5 11 	call	0x23aa	; 0x23aa <nrk_gpio_clr>
}
    22e8:	08 95       	ret

000022ea <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
    return NRK_ERROR;
}
    22ea:	8f ef       	ldi	r24, 0xFF	; 255
    22ec:	08 95       	ret

000022ee <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
    if(uart_num==0)
    22ee:	88 23       	and	r24, r24
    22f0:	29 f4       	brne	.+10     	; 0x22fc <nrk_uart_data_ready+0xe>
    {
        if( UCSR0A & BM(RXC0) ) return 1;
    22f2:	8b b1       	in	r24, 0x0b	; 11
    22f4:	88 1f       	adc	r24, r24
    22f6:	88 27       	eor	r24, r24
    22f8:	88 1f       	adc	r24, r24
    22fa:	08 95       	ret
    }
    if(uart_num==1)
    22fc:	81 30       	cpi	r24, 0x01	; 1
    22fe:	11 f0       	breq	.+4      	; 0x2304 <nrk_uart_data_ready+0x16>
    2300:	80 e0       	ldi	r24, 0x00	; 0
    2302:	08 95       	ret
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    2304:	80 91 9b 00 	lds	r24, 0x009B
    2308:	88 1f       	adc	r24, r24
    230a:	88 27       	eor	r24, r24
    230c:	88 1f       	adc	r24, r24
    }
    return 0;
}
    230e:	08 95       	ret

00002310 <getc0>:

char getc0(void)
{
    unsigned char tmp;
    UART0_WAIT_AND_RECEIVE(tmp);
    2310:	5f 9b       	sbis	0x0b, 7	; 11
    2312:	fe cf       	rjmp	.-4      	; 0x2310 <getc0>
    2314:	5f 98       	cbi	0x0b, 7	; 11
    2316:	8c b1       	in	r24, 0x0c	; 12
    return tmp;
}
    2318:	08 95       	ret

0000231a <nrk_gpio_set>:
NRK_INVALID_PIN( GPIO34 )

//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    231a:	38 2f       	mov	r19, r24
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    231c:	8f 3f       	cpi	r24, 0xFF	; 255
    231e:	09 f4       	brne	.+2      	; 0x2322 <nrk_gpio_set+0x8>
    2320:	42 c0       	rjmp	.+132    	; 0x23a6 <nrk_gpio_set+0x8c>
//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    2322:	28 2f       	mov	r18, r24
    2324:	26 95       	lsr	r18
    2326:	26 95       	lsr	r18
    2328:	26 95       	lsr	r18
    232a:	81 e0       	ldi	r24, 0x01	; 1
    232c:	90 e0       	ldi	r25, 0x00	; 0
    232e:	02 c0       	rjmp	.+4      	; 0x2334 <nrk_gpio_set+0x1a>
    2330:	88 0f       	add	r24, r24
    2332:	99 1f       	adc	r25, r25
    2334:	2a 95       	dec	r18
    2336:	e2 f7       	brpl	.-8      	; 0x2330 <nrk_gpio_set+0x16>
    2338:	98 2f       	mov	r25, r24

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    233a:	23 2f       	mov	r18, r19
    233c:	30 e0       	ldi	r19, 0x00	; 0
    233e:	27 70       	andi	r18, 0x07	; 7
    2340:	30 70       	andi	r19, 0x00	; 0
    2342:	22 30       	cpi	r18, 0x02	; 2
    2344:	31 05       	cpc	r19, r1
    2346:	e1 f0       	breq	.+56     	; 0x2380 <nrk_gpio_set+0x66>
    2348:	23 30       	cpi	r18, 0x03	; 3
    234a:	31 05       	cpc	r19, r1
    234c:	3c f4       	brge	.+14     	; 0x235c <nrk_gpio_set+0x42>
    234e:	21 15       	cp	r18, r1
    2350:	31 05       	cpc	r19, r1
    2352:	71 f0       	breq	.+28     	; 0x2370 <nrk_gpio_set+0x56>
    2354:	21 30       	cpi	r18, 0x01	; 1
    2356:	31 05       	cpc	r19, r1
    2358:	31 f5       	brne	.+76     	; 0x23a6 <nrk_gpio_set+0x8c>
    235a:	0e c0       	rjmp	.+28     	; 0x2378 <nrk_gpio_set+0x5e>
    235c:	24 30       	cpi	r18, 0x04	; 4
    235e:	31 05       	cpc	r19, r1
    2360:	b9 f0       	breq	.+46     	; 0x2390 <nrk_gpio_set+0x76>
    2362:	24 30       	cpi	r18, 0x04	; 4
    2364:	31 05       	cpc	r19, r1
    2366:	84 f0       	brlt	.+32     	; 0x2388 <nrk_gpio_set+0x6e>
    2368:	25 30       	cpi	r18, 0x05	; 5
    236a:	31 05       	cpc	r19, r1
    236c:	e1 f4       	brne	.+56     	; 0x23a6 <nrk_gpio_set+0x8c>
    236e:	14 c0       	rjmp	.+40     	; 0x2398 <nrk_gpio_set+0x7e>
    {
        case NRK_PORTA: PORTA |= bitvalue;
    2370:	8b b3       	in	r24, 0x1b	; 27
    2372:	98 2b       	or	r25, r24
    2374:	9b bb       	out	0x1b, r25	; 27
    2376:	15 c0       	rjmp	.+42     	; 0x23a2 <nrk_gpio_set+0x88>
            break;
        case NRK_PORTB: PORTB |= bitvalue;
    2378:	88 b3       	in	r24, 0x18	; 24
    237a:	98 2b       	or	r25, r24
    237c:	98 bb       	out	0x18, r25	; 24
    237e:	11 c0       	rjmp	.+34     	; 0x23a2 <nrk_gpio_set+0x88>
            break;
        case NRK_PORTC: PORTC |= bitvalue;
    2380:	85 b3       	in	r24, 0x15	; 21
    2382:	98 2b       	or	r25, r24
    2384:	95 bb       	out	0x15, r25	; 21
    2386:	0d c0       	rjmp	.+26     	; 0x23a2 <nrk_gpio_set+0x88>
            break;
        case NRK_PORTD: PORTD |= bitvalue;
    2388:	82 b3       	in	r24, 0x12	; 18
    238a:	98 2b       	or	r25, r24
    238c:	92 bb       	out	0x12, r25	; 18
    238e:	09 c0       	rjmp	.+18     	; 0x23a2 <nrk_gpio_set+0x88>
            break;
        case NRK_PORTE: PORTE |= bitvalue;
    2390:	83 b1       	in	r24, 0x03	; 3
    2392:	98 2b       	or	r25, r24
    2394:	93 b9       	out	0x03, r25	; 3
    2396:	05 c0       	rjmp	.+10     	; 0x23a2 <nrk_gpio_set+0x88>
            break;
        case NRK_PORTF: PORTF |= bitvalue;
    2398:	80 91 62 00 	lds	r24, 0x0062
    239c:	98 2b       	or	r25, r24
    239e:	90 93 62 00 	sts	0x0062, r25
    23a2:	81 e0       	ldi	r24, 0x01	; 1
    23a4:	08 95       	ret
            break;
    23a6:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
    }
    return 1;
}
    23a8:	08 95       	ret

000023aa <nrk_gpio_clr>:

int8_t nrk_gpio_clr(uint8_t pin)
{
    23aa:	38 2f       	mov	r19, r24
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    23ac:	8f 3f       	cpi	r24, 0xFF	; 255
    23ae:	09 f4       	brne	.+2      	; 0x23b2 <nrk_gpio_clr+0x8>
    23b0:	43 c0       	rjmp	.+134    	; 0x2438 <nrk_gpio_clr+0x8e>
}

int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);
    23b2:	28 2f       	mov	r18, r24
    23b4:	26 95       	lsr	r18
    23b6:	26 95       	lsr	r18
    23b8:	26 95       	lsr	r18
    23ba:	81 e0       	ldi	r24, 0x01	; 1
    23bc:	90 e0       	ldi	r25, 0x00	; 0
    23be:	02 c0       	rjmp	.+4      	; 0x23c4 <nrk_gpio_clr+0x1a>
    23c0:	88 0f       	add	r24, r24
    23c2:	99 1f       	adc	r25, r25
    23c4:	2a 95       	dec	r18
    23c6:	e2 f7       	brpl	.-8      	; 0x23c0 <nrk_gpio_clr+0x16>
    23c8:	98 2f       	mov	r25, r24
    23ca:	90 95       	com	r25

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    23cc:	23 2f       	mov	r18, r19
    23ce:	30 e0       	ldi	r19, 0x00	; 0
    23d0:	27 70       	andi	r18, 0x07	; 7
    23d2:	30 70       	andi	r19, 0x00	; 0
    23d4:	22 30       	cpi	r18, 0x02	; 2
    23d6:	31 05       	cpc	r19, r1
    23d8:	e1 f0       	breq	.+56     	; 0x2412 <nrk_gpio_clr+0x68>
    23da:	23 30       	cpi	r18, 0x03	; 3
    23dc:	31 05       	cpc	r19, r1
    23de:	3c f4       	brge	.+14     	; 0x23ee <nrk_gpio_clr+0x44>
    23e0:	21 15       	cp	r18, r1
    23e2:	31 05       	cpc	r19, r1
    23e4:	71 f0       	breq	.+28     	; 0x2402 <nrk_gpio_clr+0x58>
    23e6:	21 30       	cpi	r18, 0x01	; 1
    23e8:	31 05       	cpc	r19, r1
    23ea:	31 f5       	brne	.+76     	; 0x2438 <nrk_gpio_clr+0x8e>
    23ec:	0e c0       	rjmp	.+28     	; 0x240a <nrk_gpio_clr+0x60>
    23ee:	24 30       	cpi	r18, 0x04	; 4
    23f0:	31 05       	cpc	r19, r1
    23f2:	b9 f0       	breq	.+46     	; 0x2422 <nrk_gpio_clr+0x78>
    23f4:	24 30       	cpi	r18, 0x04	; 4
    23f6:	31 05       	cpc	r19, r1
    23f8:	84 f0       	brlt	.+32     	; 0x241a <nrk_gpio_clr+0x70>
    23fa:	25 30       	cpi	r18, 0x05	; 5
    23fc:	31 05       	cpc	r19, r1
    23fe:	e1 f4       	brne	.+56     	; 0x2438 <nrk_gpio_clr+0x8e>
    2400:	14 c0       	rjmp	.+40     	; 0x242a <nrk_gpio_clr+0x80>
    {
        case NRK_PORTA: PORTA &= bitvalue;
    2402:	8b b3       	in	r24, 0x1b	; 27
    2404:	98 23       	and	r25, r24
    2406:	9b bb       	out	0x1b, r25	; 27
    2408:	15 c0       	rjmp	.+42     	; 0x2434 <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTB: PORTB &= bitvalue;
    240a:	88 b3       	in	r24, 0x18	; 24
    240c:	98 23       	and	r25, r24
    240e:	98 bb       	out	0x18, r25	; 24
    2410:	11 c0       	rjmp	.+34     	; 0x2434 <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTC: PORTC &= bitvalue;
    2412:	85 b3       	in	r24, 0x15	; 21
    2414:	98 23       	and	r25, r24
    2416:	95 bb       	out	0x15, r25	; 21
    2418:	0d c0       	rjmp	.+26     	; 0x2434 <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTD: PORTD &= bitvalue;
    241a:	82 b3       	in	r24, 0x12	; 18
    241c:	98 23       	and	r25, r24
    241e:	92 bb       	out	0x12, r25	; 18
    2420:	09 c0       	rjmp	.+18     	; 0x2434 <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTE: PORTE &= bitvalue;
    2422:	83 b1       	in	r24, 0x03	; 3
    2424:	98 23       	and	r25, r24
    2426:	93 b9       	out	0x03, r25	; 3
    2428:	05 c0       	rjmp	.+10     	; 0x2434 <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTF: PORTF &= bitvalue;
    242a:	80 91 62 00 	lds	r24, 0x0062
    242e:	98 23       	and	r25, r24
    2430:	90 93 62 00 	sts	0x0062, r25
    2434:	81 e0       	ldi	r24, 0x01	; 1
    2436:	08 95       	ret
            break;
    2438:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
    }
    return 1;
}
    243a:	08 95       	ret

0000243c <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    243c:	28 2f       	mov	r18, r24
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    243e:	8f 3f       	cpi	r24, 0xFF	; 255
    2440:	69 f1       	breq	.+90     	; 0x249c <nrk_gpio_get+0x60>
    switch (pin & 0x07)
    2442:	90 e0       	ldi	r25, 0x00	; 0
    2444:	87 70       	andi	r24, 0x07	; 7
    2446:	90 70       	andi	r25, 0x00	; 0
    2448:	82 30       	cpi	r24, 0x02	; 2
    244a:	91 05       	cpc	r25, r1
    244c:	a9 f0       	breq	.+42     	; 0x2478 <nrk_gpio_get+0x3c>
    244e:	83 30       	cpi	r24, 0x03	; 3
    2450:	91 05       	cpc	r25, r1
    2452:	2c f4       	brge	.+10     	; 0x245e <nrk_gpio_get+0x22>
    2454:	00 97       	sbiw	r24, 0x00	; 0
    2456:	61 f0       	breq	.+24     	; 0x2470 <nrk_gpio_get+0x34>
    2458:	01 97       	sbiw	r24, 0x01	; 1
    245a:	01 f5       	brne	.+64     	; 0x249c <nrk_gpio_get+0x60>
    245c:	0b c0       	rjmp	.+22     	; 0x2474 <nrk_gpio_get+0x38>
    245e:	84 30       	cpi	r24, 0x04	; 4
    2460:	91 05       	cpc	r25, r1
    2462:	71 f0       	breq	.+28     	; 0x2480 <nrk_gpio_get+0x44>
    2464:	84 30       	cpi	r24, 0x04	; 4
    2466:	91 05       	cpc	r25, r1
    2468:	4c f0       	brlt	.+18     	; 0x247c <nrk_gpio_get+0x40>
    246a:	05 97       	sbiw	r24, 0x05	; 5
    246c:	b9 f4       	brne	.+46     	; 0x249c <nrk_gpio_get+0x60>
    246e:	0a c0       	rjmp	.+20     	; 0x2484 <nrk_gpio_get+0x48>
    {
        case NRK_PORTA:
            return !!(PINA & BM((pin & 0xF8) >> 3));
    2470:	89 b3       	in	r24, 0x19	; 25
    2472:	09 c0       	rjmp	.+18     	; 0x2486 <nrk_gpio_get+0x4a>
        case NRK_PORTB:
            return !!(PINB & BM((pin & 0xF8) >> 3));
    2474:	86 b3       	in	r24, 0x16	; 22
    2476:	07 c0       	rjmp	.+14     	; 0x2486 <nrk_gpio_get+0x4a>
        case NRK_PORTC:
            return !!(PINC & BM((pin & 0xF8) >> 3));
    2478:	83 b3       	in	r24, 0x13	; 19
    247a:	05 c0       	rjmp	.+10     	; 0x2486 <nrk_gpio_get+0x4a>
        case NRK_PORTD:
            return !!(PIND & BM((pin & 0xF8) >> 3));
    247c:	80 b3       	in	r24, 0x10	; 16
    247e:	03 c0       	rjmp	.+6      	; 0x2486 <nrk_gpio_get+0x4a>
        case NRK_PORTE:
            return !!(PINE & BM((pin & 0xF8) >> 3));
    2480:	81 b1       	in	r24, 0x01	; 1
    2482:	01 c0       	rjmp	.+2      	; 0x2486 <nrk_gpio_get+0x4a>
        case NRK_PORTF:
            return !!(PINF & BM((pin & 0xF8) >> 3));
    2484:	80 b1       	in	r24, 0x00	; 0
    2486:	90 e0       	ldi	r25, 0x00	; 0
    2488:	26 95       	lsr	r18
    248a:	26 95       	lsr	r18
    248c:	26 95       	lsr	r18
    248e:	02 c0       	rjmp	.+4      	; 0x2494 <nrk_gpio_get+0x58>
    2490:	95 95       	asr	r25
    2492:	87 95       	ror	r24
    2494:	2a 95       	dec	r18
    2496:	e2 f7       	brpl	.-8      	; 0x2490 <nrk_gpio_get+0x54>
    2498:	81 70       	andi	r24, 0x01	; 1
    249a:	08 95       	ret
    249c:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
    }
    return -1;
}
    249e:	08 95       	ret

000024a0 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
    if(enable) SFIOR &= ~BM(PUD);
    24a0:	88 23       	and	r24, r24
    24a2:	19 f0       	breq	.+6      	; 0x24aa <nrk_gpio_pullups+0xa>
    24a4:	80 b5       	in	r24, 0x20	; 32
    24a6:	8b 7f       	andi	r24, 0xFB	; 251
    24a8:	02 c0       	rjmp	.+4      	; 0x24ae <nrk_gpio_pullups+0xe>
    else SFIOR |= BM(PUD);
    24aa:	80 b5       	in	r24, 0x20	; 32
    24ac:	84 60       	ori	r24, 0x04	; 4
    24ae:	80 bd       	out	0x20, r24	; 32
    return NRK_OK;
}
    24b0:	81 e0       	ldi	r24, 0x01	; 1
    24b2:	08 95       	ret

000024b4 <nrk_gpio_toggle>:

int8_t nrk_gpio_toggle(uint8_t pin)
{
    24b4:	38 2f       	mov	r19, r24
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    24b6:	8f 3f       	cpi	r24, 0xFF	; 255
    24b8:	09 f4       	brne	.+2      	; 0x24bc <nrk_gpio_toggle+0x8>
    24ba:	42 c0       	rjmp	.+132    	; 0x2540 <nrk_gpio_toggle+0x8c>
}

int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    24bc:	28 2f       	mov	r18, r24
    24be:	26 95       	lsr	r18
    24c0:	26 95       	lsr	r18
    24c2:	26 95       	lsr	r18
    24c4:	81 e0       	ldi	r24, 0x01	; 1
    24c6:	90 e0       	ldi	r25, 0x00	; 0
    24c8:	02 c0       	rjmp	.+4      	; 0x24ce <nrk_gpio_toggle+0x1a>
    24ca:	88 0f       	add	r24, r24
    24cc:	99 1f       	adc	r25, r25
    24ce:	2a 95       	dec	r18
    24d0:	e2 f7       	brpl	.-8      	; 0x24ca <nrk_gpio_toggle+0x16>
    24d2:	98 2f       	mov	r25, r24

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    24d4:	23 2f       	mov	r18, r19
    24d6:	30 e0       	ldi	r19, 0x00	; 0
    24d8:	27 70       	andi	r18, 0x07	; 7
    24da:	30 70       	andi	r19, 0x00	; 0
    24dc:	22 30       	cpi	r18, 0x02	; 2
    24de:	31 05       	cpc	r19, r1
    24e0:	e1 f0       	breq	.+56     	; 0x251a <nrk_gpio_toggle+0x66>
    24e2:	23 30       	cpi	r18, 0x03	; 3
    24e4:	31 05       	cpc	r19, r1
    24e6:	3c f4       	brge	.+14     	; 0x24f6 <nrk_gpio_toggle+0x42>
    24e8:	21 15       	cp	r18, r1
    24ea:	31 05       	cpc	r19, r1
    24ec:	71 f0       	breq	.+28     	; 0x250a <nrk_gpio_toggle+0x56>
    24ee:	21 30       	cpi	r18, 0x01	; 1
    24f0:	31 05       	cpc	r19, r1
    24f2:	31 f5       	brne	.+76     	; 0x2540 <nrk_gpio_toggle+0x8c>
    24f4:	0e c0       	rjmp	.+28     	; 0x2512 <nrk_gpio_toggle+0x5e>
    24f6:	24 30       	cpi	r18, 0x04	; 4
    24f8:	31 05       	cpc	r19, r1
    24fa:	b9 f0       	breq	.+46     	; 0x252a <nrk_gpio_toggle+0x76>
    24fc:	24 30       	cpi	r18, 0x04	; 4
    24fe:	31 05       	cpc	r19, r1
    2500:	84 f0       	brlt	.+32     	; 0x2522 <nrk_gpio_toggle+0x6e>
    2502:	25 30       	cpi	r18, 0x05	; 5
    2504:	31 05       	cpc	r19, r1
    2506:	e1 f4       	brne	.+56     	; 0x2540 <nrk_gpio_toggle+0x8c>
    2508:	14 c0       	rjmp	.+40     	; 0x2532 <nrk_gpio_toggle+0x7e>
    {
        case NRK_PORTA: PORTA ^= bitvalue;
    250a:	8b b3       	in	r24, 0x1b	; 27
    250c:	98 27       	eor	r25, r24
    250e:	9b bb       	out	0x1b, r25	; 27
    2510:	15 c0       	rjmp	.+42     	; 0x253c <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
    2512:	88 b3       	in	r24, 0x18	; 24
    2514:	98 27       	eor	r25, r24
    2516:	98 bb       	out	0x18, r25	; 24
    2518:	11 c0       	rjmp	.+34     	; 0x253c <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
    251a:	85 b3       	in	r24, 0x15	; 21
    251c:	98 27       	eor	r25, r24
    251e:	95 bb       	out	0x15, r25	; 21
    2520:	0d c0       	rjmp	.+26     	; 0x253c <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTD: PORTD ^= bitvalue;
    2522:	82 b3       	in	r24, 0x12	; 18
    2524:	98 27       	eor	r25, r24
    2526:	92 bb       	out	0x12, r25	; 18
    2528:	09 c0       	rjmp	.+18     	; 0x253c <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTE: PORTE ^= bitvalue;
    252a:	83 b1       	in	r24, 0x03	; 3
    252c:	98 27       	eor	r25, r24
    252e:	93 b9       	out	0x03, r25	; 3
    2530:	05 c0       	rjmp	.+10     	; 0x253c <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
    2532:	80 91 62 00 	lds	r24, 0x0062
    2536:	98 27       	eor	r25, r24
    2538:	90 93 62 00 	sts	0x0062, r25
    253c:	81 e0       	ldi	r24, 0x01	; 1
    253e:	08 95       	ret
            break;
    2540:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
    }
    return 1;
}
    2542:	08 95       	ret

00002544 <nrk_gpio_direction>:

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    2544:	98 2f       	mov	r25, r24
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2546:	8f 3f       	cpi	r24, 0xFF	; 255
    2548:	09 f4       	brne	.+2      	; 0x254c <nrk_gpio_direction+0x8>
    254a:	88 c0       	rjmp	.+272    	; 0x265c <nrk_gpio_direction+0x118>
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    254c:	86 95       	lsr	r24
    254e:	86 95       	lsr	r24
    2550:	86 95       	lsr	r24
    2552:	21 e0       	ldi	r18, 0x01	; 1
    2554:	30 e0       	ldi	r19, 0x00	; 0
    2556:	02 c0       	rjmp	.+4      	; 0x255c <nrk_gpio_direction+0x18>
    2558:	22 0f       	add	r18, r18
    255a:	33 1f       	adc	r19, r19
    255c:	8a 95       	dec	r24
    255e:	e2 f7       	brpl	.-8      	; 0x2558 <nrk_gpio_direction+0x14>
    2560:	42 2f       	mov	r20, r18
    2562:	89 2f       	mov	r24, r25
    2564:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    2566:	66 23       	and	r22, r22
    2568:	09 f0       	breq	.+2      	; 0x256c <nrk_gpio_direction+0x28>
    256a:	47 c0       	rjmp	.+142    	; 0x25fa <nrk_gpio_direction+0xb6>

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);
    256c:	20 95       	com	r18

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    {
        switch (pin & 0x07)
    256e:	87 70       	andi	r24, 0x07	; 7
    2570:	90 70       	andi	r25, 0x00	; 0
    2572:	82 30       	cpi	r24, 0x02	; 2
    2574:	91 05       	cpc	r25, r1
    2576:	09 f1       	breq	.+66     	; 0x25ba <nrk_gpio_direction+0x76>
    2578:	83 30       	cpi	r24, 0x03	; 3
    257a:	91 05       	cpc	r25, r1
    257c:	34 f4       	brge	.+12     	; 0x258a <nrk_gpio_direction+0x46>
    257e:	00 97       	sbiw	r24, 0x00	; 0
    2580:	71 f0       	breq	.+28     	; 0x259e <nrk_gpio_direction+0x5a>
    2582:	01 97       	sbiw	r24, 0x01	; 1
    2584:	09 f0       	breq	.+2      	; 0x2588 <nrk_gpio_direction+0x44>
    2586:	6a c0       	rjmp	.+212    	; 0x265c <nrk_gpio_direction+0x118>
    2588:	11 c0       	rjmp	.+34     	; 0x25ac <nrk_gpio_direction+0x68>
    258a:	84 30       	cpi	r24, 0x04	; 4
    258c:	91 05       	cpc	r25, r1
    258e:	19 f1       	breq	.+70     	; 0x25d6 <nrk_gpio_direction+0x92>
    2590:	84 30       	cpi	r24, 0x04	; 4
    2592:	91 05       	cpc	r25, r1
    2594:	cc f0       	brlt	.+50     	; 0x25c8 <nrk_gpio_direction+0x84>
    2596:	05 97       	sbiw	r24, 0x05	; 5
    2598:	09 f0       	breq	.+2      	; 0x259c <nrk_gpio_direction+0x58>
    259a:	60 c0       	rjmp	.+192    	; 0x265c <nrk_gpio_direction+0x118>
    259c:	23 c0       	rjmp	.+70     	; 0x25e4 <nrk_gpio_direction+0xa0>
        {
        case NRK_PORTA:
            DDRA &= bitvalue_inv;
    259e:	8a b3       	in	r24, 0x1a	; 26
    25a0:	28 23       	and	r18, r24
    25a2:	2a bb       	out	0x1a, r18	; 26
            PORTA |= bitvalue;
    25a4:	8b b3       	in	r24, 0x1b	; 27
    25a6:	48 2b       	or	r20, r24
    25a8:	4b bb       	out	0x1b, r20	; 27
    25aa:	56 c0       	rjmp	.+172    	; 0x2658 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTB:
            DDRB &= bitvalue_inv;
    25ac:	87 b3       	in	r24, 0x17	; 23
    25ae:	28 23       	and	r18, r24
    25b0:	27 bb       	out	0x17, r18	; 23
            PORTB |= bitvalue;
    25b2:	88 b3       	in	r24, 0x18	; 24
    25b4:	48 2b       	or	r20, r24
    25b6:	48 bb       	out	0x18, r20	; 24
    25b8:	4f c0       	rjmp	.+158    	; 0x2658 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTC:
            DDRC &= bitvalue_inv;
    25ba:	84 b3       	in	r24, 0x14	; 20
    25bc:	28 23       	and	r18, r24
    25be:	24 bb       	out	0x14, r18	; 20
            PORTC |= bitvalue;
    25c0:	85 b3       	in	r24, 0x15	; 21
    25c2:	48 2b       	or	r20, r24
    25c4:	45 bb       	out	0x15, r20	; 21
    25c6:	48 c0       	rjmp	.+144    	; 0x2658 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTD:
            DDRD &= bitvalue_inv;
    25c8:	81 b3       	in	r24, 0x11	; 17
    25ca:	28 23       	and	r18, r24
    25cc:	21 bb       	out	0x11, r18	; 17
            PORTD |= bitvalue;
    25ce:	82 b3       	in	r24, 0x12	; 18
    25d0:	48 2b       	or	r20, r24
    25d2:	42 bb       	out	0x12, r20	; 18
    25d4:	41 c0       	rjmp	.+130    	; 0x2658 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTE:
            DDRE &= bitvalue_inv;
    25d6:	82 b1       	in	r24, 0x02	; 2
    25d8:	28 23       	and	r18, r24
    25da:	22 b9       	out	0x02, r18	; 2
            PORTE |= bitvalue;
    25dc:	83 b1       	in	r24, 0x03	; 3
    25de:	48 2b       	or	r20, r24
    25e0:	43 b9       	out	0x03, r20	; 3
    25e2:	3a c0       	rjmp	.+116    	; 0x2658 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
    25e4:	80 91 61 00 	lds	r24, 0x0061
    25e8:	28 23       	and	r18, r24
    25ea:	20 93 61 00 	sts	0x0061, r18
            PORTF |= bitvalue;
    25ee:	80 91 62 00 	lds	r24, 0x0062
    25f2:	48 2b       	or	r20, r24
    25f4:	40 93 62 00 	sts	0x0062, r20
    25f8:	2f c0       	rjmp	.+94     	; 0x2658 <nrk_gpio_direction+0x114>
            return -1;
        }
    }
    else
    {
        switch (pin & 0x07)
    25fa:	87 70       	andi	r24, 0x07	; 7
    25fc:	90 70       	andi	r25, 0x00	; 0
    25fe:	82 30       	cpi	r24, 0x02	; 2
    2600:	91 05       	cpc	r25, r1
    2602:	c9 f0       	breq	.+50     	; 0x2636 <nrk_gpio_direction+0xf2>
    2604:	83 30       	cpi	r24, 0x03	; 3
    2606:	91 05       	cpc	r25, r1
    2608:	2c f4       	brge	.+10     	; 0x2614 <nrk_gpio_direction+0xd0>
    260a:	00 97       	sbiw	r24, 0x00	; 0
    260c:	61 f0       	breq	.+24     	; 0x2626 <nrk_gpio_direction+0xe2>
    260e:	01 97       	sbiw	r24, 0x01	; 1
    2610:	29 f5       	brne	.+74     	; 0x265c <nrk_gpio_direction+0x118>
    2612:	0d c0       	rjmp	.+26     	; 0x262e <nrk_gpio_direction+0xea>
    2614:	84 30       	cpi	r24, 0x04	; 4
    2616:	91 05       	cpc	r25, r1
    2618:	b1 f0       	breq	.+44     	; 0x2646 <nrk_gpio_direction+0x102>
    261a:	84 30       	cpi	r24, 0x04	; 4
    261c:	91 05       	cpc	r25, r1
    261e:	7c f0       	brlt	.+30     	; 0x263e <nrk_gpio_direction+0xfa>
    2620:	05 97       	sbiw	r24, 0x05	; 5
    2622:	e1 f4       	brne	.+56     	; 0x265c <nrk_gpio_direction+0x118>
    2624:	14 c0       	rjmp	.+40     	; 0x264e <nrk_gpio_direction+0x10a>
        {
        case NRK_PORTA:
            DDRA |= bitvalue;
    2626:	8a b3       	in	r24, 0x1a	; 26
    2628:	48 2b       	or	r20, r24
    262a:	4a bb       	out	0x1a, r20	; 26
    262c:	15 c0       	rjmp	.+42     	; 0x2658 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTB:
            DDRB |= bitvalue;
    262e:	87 b3       	in	r24, 0x17	; 23
    2630:	48 2b       	or	r20, r24
    2632:	47 bb       	out	0x17, r20	; 23
    2634:	11 c0       	rjmp	.+34     	; 0x2658 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTC:
            DDRC |= bitvalue;
    2636:	84 b3       	in	r24, 0x14	; 20
    2638:	48 2b       	or	r20, r24
    263a:	44 bb       	out	0x14, r20	; 20
    263c:	0d c0       	rjmp	.+26     	; 0x2658 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTD:
            DDRD |= bitvalue;
    263e:	81 b3       	in	r24, 0x11	; 17
    2640:	48 2b       	or	r20, r24
    2642:	41 bb       	out	0x11, r20	; 17
    2644:	09 c0       	rjmp	.+18     	; 0x2658 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTE:
            DDRE |= bitvalue;
    2646:	82 b1       	in	r24, 0x02	; 2
    2648:	48 2b       	or	r20, r24
    264a:	42 b9       	out	0x02, r20	; 2
    264c:	05 c0       	rjmp	.+10     	; 0x2658 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
    264e:	80 91 61 00 	lds	r24, 0x0061
    2652:	48 2b       	or	r20, r24
    2654:	40 93 61 00 	sts	0x0061, r20
    2658:	81 e0       	ldi	r24, 0x01	; 1
    265a:	08 95       	ret
            break;
    265c:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
        }
    }
    return 1;
}
    265e:	08 95       	ret

00002660 <nrk_get_button>:


int8_t nrk_get_button(uint8_t b)
{
    return NRK_ERROR;
}
    2660:	8f ef       	ldi	r24, 0xFF	; 255
    2662:	08 95       	ret

00002664 <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    2664:	00 97       	sbiw	r24, 0x00	; 0
    2666:	11 f4       	brne	.+4      	; 0x266c <nrk_led_toggle+0x8>
    2668:	80 e0       	ldi	r24, 0x00	; 0
    266a:	04 c0       	rjmp	.+8      	; 0x2674 <nrk_led_toggle+0x10>
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    266c:	81 30       	cpi	r24, 0x01	; 1
    266e:	91 05       	cpc	r25, r1
    2670:	29 f4       	brne	.+10     	; 0x267c <nrk_led_toggle+0x18>
    2672:	88 e0       	ldi	r24, 0x08	; 8
    2674:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <nrk_gpio_toggle>
    2678:	81 e0       	ldi	r24, 0x01	; 1
    267a:	08 95       	ret
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    267c:	02 97       	sbiw	r24, 0x02	; 2
    267e:	11 f0       	breq	.+4      	; 0x2684 <nrk_led_toggle+0x20>
    2680:	8f ef       	ldi	r24, 0xFF	; 255
    2682:	08 95       	ret
    2684:	80 e1       	ldi	r24, 0x10	; 16
    2686:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <nrk_gpio_toggle>
    268a:	81 e0       	ldi	r24, 0x01	; 1
    else            return -1;

    return 1;
}
    268c:	08 95       	ret

0000268e <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    268e:	00 97       	sbiw	r24, 0x00	; 0
    2690:	11 f4       	brne	.+4      	; 0x2696 <nrk_led_clr+0x8>
    2692:	80 e0       	ldi	r24, 0x00	; 0
    2694:	04 c0       	rjmp	.+8      	; 0x269e <nrk_led_clr+0x10>
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    2696:	81 30       	cpi	r24, 0x01	; 1
    2698:	91 05       	cpc	r25, r1
    269a:	29 f4       	brne	.+10     	; 0x26a6 <nrk_led_clr+0x18>
    269c:	88 e0       	ldi	r24, 0x08	; 8
    269e:	0e 94 8d 11 	call	0x231a	; 0x231a <nrk_gpio_set>
    26a2:	81 e0       	ldi	r24, 0x01	; 1
    26a4:	08 95       	ret
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    26a6:	02 97       	sbiw	r24, 0x02	; 2
    26a8:	11 f0       	breq	.+4      	; 0x26ae <nrk_led_clr+0x20>
    26aa:	8f ef       	ldi	r24, 0xFF	; 255
    26ac:	08 95       	ret
    26ae:	80 e1       	ldi	r24, 0x10	; 16
    26b0:	0e 94 8d 11 	call	0x231a	; 0x231a <nrk_gpio_set>
    26b4:	81 e0       	ldi	r24, 0x01	; 1
    else            return -1;

    return 1;
}
    26b6:	08 95       	ret

000026b8 <nrk_setup_ports>:
}


void nrk_setup_ports()
{
    PORT_INIT();
    26b8:	80 b5       	in	r24, 0x20	; 32
    26ba:	84 60       	ori	r24, 0x04	; 4
    26bc:	80 bd       	out	0x20, r24	; 32
    26be:	87 e0       	ldi	r24, 0x07	; 7
    26c0:	87 bb       	out	0x17, r24	; 23
    26c2:	88 bb       	out	0x18, r24	; 24
    26c4:	8f ef       	ldi	r24, 0xFF	; 255
    26c6:	84 bb       	out	0x14, r24	; 20
    26c8:	15 ba       	out	0x15, r1	; 21
    26ca:	82 e0       	ldi	r24, 0x02	; 2
    26cc:	82 b9       	out	0x02, r24	; 2
    26ce:	87 e6       	ldi	r24, 0x67	; 103
    26d0:	8a bb       	out	0x1a, r24	; 26
    26d2:	80 e4       	ldi	r24, 0x40	; 64
    26d4:	8b bb       	out	0x1b, r24	; 27
    SPI_INIT();
    26d6:	80 e5       	ldi	r24, 0x50	; 80
    26d8:	8d b9       	out	0x0d, r24	; 13
    26da:	81 e0       	ldi	r24, 0x01	; 1
    26dc:	8e b9       	out	0x0e, r24	; 14
    // pdiener: switch off all LEDs
    nrk_led_clr(0);
    26de:	80 e0       	ldi	r24, 0x00	; 0
    26e0:	90 e0       	ldi	r25, 0x00	; 0
    26e2:	0e 94 47 13 	call	0x268e	; 0x268e <nrk_led_clr>
    nrk_led_clr(1);
    26e6:	81 e0       	ldi	r24, 0x01	; 1
    26e8:	90 e0       	ldi	r25, 0x00	; 0
    26ea:	0e 94 47 13 	call	0x268e	; 0x268e <nrk_led_clr>
    nrk_led_clr(2);
    26ee:	82 e0       	ldi	r24, 0x02	; 2
    26f0:	90 e0       	ldi	r25, 0x00	; 0
    26f2:	0e 94 47 13 	call	0x268e	; 0x268e <nrk_led_clr>
    nrk_led_clr(3);
    26f6:	83 e0       	ldi	r24, 0x03	; 3
    26f8:	90 e0       	ldi	r25, 0x00	; 0
    26fa:	0e 94 47 13 	call	0x268e	; 0x268e <nrk_led_clr>
}
    26fe:	08 95       	ret

00002700 <nrk_led_set>:

int8_t nrk_led_set( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    2700:	00 97       	sbiw	r24, 0x00	; 0
    2702:	11 f4       	brne	.+4      	; 0x2708 <nrk_led_set+0x8>
    2704:	80 e0       	ldi	r24, 0x00	; 0
    2706:	04 c0       	rjmp	.+8      	; 0x2710 <nrk_led_set+0x10>
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    2708:	81 30       	cpi	r24, 0x01	; 1
    270a:	91 05       	cpc	r25, r1
    270c:	29 f4       	brne	.+10     	; 0x2718 <nrk_led_set+0x18>
    270e:	88 e0       	ldi	r24, 0x08	; 8
    2710:	0e 94 d5 11 	call	0x23aa	; 0x23aa <nrk_gpio_clr>
    2714:	81 e0       	ldi	r24, 0x01	; 1
    2716:	08 95       	ret
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    2718:	02 97       	sbiw	r24, 0x02	; 2
    271a:	11 f0       	breq	.+4      	; 0x2720 <nrk_led_set+0x20>
    271c:	8f ef       	ldi	r24, 0xFF	; 255
    271e:	08 95       	ret
    2720:	80 e1       	ldi	r24, 0x10	; 16
    2722:	0e 94 d5 11 	call	0x23aa	; 0x23aa <nrk_gpio_clr>
    2726:	81 e0       	ldi	r24, 0x01	; 1
    else            return -1;

    return 1;
}
    2728:	08 95       	ret

0000272a <putc0>:
}
*/

void putc0(char x)
{
    UART0_WAIT_AND_SEND(x);
    272a:	5d 9b       	sbis	0x0b, 5	; 11
    272c:	fe cf       	rjmp	.-4      	; 0x272a <putc0>
    272e:	5d 98       	cbi	0x0b, 5	; 11
    2730:	8c b9       	out	0x0c, r24	; 12
}
    2732:	08 95       	ret

00002734 <putc1>:

void putc1(char x)
{
    2734:	98 2f       	mov	r25, r24
    UART1_WAIT_AND_SEND(x);
    2736:	80 91 9b 00 	lds	r24, 0x009B
    273a:	85 ff       	sbrs	r24, 5
    273c:	fc cf       	rjmp	.-8      	; 0x2736 <putc1+0x2>
    273e:	80 91 9b 00 	lds	r24, 0x009B
    2742:	8f 7d       	andi	r24, 0xDF	; 223
    2744:	80 93 9b 00 	sts	0x009B, r24
    2748:	90 93 9c 00 	sts	0x009C, r25
}
    274c:	08 95       	ret

0000274e <setup_uart0>:
}
*/
void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    274e:	90 93 90 00 	sts	0x0090, r25
    2752:	89 b9       	out	0x09, r24	; 9
    2754:	86 e0       	ldi	r24, 0x06	; 6
    2756:	80 93 95 00 	sts	0x0095, r24
    275a:	52 98       	cbi	0x0a, 2	; 10
    275c:	59 9a       	sbi	0x0b, 1	; 11
    ENABLE_UART0();
    275e:	8a b1       	in	r24, 0x0a	; 10
    2760:	88 61       	ori	r24, 0x18	; 24
    2762:	8a b9       	out	0x0a, r24	; 10
}
    2764:	08 95       	ret

00002766 <setup_uart1>:
}

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2766:	90 93 98 00 	sts	0x0098, r25
    276a:	80 93 99 00 	sts	0x0099, r24
    276e:	86 e0       	ldi	r24, 0x06	; 6
    2770:	80 93 9d 00 	sts	0x009D, r24
    2774:	ea e9       	ldi	r30, 0x9A	; 154
    2776:	f0 e0       	ldi	r31, 0x00	; 0
    2778:	80 81       	ld	r24, Z
    277a:	8b 7f       	andi	r24, 0xFB	; 251
    277c:	80 83       	st	Z, r24
    277e:	ab e9       	ldi	r26, 0x9B	; 155
    2780:	b0 e0       	ldi	r27, 0x00	; 0
    2782:	8c 91       	ld	r24, X
    2784:	82 60       	ori	r24, 0x02	; 2
    2786:	8c 93       	st	X, r24
    ENABLE_UART1();
    2788:	80 81       	ld	r24, Z
    278a:	88 61       	ori	r24, 0x18	; 24
    278c:	80 83       	st	Z, r24
}
    278e:	08 95       	ret

00002790 <getc1>:


char getc1(void)
{
    unsigned char tmp;
    UART1_WAIT_AND_RECEIVE(tmp);
    2790:	80 91 9b 00 	lds	r24, 0x009B
    2794:	87 ff       	sbrs	r24, 7
    2796:	fc cf       	rjmp	.-8      	; 0x2790 <getc1>
    2798:	80 91 9b 00 	lds	r24, 0x009B
    279c:	8f 77       	andi	r24, 0x7F	; 127
    279e:	80 93 9b 00 	sts	0x009B, r24
    27a2:	80 91 9c 00 	lds	r24, 0x009C
    return tmp;
}
    27a6:	08 95       	ret

000027a8 <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    27a8:	ef 92       	push	r14
    27aa:	ff 92       	push	r15
    27ac:	0f 93       	push	r16
    27ae:	1f 93       	push	r17
}
*/
void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    27b0:	90 93 90 00 	sts	0x0090, r25
    27b4:	89 b9       	out	0x09, r24	; 9
    27b6:	86 e0       	ldi	r24, 0x06	; 6
    27b8:	80 93 95 00 	sts	0x0095, r24
    27bc:	52 98       	cbi	0x0a, 2	; 10
    27be:	59 9a       	sbi	0x0b, 1	; 11
    ENABLE_UART0();
    27c0:	8a b1       	in	r24, 0x0a	; 10
    27c2:	88 61       	ori	r24, 0x18	; 24
    27c4:	8a b9       	out	0x0a, r24	; 10
{

    //setup_uart1(baudrate);
    setup_uart0(baudrate);

    stdout = fdevopen( putc0, getc0);
    27c6:	05 e9       	ldi	r16, 0x95	; 149
    27c8:	13 e1       	ldi	r17, 0x13	; 19
    27ca:	88 e8       	ldi	r24, 0x88	; 136
    27cc:	e8 2e       	mov	r14, r24
    27ce:	81 e1       	ldi	r24, 0x11	; 17
    27d0:	f8 2e       	mov	r15, r24
    27d2:	c8 01       	movw	r24, r16
    27d4:	b7 01       	movw	r22, r14
    27d6:	0e 94 57 4c 	call	0x98ae	; 0x98ae <fdevopen>
    27da:	90 93 82 08 	sts	0x0882, r25
    27de:	80 93 81 08 	sts	0x0881, r24
    stdin = fdevopen( putc0, getc0);
    27e2:	c8 01       	movw	r24, r16
    27e4:	b7 01       	movw	r22, r14
    27e6:	0e 94 57 4c 	call	0x98ae	; 0x98ae <fdevopen>
    27ea:	90 93 80 08 	sts	0x0880, r25
    27ee:	80 93 7f 08 	sts	0x087F, r24
    ENABLE_UART0_RX_INT();
#endif



}
    27f2:	1f 91       	pop	r17
    27f4:	0f 91       	pop	r16
    27f6:	ff 90       	pop	r15
    27f8:	ef 90       	pop	r14
    27fa:	08 95       	ret

000027fc <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    27fc:	cf 93       	push	r28
    27fe:	df 93       	push	r29
    2800:	ec 01       	movw	r28, r24
    2802:	07 c0       	rjmp	.+14     	; 0x2812 <nrk_kprintf+0x16>
    char c;
    while((c=pgm_read_byte(addr++)))
        putchar(c);
    2804:	60 91 81 08 	lds	r22, 0x0881
    2808:	70 91 82 08 	lds	r23, 0x0882
    280c:	90 e0       	ldi	r25, 0x00	; 0
    280e:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    2812:	fe 01       	movw	r30, r28
#endif

void nrk_kprintf( const char *addr)
{
    char c;
    while((c=pgm_read_byte(addr++)))
    2814:	21 96       	adiw	r28, 0x01	; 1
    2816:	84 91       	lpm	r24, Z+
    2818:	88 23       	and	r24, r24
    281a:	a1 f7       	brne	.-24     	; 0x2804 <nrk_kprintf+0x8>
        putchar(c);
}
    281c:	df 91       	pop	r29
    281e:	cf 91       	pop	r28
    2820:	08 95       	ret

00002822 <halWait>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    282a:	01 97       	sbiw	r24, 0x01	; 1
    282c:	d1 f7       	brne	.-12     	; 0x2822 <halWait>

} // halWait
    282e:	08 95       	ret

00002830 <write_eeprom_current_image_checksum>:
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    return NRK_OK;
}

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    2830:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    2832:	87 e0       	ldi	r24, 0x07	; 7
    2834:	90 e0       	ldi	r25, 0x00	; 0
    2836:	60 81       	ld	r22, Z
    2838:	0e 94 ba 4d 	call	0x9b74	; 0x9b74 <__eewr_byte_m128>
    return NRK_OK;
}
    283c:	81 e0       	ldi	r24, 0x01	; 1
    283e:	08 95       	ret

00002840 <write_eeprom_aes_key>:
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    2840:	0f 93       	push	r16
    2842:	1f 93       	push	r17
    2844:	cf 93       	push	r28
    2846:	df 93       	push	r29
    2848:	8c 01       	movw	r16, r24
    284a:	c8 e0       	ldi	r28, 0x08	; 8
    284c:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    284e:	ce 01       	movw	r24, r28
    2850:	f8 01       	movw	r30, r16
    2852:	61 91       	ld	r22, Z+
    2854:	8f 01       	movw	r16, r30
    2856:	0e 94 ba 4d 	call	0x9b74	; 0x9b74 <__eewr_byte_m128>
    285a:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    285c:	c8 31       	cpi	r28, 0x18	; 24
    285e:	d1 05       	cpc	r29, r1
    2860:	b1 f7       	brne	.-20     	; 0x284e <write_eeprom_aes_key+0xe>
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}
    2862:	81 e0       	ldi	r24, 0x01	; 1
    2864:	df 91       	pop	r29
    2866:	cf 91       	pop	r28
    2868:	1f 91       	pop	r17
    286a:	0f 91       	pop	r16
    286c:	08 95       	ret

0000286e <write_eeprom_load_img_pages>:
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    return NRK_OK;
}

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
    286e:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    2870:	86 e0       	ldi	r24, 0x06	; 6
    2872:	90 e0       	ldi	r25, 0x00	; 0
    2874:	60 81       	ld	r22, Z
    2876:	0e 94 ba 4d 	call	0x9b74	; 0x9b74 <__eewr_byte_m128>
    return NRK_OK;
}
    287a:	81 e0       	ldi	r24, 0x01	; 1
    287c:	08 95       	ret

0000287e <nrk_eeprom_write_byte>:
    return eeprom_read_byte((uint8_t*)addr);
}

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
    eeprom_write_byte( (uint8_t*)addr, value );
    287e:	0e 94 ba 4d 	call	0x9b74	; 0x9b74 <__eewr_byte_m128>
    return 0;
}
    2882:	80 e0       	ldi	r24, 0x00	; 0
    2884:	08 95       	ret

00002886 <read_eeprom_current_image_checksum>:
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    2886:	0f 93       	push	r16
    2888:	1f 93       	push	r17
    288a:	8c 01       	movw	r16, r24
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    288c:	87 e0       	ldi	r24, 0x07	; 7
    288e:	90 e0       	ldi	r25, 0x00	; 0
    2890:	0e 94 b2 4d 	call	0x9b64	; 0x9b64 <__eerd_byte_m128>
    2894:	f8 01       	movw	r30, r16
    2896:	80 83       	st	Z, r24
    return NRK_OK;
}
    2898:	81 e0       	ldi	r24, 0x01	; 1
    289a:	1f 91       	pop	r17
    289c:	0f 91       	pop	r16
    289e:	08 95       	ret

000028a0 <read_eeprom_aes_key>:
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    return NRK_OK;
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    28a0:	0f 93       	push	r16
    28a2:	1f 93       	push	r17
    28a4:	cf 93       	push	r28
    28a6:	df 93       	push	r29
    28a8:	8c 01       	movw	r16, r24
    28aa:	c8 e0       	ldi	r28, 0x08	; 8
    28ac:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    28ae:	ce 01       	movw	r24, r28
    28b0:	0e 94 b2 4d 	call	0x9b64	; 0x9b64 <__eerd_byte_m128>
    28b4:	f8 01       	movw	r30, r16
    28b6:	81 93       	st	Z+, r24
    28b8:	8f 01       	movw	r16, r30
    28ba:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    28bc:	c8 31       	cpi	r28, 0x18	; 24
    28be:	d1 05       	cpc	r29, r1
    28c0:	b1 f7       	brne	.-20     	; 0x28ae <read_eeprom_aes_key+0xe>
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}
    28c2:	81 e0       	ldi	r24, 0x01	; 1
    28c4:	df 91       	pop	r29
    28c6:	cf 91       	pop	r28
    28c8:	1f 91       	pop	r17
    28ca:	0f 91       	pop	r16
    28cc:	08 95       	ret

000028ce <read_eeprom_load_img_pages>:
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    return NRK_OK;
}

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    28ce:	0f 93       	push	r16
    28d0:	1f 93       	push	r17
    28d2:	8c 01       	movw	r16, r24
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    28d4:	86 e0       	ldi	r24, 0x06	; 6
    28d6:	90 e0       	ldi	r25, 0x00	; 0
    28d8:	0e 94 b2 4d 	call	0x9b64	; 0x9b64 <__eerd_byte_m128>
    28dc:	f8 01       	movw	r30, r16
    28de:	80 83       	st	Z, r24
    return NRK_OK;
}
    28e0:	81 e0       	ldi	r24, 0x01	; 1
    28e2:	1f 91       	pop	r17
    28e4:	0f 91       	pop	r16
    28e6:	08 95       	ret

000028e8 <read_eeprom_channel>:

    return NRK_ERROR;
}

int8_t read_eeprom_channel(uint8_t *channel)
{
    28e8:	0f 93       	push	r16
    28ea:	1f 93       	push	r17
    28ec:	8c 01       	movw	r16, r24
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    28ee:	85 e0       	ldi	r24, 0x05	; 5
    28f0:	90 e0       	ldi	r25, 0x00	; 0
    28f2:	0e 94 b2 4d 	call	0x9b64	; 0x9b64 <__eerd_byte_m128>
    28f6:	f8 01       	movw	r30, r16
    28f8:	80 83       	st	Z, r24
    return NRK_OK;
}
    28fa:	81 e0       	ldi	r24, 0x01	; 1
    28fc:	1f 91       	pop	r17
    28fe:	0f 91       	pop	r16
    2900:	08 95       	ret

00002902 <read_eeprom_mac_address>:
    eeprom_write_byte( (uint8_t*)addr, value );
    return 0;
}

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    2902:	ff 92       	push	r15
    2904:	0f 93       	push	r16
    2906:	1f 93       	push	r17
    uint8_t checksum,ct;
    uint8_t *buf;
    buf=(uint8_t *)mac_addr;
    2908:	8c 01       	movw	r16, r24
    checksum=buf[0]+buf[1]+buf[2]+buf[3];
    buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    290a:	80 e0       	ldi	r24, 0x00	; 0
    290c:	90 e0       	ldi	r25, 0x00	; 0
    290e:	0e 94 b2 4d 	call	0x9b64	; 0x9b64 <__eerd_byte_m128>
    2912:	f8 01       	movw	r30, r16
    2914:	83 83       	std	Z+3, r24	; 0x03
    buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    2916:	81 e0       	ldi	r24, 0x01	; 1
    2918:	90 e0       	ldi	r25, 0x00	; 0
    291a:	0e 94 b2 4d 	call	0x9b64	; 0x9b64 <__eerd_byte_m128>
    291e:	f8 01       	movw	r30, r16
    2920:	82 83       	std	Z+2, r24	; 0x02
    buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    2922:	82 e0       	ldi	r24, 0x02	; 2
    2924:	90 e0       	ldi	r25, 0x00	; 0
    2926:	0e 94 b2 4d 	call	0x9b64	; 0x9b64 <__eerd_byte_m128>
    292a:	f8 01       	movw	r30, r16
    292c:	81 83       	std	Z+1, r24	; 0x01
    buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    292e:	83 e0       	ldi	r24, 0x03	; 3
    2930:	90 e0       	ldi	r25, 0x00	; 0
    2932:	0e 94 b2 4d 	call	0x9b64	; 0x9b64 <__eerd_byte_m128>
    2936:	f8 2e       	mov	r15, r24
    2938:	f8 01       	movw	r30, r16
    293a:	80 83       	st	Z, r24
    checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    293c:	84 e0       	ldi	r24, 0x04	; 4
    293e:	90 e0       	ldi	r25, 0x00	; 0
    2940:	0e 94 b2 4d 	call	0x9b64	; 0x9b64 <__eerd_byte_m128>
    ct=buf[0];
    ct+=buf[1];
    2944:	f8 01       	movw	r30, r16
    2946:	91 81       	ldd	r25, Z+1	; 0x01
    2948:	22 81       	ldd	r18, Z+2	; 0x02
    294a:	92 0f       	add	r25, r18
    ct+=buf[2];
    294c:	9f 0d       	add	r25, r15
    ct+=buf[3];
    if(checksum==ct) return NRK_OK;
    294e:	23 81       	ldd	r18, Z+3	; 0x03
    2950:	92 0f       	add	r25, r18
    2952:	89 17       	cp	r24, r25
    2954:	11 f0       	breq	.+4      	; 0x295a <read_eeprom_mac_address+0x58>
    2956:	8f ef       	ldi	r24, 0xFF	; 255
    2958:	01 c0       	rjmp	.+2      	; 0x295c <read_eeprom_mac_address+0x5a>
    295a:	81 e0       	ldi	r24, 0x01	; 1

    return NRK_ERROR;
}
    295c:	1f 91       	pop	r17
    295e:	0f 91       	pop	r16
    2960:	ff 90       	pop	r15
    2962:	08 95       	ret

00002964 <nrk_eeprom_read_byte>:

// Some optimizations by pdiener

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
    return eeprom_read_byte((uint8_t*)addr);
    2964:	0e 94 b2 4d 	call	0x9b64	; 0x9b64 <__eerd_byte_m128>
}
    2968:	08 95       	ret

0000296a <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    296a:	f8 94       	cli
};
    296c:	08 95       	ret

0000296e <nrk_int_enable>:

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    296e:	78 94       	sei
};
    2970:	08 95       	ret

00002972 <nrk_halt>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    2972:	f8 94       	cli
    2974:	ff cf       	rjmp	.-2      	; 0x2974 <nrk_halt+0x2>

00002976 <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    2976:	85 e6       	ldi	r24, 0x65	; 101
    2978:	90 e0       	ldi	r25, 0x00	; 0
    297a:	08 95       	ret

0000297c <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    297c:	0e 94 c7 29 	call	0x538e	; 0x538e <_nrk_scheduler>

  	return;
}
    2980:	08 95       	ret

00002982 <nrk_TCB_init>:
    while(1);
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    2982:	ef 92       	push	r14
    2984:	ff 92       	push	r15
    2986:	0f 93       	push	r16
    2988:	1f 93       	push	r17
    298a:	cf 93       	push	r28
    298c:	df 93       	push	r29
    298e:	ec 01       	movw	r28, r24
    2990:	8b 01       	movw	r16, r22
    2992:	7a 01       	movw	r14, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    2994:	89 85       	ldd	r24, Y+9	; 0x09
    2996:	82 30       	cpi	r24, 0x02	; 2
    2998:	21 f0       	breq	.+8      	; 0x29a2 <nrk_TCB_init+0x20>
    	Task->task_ID=nrk_task_init_cnt;
    299a:	80 91 06 08 	lds	r24, 0x0806
    299e:	88 83       	st	Y, r24
    29a0:	01 c0       	rjmp	.+2      	; 0x29a4 <nrk_TCB_init+0x22>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    29a2:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    29a4:	80 91 06 08 	lds	r24, 0x0806
    29a8:	85 30       	cpi	r24, 0x05	; 5
    29aa:	20 f0       	brcs	.+8      	; 0x29b4 <nrk_TCB_init+0x32>
    29ac:	87 e0       	ldi	r24, 0x07	; 7
    29ae:	60 e0       	ldi	r22, 0x00	; 0
    29b0:	0e 94 7e 1f 	call	0x3efc	; 0x3efc <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    29b4:	89 85       	ldd	r24, Y+9	; 0x09
    29b6:	82 30       	cpi	r24, 0x02	; 2
    29b8:	29 f0       	breq	.+10     	; 0x29c4 <nrk_TCB_init+0x42>
    29ba:	80 91 06 08 	lds	r24, 0x0806
    29be:	8f 5f       	subi	r24, 0xFF	; 255
    29c0:	80 93 06 08 	sts	0x0806, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    29c4:	80 91 06 08 	lds	r24, 0x0806
    29c8:	88 23       	and	r24, r24
    29ca:	19 f4       	brne	.+6      	; 0x29d2 <nrk_TCB_init+0x50>
    29cc:	81 e0       	ldi	r24, 0x01	; 1
    29ce:	80 93 06 08 	sts	0x0806, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    29d2:	88 81       	ld	r24, Y
    29d4:	99 27       	eor	r25, r25
    29d6:	87 fd       	sbrc	r24, 7
    29d8:	90 95       	com	r25
    29da:	fc 01       	movw	r30, r24
    29dc:	45 e0       	ldi	r20, 0x05	; 5
    29de:	ee 0f       	add	r30, r30
    29e0:	ff 1f       	adc	r31, r31
    29e2:	4a 95       	dec	r20
    29e4:	e1 f7       	brne	.-8      	; 0x29de <nrk_TCB_init+0x5c>
    29e6:	e8 0f       	add	r30, r24
    29e8:	f9 1f       	adc	r31, r25
    29ea:	e4 5a       	subi	r30, 0xA4	; 164
    29ec:	f8 4f       	sbci	r31, 0xF8	; 248
    29ee:	11 83       	std	Z+1, r17	; 0x01
    29f0:	00 83       	st	Z, r16
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    29f2:	88 81       	ld	r24, Y
    29f4:	99 27       	eor	r25, r25
    29f6:	87 fd       	sbrc	r24, 7
    29f8:	90 95       	com	r25
    29fa:	fc 01       	movw	r30, r24
    29fc:	35 e0       	ldi	r19, 0x05	; 5
    29fe:	ee 0f       	add	r30, r30
    2a00:	ff 1f       	adc	r31, r31
    2a02:	3a 95       	dec	r19
    2a04:	e1 f7       	brne	.-8      	; 0x29fe <nrk_TCB_init+0x7c>
    2a06:	e8 0f       	add	r30, r24
    2a08:	f9 1f       	adc	r31, r25
    2a0a:	e4 5a       	subi	r30, 0xA4	; 164
    2a0c:	f8 4f       	sbci	r31, 0xF8	; 248
    2a0e:	88 85       	ldd	r24, Y+8	; 0x08
    2a10:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    2a12:	88 81       	ld	r24, Y
    2a14:	99 27       	eor	r25, r25
    2a16:	87 fd       	sbrc	r24, 7
    2a18:	90 95       	com	r25
    2a1a:	fc 01       	movw	r30, r24
    2a1c:	25 e0       	ldi	r18, 0x05	; 5
    2a1e:	ee 0f       	add	r30, r30
    2a20:	ff 1f       	adc	r31, r31
    2a22:	2a 95       	dec	r18
    2a24:	e1 f7       	brne	.-8      	; 0x2a1e <nrk_TCB_init+0x9c>
    2a26:	e8 0f       	add	r30, r24
    2a28:	f9 1f       	adc	r31, r25
    2a2a:	e4 5a       	subi	r30, 0xA4	; 164
    2a2c:	f8 4f       	sbci	r31, 0xF8	; 248
    2a2e:	83 e0       	ldi	r24, 0x03	; 3
    2a30:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    2a32:	28 81       	ld	r18, Y
    2a34:	82 2f       	mov	r24, r18
    2a36:	99 27       	eor	r25, r25
    2a38:	87 fd       	sbrc	r24, 7
    2a3a:	90 95       	com	r25
    2a3c:	fc 01       	movw	r30, r24
    2a3e:	05 e0       	ldi	r16, 0x05	; 5
    2a40:	ee 0f       	add	r30, r30
    2a42:	ff 1f       	adc	r31, r31
    2a44:	0a 95       	dec	r16
    2a46:	e1 f7       	brne	.-8      	; 0x2a40 <nrk_TCB_init+0xbe>
    2a48:	e8 0f       	add	r30, r24
    2a4a:	f9 1f       	adc	r31, r25
    2a4c:	e4 5a       	subi	r30, 0xA4	; 164
    2a4e:	f8 4f       	sbci	r31, 0xF8	; 248
    2a50:	20 87       	std	Z+8, r18	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    2a52:	88 81       	ld	r24, Y
    2a54:	99 27       	eor	r25, r25
    2a56:	87 fd       	sbrc	r24, 7
    2a58:	90 95       	com	r25
    2a5a:	fc 01       	movw	r30, r24
    2a5c:	15 e0       	ldi	r17, 0x05	; 5
    2a5e:	ee 0f       	add	r30, r30
    2a60:	ff 1f       	adc	r31, r31
    2a62:	1a 95       	dec	r17
    2a64:	e1 f7       	brne	.-8      	; 0x2a5e <nrk_TCB_init+0xdc>
    2a66:	e8 0f       	add	r30, r24
    2a68:	f9 1f       	adc	r31, r25
    2a6a:	e4 5a       	subi	r30, 0xA4	; 164
    2a6c:	f8 4f       	sbci	r31, 0xF8	; 248
    2a6e:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks( &(Task->period) );
    2a70:	08 81       	ld	r16, Y
    2a72:	11 27       	eor	r17, r17
    2a74:	07 fd       	sbrc	r16, 7
    2a76:	10 95       	com	r17
    2a78:	ce 01       	movw	r24, r28
    2a7a:	0b 96       	adiw	r24, 0x0b	; 11
    2a7c:	0e 94 e0 27 	call	0x4fc0	; 0x4fc0 <_nrk_time_to_ticks>
    2a80:	f8 01       	movw	r30, r16
    2a82:	b5 e0       	ldi	r27, 0x05	; 5
    2a84:	ee 0f       	add	r30, r30
    2a86:	ff 1f       	adc	r31, r31
    2a88:	ba 95       	dec	r27
    2a8a:	e1 f7       	brne	.-8      	; 0x2a84 <nrk_TCB_init+0x102>
    2a8c:	e0 0f       	add	r30, r16
    2a8e:	f1 1f       	adc	r31, r17
    2a90:	e4 5a       	subi	r30, 0xA4	; 164
    2a92:	f8 4f       	sbci	r31, 0xF8	; 248
    2a94:	94 8f       	std	Z+28, r25	; 0x1c
    2a96:	83 8f       	std	Z+27, r24	; 0x1b
    if(Task->period.secs > 61) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    2a98:	8b 85       	ldd	r24, Y+11	; 0x0b
    2a9a:	9c 85       	ldd	r25, Y+12	; 0x0c
    2a9c:	ad 85       	ldd	r26, Y+13	; 0x0d
    2a9e:	be 85       	ldd	r27, Y+14	; 0x0e
    2aa0:	ce 97       	sbiw	r24, 0x3e	; 62
    2aa2:	a1 05       	cpc	r26, r1
    2aa4:	b1 05       	cpc	r27, r1
    2aa6:	20 f0       	brcs	.+8      	; 0x2ab0 <nrk_TCB_init+0x12e>
    2aa8:	86 e1       	ldi	r24, 0x16	; 22
    2aaa:	68 81       	ld	r22, Y
    2aac:	0e 94 7e 1f 	call	0x3efc	; 0x3efc <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks( &(Task->offset));
    2ab0:	08 81       	ld	r16, Y
    2ab2:	11 27       	eor	r17, r17
    2ab4:	07 fd       	sbrc	r16, 7
    2ab6:	10 95       	com	r17
    2ab8:	ce 01       	movw	r24, r28
    2aba:	4b 96       	adiw	r24, 0x1b	; 27
    2abc:	0e 94 e0 27 	call	0x4fc0	; 0x4fc0 <_nrk_time_to_ticks>
    2ac0:	f8 01       	movw	r30, r16
    2ac2:	a5 e0       	ldi	r26, 0x05	; 5
    2ac4:	ee 0f       	add	r30, r30
    2ac6:	ff 1f       	adc	r31, r31
    2ac8:	aa 95       	dec	r26
    2aca:	e1 f7       	brne	.-8      	; 0x2ac4 <nrk_TCB_init+0x142>
    2acc:	e0 0f       	add	r30, r16
    2ace:	f1 1f       	adc	r31, r17
    2ad0:	e4 5a       	subi	r30, 0xA4	; 164
    2ad2:	f8 4f       	sbci	r31, 0xF8	; 248
    2ad4:	96 8b       	std	Z+22, r25	; 0x16
    2ad6:	85 8b       	std	Z+21, r24	; 0x15
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2ad8:	88 81       	ld	r24, Y
    2ada:	99 27       	eor	r25, r25
    2adc:	87 fd       	sbrc	r24, 7
    2ade:	90 95       	com	r25
    2ae0:	fc 01       	movw	r30, r24
    2ae2:	75 e0       	ldi	r23, 0x05	; 5
    2ae4:	ee 0f       	add	r30, r30
    2ae6:	ff 1f       	adc	r31, r31
    2ae8:	7a 95       	dec	r23
    2aea:	e1 f7       	brne	.-8      	; 0x2ae4 <nrk_TCB_init+0x162>
    2aec:	e8 0f       	add	r30, r24
    2aee:	f9 1f       	adc	r31, r25
    2af0:	e4 5a       	subi	r30, 0xA4	; 164
    2af2:	f8 4f       	sbci	r31, 0xF8	; 248
    2af4:	85 89       	ldd	r24, Z+21	; 0x15
    2af6:	96 89       	ldd	r25, Z+22	; 0x16
    2af8:	23 8d       	ldd	r18, Z+27	; 0x1b
    2afa:	34 8d       	ldd	r19, Z+28	; 0x1c
    2afc:	82 0f       	add	r24, r18
    2afe:	93 1f       	adc	r25, r19
    2b00:	90 8f       	std	Z+24, r25	; 0x18
    2b02:	87 8b       	std	Z+23, r24	; 0x17
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks(&(Task->cpu_reserve));
    2b04:	08 81       	ld	r16, Y
    2b06:	11 27       	eor	r17, r17
    2b08:	07 fd       	sbrc	r16, 7
    2b0a:	10 95       	com	r17
    2b0c:	ce 01       	movw	r24, r28
    2b0e:	43 96       	adiw	r24, 0x13	; 19
    2b10:	0e 94 e0 27 	call	0x4fc0	; 0x4fc0 <_nrk_time_to_ticks>
    2b14:	f8 01       	movw	r30, r16
    2b16:	65 e0       	ldi	r22, 0x05	; 5
    2b18:	ee 0f       	add	r30, r30
    2b1a:	ff 1f       	adc	r31, r31
    2b1c:	6a 95       	dec	r22
    2b1e:	e1 f7       	brne	.-8      	; 0x2b18 <nrk_TCB_init+0x196>
    2b20:	e0 0f       	add	r30, r16
    2b22:	f1 1f       	adc	r31, r17
    2b24:	e4 5a       	subi	r30, 0xA4	; 164
    2b26:	f8 4f       	sbci	r31, 0xF8	; 248
    2b28:	96 8f       	std	Z+30, r25	; 0x1e
    2b2a:	85 8f       	std	Z+29, r24	; 0x1d
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    2b2c:	88 81       	ld	r24, Y
    2b2e:	99 27       	eor	r25, r25
    2b30:	87 fd       	sbrc	r24, 7
    2b32:	90 95       	com	r25
    2b34:	fc 01       	movw	r30, r24
    2b36:	55 e0       	ldi	r21, 0x05	; 5
    2b38:	ee 0f       	add	r30, r30
    2b3a:	ff 1f       	adc	r31, r31
    2b3c:	5a 95       	dec	r21
    2b3e:	e1 f7       	brne	.-8      	; 0x2b38 <nrk_TCB_init+0x1b6>
    2b40:	e8 0f       	add	r30, r24
    2b42:	f9 1f       	adc	r31, r25
    2b44:	e4 5a       	subi	r30, 0xA4	; 164
    2b46:	f8 4f       	sbci	r31, 0xF8	; 248
    2b48:	85 8d       	ldd	r24, Z+29	; 0x1d
    2b4a:	96 8d       	ldd	r25, Z+30	; 0x1e
    2b4c:	92 8f       	std	Z+26, r25	; 0x1a
    2b4e:	81 8f       	std	Z+25, r24	; 0x19
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    2b50:	88 81       	ld	r24, Y
    2b52:	99 27       	eor	r25, r25
    2b54:	87 fd       	sbrc	r24, 7
    2b56:	90 95       	com	r25
    2b58:	fc 01       	movw	r30, r24
    2b5a:	45 e0       	ldi	r20, 0x05	; 5
    2b5c:	ee 0f       	add	r30, r30
    2b5e:	ff 1f       	adc	r31, r31
    2b60:	4a 95       	dec	r20
    2b62:	e1 f7       	brne	.-8      	; 0x2b5c <nrk_TCB_init+0x1da>
    2b64:	e8 0f       	add	r30, r24
    2b66:	f9 1f       	adc	r31, r25
    2b68:	e4 5a       	subi	r30, 0xA4	; 164
    2b6a:	f8 4f       	sbci	r31, 0xF8	; 248
    2b6c:	81 e0       	ldi	r24, 0x01	; 1
    2b6e:	90 e0       	ldi	r25, 0x00	; 0
    2b70:	90 a3       	std	Z+32, r25	; 0x20
    2b72:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    2b74:	88 81       	ld	r24, Y
    2b76:	99 27       	eor	r25, r25
    2b78:	87 fd       	sbrc	r24, 7
    2b7a:	90 95       	com	r25
    2b7c:	fc 01       	movw	r30, r24
    2b7e:	35 e0       	ldi	r19, 0x05	; 5
    2b80:	ee 0f       	add	r30, r30
    2b82:	ff 1f       	adc	r31, r31
    2b84:	3a 95       	dec	r19
    2b86:	e1 f7       	brne	.-8      	; 0x2b80 <nrk_TCB_init+0x1fe>
    2b88:	e8 0f       	add	r30, r24
    2b8a:	f9 1f       	adc	r31, r25
    2b8c:	e4 5a       	subi	r30, 0xA4	; 164
    2b8e:	f8 4f       	sbci	r31, 0xF8	; 248
    2b90:	f3 82       	std	Z+3, r15	; 0x03
    2b92:	e2 82       	std	Z+2, r14	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    2b94:	88 81       	ld	r24, Y
    2b96:	99 27       	eor	r25, r25
    2b98:	87 fd       	sbrc	r24, 7
    2b9a:	90 95       	com	r25
    2b9c:	fc 01       	movw	r30, r24
    2b9e:	25 e0       	ldi	r18, 0x05	; 5
    2ba0:	ee 0f       	add	r30, r30
    2ba2:	ff 1f       	adc	r31, r31
    2ba4:	2a 95       	dec	r18
    2ba6:	e1 f7       	brne	.-8      	; 0x2ba0 <nrk_TCB_init+0x21e>
    2ba8:	e8 0f       	add	r30, r24
    2baa:	f9 1f       	adc	r31, r25
    2bac:	e4 5a       	subi	r30, 0xA4	; 164
    2bae:	f8 4f       	sbci	r31, 0xF8	; 248
    2bb0:	81 e0       	ldi	r24, 0x01	; 1
    2bb2:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    2bb4:	df 91       	pop	r29
    2bb6:	cf 91       	pop	r28
    2bb8:	1f 91       	pop	r17
    2bba:	0f 91       	pop	r16
    2bbc:	ff 90       	pop	r15
    2bbe:	ef 90       	pop	r14
    2bc0:	08 95       	ret

00002bc2 <nrk_start>:




void nrk_start (void)
{
    2bc2:	cf 92       	push	r12
    2bc4:	df 92       	push	r13
    2bc6:	ef 92       	push	r14
    2bc8:	ff 92       	push	r15
    2bca:	0f 93       	push	r16
    2bcc:	1f 93       	push	r17
    2bce:	df 93       	push	r29
    2bd0:	cf 93       	push	r28
    2bd2:	0f 92       	push	r0
    2bd4:	cd b7       	in	r28, 0x3d	; 61
    2bd6:	de b7       	in	r29, 0x3e	; 62
    2bd8:	74 e6       	ldi	r23, 0x64	; 100
    2bda:	e7 2e       	mov	r14, r23
    2bdc:	77 e0       	ldi	r23, 0x07	; 7
    2bde:	f7 2e       	mov	r15, r23
    2be0:	90 e0       	ldi	r25, 0x00	; 0
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
	task_ID = nrk_task_TCB[i].task_ID;
    2be2:	f7 01       	movw	r30, r14
    2be4:	00 81       	ld	r16, Z
	// only check activated tasks
	if(task_ID!=-1)
    2be6:	0f 3f       	cpi	r16, 0xFF	; 255
    2be8:	c1 f0       	breq	.+48     	; 0x2c1a <nrk_start+0x58>
    2bea:	64 e6       	ldi	r22, 0x64	; 100
    2bec:	c6 2e       	mov	r12, r22
    2bee:	67 e0       	ldi	r22, 0x07	; 7
    2bf0:	d6 2e       	mov	r13, r22
    2bf2:	10 e0       	ldi	r17, 0x00	; 0
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    2bf4:	91 17       	cp	r25, r17
    2bf6:	51 f0       	breq	.+20     	; 0x2c0c <nrk_start+0x4a>
    2bf8:	f6 01       	movw	r30, r12
    2bfa:	80 81       	ld	r24, Z
    2bfc:	08 17       	cp	r16, r24
    2bfe:	31 f4       	brne	.+12     	; 0x2c0c <nrk_start+0x4a>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    2c00:	85 e0       	ldi	r24, 0x05	; 5
    2c02:	60 2f       	mov	r22, r16
    2c04:	99 83       	std	Y+1, r25	; 0x01
    2c06:	0e 94 7e 1f 	call	0x3efc	; 0x3efc <nrk_kernel_error_add>
    2c0a:	99 81       	ldd	r25, Y+1	; 0x01
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    2c0c:	1f 5f       	subi	r17, 0xFF	; 255
    2c0e:	21 e2       	ldi	r18, 0x21	; 33
    2c10:	30 e0       	ldi	r19, 0x00	; 0
    2c12:	c2 0e       	add	r12, r18
    2c14:	d3 1e       	adc	r13, r19
    2c16:	15 30       	cpi	r17, 0x05	; 5
    2c18:	69 f7       	brne	.-38     	; 0x2bf4 <nrk_start+0x32>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2c1a:	9f 5f       	subi	r25, 0xFF	; 255
    2c1c:	e1 e2       	ldi	r30, 0x21	; 33
    2c1e:	f0 e0       	ldi	r31, 0x00	; 0
    2c20:	ee 0e       	add	r14, r30
    2c22:	ff 1e       	adc	r15, r31
    2c24:	95 30       	cpi	r25, 0x05	; 5
    2c26:	e9 f6       	brne	.-70     	; 0x2be2 <nrk_start+0x20>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    2c28:	0e 94 4e 23 	call	0x469c	; 0x469c <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    2c2c:	28 2f       	mov	r18, r24
    2c2e:	33 27       	eor	r19, r19
    2c30:	27 fd       	sbrc	r18, 7
    2c32:	30 95       	com	r19
    2c34:	f9 01       	movw	r30, r18
    2c36:	55 e0       	ldi	r21, 0x05	; 5
    2c38:	ee 0f       	add	r30, r30
    2c3a:	ff 1f       	adc	r31, r31
    2c3c:	5a 95       	dec	r21
    2c3e:	e1 f7       	brne	.-8      	; 0x2c38 <nrk_start+0x76>
    2c40:	e2 0f       	add	r30, r18
    2c42:	f3 1f       	adc	r31, r19
    2c44:	e4 5a       	subi	r30, 0xA4	; 164
    2c46:	f8 4f       	sbci	r31, 0xF8	; 248
    2c48:	32 85       	ldd	r19, Z+10	; 0x0a
    2c4a:	30 93 19 08 	sts	0x0819, r19
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    2c4e:	21 e2       	ldi	r18, 0x21	; 33
    2c50:	82 02       	muls	r24, r18
    2c52:	c0 01       	movw	r24, r0
    2c54:	11 24       	eor	r1, r1
    2c56:	84 5a       	subi	r24, 0xA4	; 164
    2c58:	98 4f       	sbci	r25, 0xF8	; 248
    2c5a:	90 93 18 08 	sts	0x0818, r25
    2c5e:	80 93 17 08 	sts	0x0817, r24
    2c62:	90 93 09 08 	sts	0x0809, r25
    2c66:	80 93 08 08 	sts	0x0808, r24
    nrk_cur_task_prio = nrk_high_ready_prio;
    2c6a:	30 93 0a 08 	sts	0x080A, r19
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    2c6e:	0e 94 de 2f 	call	0x5fbc	; 0x5fbc <nrk_target_start>
    nrk_stack_pointer_init(); 
    2c72:	0e 94 cf 2f 	call	0x5f9e	; 0x5f9e <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    2c76:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <nrk_start_high_ready_task>
    2c7a:	ff cf       	rjmp	.-2      	; 0x2c7a <nrk_start+0xb8>

00002c7c <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2c7c:	0f 93       	push	r16
    2c7e:	1f 93       	push	r17
    2c80:	df 93       	push	r29
    2c82:	cf 93       	push	r28
    2c84:	cd b7       	in	r28, 0x3d	; 61
    2c86:	de b7       	in	r29, 0x3e	; 62
    2c88:	a3 97       	sbiw	r28, 0x23	; 35
    2c8a:	0f b6       	in	r0, 0x3f	; 63
    2c8c:	f8 94       	cli
    2c8e:	de bf       	out	0x3e, r29	; 62
    2c90:	0f be       	out	0x3f, r0	; 63
    2c92:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    2c94:	0e 94 c2 20 	call	0x4184	; 0x4184 <nrk_signal_create>
    2c98:	80 93 07 08 	sts	0x0807, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    2c9c:	8f 3f       	cpi	r24, 0xFF	; 255
    2c9e:	21 f4       	brne	.+8      	; 0x2ca8 <nrk_init+0x2c>
    2ca0:	8e e0       	ldi	r24, 0x0E	; 14
    2ca2:	60 e0       	ldi	r22, 0x00	; 0
    2ca4:	0e 94 7e 1f 	call	0x3efc	; 0x3efc <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    2ca8:	0e 94 08 2f 	call	0x5e10	; 0x5e10 <_nrk_startup_error>
	   }
   #endif
   #endif

   #ifdef NRK_WATCHDOG
    if(nrk_watchdog_check()==NRK_ERROR) 
    2cac:	0e 94 5d 2f 	call	0x5eba	; 0x5eba <nrk_watchdog_check>
    2cb0:	8f 3f       	cpi	r24, 0xFF	; 255
    2cb2:	31 f4       	brne	.+12     	; 0x2cc0 <nrk_init+0x44>
	{
    	nrk_watchdog_disable();
    2cb4:	0e 94 74 2f 	call	0x5ee8	; 0x5ee8 <nrk_watchdog_disable>
	nrk_kernel_error_add(NRK_WATCHDOG_ERROR,0);
    2cb8:	80 e1       	ldi	r24, 0x10	; 16
    2cba:	60 e0       	ldi	r22, 0x00	; 0
    2cbc:	0e 94 7e 1f 	call	0x3efc	; 0x3efc <nrk_kernel_error_add>
	}
    nrk_watchdog_enable();
    2cc0:	0e 94 66 2f 	call	0x5ecc	; 0x5ecc <nrk_watchdog_enable>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    2cc4:	10 92 0a 08 	sts	0x080A, r1
    nrk_cur_task_TCB = NULL;
    2cc8:	10 92 18 08 	sts	0x0818, r1
    2ccc:	10 92 17 08 	sts	0x0817, r1
    
    nrk_high_ready_TCB = NULL;
    2cd0:	10 92 09 08 	sts	0x0809, r1
    2cd4:	10 92 08 08 	sts	0x0808, r1
    nrk_high_ready_prio = 0; 
    2cd8:	10 92 19 08 	sts	0x0819, r1

   #ifdef NRK_STATS_TRACKER
	nrk_stats_reset();
    2cdc:	0e 94 dd 16 	call	0x2dba	; 0x2dba <nrk_stats_reset>
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    2ce0:	10 92 16 08 	sts	0x0816, r1

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    2ce4:	8f ef       	ldi	r24, 0xFF	; 255
    2ce6:	80 93 03 08 	sts	0x0803, r24
    nrk_sem_list[i].value=-1;
    2cea:	80 93 05 08 	sts	0x0805, r24
    nrk_sem_list[i].resource_ceiling=-1;
    2cee:	80 93 04 08 	sts	0x0804, r24
    2cf2:	e4 e6       	ldi	r30, 0x64	; 100
    2cf4:	f7 e0       	ldi	r31, 0x07	; 7
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2cf6:	93 e6       	ldi	r25, 0x63	; 99
    2cf8:	92 83       	std	Z+2, r25	; 0x02
        nrk_task_TCB[i].task_ID = -1; 
    2cfa:	80 83       	st	Z, r24
    2cfc:	b1 96       	adiw	r30, 0x21	; 33
    //nrk_resource_count[i]=-1;
    //nrk_resource_value[i]=-1;
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
    2cfe:	28 e0       	ldi	r18, 0x08	; 8
    2d00:	e9 30       	cpi	r30, 0x09	; 9
    2d02:	f2 07       	cpc	r31, r18
    2d04:	c9 f7       	brne	.-14     	; 0x2cf8 <nrk_init+0x7c>
    2d06:	e3 e5       	ldi	r30, 0x53	; 83
    2d08:	f8 e0       	ldi	r31, 0x08	; 8
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2d0a:	cf 01       	movw	r24, r30
    2d0c:	05 96       	adiw	r24, 0x05	; 5
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2d0e:	94 83       	std	Z+4, r25	; 0x04
    2d10:	83 83       	std	Z+3, r24	; 0x03
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2d12:	f7 83       	std	Z+7, r31	; 0x07
    2d14:	e6 83       	std	Z+6, r30	; 0x06
    2d16:	fc 01       	movw	r30, r24
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2d18:	88 e0       	ldi	r24, 0x08	; 8
    2d1a:	ec 36       	cpi	r30, 0x6C	; 108
    2d1c:	f8 07       	cpc	r31, r24
    2d1e:	a9 f7       	brne	.-22     	; 0x2d0a <nrk_init+0x8e>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2d20:	10 92 55 08 	sts	0x0855, r1
    2d24:	10 92 54 08 	sts	0x0854, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    2d28:	14 82       	std	Z+4, r1	; 0x04
    2d2a:	13 82       	std	Z+3, r1	; 0x03
	_head_node = NULL;
    2d2c:	10 92 0d 08 	sts	0x080D, r1
    2d30:	10 92 0c 08 	sts	0x080C, r1
	_free_node = &_nrk_readyQ[0];
    2d34:	79 97       	sbiw	r30, 0x19	; 25
    2d36:	f0 93 5b 07 	sts	0x075B, r31
    2d3a:	e0 93 5a 07 	sts	0x075A, r30
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    2d3e:	8e 01       	movw	r16, r28
    2d40:	0f 5f       	subi	r16, 0xFF	; 255
    2d42:	1f 4f       	sbci	r17, 0xFF	; 255
    2d44:	c8 01       	movw	r24, r16
    2d46:	61 ea       	ldi	r22, 0xA1	; 161
    2d48:	79 e2       	ldi	r23, 0x29	; 41
    2d4a:	0e 94 82 2f 	call	0x5f04	; 0x5f04 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    2d4e:	c8 01       	movw	r24, r16
    2d50:	6c e1       	ldi	r22, 0x1C	; 28
    2d52:	76 e0       	ldi	r23, 0x06	; 6
    2d54:	40 e8       	ldi	r20, 0x80	; 128
    2d56:	50 e0       	ldi	r21, 0x00	; 0
    2d58:	0e 94 e3 2f 	call	0x5fc6	; 0x5fc6 <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    2d5c:	85 e5       	ldi	r24, 0x55	; 85
    2d5e:	80 93 1c 06 	sts	0x061C, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    2d62:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    2d64:	1c 86       	std	Y+12, r1	; 0x0c
    2d66:	1d 86       	std	Y+13, r1	; 0x0d
    2d68:	1e 86       	std	Y+14, r1	; 0x0e
    2d6a:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    2d6c:	18 8a       	std	Y+16, r1	; 0x10
    2d6e:	19 8a       	std	Y+17, r1	; 0x11
    2d70:	1a 8a       	std	Y+18, r1	; 0x12
    2d72:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    2d74:	1c 8a       	std	Y+20, r1	; 0x14
    2d76:	1d 8a       	std	Y+21, r1	; 0x15
    2d78:	1e 8a       	std	Y+22, r1	; 0x16
    2d7a:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    2d7c:	18 8e       	std	Y+24, r1	; 0x18
    2d7e:	19 8e       	std	Y+25, r1	; 0x19
    2d80:	1a 8e       	std	Y+26, r1	; 0x1a
    2d82:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2d84:	1c 8e       	std	Y+28, r1	; 0x1c
    2d86:	1d 8e       	std	Y+29, r1	; 0x1d
    2d88:	1e 8e       	std	Y+30, r1	; 0x1e
    2d8a:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    2d8c:	18 a2       	std	Y+32, r1	; 0x20
    2d8e:	19 a2       	std	Y+33, r1	; 0x21
    2d90:	1a a2       	std	Y+34, r1	; 0x22
    2d92:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2d94:	91 e0       	ldi	r25, 0x01	; 1
    2d96:	98 87       	std	Y+8, r25	; 0x08
	IdleTask.Type = IDLE_TASK;
    2d98:	82 e0       	ldi	r24, 0x02	; 2
    2d9a:	8a 87       	std	Y+10, r24	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    2d9c:	9b 87       	std	Y+11, r25	; 0x0b
	nrk_activate_task(&IdleTask);
    2d9e:	c8 01       	movw	r24, r16
    2da0:	0e 94 54 26 	call	0x4ca8	; 0x4ca8 <nrk_activate_task>
	
}
    2da4:	a3 96       	adiw	r28, 0x23	; 35
    2da6:	0f b6       	in	r0, 0x3f	; 63
    2da8:	f8 94       	cli
    2daa:	de bf       	out	0x3e, r29	; 62
    2dac:	0f be       	out	0x3f, r0	; 63
    2dae:	cd bf       	out	0x3d, r28	; 61
    2db0:	cf 91       	pop	r28
    2db2:	df 91       	pop	r29
    2db4:	1f 91       	pop	r17
    2db6:	0f 91       	pop	r16
    2db8:	08 95       	ret

00002dba <nrk_stats_reset>:
#ifdef NRK_STATS_TRACKER
void nrk_stats_reset()
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    2dba:	10 92 52 04 	sts	0x0452, r1
    2dbe:	10 92 53 04 	sts	0x0453, r1
    2dc2:	10 92 54 04 	sts	0x0454, r1
    2dc6:	10 92 55 04 	sts	0x0455, r1
    _nrk_stats_sleep_time.nano_secs=0;
    2dca:	10 92 56 04 	sts	0x0456, r1
    2dce:	10 92 57 04 	sts	0x0457, r1
    2dd2:	10 92 58 04 	sts	0x0458, r1
    2dd6:	10 92 59 04 	sts	0x0459, r1
    2dda:	e5 e8       	ldi	r30, 0x85	; 133
    2ddc:	f5 e0       	ldi	r31, 0x05	; 5
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        cur_task_stats[i].total_ticks=0;
    2dde:	10 82       	st	Z, r1
    2de0:	11 82       	std	Z+1, r1	; 0x01
    2de2:	12 82       	std	Z+2, r1	; 0x02
    2de4:	13 82       	std	Z+3, r1	; 0x03
        cur_task_stats[i].max_exec_ticks=0;
    2de6:	10 86       	std	Z+8, r1	; 0x08
    2de8:	11 86       	std	Z+9, r1	; 0x09
    2dea:	12 86       	std	Z+10, r1	; 0x0a
    2dec:	13 86       	std	Z+11, r1	; 0x0b
        cur_task_stats[i].min_exec_ticks=0;
    2dee:	14 82       	std	Z+4, r1	; 0x04
    2df0:	15 82       	std	Z+5, r1	; 0x05
    2df2:	16 82       	std	Z+6, r1	; 0x06
    2df4:	17 82       	std	Z+7, r1	; 0x07
        cur_task_stats[i].last_exec_ticks=0;
    2df6:	14 86       	std	Z+12, r1	; 0x0c
    2df8:	15 86       	std	Z+13, r1	; 0x0d
    2dfa:	16 86       	std	Z+14, r1	; 0x0e
    2dfc:	17 86       	std	Z+15, r1	; 0x0f
        cur_task_stats[i].swapped_in=0;
    2dfe:	10 8a       	std	Z+16, r1	; 0x10
    2e00:	11 8a       	std	Z+17, r1	; 0x11
    2e02:	12 8a       	std	Z+18, r1	; 0x12
    2e04:	13 8a       	std	Z+19, r1	; 0x13
        cur_task_stats[i].preempted=0;
    2e06:	10 8e       	std	Z+24, r1	; 0x18
    2e08:	11 8e       	std	Z+25, r1	; 0x19
    2e0a:	12 8e       	std	Z+26, r1	; 0x1a
    2e0c:	13 8e       	std	Z+27, r1	; 0x1b
        cur_task_stats[i].violations=0;
    2e0e:	14 8e       	std	Z+28, r1	; 0x1c
        cur_task_stats[i].overflow=0;
    2e10:	15 8e       	std	Z+29, r1	; 0x1d
    2e12:	7e 96       	adiw	r30, 0x1e	; 30
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    _nrk_stats_sleep_time.nano_secs=0;
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2e14:	86 e0       	ldi	r24, 0x06	; 6
    2e16:	eb 31       	cpi	r30, 0x1B	; 27
    2e18:	f8 07       	cpc	r31, r24
    2e1a:	09 f7       	brne	.-62     	; 0x2dde <nrk_stats_reset+0x24>
        cur_task_stats[i].preempted=0;
        cur_task_stats[i].violations=0;
        cur_task_stats[i].overflow=0;
    }

}
    2e1c:	08 95       	ret

00002e1e <nrk_stats_get_deep_sleep>:
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
}

void nrk_stats_get_deep_sleep(nrk_time_t *t)
{
    2e1e:	fc 01       	movw	r30, r24
    t->secs=_nrk_stats_sleep_time.secs;
    2e20:	80 91 52 04 	lds	r24, 0x0452
    2e24:	90 91 53 04 	lds	r25, 0x0453
    2e28:	a0 91 54 04 	lds	r26, 0x0454
    2e2c:	b0 91 55 04 	lds	r27, 0x0455
    2e30:	80 83       	st	Z, r24
    2e32:	91 83       	std	Z+1, r25	; 0x01
    2e34:	a2 83       	std	Z+2, r26	; 0x02
    2e36:	b3 83       	std	Z+3, r27	; 0x03
    t->nano_secs=_nrk_stats_sleep_time.nano_secs;
    2e38:	80 91 56 04 	lds	r24, 0x0456
    2e3c:	90 91 57 04 	lds	r25, 0x0457
    2e40:	a0 91 58 04 	lds	r26, 0x0458
    2e44:	b0 91 59 04 	lds	r27, 0x0459
    2e48:	84 83       	std	Z+4, r24	; 0x04
    2e4a:	95 83       	std	Z+5, r25	; 0x05
    2e4c:	a6 83       	std	Z+6, r26	; 0x06
    2e4e:	b7 83       	std	Z+7, r27	; 0x07
}
    2e50:	08 95       	ret

00002e52 <_nrk_stats_add_violation>:

void _nrk_stats_add_violation(uint8_t task_id)
{
    2e52:	38 2f       	mov	r19, r24
    if( cur_task_stats[task_id].overflow==1) return;
    2e54:	90 e0       	ldi	r25, 0x00	; 0
    2e56:	fc 01       	movw	r30, r24
    2e58:	b5 e0       	ldi	r27, 0x05	; 5
    2e5a:	ee 0f       	add	r30, r30
    2e5c:	ff 1f       	adc	r31, r31
    2e5e:	ba 95       	dec	r27
    2e60:	e1 f7       	brne	.-8      	; 0x2e5a <_nrk_stats_add_violation+0x8>
    2e62:	88 0f       	add	r24, r24
    2e64:	99 1f       	adc	r25, r25
    2e66:	e8 1b       	sub	r30, r24
    2e68:	f9 0b       	sbc	r31, r25
    2e6a:	eb 57       	subi	r30, 0x7B	; 123
    2e6c:	fa 4f       	sbci	r31, 0xFA	; 250
    2e6e:	85 8d       	ldd	r24, Z+29	; 0x1d
    2e70:	81 30       	cpi	r24, 0x01	; 1
    2e72:	89 f1       	breq	.+98     	; 0x2ed6 <_nrk_stats_add_violation+0x84>
    cur_task_stats[task_id].violations++;
    2e74:	83 2f       	mov	r24, r19
    2e76:	90 e0       	ldi	r25, 0x00	; 0
    2e78:	fc 01       	movw	r30, r24
    2e7a:	75 e0       	ldi	r23, 0x05	; 5
    2e7c:	ee 0f       	add	r30, r30
    2e7e:	ff 1f       	adc	r31, r31
    2e80:	7a 95       	dec	r23
    2e82:	e1 f7       	brne	.-8      	; 0x2e7c <_nrk_stats_add_violation+0x2a>
    2e84:	88 0f       	add	r24, r24
    2e86:	99 1f       	adc	r25, r25
    2e88:	e8 1b       	sub	r30, r24
    2e8a:	f9 0b       	sbc	r31, r25
    2e8c:	eb 57       	subi	r30, 0x7B	; 123
    2e8e:	fa 4f       	sbci	r31, 0xFA	; 250
    2e90:	24 8d       	ldd	r18, Z+28	; 0x1c
    2e92:	2f 5f       	subi	r18, 0xFF	; 255
    2e94:	83 2f       	mov	r24, r19
    2e96:	90 e0       	ldi	r25, 0x00	; 0
    2e98:	fc 01       	movw	r30, r24
    2e9a:	55 e0       	ldi	r21, 0x05	; 5
    2e9c:	ee 0f       	add	r30, r30
    2e9e:	ff 1f       	adc	r31, r31
    2ea0:	5a 95       	dec	r21
    2ea2:	e1 f7       	brne	.-8      	; 0x2e9c <_nrk_stats_add_violation+0x4a>
    2ea4:	88 0f       	add	r24, r24
    2ea6:	99 1f       	adc	r25, r25
    2ea8:	e8 1b       	sub	r30, r24
    2eaa:	f9 0b       	sbc	r31, r25
    2eac:	eb 57       	subi	r30, 0x7B	; 123
    2eae:	fa 4f       	sbci	r31, 0xFA	; 250
    2eb0:	24 8f       	std	Z+28, r18	; 0x1c
    if(cur_task_stats[task_id].violations==255) cur_task_stats[task_id].overflow=1;
    2eb2:	2f 3f       	cpi	r18, 0xFF	; 255
    2eb4:	81 f4       	brne	.+32     	; 0x2ed6 <_nrk_stats_add_violation+0x84>
    2eb6:	83 2f       	mov	r24, r19
    2eb8:	90 e0       	ldi	r25, 0x00	; 0
    2eba:	fc 01       	movw	r30, r24
    2ebc:	35 e0       	ldi	r19, 0x05	; 5
    2ebe:	ee 0f       	add	r30, r30
    2ec0:	ff 1f       	adc	r31, r31
    2ec2:	3a 95       	dec	r19
    2ec4:	e1 f7       	brne	.-8      	; 0x2ebe <_nrk_stats_add_violation+0x6c>
    2ec6:	88 0f       	add	r24, r24
    2ec8:	99 1f       	adc	r25, r25
    2eca:	e8 1b       	sub	r30, r24
    2ecc:	f9 0b       	sbc	r31, r25
    2ece:	eb 57       	subi	r30, 0x7B	; 123
    2ed0:	fa 4f       	sbci	r31, 0xFA	; 250
    2ed2:	81 e0       	ldi	r24, 0x01	; 1
    2ed4:	85 8f       	std	Z+29, r24	; 0x1d
    2ed6:	08 95       	ret

00002ed8 <_nrk_stats_task_start>:
}


// task_id is the PID of the task in question
void _nrk_stats_task_start(uint8_t task_id)
{
    2ed8:	68 2f       	mov	r22, r24
    if( cur_task_stats[task_id].overflow==1) return;
    2eda:	90 e0       	ldi	r25, 0x00	; 0
    2edc:	fc 01       	movw	r30, r24
    2ede:	75 e0       	ldi	r23, 0x05	; 5
    2ee0:	ee 0f       	add	r30, r30
    2ee2:	ff 1f       	adc	r31, r31
    2ee4:	7a 95       	dec	r23
    2ee6:	e1 f7       	brne	.-8      	; 0x2ee0 <_nrk_stats_task_start+0x8>
    2ee8:	88 0f       	add	r24, r24
    2eea:	99 1f       	adc	r25, r25
    2eec:	e8 1b       	sub	r30, r24
    2eee:	f9 0b       	sbc	r31, r25
    2ef0:	eb 57       	subi	r30, 0x7B	; 123
    2ef2:	fa 4f       	sbci	r31, 0xFA	; 250
    2ef4:	85 8d       	ldd	r24, Z+29	; 0x1d
    2ef6:	81 30       	cpi	r24, 0x01	; 1
    2ef8:	09 f4       	brne	.+2      	; 0x2efc <_nrk_stats_task_start+0x24>
    2efa:	4f c0       	rjmp	.+158    	; 0x2f9a <_nrk_stats_task_start+0xc2>
    cur_task_stats[task_id].cur_ticks=0;
    2efc:	86 2f       	mov	r24, r22
    2efe:	90 e0       	ldi	r25, 0x00	; 0
    2f00:	fc 01       	movw	r30, r24
    2f02:	45 e0       	ldi	r20, 0x05	; 5
    2f04:	ee 0f       	add	r30, r30
    2f06:	ff 1f       	adc	r31, r31
    2f08:	4a 95       	dec	r20
    2f0a:	e1 f7       	brne	.-8      	; 0x2f04 <_nrk_stats_task_start+0x2c>
    2f0c:	88 0f       	add	r24, r24
    2f0e:	99 1f       	adc	r25, r25
    2f10:	e8 1b       	sub	r30, r24
    2f12:	f9 0b       	sbc	r31, r25
    2f14:	eb 57       	subi	r30, 0x7B	; 123
    2f16:	fa 4f       	sbci	r31, 0xFA	; 250
    2f18:	14 8a       	std	Z+20, r1	; 0x14
    2f1a:	15 8a       	std	Z+21, r1	; 0x15
    2f1c:	16 8a       	std	Z+22, r1	; 0x16
    2f1e:	17 8a       	std	Z+23, r1	; 0x17
    cur_task_stats[task_id].swapped_in++;
    2f20:	86 2f       	mov	r24, r22
    2f22:	90 e0       	ldi	r25, 0x00	; 0
    2f24:	fc 01       	movw	r30, r24
    2f26:	25 e0       	ldi	r18, 0x05	; 5
    2f28:	ee 0f       	add	r30, r30
    2f2a:	ff 1f       	adc	r31, r31
    2f2c:	2a 95       	dec	r18
    2f2e:	e1 f7       	brne	.-8      	; 0x2f28 <_nrk_stats_task_start+0x50>
    2f30:	88 0f       	add	r24, r24
    2f32:	99 1f       	adc	r25, r25
    2f34:	e8 1b       	sub	r30, r24
    2f36:	f9 0b       	sbc	r31, r25
    2f38:	eb 57       	subi	r30, 0x7B	; 123
    2f3a:	fa 4f       	sbci	r31, 0xFA	; 250
    2f3c:	20 89       	ldd	r18, Z+16	; 0x10
    2f3e:	31 89       	ldd	r19, Z+17	; 0x11
    2f40:	42 89       	ldd	r20, Z+18	; 0x12
    2f42:	53 89       	ldd	r21, Z+19	; 0x13
    2f44:	2f 5f       	subi	r18, 0xFF	; 255
    2f46:	3f 4f       	sbci	r19, 0xFF	; 255
    2f48:	4f 4f       	sbci	r20, 0xFF	; 255
    2f4a:	5f 4f       	sbci	r21, 0xFF	; 255
    2f4c:	86 2f       	mov	r24, r22
    2f4e:	90 e0       	ldi	r25, 0x00	; 0
    2f50:	fc 01       	movw	r30, r24
    2f52:	a5 e0       	ldi	r26, 0x05	; 5
    2f54:	ee 0f       	add	r30, r30
    2f56:	ff 1f       	adc	r31, r31
    2f58:	aa 95       	dec	r26
    2f5a:	e1 f7       	brne	.-8      	; 0x2f54 <_nrk_stats_task_start+0x7c>
    2f5c:	88 0f       	add	r24, r24
    2f5e:	99 1f       	adc	r25, r25
    2f60:	e8 1b       	sub	r30, r24
    2f62:	f9 0b       	sbc	r31, r25
    2f64:	eb 57       	subi	r30, 0x7B	; 123
    2f66:	fa 4f       	sbci	r31, 0xFA	; 250
    2f68:	20 8b       	std	Z+16, r18	; 0x10
    2f6a:	31 8b       	std	Z+17, r19	; 0x11
    2f6c:	42 8b       	std	Z+18, r20	; 0x12
    2f6e:	53 8b       	std	Z+19, r21	; 0x13
    if(cur_task_stats[task_id].swapped_in==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    2f70:	2e 5f       	subi	r18, 0xFE	; 254
    2f72:	3f 4f       	sbci	r19, 0xFF	; 255
    2f74:	4f 4f       	sbci	r20, 0xFF	; 255
    2f76:	5f 4f       	sbci	r21, 0xFF	; 255
    2f78:	81 f4       	brne	.+32     	; 0x2f9a <_nrk_stats_task_start+0xc2>
    2f7a:	86 2f       	mov	r24, r22
    2f7c:	90 e0       	ldi	r25, 0x00	; 0
    2f7e:	fc 01       	movw	r30, r24
    2f80:	35 e0       	ldi	r19, 0x05	; 5
    2f82:	ee 0f       	add	r30, r30
    2f84:	ff 1f       	adc	r31, r31
    2f86:	3a 95       	dec	r19
    2f88:	e1 f7       	brne	.-8      	; 0x2f82 <_nrk_stats_task_start+0xaa>
    2f8a:	88 0f       	add	r24, r24
    2f8c:	99 1f       	adc	r25, r25
    2f8e:	e8 1b       	sub	r30, r24
    2f90:	f9 0b       	sbc	r31, r25
    2f92:	eb 57       	subi	r30, 0x7B	; 123
    2f94:	fa 4f       	sbci	r31, 0xFA	; 250
    2f96:	81 e0       	ldi	r24, 0x01	; 1
    2f98:	85 8f       	std	Z+29, r24	; 0x1d
    2f9a:	08 95       	ret

00002f9c <_nrk_stats_task_preempted>:
}


void _nrk_stats_task_preempted(uint8_t task_id, uint8_t ticks)
{
    2f9c:	1f 93       	push	r17
    2f9e:	18 2f       	mov	r17, r24
    if( cur_task_stats[task_id].overflow==1) return;
    2fa0:	90 e0       	ldi	r25, 0x00	; 0
    2fa2:	fc 01       	movw	r30, r24
    2fa4:	a5 e0       	ldi	r26, 0x05	; 5
    2fa6:	ee 0f       	add	r30, r30
    2fa8:	ff 1f       	adc	r31, r31
    2faa:	aa 95       	dec	r26
    2fac:	e1 f7       	brne	.-8      	; 0x2fa6 <_nrk_stats_task_preempted+0xa>
    2fae:	88 0f       	add	r24, r24
    2fb0:	99 1f       	adc	r25, r25
    2fb2:	e8 1b       	sub	r30, r24
    2fb4:	f9 0b       	sbc	r31, r25
    2fb6:	eb 57       	subi	r30, 0x7B	; 123
    2fb8:	fa 4f       	sbci	r31, 0xFA	; 250
    2fba:	85 8d       	ldd	r24, Z+29	; 0x1d
    2fbc:	81 30       	cpi	r24, 0x01	; 1
    2fbe:	09 f4       	brne	.+2      	; 0x2fc2 <_nrk_stats_task_preempted+0x26>
    2fc0:	a5 c0       	rjmp	.+330    	; 0x310c <_nrk_stats_task_preempted+0x170>
    cur_task_stats[task_id].preempted++;
    2fc2:	81 2f       	mov	r24, r17
    2fc4:	90 e0       	ldi	r25, 0x00	; 0
    2fc6:	9c 01       	movw	r18, r24
    2fc8:	55 e0       	ldi	r21, 0x05	; 5
    2fca:	22 0f       	add	r18, r18
    2fcc:	33 1f       	adc	r19, r19
    2fce:	5a 95       	dec	r21
    2fd0:	e1 f7       	brne	.-8      	; 0x2fca <_nrk_stats_task_preempted+0x2e>
    2fd2:	88 0f       	add	r24, r24
    2fd4:	99 1f       	adc	r25, r25
    2fd6:	28 1b       	sub	r18, r24
    2fd8:	39 0b       	sbc	r19, r25
    2fda:	2b 57       	subi	r18, 0x7B	; 123
    2fdc:	3a 4f       	sbci	r19, 0xFA	; 250
    2fde:	81 2f       	mov	r24, r17
    2fe0:	90 e0       	ldi	r25, 0x00	; 0
    2fe2:	fc 01       	movw	r30, r24
    2fe4:	b5 e0       	ldi	r27, 0x05	; 5
    2fe6:	ee 0f       	add	r30, r30
    2fe8:	ff 1f       	adc	r31, r31
    2fea:	ba 95       	dec	r27
    2fec:	e1 f7       	brne	.-8      	; 0x2fe6 <_nrk_stats_task_preempted+0x4a>
    2fee:	88 0f       	add	r24, r24
    2ff0:	99 1f       	adc	r25, r25
    2ff2:	e8 1b       	sub	r30, r24
    2ff4:	f9 0b       	sbc	r31, r25
    2ff6:	eb 57       	subi	r30, 0x7B	; 123
    2ff8:	fa 4f       	sbci	r31, 0xFA	; 250
    2ffa:	80 8d       	ldd	r24, Z+24	; 0x18
    2ffc:	91 8d       	ldd	r25, Z+25	; 0x19
    2ffe:	a2 8d       	ldd	r26, Z+26	; 0x1a
    3000:	b3 8d       	ldd	r27, Z+27	; 0x1b
    3002:	01 96       	adiw	r24, 0x01	; 1
    3004:	a1 1d       	adc	r26, r1
    3006:	b1 1d       	adc	r27, r1
    3008:	f9 01       	movw	r30, r18
    300a:	80 8f       	std	Z+24, r24	; 0x18
    300c:	91 8f       	std	Z+25, r25	; 0x19
    300e:	a2 8f       	std	Z+26, r26	; 0x1a
    3010:	b3 8f       	std	Z+27, r27	; 0x1b
    cur_task_stats[task_id].cur_ticks+=ticks;
    3012:	46 2f       	mov	r20, r22
    3014:	50 e0       	ldi	r21, 0x00	; 0
    3016:	60 e0       	ldi	r22, 0x00	; 0
    3018:	70 e0       	ldi	r23, 0x00	; 0
    301a:	81 2f       	mov	r24, r17
    301c:	90 e0       	ldi	r25, 0x00	; 0
    301e:	9c 01       	movw	r18, r24
    3020:	f5 e0       	ldi	r31, 0x05	; 5
    3022:	22 0f       	add	r18, r18
    3024:	33 1f       	adc	r19, r19
    3026:	fa 95       	dec	r31
    3028:	e1 f7       	brne	.-8      	; 0x3022 <_nrk_stats_task_preempted+0x86>
    302a:	88 0f       	add	r24, r24
    302c:	99 1f       	adc	r25, r25
    302e:	28 1b       	sub	r18, r24
    3030:	39 0b       	sbc	r19, r25
    3032:	2b 57       	subi	r18, 0x7B	; 123
    3034:	3a 4f       	sbci	r19, 0xFA	; 250
    3036:	81 2f       	mov	r24, r17
    3038:	90 e0       	ldi	r25, 0x00	; 0
    303a:	fc 01       	movw	r30, r24
    303c:	b5 e0       	ldi	r27, 0x05	; 5
    303e:	ee 0f       	add	r30, r30
    3040:	ff 1f       	adc	r31, r31
    3042:	ba 95       	dec	r27
    3044:	e1 f7       	brne	.-8      	; 0x303e <_nrk_stats_task_preempted+0xa2>
    3046:	88 0f       	add	r24, r24
    3048:	99 1f       	adc	r25, r25
    304a:	e8 1b       	sub	r30, r24
    304c:	f9 0b       	sbc	r31, r25
    304e:	eb 57       	subi	r30, 0x7B	; 123
    3050:	fa 4f       	sbci	r31, 0xFA	; 250
    3052:	84 89       	ldd	r24, Z+20	; 0x14
    3054:	95 89       	ldd	r25, Z+21	; 0x15
    3056:	a6 89       	ldd	r26, Z+22	; 0x16
    3058:	b7 89       	ldd	r27, Z+23	; 0x17
    305a:	84 0f       	add	r24, r20
    305c:	95 1f       	adc	r25, r21
    305e:	a6 1f       	adc	r26, r22
    3060:	b7 1f       	adc	r27, r23
    3062:	f9 01       	movw	r30, r18
    3064:	84 8b       	std	Z+20, r24	; 0x14
    3066:	95 8b       	std	Z+21, r25	; 0x15
    3068:	a6 8b       	std	Z+22, r26	; 0x16
    306a:	b7 8b       	std	Z+23, r27	; 0x17
    cur_task_stats[task_id].total_ticks+=ticks;
    306c:	81 2f       	mov	r24, r17
    306e:	90 e0       	ldi	r25, 0x00	; 0
    3070:	9c 01       	movw	r18, r24
    3072:	f5 e0       	ldi	r31, 0x05	; 5
    3074:	22 0f       	add	r18, r18
    3076:	33 1f       	adc	r19, r19
    3078:	fa 95       	dec	r31
    307a:	e1 f7       	brne	.-8      	; 0x3074 <_nrk_stats_task_preempted+0xd8>
    307c:	88 0f       	add	r24, r24
    307e:	99 1f       	adc	r25, r25
    3080:	28 1b       	sub	r18, r24
    3082:	39 0b       	sbc	r19, r25
    3084:	2b 57       	subi	r18, 0x7B	; 123
    3086:	3a 4f       	sbci	r19, 0xFA	; 250
    3088:	81 2f       	mov	r24, r17
    308a:	90 e0       	ldi	r25, 0x00	; 0
    308c:	fc 01       	movw	r30, r24
    308e:	b5 e0       	ldi	r27, 0x05	; 5
    3090:	ee 0f       	add	r30, r30
    3092:	ff 1f       	adc	r31, r31
    3094:	ba 95       	dec	r27
    3096:	e1 f7       	brne	.-8      	; 0x3090 <_nrk_stats_task_preempted+0xf4>
    3098:	88 0f       	add	r24, r24
    309a:	99 1f       	adc	r25, r25
    309c:	e8 1b       	sub	r30, r24
    309e:	f9 0b       	sbc	r31, r25
    30a0:	eb 57       	subi	r30, 0x7B	; 123
    30a2:	fa 4f       	sbci	r31, 0xFA	; 250
    30a4:	80 81       	ld	r24, Z
    30a6:	91 81       	ldd	r25, Z+1	; 0x01
    30a8:	a2 81       	ldd	r26, Z+2	; 0x02
    30aa:	b3 81       	ldd	r27, Z+3	; 0x03
    30ac:	48 0f       	add	r20, r24
    30ae:	59 1f       	adc	r21, r25
    30b0:	6a 1f       	adc	r22, r26
    30b2:	7b 1f       	adc	r23, r27
    30b4:	f9 01       	movw	r30, r18
    30b6:	40 83       	st	Z, r20
    30b8:	51 83       	std	Z+1, r21	; 0x01
    30ba:	62 83       	std	Z+2, r22	; 0x02
    30bc:	73 83       	std	Z+3, r23	; 0x03
    if(cur_task_stats[task_id].preempted==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    30be:	81 2f       	mov	r24, r17
    30c0:	90 e0       	ldi	r25, 0x00	; 0
    30c2:	fc 01       	movw	r30, r24
    30c4:	35 e0       	ldi	r19, 0x05	; 5
    30c6:	ee 0f       	add	r30, r30
    30c8:	ff 1f       	adc	r31, r31
    30ca:	3a 95       	dec	r19
    30cc:	e1 f7       	brne	.-8      	; 0x30c6 <_nrk_stats_task_preempted+0x12a>
    30ce:	88 0f       	add	r24, r24
    30d0:	99 1f       	adc	r25, r25
    30d2:	e8 1b       	sub	r30, r24
    30d4:	f9 0b       	sbc	r31, r25
    30d6:	eb 57       	subi	r30, 0x7B	; 123
    30d8:	fa 4f       	sbci	r31, 0xFA	; 250
    30da:	80 8d       	ldd	r24, Z+24	; 0x18
    30dc:	91 8d       	ldd	r25, Z+25	; 0x19
    30de:	a2 8d       	ldd	r26, Z+26	; 0x1a
    30e0:	b3 8d       	ldd	r27, Z+27	; 0x1b
    30e2:	8e 5f       	subi	r24, 0xFE	; 254
    30e4:	9f 4f       	sbci	r25, 0xFF	; 255
    30e6:	af 4f       	sbci	r26, 0xFF	; 255
    30e8:	bf 4f       	sbci	r27, 0xFF	; 255
    30ea:	81 f4       	brne	.+32     	; 0x310c <_nrk_stats_task_preempted+0x170>
    30ec:	81 2f       	mov	r24, r17
    30ee:	90 e0       	ldi	r25, 0x00	; 0
    30f0:	fc 01       	movw	r30, r24
    30f2:	b5 e0       	ldi	r27, 0x05	; 5
    30f4:	ee 0f       	add	r30, r30
    30f6:	ff 1f       	adc	r31, r31
    30f8:	ba 95       	dec	r27
    30fa:	e1 f7       	brne	.-8      	; 0x30f4 <_nrk_stats_task_preempted+0x158>
    30fc:	88 0f       	add	r24, r24
    30fe:	99 1f       	adc	r25, r25
    3100:	e8 1b       	sub	r30, r24
    3102:	f9 0b       	sbc	r31, r25
    3104:	eb 57       	subi	r30, 0x7B	; 123
    3106:	fa 4f       	sbci	r31, 0xFA	; 250
    3108:	81 e0       	ldi	r24, 0x01	; 1
    310a:	85 8f       	std	Z+29, r24	; 0x1d
}
    310c:	1f 91       	pop	r17
    310e:	08 95       	ret

00003110 <_nrk_stats_task_suspend>:

void _nrk_stats_task_suspend(uint8_t task_id, uint8_t ticks)
{
    3110:	1f 93       	push	r17
    3112:	18 2f       	mov	r17, r24
    if( cur_task_stats[task_id].overflow==1) return;
    3114:	90 e0       	ldi	r25, 0x00	; 0
    3116:	fc 01       	movw	r30, r24
    3118:	b5 e0       	ldi	r27, 0x05	; 5
    311a:	ee 0f       	add	r30, r30
    311c:	ff 1f       	adc	r31, r31
    311e:	ba 95       	dec	r27
    3120:	e1 f7       	brne	.-8      	; 0x311a <_nrk_stats_task_suspend+0xa>
    3122:	88 0f       	add	r24, r24
    3124:	99 1f       	adc	r25, r25
    3126:	e8 1b       	sub	r30, r24
    3128:	f9 0b       	sbc	r31, r25
    312a:	eb 57       	subi	r30, 0x7B	; 123
    312c:	fa 4f       	sbci	r31, 0xFA	; 250
    312e:	85 8d       	ldd	r24, Z+29	; 0x1d
    3130:	81 30       	cpi	r24, 0x01	; 1
    3132:	09 f4       	brne	.+2      	; 0x3136 <_nrk_stats_task_suspend+0x26>
    3134:	e4 c0       	rjmp	.+456    	; 0x32fe <_nrk_stats_task_suspend+0x1ee>
    cur_task_stats[task_id].last_exec_ticks = cur_task_stats[task_id].cur_ticks+ticks;
    3136:	46 2f       	mov	r20, r22
    3138:	50 e0       	ldi	r21, 0x00	; 0
    313a:	60 e0       	ldi	r22, 0x00	; 0
    313c:	70 e0       	ldi	r23, 0x00	; 0
    313e:	81 2f       	mov	r24, r17
    3140:	90 e0       	ldi	r25, 0x00	; 0
    3142:	9c 01       	movw	r18, r24
    3144:	f5 e0       	ldi	r31, 0x05	; 5
    3146:	22 0f       	add	r18, r18
    3148:	33 1f       	adc	r19, r19
    314a:	fa 95       	dec	r31
    314c:	e1 f7       	brne	.-8      	; 0x3146 <_nrk_stats_task_suspend+0x36>
    314e:	88 0f       	add	r24, r24
    3150:	99 1f       	adc	r25, r25
    3152:	28 1b       	sub	r18, r24
    3154:	39 0b       	sbc	r19, r25
    3156:	2b 57       	subi	r18, 0x7B	; 123
    3158:	3a 4f       	sbci	r19, 0xFA	; 250
    315a:	81 2f       	mov	r24, r17
    315c:	90 e0       	ldi	r25, 0x00	; 0
    315e:	fc 01       	movw	r30, r24
    3160:	b5 e0       	ldi	r27, 0x05	; 5
    3162:	ee 0f       	add	r30, r30
    3164:	ff 1f       	adc	r31, r31
    3166:	ba 95       	dec	r27
    3168:	e1 f7       	brne	.-8      	; 0x3162 <_nrk_stats_task_suspend+0x52>
    316a:	88 0f       	add	r24, r24
    316c:	99 1f       	adc	r25, r25
    316e:	e8 1b       	sub	r30, r24
    3170:	f9 0b       	sbc	r31, r25
    3172:	eb 57       	subi	r30, 0x7B	; 123
    3174:	fa 4f       	sbci	r31, 0xFA	; 250
    3176:	84 89       	ldd	r24, Z+20	; 0x14
    3178:	95 89       	ldd	r25, Z+21	; 0x15
    317a:	a6 89       	ldd	r26, Z+22	; 0x16
    317c:	b7 89       	ldd	r27, Z+23	; 0x17
    317e:	84 0f       	add	r24, r20
    3180:	95 1f       	adc	r25, r21
    3182:	a6 1f       	adc	r26, r22
    3184:	b7 1f       	adc	r27, r23
    3186:	f9 01       	movw	r30, r18
    3188:	84 87       	std	Z+12, r24	; 0x0c
    318a:	95 87       	std	Z+13, r25	; 0x0d
    318c:	a6 87       	std	Z+14, r26	; 0x0e
    318e:	b7 87       	std	Z+15, r27	; 0x0f
    cur_task_stats[task_id].total_ticks+=ticks;
    3190:	81 2f       	mov	r24, r17
    3192:	90 e0       	ldi	r25, 0x00	; 0
    3194:	9c 01       	movw	r18, r24
    3196:	f5 e0       	ldi	r31, 0x05	; 5
    3198:	22 0f       	add	r18, r18
    319a:	33 1f       	adc	r19, r19
    319c:	fa 95       	dec	r31
    319e:	e1 f7       	brne	.-8      	; 0x3198 <_nrk_stats_task_suspend+0x88>
    31a0:	88 0f       	add	r24, r24
    31a2:	99 1f       	adc	r25, r25
    31a4:	28 1b       	sub	r18, r24
    31a6:	39 0b       	sbc	r19, r25
    31a8:	2b 57       	subi	r18, 0x7B	; 123
    31aa:	3a 4f       	sbci	r19, 0xFA	; 250
    31ac:	81 2f       	mov	r24, r17
    31ae:	90 e0       	ldi	r25, 0x00	; 0
    31b0:	fc 01       	movw	r30, r24
    31b2:	b5 e0       	ldi	r27, 0x05	; 5
    31b4:	ee 0f       	add	r30, r30
    31b6:	ff 1f       	adc	r31, r31
    31b8:	ba 95       	dec	r27
    31ba:	e1 f7       	brne	.-8      	; 0x31b4 <_nrk_stats_task_suspend+0xa4>
    31bc:	88 0f       	add	r24, r24
    31be:	99 1f       	adc	r25, r25
    31c0:	e8 1b       	sub	r30, r24
    31c2:	f9 0b       	sbc	r31, r25
    31c4:	eb 57       	subi	r30, 0x7B	; 123
    31c6:	fa 4f       	sbci	r31, 0xFA	; 250
    31c8:	80 81       	ld	r24, Z
    31ca:	91 81       	ldd	r25, Z+1	; 0x01
    31cc:	a2 81       	ldd	r26, Z+2	; 0x02
    31ce:	b3 81       	ldd	r27, Z+3	; 0x03
    31d0:	48 0f       	add	r20, r24
    31d2:	59 1f       	adc	r21, r25
    31d4:	6a 1f       	adc	r22, r26
    31d6:	7b 1f       	adc	r23, r27
    31d8:	f9 01       	movw	r30, r18
    31da:	40 83       	st	Z, r20
    31dc:	51 83       	std	Z+1, r21	; 0x01
    31de:	62 83       	std	Z+2, r22	; 0x02
    31e0:	73 83       	std	Z+3, r23	; 0x03

    if(cur_task_stats[task_id].min_exec_ticks==0 || cur_task_stats[task_id].last_exec_ticks<cur_task_stats[task_id].min_exec_ticks)
    31e2:	81 2f       	mov	r24, r17
    31e4:	90 e0       	ldi	r25, 0x00	; 0
    31e6:	fc 01       	movw	r30, r24
    31e8:	35 e0       	ldi	r19, 0x05	; 5
    31ea:	ee 0f       	add	r30, r30
    31ec:	ff 1f       	adc	r31, r31
    31ee:	3a 95       	dec	r19
    31f0:	e1 f7       	brne	.-8      	; 0x31ea <_nrk_stats_task_suspend+0xda>
    31f2:	88 0f       	add	r24, r24
    31f4:	99 1f       	adc	r25, r25
    31f6:	e8 1b       	sub	r30, r24
    31f8:	f9 0b       	sbc	r31, r25
    31fa:	eb 57       	subi	r30, 0x7B	; 123
    31fc:	fa 4f       	sbci	r31, 0xFA	; 250
    31fe:	24 81       	ldd	r18, Z+4	; 0x04
    3200:	35 81       	ldd	r19, Z+5	; 0x05
    3202:	46 81       	ldd	r20, Z+6	; 0x06
    3204:	57 81       	ldd	r21, Z+7	; 0x07
    3206:	21 15       	cp	r18, r1
    3208:	31 05       	cpc	r19, r1
    320a:	41 05       	cpc	r20, r1
    320c:	51 05       	cpc	r21, r1
    320e:	b9 f0       	breq	.+46     	; 0x323e <_nrk_stats_task_suspend+0x12e>
    3210:	81 2f       	mov	r24, r17
    3212:	90 e0       	ldi	r25, 0x00	; 0
    3214:	fc 01       	movw	r30, r24
    3216:	b5 e0       	ldi	r27, 0x05	; 5
    3218:	ee 0f       	add	r30, r30
    321a:	ff 1f       	adc	r31, r31
    321c:	ba 95       	dec	r27
    321e:	e1 f7       	brne	.-8      	; 0x3218 <_nrk_stats_task_suspend+0x108>
    3220:	88 0f       	add	r24, r24
    3222:	99 1f       	adc	r25, r25
    3224:	e8 1b       	sub	r30, r24
    3226:	f9 0b       	sbc	r31, r25
    3228:	eb 57       	subi	r30, 0x7B	; 123
    322a:	fa 4f       	sbci	r31, 0xFA	; 250
    322c:	84 85       	ldd	r24, Z+12	; 0x0c
    322e:	95 85       	ldd	r25, Z+13	; 0x0d
    3230:	a6 85       	ldd	r26, Z+14	; 0x0e
    3232:	b7 85       	ldd	r27, Z+15	; 0x0f
    3234:	82 17       	cp	r24, r18
    3236:	93 07       	cpc	r25, r19
    3238:	a4 07       	cpc	r26, r20
    323a:	b5 07       	cpc	r27, r21
    323c:	28 f5       	brcc	.+74     	; 0x3288 <_nrk_stats_task_suspend+0x178>
        cur_task_stats[task_id].min_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    323e:	81 2f       	mov	r24, r17
    3240:	90 e0       	ldi	r25, 0x00	; 0
    3242:	9c 01       	movw	r18, r24
    3244:	75 e0       	ldi	r23, 0x05	; 5
    3246:	22 0f       	add	r18, r18
    3248:	33 1f       	adc	r19, r19
    324a:	7a 95       	dec	r23
    324c:	e1 f7       	brne	.-8      	; 0x3246 <_nrk_stats_task_suspend+0x136>
    324e:	88 0f       	add	r24, r24
    3250:	99 1f       	adc	r25, r25
    3252:	28 1b       	sub	r18, r24
    3254:	39 0b       	sbc	r19, r25
    3256:	2b 57       	subi	r18, 0x7B	; 123
    3258:	3a 4f       	sbci	r19, 0xFA	; 250
    325a:	81 2f       	mov	r24, r17
    325c:	90 e0       	ldi	r25, 0x00	; 0
    325e:	fc 01       	movw	r30, r24
    3260:	55 e0       	ldi	r21, 0x05	; 5
    3262:	ee 0f       	add	r30, r30
    3264:	ff 1f       	adc	r31, r31
    3266:	5a 95       	dec	r21
    3268:	e1 f7       	brne	.-8      	; 0x3262 <_nrk_stats_task_suspend+0x152>
    326a:	88 0f       	add	r24, r24
    326c:	99 1f       	adc	r25, r25
    326e:	e8 1b       	sub	r30, r24
    3270:	f9 0b       	sbc	r31, r25
    3272:	eb 57       	subi	r30, 0x7B	; 123
    3274:	fa 4f       	sbci	r31, 0xFA	; 250
    3276:	84 85       	ldd	r24, Z+12	; 0x0c
    3278:	95 85       	ldd	r25, Z+13	; 0x0d
    327a:	a6 85       	ldd	r26, Z+14	; 0x0e
    327c:	b7 85       	ldd	r27, Z+15	; 0x0f
    327e:	f9 01       	movw	r30, r18
    3280:	84 83       	std	Z+4, r24	; 0x04
    3282:	95 83       	std	Z+5, r25	; 0x05
    3284:	a6 83       	std	Z+6, r26	; 0x06
    3286:	b7 83       	std	Z+7, r27	; 0x07

    if(cur_task_stats[task_id].last_exec_ticks>cur_task_stats[task_id].max_exec_ticks)
    3288:	81 2f       	mov	r24, r17
    328a:	90 e0       	ldi	r25, 0x00	; 0
    328c:	fc 01       	movw	r30, r24
    328e:	b5 e0       	ldi	r27, 0x05	; 5
    3290:	ee 0f       	add	r30, r30
    3292:	ff 1f       	adc	r31, r31
    3294:	ba 95       	dec	r27
    3296:	e1 f7       	brne	.-8      	; 0x3290 <_nrk_stats_task_suspend+0x180>
    3298:	88 0f       	add	r24, r24
    329a:	99 1f       	adc	r25, r25
    329c:	e8 1b       	sub	r30, r24
    329e:	f9 0b       	sbc	r31, r25
    32a0:	eb 57       	subi	r30, 0x7B	; 123
    32a2:	fa 4f       	sbci	r31, 0xFA	; 250
    32a4:	24 85       	ldd	r18, Z+12	; 0x0c
    32a6:	35 85       	ldd	r19, Z+13	; 0x0d
    32a8:	46 85       	ldd	r20, Z+14	; 0x0e
    32aa:	57 85       	ldd	r21, Z+15	; 0x0f
    32ac:	81 2f       	mov	r24, r17
    32ae:	90 e0       	ldi	r25, 0x00	; 0
    32b0:	fc 01       	movw	r30, r24
    32b2:	75 e0       	ldi	r23, 0x05	; 5
    32b4:	ee 0f       	add	r30, r30
    32b6:	ff 1f       	adc	r31, r31
    32b8:	7a 95       	dec	r23
    32ba:	e1 f7       	brne	.-8      	; 0x32b4 <_nrk_stats_task_suspend+0x1a4>
    32bc:	88 0f       	add	r24, r24
    32be:	99 1f       	adc	r25, r25
    32c0:	e8 1b       	sub	r30, r24
    32c2:	f9 0b       	sbc	r31, r25
    32c4:	eb 57       	subi	r30, 0x7B	; 123
    32c6:	fa 4f       	sbci	r31, 0xFA	; 250
    32c8:	80 85       	ldd	r24, Z+8	; 0x08
    32ca:	91 85       	ldd	r25, Z+9	; 0x09
    32cc:	a2 85       	ldd	r26, Z+10	; 0x0a
    32ce:	b3 85       	ldd	r27, Z+11	; 0x0b
    32d0:	82 17       	cp	r24, r18
    32d2:	93 07       	cpc	r25, r19
    32d4:	a4 07       	cpc	r26, r20
    32d6:	b5 07       	cpc	r27, r21
    32d8:	90 f4       	brcc	.+36     	; 0x32fe <_nrk_stats_task_suspend+0x1ee>
        cur_task_stats[task_id].max_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    32da:	81 2f       	mov	r24, r17
    32dc:	90 e0       	ldi	r25, 0x00	; 0
    32de:	fc 01       	movw	r30, r24
    32e0:	15 e0       	ldi	r17, 0x05	; 5
    32e2:	ee 0f       	add	r30, r30
    32e4:	ff 1f       	adc	r31, r31
    32e6:	1a 95       	dec	r17
    32e8:	e1 f7       	brne	.-8      	; 0x32e2 <_nrk_stats_task_suspend+0x1d2>
    32ea:	88 0f       	add	r24, r24
    32ec:	99 1f       	adc	r25, r25
    32ee:	e8 1b       	sub	r30, r24
    32f0:	f9 0b       	sbc	r31, r25
    32f2:	eb 57       	subi	r30, 0x7B	; 123
    32f4:	fa 4f       	sbci	r31, 0xFA	; 250
    32f6:	20 87       	std	Z+8, r18	; 0x08
    32f8:	31 87       	std	Z+9, r19	; 0x09
    32fa:	42 87       	std	Z+10, r20	; 0x0a
    32fc:	53 87       	std	Z+11, r21	; 0x0b

}
    32fe:	1f 91       	pop	r17
    3300:	08 95       	ret

00003302 <nrk_stats_get>:
        nrk_stats_display_pid(i);
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    3302:	cf 93       	push	r28
    3304:	df 93       	push	r29
    3306:	28 2f       	mov	r18, r24
    3308:	eb 01       	movw	r28, r22
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    330a:	85 30       	cpi	r24, 0x05	; 5
    330c:	10 f0       	brcs	.+4      	; 0x3312 <nrk_stats_get+0x10>
    330e:	8f ef       	ldi	r24, 0xFF	; 255
    3310:	ba c0       	rjmp	.+372    	; 0x3486 <nrk_stats_get+0x184>

    t->total_ticks=cur_task_stats[pid].total_ticks;
    3312:	90 e0       	ldi	r25, 0x00	; 0
    3314:	fc 01       	movw	r30, r24
    3316:	55 e0       	ldi	r21, 0x05	; 5
    3318:	ee 0f       	add	r30, r30
    331a:	ff 1f       	adc	r31, r31
    331c:	5a 95       	dec	r21
    331e:	e1 f7       	brne	.-8      	; 0x3318 <nrk_stats_get+0x16>
    3320:	88 0f       	add	r24, r24
    3322:	99 1f       	adc	r25, r25
    3324:	e8 1b       	sub	r30, r24
    3326:	f9 0b       	sbc	r31, r25
    3328:	eb 57       	subi	r30, 0x7B	; 123
    332a:	fa 4f       	sbci	r31, 0xFA	; 250
    332c:	80 81       	ld	r24, Z
    332e:	91 81       	ldd	r25, Z+1	; 0x01
    3330:	a2 81       	ldd	r26, Z+2	; 0x02
    3332:	b3 81       	ldd	r27, Z+3	; 0x03
    3334:	88 83       	st	Y, r24
    3336:	99 83       	std	Y+1, r25	; 0x01
    3338:	aa 83       	std	Y+2, r26	; 0x02
    333a:	bb 83       	std	Y+3, r27	; 0x03
    t->min_exec_ticks=cur_task_stats[pid].min_exec_ticks;
    333c:	82 2f       	mov	r24, r18
    333e:	90 e0       	ldi	r25, 0x00	; 0
    3340:	fc 01       	movw	r30, r24
    3342:	35 e0       	ldi	r19, 0x05	; 5
    3344:	ee 0f       	add	r30, r30
    3346:	ff 1f       	adc	r31, r31
    3348:	3a 95       	dec	r19
    334a:	e1 f7       	brne	.-8      	; 0x3344 <nrk_stats_get+0x42>
    334c:	88 0f       	add	r24, r24
    334e:	99 1f       	adc	r25, r25
    3350:	e8 1b       	sub	r30, r24
    3352:	f9 0b       	sbc	r31, r25
    3354:	eb 57       	subi	r30, 0x7B	; 123
    3356:	fa 4f       	sbci	r31, 0xFA	; 250
    3358:	84 81       	ldd	r24, Z+4	; 0x04
    335a:	95 81       	ldd	r25, Z+5	; 0x05
    335c:	a6 81       	ldd	r26, Z+6	; 0x06
    335e:	b7 81       	ldd	r27, Z+7	; 0x07
    3360:	8c 83       	std	Y+4, r24	; 0x04
    3362:	9d 83       	std	Y+5, r25	; 0x05
    3364:	ae 83       	std	Y+6, r26	; 0x06
    3366:	bf 83       	std	Y+7, r27	; 0x07
    t->max_exec_ticks=cur_task_stats[pid].max_exec_ticks;
    3368:	82 2f       	mov	r24, r18
    336a:	90 e0       	ldi	r25, 0x00	; 0
    336c:	fc 01       	movw	r30, r24
    336e:	a5 e0       	ldi	r26, 0x05	; 5
    3370:	ee 0f       	add	r30, r30
    3372:	ff 1f       	adc	r31, r31
    3374:	aa 95       	dec	r26
    3376:	e1 f7       	brne	.-8      	; 0x3370 <nrk_stats_get+0x6e>
    3378:	88 0f       	add	r24, r24
    337a:	99 1f       	adc	r25, r25
    337c:	e8 1b       	sub	r30, r24
    337e:	f9 0b       	sbc	r31, r25
    3380:	eb 57       	subi	r30, 0x7B	; 123
    3382:	fa 4f       	sbci	r31, 0xFA	; 250
    3384:	80 85       	ldd	r24, Z+8	; 0x08
    3386:	91 85       	ldd	r25, Z+9	; 0x09
    3388:	a2 85       	ldd	r26, Z+10	; 0x0a
    338a:	b3 85       	ldd	r27, Z+11	; 0x0b
    338c:	88 87       	std	Y+8, r24	; 0x08
    338e:	99 87       	std	Y+9, r25	; 0x09
    3390:	aa 87       	std	Y+10, r26	; 0x0a
    3392:	bb 87       	std	Y+11, r27	; 0x0b
    t->last_exec_ticks=cur_task_stats[pid].last_exec_ticks;
    3394:	82 2f       	mov	r24, r18
    3396:	90 e0       	ldi	r25, 0x00	; 0
    3398:	fc 01       	movw	r30, r24
    339a:	65 e0       	ldi	r22, 0x05	; 5
    339c:	ee 0f       	add	r30, r30
    339e:	ff 1f       	adc	r31, r31
    33a0:	6a 95       	dec	r22
    33a2:	e1 f7       	brne	.-8      	; 0x339c <nrk_stats_get+0x9a>
    33a4:	88 0f       	add	r24, r24
    33a6:	99 1f       	adc	r25, r25
    33a8:	e8 1b       	sub	r30, r24
    33aa:	f9 0b       	sbc	r31, r25
    33ac:	eb 57       	subi	r30, 0x7B	; 123
    33ae:	fa 4f       	sbci	r31, 0xFA	; 250
    33b0:	84 85       	ldd	r24, Z+12	; 0x0c
    33b2:	95 85       	ldd	r25, Z+13	; 0x0d
    33b4:	a6 85       	ldd	r26, Z+14	; 0x0e
    33b6:	b7 85       	ldd	r27, Z+15	; 0x0f
    33b8:	8c 87       	std	Y+12, r24	; 0x0c
    33ba:	9d 87       	std	Y+13, r25	; 0x0d
    33bc:	ae 87       	std	Y+14, r26	; 0x0e
    33be:	bf 87       	std	Y+15, r27	; 0x0f
    t->swapped_in=cur_task_stats[pid].swapped_in;
    33c0:	82 2f       	mov	r24, r18
    33c2:	90 e0       	ldi	r25, 0x00	; 0
    33c4:	fc 01       	movw	r30, r24
    33c6:	45 e0       	ldi	r20, 0x05	; 5
    33c8:	ee 0f       	add	r30, r30
    33ca:	ff 1f       	adc	r31, r31
    33cc:	4a 95       	dec	r20
    33ce:	e1 f7       	brne	.-8      	; 0x33c8 <nrk_stats_get+0xc6>
    33d0:	88 0f       	add	r24, r24
    33d2:	99 1f       	adc	r25, r25
    33d4:	e8 1b       	sub	r30, r24
    33d6:	f9 0b       	sbc	r31, r25
    33d8:	eb 57       	subi	r30, 0x7B	; 123
    33da:	fa 4f       	sbci	r31, 0xFA	; 250
    33dc:	80 89       	ldd	r24, Z+16	; 0x10
    33de:	91 89       	ldd	r25, Z+17	; 0x11
    33e0:	a2 89       	ldd	r26, Z+18	; 0x12
    33e2:	b3 89       	ldd	r27, Z+19	; 0x13
    33e4:	88 8b       	std	Y+16, r24	; 0x10
    33e6:	99 8b       	std	Y+17, r25	; 0x11
    33e8:	aa 8b       	std	Y+18, r26	; 0x12
    33ea:	bb 8b       	std	Y+19, r27	; 0x13
    t->cur_ticks=cur_task_stats[pid].cur_ticks;
    33ec:	82 2f       	mov	r24, r18
    33ee:	90 e0       	ldi	r25, 0x00	; 0
    33f0:	fc 01       	movw	r30, r24
    33f2:	b5 e0       	ldi	r27, 0x05	; 5
    33f4:	ee 0f       	add	r30, r30
    33f6:	ff 1f       	adc	r31, r31
    33f8:	ba 95       	dec	r27
    33fa:	e1 f7       	brne	.-8      	; 0x33f4 <nrk_stats_get+0xf2>
    33fc:	88 0f       	add	r24, r24
    33fe:	99 1f       	adc	r25, r25
    3400:	e8 1b       	sub	r30, r24
    3402:	f9 0b       	sbc	r31, r25
    3404:	eb 57       	subi	r30, 0x7B	; 123
    3406:	fa 4f       	sbci	r31, 0xFA	; 250
    3408:	84 89       	ldd	r24, Z+20	; 0x14
    340a:	95 89       	ldd	r25, Z+21	; 0x15
    340c:	a6 89       	ldd	r26, Z+22	; 0x16
    340e:	b7 89       	ldd	r27, Z+23	; 0x17
    3410:	8c 8b       	std	Y+20, r24	; 0x14
    3412:	9d 8b       	std	Y+21, r25	; 0x15
    3414:	ae 8b       	std	Y+22, r26	; 0x16
    3416:	bf 8b       	std	Y+23, r27	; 0x17
    t->preempted=cur_task_stats[pid].preempted;
    3418:	82 2f       	mov	r24, r18
    341a:	90 e0       	ldi	r25, 0x00	; 0
    341c:	fc 01       	movw	r30, r24
    341e:	75 e0       	ldi	r23, 0x05	; 5
    3420:	ee 0f       	add	r30, r30
    3422:	ff 1f       	adc	r31, r31
    3424:	7a 95       	dec	r23
    3426:	e1 f7       	brne	.-8      	; 0x3420 <nrk_stats_get+0x11e>
    3428:	88 0f       	add	r24, r24
    342a:	99 1f       	adc	r25, r25
    342c:	e8 1b       	sub	r30, r24
    342e:	f9 0b       	sbc	r31, r25
    3430:	eb 57       	subi	r30, 0x7B	; 123
    3432:	fa 4f       	sbci	r31, 0xFA	; 250
    3434:	80 8d       	ldd	r24, Z+24	; 0x18
    3436:	91 8d       	ldd	r25, Z+25	; 0x19
    3438:	a2 8d       	ldd	r26, Z+26	; 0x1a
    343a:	b3 8d       	ldd	r27, Z+27	; 0x1b
    343c:	88 8f       	std	Y+24, r24	; 0x18
    343e:	99 8f       	std	Y+25, r25	; 0x19
    3440:	aa 8f       	std	Y+26, r26	; 0x1a
    3442:	bb 8f       	std	Y+27, r27	; 0x1b
    t->violations=cur_task_stats[pid].violations;
    3444:	82 2f       	mov	r24, r18
    3446:	90 e0       	ldi	r25, 0x00	; 0
    3448:	fc 01       	movw	r30, r24
    344a:	55 e0       	ldi	r21, 0x05	; 5
    344c:	ee 0f       	add	r30, r30
    344e:	ff 1f       	adc	r31, r31
    3450:	5a 95       	dec	r21
    3452:	e1 f7       	brne	.-8      	; 0x344c <nrk_stats_get+0x14a>
    3454:	88 0f       	add	r24, r24
    3456:	99 1f       	adc	r25, r25
    3458:	e8 1b       	sub	r30, r24
    345a:	f9 0b       	sbc	r31, r25
    345c:	eb 57       	subi	r30, 0x7B	; 123
    345e:	fa 4f       	sbci	r31, 0xFA	; 250
    3460:	84 8d       	ldd	r24, Z+28	; 0x1c
    3462:	8c 8f       	std	Y+28, r24	; 0x1c
    t->overflow=cur_task_stats[pid].overflow;
    3464:	82 2f       	mov	r24, r18
    3466:	90 e0       	ldi	r25, 0x00	; 0
    3468:	fc 01       	movw	r30, r24
    346a:	35 e0       	ldi	r19, 0x05	; 5
    346c:	ee 0f       	add	r30, r30
    346e:	ff 1f       	adc	r31, r31
    3470:	3a 95       	dec	r19
    3472:	e1 f7       	brne	.-8      	; 0x346c <nrk_stats_get+0x16a>
    3474:	88 0f       	add	r24, r24
    3476:	99 1f       	adc	r25, r25
    3478:	e8 1b       	sub	r30, r24
    347a:	f9 0b       	sbc	r31, r25
    347c:	eb 57       	subi	r30, 0x7B	; 123
    347e:	fa 4f       	sbci	r31, 0xFA	; 250
    3480:	85 8d       	ldd	r24, Z+29	; 0x1d
    3482:	8d 8f       	std	Y+29, r24	; 0x1d
    3484:	81 e0       	ldi	r24, 0x01	; 1

    return NRK_OK;
}
    3486:	df 91       	pop	r29
    3488:	cf 91       	pop	r28
    348a:	08 95       	ret

0000348c <nrk_stats_display_pid>:
}



void nrk_stats_display_pid(uint8_t pid)
{
    348c:	df 92       	push	r13
    348e:	ef 92       	push	r14
    3490:	ff 92       	push	r15
    3492:	0f 93       	push	r16
    3494:	1f 93       	push	r17
    3496:	df 93       	push	r29
    3498:	cf 93       	push	r28
    349a:	cd b7       	in	r28, 0x3d	; 61
    349c:	de b7       	in	r29, 0x3e	; 62
    349e:	60 97       	sbiw	r28, 0x10	; 16
    34a0:	0f b6       	in	r0, 0x3f	; 63
    34a2:	f8 94       	cli
    34a4:	de bf       	out	0x3e, r29	; 62
    34a6:	0f be       	out	0x3f, r0	; 63
    34a8:	cd bf       	out	0x3d, r28	; 61
    34aa:	d8 2e       	mov	r13, r24
    nrk_time_t t;

    nrk_kprintf( PSTR( " Task ID: "));
    34ac:	8c e2       	ldi	r24, 0x2C	; 44
    34ae:	92 e0       	ldi	r25, 0x02	; 2
    34b0:	0e 94 fe 13 	call	0x27fc	; 0x27fc <nrk_kprintf>
    printf( "%d",pid );
    34b4:	00 d0       	rcall	.+0      	; 0x34b6 <nrk_stats_display_pid+0x2a>
    34b6:	00 d0       	rcall	.+0      	; 0x34b8 <nrk_stats_display_pid+0x2c>
    34b8:	ed b7       	in	r30, 0x3d	; 61
    34ba:	fe b7       	in	r31, 0x3e	; 62
    34bc:	31 96       	adiw	r30, 0x01	; 1
    34be:	84 ee       	ldi	r24, 0xE4	; 228
    34c0:	91 e0       	ldi	r25, 0x01	; 1
    34c2:	ad b7       	in	r26, 0x3d	; 61
    34c4:	be b7       	in	r27, 0x3e	; 62
    34c6:	12 96       	adiw	r26, 0x02	; 2
    34c8:	9c 93       	st	X, r25
    34ca:	8e 93       	st	-X, r24
    34cc:	11 97       	sbiw	r26, 0x01	; 1
    34ce:	d2 82       	std	Z+2, r13	; 0x02
    34d0:	13 82       	std	Z+3, r1	; 0x03
    34d2:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
    if(pid==NRK_IDLE_TASK_ID)
    34d6:	0f 90       	pop	r0
    34d8:	0f 90       	pop	r0
    34da:	0f 90       	pop	r0
    34dc:	0f 90       	pop	r0
    34de:	dd 20       	and	r13, r13
    34e0:	09 f0       	breq	.+2      	; 0x34e4 <nrk_stats_display_pid+0x58>
    34e2:	80 c0       	rjmp	.+256    	; 0x35e4 <nrk_stats_display_pid+0x158>
    {
        nrk_kprintf( PSTR( "\r\n   Total System Uptime: "));
    34e4:	81 e1       	ldi	r24, 0x11	; 17
    34e6:	92 e0       	ldi	r25, 0x02	; 2
    34e8:	0e 94 fe 13 	call	0x27fc	; 0x27fc <nrk_kprintf>
        nrk_time_get(&t);
    34ec:	ce 01       	movw	r24, r28
    34ee:	01 96       	adiw	r24, 0x01	; 1
    34f0:	0e 94 42 29 	call	0x5284	; 0x5284 <nrk_time_get>
        printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    34f4:	ed b7       	in	r30, 0x3d	; 61
    34f6:	fe b7       	in	r31, 0x3e	; 62
    34f8:	3a 97       	sbiw	r30, 0x0a	; 10
    34fa:	0f b6       	in	r0, 0x3f	; 63
    34fc:	f8 94       	cli
    34fe:	fe bf       	out	0x3e, r31	; 62
    3500:	0f be       	out	0x3f, r0	; 63
    3502:	ed bf       	out	0x3d, r30	; 61
    3504:	0d b7       	in	r16, 0x3d	; 61
    3506:	1e b7       	in	r17, 0x3e	; 62
    3508:	0f 5f       	subi	r16, 0xFF	; 255
    350a:	1f 4f       	sbci	r17, 0xFF	; 255
    350c:	67 ee       	ldi	r22, 0xE7	; 231
    350e:	e6 2e       	mov	r14, r22
    3510:	61 e0       	ldi	r22, 0x01	; 1
    3512:	f6 2e       	mov	r15, r22
    3514:	f2 82       	std	Z+2, r15	; 0x02
    3516:	e1 82       	std	Z+1, r14	; 0x01
    3518:	89 81       	ldd	r24, Y+1	; 0x01
    351a:	9a 81       	ldd	r25, Y+2	; 0x02
    351c:	ab 81       	ldd	r26, Y+3	; 0x03
    351e:	bc 81       	ldd	r27, Y+4	; 0x04
    3520:	f8 01       	movw	r30, r16
    3522:	82 83       	std	Z+2, r24	; 0x02
    3524:	93 83       	std	Z+3, r25	; 0x03
    3526:	a4 83       	std	Z+4, r26	; 0x04
    3528:	b5 83       	std	Z+5, r27	; 0x05
    352a:	6d 81       	ldd	r22, Y+5	; 0x05
    352c:	7e 81       	ldd	r23, Y+6	; 0x06
    352e:	8f 81       	ldd	r24, Y+7	; 0x07
    3530:	98 85       	ldd	r25, Y+8	; 0x08
    3532:	20 e4       	ldi	r18, 0x40	; 64
    3534:	32 e4       	ldi	r19, 0x42	; 66
    3536:	4f e0       	ldi	r20, 0x0F	; 15
    3538:	50 e0       	ldi	r21, 0x00	; 0
    353a:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    353e:	d8 01       	movw	r26, r16
    3540:	16 96       	adiw	r26, 0x06	; 6
    3542:	2d 93       	st	X+, r18
    3544:	3d 93       	st	X+, r19
    3546:	4d 93       	st	X+, r20
    3548:	5c 93       	st	X, r21
    354a:	19 97       	sbiw	r26, 0x09	; 9
    354c:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
        nrk_kprintf( PSTR( "\r\n   Idle Task Deep Sleep Time: "));
    3550:	ed b7       	in	r30, 0x3d	; 61
    3552:	fe b7       	in	r31, 0x3e	; 62
    3554:	3a 96       	adiw	r30, 0x0a	; 10
    3556:	0f b6       	in	r0, 0x3f	; 63
    3558:	f8 94       	cli
    355a:	fe bf       	out	0x3e, r31	; 62
    355c:	0f be       	out	0x3f, r0	; 63
    355e:	ed bf       	out	0x3d, r30	; 61
    3560:	80 ef       	ldi	r24, 0xF0	; 240
    3562:	91 e0       	ldi	r25, 0x01	; 1
    3564:	0e 94 fe 13 	call	0x27fc	; 0x27fc <nrk_kprintf>
        //t=_nrk_ticks_to_time(_nrk_stats_sleep_time);
        //printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
        printf( "%lu secs %lu ms", _nrk_stats_sleep_time.secs, _nrk_stats_sleep_time.nano_secs/NANOS_PER_MS);
    3568:	8d b7       	in	r24, 0x3d	; 61
    356a:	9e b7       	in	r25, 0x3e	; 62
    356c:	0a 97       	sbiw	r24, 0x0a	; 10
    356e:	0f b6       	in	r0, 0x3f	; 63
    3570:	f8 94       	cli
    3572:	9e bf       	out	0x3e, r25	; 62
    3574:	0f be       	out	0x3f, r0	; 63
    3576:	8d bf       	out	0x3d, r24	; 61
    3578:	0d b7       	in	r16, 0x3d	; 61
    357a:	1e b7       	in	r17, 0x3e	; 62
    357c:	0f 5f       	subi	r16, 0xFF	; 255
    357e:	1f 4f       	sbci	r17, 0xFF	; 255
    3580:	ad b7       	in	r26, 0x3d	; 61
    3582:	be b7       	in	r27, 0x3e	; 62
    3584:	12 96       	adiw	r26, 0x02	; 2
    3586:	fc 92       	st	X, r15
    3588:	ee 92       	st	-X, r14
    358a:	11 97       	sbiw	r26, 0x01	; 1
    358c:	80 91 52 04 	lds	r24, 0x0452
    3590:	90 91 53 04 	lds	r25, 0x0453
    3594:	a0 91 54 04 	lds	r26, 0x0454
    3598:	b0 91 55 04 	lds	r27, 0x0455
    359c:	f8 01       	movw	r30, r16
    359e:	82 83       	std	Z+2, r24	; 0x02
    35a0:	93 83       	std	Z+3, r25	; 0x03
    35a2:	a4 83       	std	Z+4, r26	; 0x04
    35a4:	b5 83       	std	Z+5, r27	; 0x05
    35a6:	60 91 56 04 	lds	r22, 0x0456
    35aa:	70 91 57 04 	lds	r23, 0x0457
    35ae:	80 91 58 04 	lds	r24, 0x0458
    35b2:	90 91 59 04 	lds	r25, 0x0459
    35b6:	20 e4       	ldi	r18, 0x40	; 64
    35b8:	32 e4       	ldi	r19, 0x42	; 66
    35ba:	4f e0       	ldi	r20, 0x0F	; 15
    35bc:	50 e0       	ldi	r21, 0x00	; 0
    35be:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    35c2:	d8 01       	movw	r26, r16
    35c4:	16 96       	adiw	r26, 0x06	; 6
    35c6:	2d 93       	st	X+, r18
    35c8:	3d 93       	st	X+, r19
    35ca:	4d 93       	st	X+, r20
    35cc:	5c 93       	st	X, r21
    35ce:	19 97       	sbiw	r26, 0x09	; 9
    35d0:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
    35d4:	ed b7       	in	r30, 0x3d	; 61
    35d6:	fe b7       	in	r31, 0x3e	; 62
    35d8:	3a 96       	adiw	r30, 0x0a	; 10
    35da:	0f b6       	in	r0, 0x3f	; 63
    35dc:	f8 94       	cli
    35de:	fe bf       	out	0x3e, r31	; 62
    35e0:	0f be       	out	0x3f, r0	; 63
    35e2:	ed bf       	out	0x3d, r30	; 61
    }
    nrk_kprintf( PSTR( "\r\n   Total CPU: "));
    35e4:	8f ed       	ldi	r24, 0xDF	; 223
    35e6:	91 e0       	ldi	r25, 0x01	; 1
    35e8:	0e 94 fe 13 	call	0x27fc	; 0x27fc <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].total_ticks);
    35ec:	8d 2d       	mov	r24, r13
    35ee:	90 e0       	ldi	r25, 0x00	; 0
    35f0:	fc 01       	movw	r30, r24
    35f2:	55 e0       	ldi	r21, 0x05	; 5
    35f4:	ee 0f       	add	r30, r30
    35f6:	ff 1f       	adc	r31, r31
    35f8:	5a 95       	dec	r21
    35fa:	e1 f7       	brne	.-8      	; 0x35f4 <nrk_stats_display_pid+0x168>
    35fc:	88 0f       	add	r24, r24
    35fe:	99 1f       	adc	r25, r25
    3600:	e8 1b       	sub	r30, r24
    3602:	f9 0b       	sbc	r31, r25
    3604:	eb 57       	subi	r30, 0x7B	; 123
    3606:	fa 4f       	sbci	r31, 0xFA	; 250
    3608:	60 81       	ld	r22, Z
    360a:	71 81       	ldd	r23, Z+1	; 0x01
    360c:	82 81       	ldd	r24, Z+2	; 0x02
    360e:	93 81       	ldd	r25, Z+3	; 0x03
    3610:	0e 94 78 28 	call	0x50f0	; 0x50f0 <_nrk_ticks_to_time>
    3614:	29 87       	std	Y+9, r18	; 0x09
    3616:	3a 87       	std	Y+10, r19	; 0x0a
    3618:	4b 87       	std	Y+11, r20	; 0x0b
    361a:	5c 87       	std	Y+12, r21	; 0x0c
    361c:	6d 87       	std	Y+13, r22	; 0x0d
    361e:	7e 87       	std	Y+14, r23	; 0x0e
    3620:	8f 87       	std	Y+15, r24	; 0x0f
    3622:	98 8b       	std	Y+16, r25	; 0x10
    3624:	de 01       	movw	r26, r28
    3626:	11 96       	adiw	r26, 0x01	; 1
    3628:	fe 01       	movw	r30, r28
    362a:	39 96       	adiw	r30, 0x09	; 9
    362c:	88 e0       	ldi	r24, 0x08	; 8
    362e:	01 90       	ld	r0, Z+
    3630:	0d 92       	st	X+, r0
    3632:	81 50       	subi	r24, 0x01	; 1
    3634:	e1 f7       	brne	.-8      	; 0x362e <nrk_stats_display_pid+0x1a2>
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3636:	8d b7       	in	r24, 0x3d	; 61
    3638:	9e b7       	in	r25, 0x3e	; 62
    363a:	0a 97       	sbiw	r24, 0x0a	; 10
    363c:	0f b6       	in	r0, 0x3f	; 63
    363e:	f8 94       	cli
    3640:	9e bf       	out	0x3e, r25	; 62
    3642:	0f be       	out	0x3f, r0	; 63
    3644:	8d bf       	out	0x3d, r24	; 61
    3646:	0d b7       	in	r16, 0x3d	; 61
    3648:	1e b7       	in	r17, 0x3e	; 62
    364a:	0f 5f       	subi	r16, 0xFF	; 255
    364c:	1f 4f       	sbci	r17, 0xFF	; 255
    364e:	87 ee       	ldi	r24, 0xE7	; 231
    3650:	91 e0       	ldi	r25, 0x01	; 1
    3652:	ad b7       	in	r26, 0x3d	; 61
    3654:	be b7       	in	r27, 0x3e	; 62
    3656:	12 96       	adiw	r26, 0x02	; 2
    3658:	9c 93       	st	X, r25
    365a:	8e 93       	st	-X, r24
    365c:	11 97       	sbiw	r26, 0x01	; 1
    365e:	89 81       	ldd	r24, Y+1	; 0x01
    3660:	9a 81       	ldd	r25, Y+2	; 0x02
    3662:	ab 81       	ldd	r26, Y+3	; 0x03
    3664:	bc 81       	ldd	r27, Y+4	; 0x04
    3666:	f8 01       	movw	r30, r16
    3668:	82 83       	std	Z+2, r24	; 0x02
    366a:	93 83       	std	Z+3, r25	; 0x03
    366c:	a4 83       	std	Z+4, r26	; 0x04
    366e:	b5 83       	std	Z+5, r27	; 0x05
    3670:	6d 81       	ldd	r22, Y+5	; 0x05
    3672:	7e 81       	ldd	r23, Y+6	; 0x06
    3674:	8f 81       	ldd	r24, Y+7	; 0x07
    3676:	98 85       	ldd	r25, Y+8	; 0x08
    3678:	20 e4       	ldi	r18, 0x40	; 64
    367a:	32 e4       	ldi	r19, 0x42	; 66
    367c:	4f e0       	ldi	r20, 0x0F	; 15
    367e:	50 e0       	ldi	r21, 0x00	; 0
    3680:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    3684:	d8 01       	movw	r26, r16
    3686:	16 96       	adiw	r26, 0x06	; 6
    3688:	2d 93       	st	X+, r18
    368a:	3d 93       	st	X+, r19
    368c:	4d 93       	st	X+, r20
    368e:	5c 93       	st	X, r21
    3690:	19 97       	sbiw	r26, 0x09	; 9
    3692:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
    nrk_kprintf( PSTR( "\r\n   Time [Min,Last,Max]: "));
    3696:	ed b7       	in	r30, 0x3d	; 61
    3698:	fe b7       	in	r31, 0x3e	; 62
    369a:	3a 96       	adiw	r30, 0x0a	; 10
    369c:	0f b6       	in	r0, 0x3f	; 63
    369e:	f8 94       	cli
    36a0:	fe bf       	out	0x3e, r31	; 62
    36a2:	0f be       	out	0x3f, r0	; 63
    36a4:	ed bf       	out	0x3d, r30	; 61
    36a6:	84 ec       	ldi	r24, 0xC4	; 196
    36a8:	91 e0       	ldi	r25, 0x01	; 1
    36aa:	0e 94 fe 13 	call	0x27fc	; 0x27fc <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].min_exec_ticks);
    36ae:	8d 2d       	mov	r24, r13
    36b0:	90 e0       	ldi	r25, 0x00	; 0
    36b2:	fc 01       	movw	r30, r24
    36b4:	35 e0       	ldi	r19, 0x05	; 5
    36b6:	ee 0f       	add	r30, r30
    36b8:	ff 1f       	adc	r31, r31
    36ba:	3a 95       	dec	r19
    36bc:	e1 f7       	brne	.-8      	; 0x36b6 <nrk_stats_display_pid+0x22a>
    36be:	88 0f       	add	r24, r24
    36c0:	99 1f       	adc	r25, r25
    36c2:	e8 1b       	sub	r30, r24
    36c4:	f9 0b       	sbc	r31, r25
    36c6:	eb 57       	subi	r30, 0x7B	; 123
    36c8:	fa 4f       	sbci	r31, 0xFA	; 250
    36ca:	64 81       	ldd	r22, Z+4	; 0x04
    36cc:	75 81       	ldd	r23, Z+5	; 0x05
    36ce:	86 81       	ldd	r24, Z+6	; 0x06
    36d0:	97 81       	ldd	r25, Z+7	; 0x07
    36d2:	0e 94 78 28 	call	0x50f0	; 0x50f0 <_nrk_ticks_to_time>
    36d6:	29 87       	std	Y+9, r18	; 0x09
    36d8:	3a 87       	std	Y+10, r19	; 0x0a
    36da:	4b 87       	std	Y+11, r20	; 0x0b
    36dc:	5c 87       	std	Y+12, r21	; 0x0c
    36de:	6d 87       	std	Y+13, r22	; 0x0d
    36e0:	7e 87       	std	Y+14, r23	; 0x0e
    36e2:	8f 87       	std	Y+15, r24	; 0x0f
    36e4:	98 8b       	std	Y+16, r25	; 0x10
    36e6:	de 01       	movw	r26, r28
    36e8:	11 96       	adiw	r26, 0x01	; 1
    36ea:	fe 01       	movw	r30, r28
    36ec:	39 96       	adiw	r30, 0x09	; 9
    36ee:	88 e0       	ldi	r24, 0x08	; 8
    36f0:	01 90       	ld	r0, Z+
    36f2:	0d 92       	st	X+, r0
    36f4:	81 50       	subi	r24, 0x01	; 1
    36f6:	e1 f7       	brne	.-8      	; 0x36f0 <nrk_stats_display_pid+0x264>
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    36f8:	8d b7       	in	r24, 0x3d	; 61
    36fa:	9e b7       	in	r25, 0x3e	; 62
    36fc:	0a 97       	sbiw	r24, 0x0a	; 10
    36fe:	0f b6       	in	r0, 0x3f	; 63
    3700:	f8 94       	cli
    3702:	9e bf       	out	0x3e, r25	; 62
    3704:	0f be       	out	0x3f, r0	; 63
    3706:	8d bf       	out	0x3d, r24	; 61
    3708:	0d b7       	in	r16, 0x3d	; 61
    370a:	1e b7       	in	r17, 0x3e	; 62
    370c:	0f 5f       	subi	r16, 0xFF	; 255
    370e:	1f 4f       	sbci	r17, 0xFF	; 255
    3710:	87 ef       	ldi	r24, 0xF7	; 247
    3712:	91 e0       	ldi	r25, 0x01	; 1
    3714:	ad b7       	in	r26, 0x3d	; 61
    3716:	be b7       	in	r27, 0x3e	; 62
    3718:	12 96       	adiw	r26, 0x02	; 2
    371a:	9c 93       	st	X, r25
    371c:	8e 93       	st	-X, r24
    371e:	11 97       	sbiw	r26, 0x01	; 1
    3720:	89 81       	ldd	r24, Y+1	; 0x01
    3722:	9a 81       	ldd	r25, Y+2	; 0x02
    3724:	ab 81       	ldd	r26, Y+3	; 0x03
    3726:	bc 81       	ldd	r27, Y+4	; 0x04
    3728:	f8 01       	movw	r30, r16
    372a:	82 83       	std	Z+2, r24	; 0x02
    372c:	93 83       	std	Z+3, r25	; 0x03
    372e:	a4 83       	std	Z+4, r26	; 0x04
    3730:	b5 83       	std	Z+5, r27	; 0x05
    3732:	6d 81       	ldd	r22, Y+5	; 0x05
    3734:	7e 81       	ldd	r23, Y+6	; 0x06
    3736:	8f 81       	ldd	r24, Y+7	; 0x07
    3738:	98 85       	ldd	r25, Y+8	; 0x08
    373a:	20 e4       	ldi	r18, 0x40	; 64
    373c:	32 e4       	ldi	r19, 0x42	; 66
    373e:	4f e0       	ldi	r20, 0x0F	; 15
    3740:	50 e0       	ldi	r21, 0x00	; 0
    3742:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    3746:	d8 01       	movw	r26, r16
    3748:	16 96       	adiw	r26, 0x06	; 6
    374a:	2d 93       	st	X+, r18
    374c:	3d 93       	st	X+, r19
    374e:	4d 93       	st	X+, r20
    3750:	5c 93       	st	X, r21
    3752:	19 97       	sbiw	r26, 0x09	; 9
    3754:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].last_exec_ticks);
    3758:	ed b7       	in	r30, 0x3d	; 61
    375a:	fe b7       	in	r31, 0x3e	; 62
    375c:	3a 96       	adiw	r30, 0x0a	; 10
    375e:	0f b6       	in	r0, 0x3f	; 63
    3760:	f8 94       	cli
    3762:	fe bf       	out	0x3e, r31	; 62
    3764:	0f be       	out	0x3f, r0	; 63
    3766:	ed bf       	out	0x3d, r30	; 61
    3768:	8d 2d       	mov	r24, r13
    376a:	90 e0       	ldi	r25, 0x00	; 0
    376c:	fc 01       	movw	r30, r24
    376e:	05 e0       	ldi	r16, 0x05	; 5
    3770:	ee 0f       	add	r30, r30
    3772:	ff 1f       	adc	r31, r31
    3774:	0a 95       	dec	r16
    3776:	e1 f7       	brne	.-8      	; 0x3770 <nrk_stats_display_pid+0x2e4>
    3778:	88 0f       	add	r24, r24
    377a:	99 1f       	adc	r25, r25
    377c:	e8 1b       	sub	r30, r24
    377e:	f9 0b       	sbc	r31, r25
    3780:	eb 57       	subi	r30, 0x7B	; 123
    3782:	fa 4f       	sbci	r31, 0xFA	; 250
    3784:	64 85       	ldd	r22, Z+12	; 0x0c
    3786:	75 85       	ldd	r23, Z+13	; 0x0d
    3788:	86 85       	ldd	r24, Z+14	; 0x0e
    378a:	97 85       	ldd	r25, Z+15	; 0x0f
    378c:	0e 94 78 28 	call	0x50f0	; 0x50f0 <_nrk_ticks_to_time>
    3790:	29 87       	std	Y+9, r18	; 0x09
    3792:	3a 87       	std	Y+10, r19	; 0x0a
    3794:	4b 87       	std	Y+11, r20	; 0x0b
    3796:	5c 87       	std	Y+12, r21	; 0x0c
    3798:	6d 87       	std	Y+13, r22	; 0x0d
    379a:	7e 87       	std	Y+14, r23	; 0x0e
    379c:	8f 87       	std	Y+15, r24	; 0x0f
    379e:	98 8b       	std	Y+16, r25	; 0x10
    37a0:	de 01       	movw	r26, r28
    37a2:	11 96       	adiw	r26, 0x01	; 1
    37a4:	fe 01       	movw	r30, r28
    37a6:	39 96       	adiw	r30, 0x09	; 9
    37a8:	88 e0       	ldi	r24, 0x08	; 8
    37aa:	01 90       	ld	r0, Z+
    37ac:	0d 92       	st	X+, r0
    37ae:	81 50       	subi	r24, 0x01	; 1
    37b0:	e1 f7       	brne	.-8      	; 0x37aa <nrk_stats_display_pid+0x31e>
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    37b2:	8d b7       	in	r24, 0x3d	; 61
    37b4:	9e b7       	in	r25, 0x3e	; 62
    37b6:	0a 97       	sbiw	r24, 0x0a	; 10
    37b8:	0f b6       	in	r0, 0x3f	; 63
    37ba:	f8 94       	cli
    37bc:	9e bf       	out	0x3e, r25	; 62
    37be:	0f be       	out	0x3f, r0	; 63
    37c0:	8d bf       	out	0x3d, r24	; 61
    37c2:	0d b7       	in	r16, 0x3d	; 61
    37c4:	1e b7       	in	r17, 0x3e	; 62
    37c6:	0f 5f       	subi	r16, 0xFF	; 255
    37c8:	1f 4f       	sbci	r17, 0xFF	; 255
    37ca:	87 ef       	ldi	r24, 0xF7	; 247
    37cc:	91 e0       	ldi	r25, 0x01	; 1
    37ce:	ad b7       	in	r26, 0x3d	; 61
    37d0:	be b7       	in	r27, 0x3e	; 62
    37d2:	12 96       	adiw	r26, 0x02	; 2
    37d4:	9c 93       	st	X, r25
    37d6:	8e 93       	st	-X, r24
    37d8:	11 97       	sbiw	r26, 0x01	; 1
    37da:	89 81       	ldd	r24, Y+1	; 0x01
    37dc:	9a 81       	ldd	r25, Y+2	; 0x02
    37de:	ab 81       	ldd	r26, Y+3	; 0x03
    37e0:	bc 81       	ldd	r27, Y+4	; 0x04
    37e2:	f8 01       	movw	r30, r16
    37e4:	82 83       	std	Z+2, r24	; 0x02
    37e6:	93 83       	std	Z+3, r25	; 0x03
    37e8:	a4 83       	std	Z+4, r26	; 0x04
    37ea:	b5 83       	std	Z+5, r27	; 0x05
    37ec:	6d 81       	ldd	r22, Y+5	; 0x05
    37ee:	7e 81       	ldd	r23, Y+6	; 0x06
    37f0:	8f 81       	ldd	r24, Y+7	; 0x07
    37f2:	98 85       	ldd	r25, Y+8	; 0x08
    37f4:	20 e4       	ldi	r18, 0x40	; 64
    37f6:	32 e4       	ldi	r19, 0x42	; 66
    37f8:	4f e0       	ldi	r20, 0x0F	; 15
    37fa:	50 e0       	ldi	r21, 0x00	; 0
    37fc:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    3800:	d8 01       	movw	r26, r16
    3802:	16 96       	adiw	r26, 0x06	; 6
    3804:	2d 93       	st	X+, r18
    3806:	3d 93       	st	X+, r19
    3808:	4d 93       	st	X+, r20
    380a:	5c 93       	st	X, r21
    380c:	19 97       	sbiw	r26, 0x09	; 9
    380e:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].max_exec_ticks);
    3812:	ed b7       	in	r30, 0x3d	; 61
    3814:	fe b7       	in	r31, 0x3e	; 62
    3816:	3a 96       	adiw	r30, 0x0a	; 10
    3818:	0f b6       	in	r0, 0x3f	; 63
    381a:	f8 94       	cli
    381c:	fe bf       	out	0x3e, r31	; 62
    381e:	0f be       	out	0x3f, r0	; 63
    3820:	ed bf       	out	0x3d, r30	; 61
    3822:	8d 2d       	mov	r24, r13
    3824:	90 e0       	ldi	r25, 0x00	; 0
    3826:	fc 01       	movw	r30, r24
    3828:	b5 e0       	ldi	r27, 0x05	; 5
    382a:	ee 0f       	add	r30, r30
    382c:	ff 1f       	adc	r31, r31
    382e:	ba 95       	dec	r27
    3830:	e1 f7       	brne	.-8      	; 0x382a <nrk_stats_display_pid+0x39e>
    3832:	88 0f       	add	r24, r24
    3834:	99 1f       	adc	r25, r25
    3836:	e8 1b       	sub	r30, r24
    3838:	f9 0b       	sbc	r31, r25
    383a:	eb 57       	subi	r30, 0x7B	; 123
    383c:	fa 4f       	sbci	r31, 0xFA	; 250
    383e:	60 85       	ldd	r22, Z+8	; 0x08
    3840:	71 85       	ldd	r23, Z+9	; 0x09
    3842:	82 85       	ldd	r24, Z+10	; 0x0a
    3844:	93 85       	ldd	r25, Z+11	; 0x0b
    3846:	0e 94 78 28 	call	0x50f0	; 0x50f0 <_nrk_ticks_to_time>
    384a:	29 87       	std	Y+9, r18	; 0x09
    384c:	3a 87       	std	Y+10, r19	; 0x0a
    384e:	4b 87       	std	Y+11, r20	; 0x0b
    3850:	5c 87       	std	Y+12, r21	; 0x0c
    3852:	6d 87       	std	Y+13, r22	; 0x0d
    3854:	7e 87       	std	Y+14, r23	; 0x0e
    3856:	8f 87       	std	Y+15, r24	; 0x0f
    3858:	98 8b       	std	Y+16, r25	; 0x10
    385a:	de 01       	movw	r26, r28
    385c:	11 96       	adiw	r26, 0x01	; 1
    385e:	fe 01       	movw	r30, r28
    3860:	39 96       	adiw	r30, 0x09	; 9
    3862:	88 e0       	ldi	r24, 0x08	; 8
    3864:	01 90       	ld	r0, Z+
    3866:	0d 92       	st	X+, r0
    3868:	81 50       	subi	r24, 0x01	; 1
    386a:	e1 f7       	brne	.-8      	; 0x3864 <nrk_stats_display_pid+0x3d8>
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    386c:	8d b7       	in	r24, 0x3d	; 61
    386e:	9e b7       	in	r25, 0x3e	; 62
    3870:	0a 97       	sbiw	r24, 0x0a	; 10
    3872:	0f b6       	in	r0, 0x3f	; 63
    3874:	f8 94       	cli
    3876:	9e bf       	out	0x3e, r25	; 62
    3878:	0f be       	out	0x3f, r0	; 63
    387a:	8d bf       	out	0x3d, r24	; 61
    387c:	0d b7       	in	r16, 0x3d	; 61
    387e:	1e b7       	in	r17, 0x3e	; 62
    3880:	0f 5f       	subi	r16, 0xFF	; 255
    3882:	1f 4f       	sbci	r17, 0xFF	; 255
    3884:	87 ee       	ldi	r24, 0xE7	; 231
    3886:	91 e0       	ldi	r25, 0x01	; 1
    3888:	ad b7       	in	r26, 0x3d	; 61
    388a:	be b7       	in	r27, 0x3e	; 62
    388c:	12 96       	adiw	r26, 0x02	; 2
    388e:	9c 93       	st	X, r25
    3890:	8e 93       	st	-X, r24
    3892:	11 97       	sbiw	r26, 0x01	; 1
    3894:	89 81       	ldd	r24, Y+1	; 0x01
    3896:	9a 81       	ldd	r25, Y+2	; 0x02
    3898:	ab 81       	ldd	r26, Y+3	; 0x03
    389a:	bc 81       	ldd	r27, Y+4	; 0x04
    389c:	f8 01       	movw	r30, r16
    389e:	82 83       	std	Z+2, r24	; 0x02
    38a0:	93 83       	std	Z+3, r25	; 0x03
    38a2:	a4 83       	std	Z+4, r26	; 0x04
    38a4:	b5 83       	std	Z+5, r27	; 0x05
    38a6:	6d 81       	ldd	r22, Y+5	; 0x05
    38a8:	7e 81       	ldd	r23, Y+6	; 0x06
    38aa:	8f 81       	ldd	r24, Y+7	; 0x07
    38ac:	98 85       	ldd	r25, Y+8	; 0x08
    38ae:	20 e4       	ldi	r18, 0x40	; 64
    38b0:	32 e4       	ldi	r19, 0x42	; 66
    38b2:	4f e0       	ldi	r20, 0x0F	; 15
    38b4:	50 e0       	ldi	r21, 0x00	; 0
    38b6:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    38ba:	d8 01       	movw	r26, r16
    38bc:	16 96       	adiw	r26, 0x06	; 6
    38be:	2d 93       	st	X+, r18
    38c0:	3d 93       	st	X+, r19
    38c2:	4d 93       	st	X+, r20
    38c4:	5c 93       	st	X, r21
    38c6:	19 97       	sbiw	r26, 0x09	; 9
    38c8:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
    nrk_kprintf( PSTR( "\r\n   Swap-ins: "));
    38cc:	ed b7       	in	r30, 0x3d	; 61
    38ce:	fe b7       	in	r31, 0x3e	; 62
    38d0:	3a 96       	adiw	r30, 0x0a	; 10
    38d2:	0f b6       	in	r0, 0x3f	; 63
    38d4:	f8 94       	cli
    38d6:	fe bf       	out	0x3e, r31	; 62
    38d8:	0f be       	out	0x3f, r0	; 63
    38da:	ed bf       	out	0x3d, r30	; 61
    38dc:	84 eb       	ldi	r24, 0xB4	; 180
    38de:	91 e0       	ldi	r25, 0x01	; 1
    38e0:	0e 94 fe 13 	call	0x27fc	; 0x27fc <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].swapped_in );
    38e4:	00 d0       	rcall	.+0      	; 0x38e6 <nrk_stats_display_pid+0x45a>
    38e6:	00 d0       	rcall	.+0      	; 0x38e8 <nrk_stats_display_pid+0x45c>
    38e8:	00 d0       	rcall	.+0      	; 0x38ea <nrk_stats_display_pid+0x45e>
    38ea:	09 e0       	ldi	r16, 0x09	; 9
    38ec:	12 e0       	ldi	r17, 0x02	; 2
    38ee:	ad b7       	in	r26, 0x3d	; 61
    38f0:	be b7       	in	r27, 0x3e	; 62
    38f2:	12 96       	adiw	r26, 0x02	; 2
    38f4:	1c 93       	st	X, r17
    38f6:	0e 93       	st	-X, r16
    38f8:	11 97       	sbiw	r26, 0x01	; 1
    38fa:	8d 2d       	mov	r24, r13
    38fc:	90 e0       	ldi	r25, 0x00	; 0
    38fe:	fc 01       	movw	r30, r24
    3900:	75 e0       	ldi	r23, 0x05	; 5
    3902:	ee 0f       	add	r30, r30
    3904:	ff 1f       	adc	r31, r31
    3906:	7a 95       	dec	r23
    3908:	e1 f7       	brne	.-8      	; 0x3902 <nrk_stats_display_pid+0x476>
    390a:	88 0f       	add	r24, r24
    390c:	99 1f       	adc	r25, r25
    390e:	e8 1b       	sub	r30, r24
    3910:	f9 0b       	sbc	r31, r25
    3912:	eb 57       	subi	r30, 0x7B	; 123
    3914:	fa 4f       	sbci	r31, 0xFA	; 250
    3916:	80 89       	ldd	r24, Z+16	; 0x10
    3918:	91 89       	ldd	r25, Z+17	; 0x11
    391a:	a2 89       	ldd	r26, Z+18	; 0x12
    391c:	b3 89       	ldd	r27, Z+19	; 0x13
    391e:	ed b7       	in	r30, 0x3d	; 61
    3920:	fe b7       	in	r31, 0x3e	; 62
    3922:	83 83       	std	Z+3, r24	; 0x03
    3924:	94 83       	std	Z+4, r25	; 0x04
    3926:	a5 83       	std	Z+5, r26	; 0x05
    3928:	b6 83       	std	Z+6, r27	; 0x06
    392a:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
    nrk_kprintf( PSTR( "\r\n   Preemptions: "));
    392e:	8d b7       	in	r24, 0x3d	; 61
    3930:	9e b7       	in	r25, 0x3e	; 62
    3932:	06 96       	adiw	r24, 0x06	; 6
    3934:	0f b6       	in	r0, 0x3f	; 63
    3936:	f8 94       	cli
    3938:	9e bf       	out	0x3e, r25	; 62
    393a:	0f be       	out	0x3f, r0	; 63
    393c:	8d bf       	out	0x3d, r24	; 61
    393e:	81 ea       	ldi	r24, 0xA1	; 161
    3940:	91 e0       	ldi	r25, 0x01	; 1
    3942:	0e 94 fe 13 	call	0x27fc	; 0x27fc <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].preempted);
    3946:	00 d0       	rcall	.+0      	; 0x3948 <nrk_stats_display_pid+0x4bc>
    3948:	00 d0       	rcall	.+0      	; 0x394a <nrk_stats_display_pid+0x4be>
    394a:	00 d0       	rcall	.+0      	; 0x394c <nrk_stats_display_pid+0x4c0>
    394c:	ad b7       	in	r26, 0x3d	; 61
    394e:	be b7       	in	r27, 0x3e	; 62
    3950:	12 96       	adiw	r26, 0x02	; 2
    3952:	1c 93       	st	X, r17
    3954:	0e 93       	st	-X, r16
    3956:	11 97       	sbiw	r26, 0x01	; 1
    3958:	8d 2d       	mov	r24, r13
    395a:	90 e0       	ldi	r25, 0x00	; 0
    395c:	fc 01       	movw	r30, r24
    395e:	55 e0       	ldi	r21, 0x05	; 5
    3960:	ee 0f       	add	r30, r30
    3962:	ff 1f       	adc	r31, r31
    3964:	5a 95       	dec	r21
    3966:	e1 f7       	brne	.-8      	; 0x3960 <nrk_stats_display_pid+0x4d4>
    3968:	88 0f       	add	r24, r24
    396a:	99 1f       	adc	r25, r25
    396c:	e8 1b       	sub	r30, r24
    396e:	f9 0b       	sbc	r31, r25
    3970:	eb 57       	subi	r30, 0x7B	; 123
    3972:	fa 4f       	sbci	r31, 0xFA	; 250
    3974:	80 8d       	ldd	r24, Z+24	; 0x18
    3976:	91 8d       	ldd	r25, Z+25	; 0x19
    3978:	a2 8d       	ldd	r26, Z+26	; 0x1a
    397a:	b3 8d       	ldd	r27, Z+27	; 0x1b
    397c:	ed b7       	in	r30, 0x3d	; 61
    397e:	fe b7       	in	r31, 0x3e	; 62
    3980:	83 83       	std	Z+3, r24	; 0x03
    3982:	94 83       	std	Z+4, r25	; 0x04
    3984:	a5 83       	std	Z+5, r26	; 0x05
    3986:	b6 83       	std	Z+6, r27	; 0x06
    3988:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
    nrk_kprintf( PSTR( "\r\n   Kernel Violations: "));
    398c:	8d b7       	in	r24, 0x3d	; 61
    398e:	9e b7       	in	r25, 0x3e	; 62
    3990:	06 96       	adiw	r24, 0x06	; 6
    3992:	0f b6       	in	r0, 0x3f	; 63
    3994:	f8 94       	cli
    3996:	9e bf       	out	0x3e, r25	; 62
    3998:	0f be       	out	0x3f, r0	; 63
    399a:	8d bf       	out	0x3d, r24	; 61
    399c:	88 e8       	ldi	r24, 0x88	; 136
    399e:	91 e0       	ldi	r25, 0x01	; 1
    39a0:	0e 94 fe 13 	call	0x27fc	; 0x27fc <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].violations);
    39a4:	00 d0       	rcall	.+0      	; 0x39a6 <nrk_stats_display_pid+0x51a>
    39a6:	00 d0       	rcall	.+0      	; 0x39a8 <nrk_stats_display_pid+0x51c>
    39a8:	ad b7       	in	r26, 0x3d	; 61
    39aa:	be b7       	in	r27, 0x3e	; 62
    39ac:	11 96       	adiw	r26, 0x01	; 1
    39ae:	0d e0       	ldi	r16, 0x0D	; 13
    39b0:	12 e0       	ldi	r17, 0x02	; 2
    39b2:	ed b7       	in	r30, 0x3d	; 61
    39b4:	fe b7       	in	r31, 0x3e	; 62
    39b6:	12 83       	std	Z+2, r17	; 0x02
    39b8:	01 83       	std	Z+1, r16	; 0x01
    39ba:	8d 2d       	mov	r24, r13
    39bc:	90 e0       	ldi	r25, 0x00	; 0
    39be:	fc 01       	movw	r30, r24
    39c0:	35 e0       	ldi	r19, 0x05	; 5
    39c2:	ee 0f       	add	r30, r30
    39c4:	ff 1f       	adc	r31, r31
    39c6:	3a 95       	dec	r19
    39c8:	e1 f7       	brne	.-8      	; 0x39c2 <nrk_stats_display_pid+0x536>
    39ca:	88 0f       	add	r24, r24
    39cc:	99 1f       	adc	r25, r25
    39ce:	e8 1b       	sub	r30, r24
    39d0:	f9 0b       	sbc	r31, r25
    39d2:	eb 57       	subi	r30, 0x7B	; 123
    39d4:	fa 4f       	sbci	r31, 0xFA	; 250
    39d6:	84 8d       	ldd	r24, Z+28	; 0x1c
    39d8:	12 96       	adiw	r26, 0x02	; 2
    39da:	8c 93       	st	X, r24
    39dc:	12 97       	sbiw	r26, 0x02	; 2
    39de:	13 96       	adiw	r26, 0x03	; 3
    39e0:	1c 92       	st	X, r1
    39e2:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
    nrk_kprintf( PSTR( "\r\n   Overflow Error Status: "));
    39e6:	0f 90       	pop	r0
    39e8:	0f 90       	pop	r0
    39ea:	0f 90       	pop	r0
    39ec:	0f 90       	pop	r0
    39ee:	8b e6       	ldi	r24, 0x6B	; 107
    39f0:	91 e0       	ldi	r25, 0x01	; 1
    39f2:	0e 94 fe 13 	call	0x27fc	; 0x27fc <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].overflow);
    39f6:	00 d0       	rcall	.+0      	; 0x39f8 <nrk_stats_display_pid+0x56c>
    39f8:	00 d0       	rcall	.+0      	; 0x39fa <nrk_stats_display_pid+0x56e>
    39fa:	ad b7       	in	r26, 0x3d	; 61
    39fc:	be b7       	in	r27, 0x3e	; 62
    39fe:	11 96       	adiw	r26, 0x01	; 1
    3a00:	ed b7       	in	r30, 0x3d	; 61
    3a02:	fe b7       	in	r31, 0x3e	; 62
    3a04:	12 83       	std	Z+2, r17	; 0x02
    3a06:	01 83       	std	Z+1, r16	; 0x01
    3a08:	8d 2d       	mov	r24, r13
    3a0a:	90 e0       	ldi	r25, 0x00	; 0
    3a0c:	fc 01       	movw	r30, r24
    3a0e:	75 e0       	ldi	r23, 0x05	; 5
    3a10:	ee 0f       	add	r30, r30
    3a12:	ff 1f       	adc	r31, r31
    3a14:	7a 95       	dec	r23
    3a16:	e1 f7       	brne	.-8      	; 0x3a10 <nrk_stats_display_pid+0x584>
    3a18:	88 0f       	add	r24, r24
    3a1a:	99 1f       	adc	r25, r25
    3a1c:	e8 1b       	sub	r30, r24
    3a1e:	f9 0b       	sbc	r31, r25
    3a20:	eb 57       	subi	r30, 0x7B	; 123
    3a22:	fa 4f       	sbci	r31, 0xFA	; 250
    3a24:	85 8d       	ldd	r24, Z+29	; 0x1d
    3a26:	12 96       	adiw	r26, 0x02	; 2
    3a28:	8c 93       	st	X, r24
    3a2a:	12 97       	sbiw	r26, 0x02	; 2
    3a2c:	13 96       	adiw	r26, 0x03	; 3
    3a2e:	1c 92       	st	X, r1
    3a30:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
    nrk_kprintf( PSTR("\r\n") );
    3a34:	0f 90       	pop	r0
    3a36:	0f 90       	pop	r0
    3a38:	0f 90       	pop	r0
    3a3a:	0f 90       	pop	r0
    3a3c:	88 e6       	ldi	r24, 0x68	; 104
    3a3e:	91 e0       	ldi	r25, 0x01	; 1
    3a40:	0e 94 fe 13 	call	0x27fc	; 0x27fc <nrk_kprintf>

}
    3a44:	60 96       	adiw	r28, 0x10	; 16
    3a46:	0f b6       	in	r0, 0x3f	; 63
    3a48:	f8 94       	cli
    3a4a:	de bf       	out	0x3e, r29	; 62
    3a4c:	0f be       	out	0x3f, r0	; 63
    3a4e:	cd bf       	out	0x3d, r28	; 61
    3a50:	cf 91       	pop	r28
    3a52:	df 91       	pop	r29
    3a54:	1f 91       	pop	r17
    3a56:	0f 91       	pop	r16
    3a58:	ff 90       	pop	r15
    3a5a:	ef 90       	pop	r14
    3a5c:	df 90       	pop	r13
    3a5e:	08 95       	ret

00003a60 <nrk_stats_display_all>:


void nrk_stats_display_all()
{
    3a60:	1f 93       	push	r17
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));
    3a62:	8b e4       	ldi	r24, 0x4B	; 75
    3a64:	91 e0       	ldi	r25, 0x01	; 1
    3a66:	0e 94 fe 13 	call	0x27fc	; 0x27fc <nrk_kprintf>
    3a6a:	10 e0       	ldi	r17, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
        nrk_stats_display_pid(i);
    3a6c:	81 2f       	mov	r24, r17
    3a6e:	0e 94 46 1a 	call	0x348c	; 0x348c <nrk_stats_display_pid>
void nrk_stats_display_all()
{
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));

    for(i=0; i<NRK_MAX_TASKS; i++ )
    3a72:	1f 5f       	subi	r17, 0xFF	; 255
    3a74:	15 30       	cpi	r17, 0x05	; 5
    3a76:	d1 f7       	brne	.-12     	; 0x3a6c <nrk_stats_display_all+0xc>
        nrk_stats_display_pid(i);
}
    3a78:	1f 91       	pop	r17
    3a7a:	08 95       	ret

00003a7c <_nrk_stats_sleep>:


void _nrk_stats_sleep(uint8_t t)
{
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    3a7c:	90 e0       	ldi	r25, 0x00	; 0
    3a7e:	a0 e0       	ldi	r26, 0x00	; 0
    3a80:	b0 e0       	ldi	r27, 0x00	; 0
    3a82:	bc 01       	movw	r22, r24
    3a84:	cd 01       	movw	r24, r26
    3a86:	23 eb       	ldi	r18, 0xB3	; 179
    3a88:	36 ee       	ldi	r19, 0xE6	; 230
    3a8a:	4e e0       	ldi	r20, 0x0E	; 14
    3a8c:	50 e0       	ldi	r21, 0x00	; 0
    3a8e:	0e 94 dd 4a 	call	0x95ba	; 0x95ba <__mulsi3>
    3a92:	20 91 56 04 	lds	r18, 0x0456
    3a96:	30 91 57 04 	lds	r19, 0x0457
    3a9a:	40 91 58 04 	lds	r20, 0x0458
    3a9e:	50 91 59 04 	lds	r21, 0x0459
    3aa2:	26 0f       	add	r18, r22
    3aa4:	37 1f       	adc	r19, r23
    3aa6:	48 1f       	adc	r20, r24
    3aa8:	59 1f       	adc	r21, r25
    3aaa:	20 93 56 04 	sts	0x0456, r18
    3aae:	30 93 57 04 	sts	0x0457, r19
    3ab2:	40 93 58 04 	sts	0x0458, r20
    3ab6:	50 93 59 04 	sts	0x0459, r21
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    3aba:	82 e5       	ldi	r24, 0x52	; 82
    3abc:	94 e0       	ldi	r25, 0x04	; 4
    3abe:	0e 94 ad 27 	call	0x4f5a	; 0x4f5a <nrk_time_compact_nanos>
}
    3ac2:	08 95       	ret

00003ac4 <_nrk_errno_set>:
void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    3ac4:	e0 91 17 08 	lds	r30, 0x0817
    3ac8:	f0 91 18 08 	lds	r31, 0x0818
    3acc:	84 87       	std	Z+12, r24	; 0x0c
}
    3ace:	08 95       	ret

00003ad0 <nrk_errno_get>:

uint8_t nrk_errno_get ()
{
    3ad0:	e0 91 17 08 	lds	r30, 0x0817
    3ad4:	f0 91 18 08 	lds	r31, 0x0818
    return nrk_cur_task_TCB->errno;
}
    3ad8:	84 85       	ldd	r24, Z+12	; 0x0c
    3ada:	08 95       	ret

00003adc <nrk_error_get>:

}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    3adc:	dc 01       	movw	r26, r24
    3ade:	fb 01       	movw	r30, r22
    if (error_num == 0)
    3ae0:	80 91 1b 06 	lds	r24, 0x061B
    3ae4:	88 23       	and	r24, r24
    3ae6:	29 f0       	breq	.+10     	; 0x3af2 <nrk_error_get+0x16>
        return 0;
    *code = error_num;
    3ae8:	80 83       	st	Z, r24
    *task_id = error_task;
    3aea:	80 91 2d 04 	lds	r24, 0x042D
    3aee:	8c 93       	st	X, r24
    3af0:	81 e0       	ldi	r24, 0x01	; 1
    return 1;
}
    3af2:	08 95       	ret

00003af4 <pause>:
    }

}

void pause()
{
    3af4:	df 93       	push	r29
    3af6:	cf 93       	push	r28
    3af8:	0f 92       	push	r0
    3afa:	cd b7       	in	r28, 0x3d	; 61
    3afc:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3afe:	19 82       	std	Y+1, r1	; 0x01
    3b00:	07 c0       	rjmp	.+14     	; 0x3b10 <pause+0x1c>
        nrk_spin_wait_us (2000);
    3b02:	80 ed       	ldi	r24, 0xD0	; 208
    3b04:	97 e0       	ldi	r25, 0x07	; 7
    3b06:	0e 94 89 2d 	call	0x5b12	; 0x5b12 <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3b0a:	89 81       	ldd	r24, Y+1	; 0x01
    3b0c:	8f 5f       	subi	r24, 0xFF	; 255
    3b0e:	89 83       	std	Y+1, r24	; 0x01
    3b10:	89 81       	ldd	r24, Y+1	; 0x01
    3b12:	84 36       	cpi	r24, 0x64	; 100
    3b14:	b0 f3       	brcs	.-20     	; 0x3b02 <pause+0xe>
        nrk_spin_wait_us (2000);
}
    3b16:	0f 90       	pop	r0
    3b18:	cf 91       	pop	r28
    3b1a:	df 91       	pop	r29
    3b1c:	08 95       	ret

00003b1e <blink_dot>:
    pause();
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    3b1e:	81 e0       	ldi	r24, 0x01	; 1
    3b20:	90 e0       	ldi	r25, 0x00	; 0
    3b22:	0e 94 80 13 	call	0x2700	; 0x2700 <nrk_led_set>
    pause();
    3b26:	0e 94 7a 1d 	call	0x3af4	; 0x3af4 <pause>
    nrk_led_clr(GREEN_LED);
    3b2a:	81 e0       	ldi	r24, 0x01	; 1
    3b2c:	90 e0       	ldi	r25, 0x00	; 0
    3b2e:	0e 94 47 13 	call	0x268e	; 0x268e <nrk_led_clr>
    pause();
    3b32:	0e 94 7a 1d 	call	0x3af4	; 0x3af4 <pause>
}
    3b36:	08 95       	ret

00003b38 <blink_dash>:
    return t;
}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    3b38:	81 e0       	ldi	r24, 0x01	; 1
    3b3a:	90 e0       	ldi	r25, 0x00	; 0
    3b3c:	0e 94 80 13 	call	0x2700	; 0x2700 <nrk_led_set>
    pause();
    3b40:	0e 94 7a 1d 	call	0x3af4	; 0x3af4 <pause>
    pause();
    3b44:	0e 94 7a 1d 	call	0x3af4	; 0x3af4 <pause>
    pause();
    3b48:	0e 94 7a 1d 	call	0x3af4	; 0x3af4 <pause>
    nrk_led_clr(GREEN_LED);
    3b4c:	81 e0       	ldi	r24, 0x01	; 1
    3b4e:	90 e0       	ldi	r25, 0x00	; 0
    3b50:	0e 94 47 13 	call	0x268e	; 0x268e <nrk_led_clr>
    pause();
    3b54:	0e 94 7a 1d 	call	0x3af4	; 0x3af4 <pause>
}
    3b58:	08 95       	ret

00003b5a <blink_morse_code_error>:
    pause();
}


void blink_morse_code_error( uint8_t number )
{
    3b5a:	ff 92       	push	r15
    3b5c:	0f 93       	push	r16
    3b5e:	1f 93       	push	r17
    3b60:	df 93       	push	r29
    3b62:	cf 93       	push	r28
    3b64:	00 d0       	rcall	.+0      	; 0x3b66 <blink_morse_code_error+0xc>
    3b66:	0f 92       	push	r0
    3b68:	cd b7       	in	r28, 0x3d	; 61
    3b6a:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    3b6c:	00 d0       	rcall	.+0      	; 0x3b6e <blink_morse_code_error+0x14>
    3b6e:	00 d0       	rcall	.+0      	; 0x3b70 <blink_morse_code_error+0x16>
    3b70:	00 d0       	rcall	.+0      	; 0x3b72 <blink_morse_code_error+0x18>
    3b72:	ed b7       	in	r30, 0x3d	; 61
    3b74:	fe b7       	in	r31, 0x3e	; 62
    3b76:	31 96       	adiw	r30, 0x01	; 1
    3b78:	8e 01       	movw	r16, r28
    3b7a:	0f 5f       	subi	r16, 0xFF	; 255
    3b7c:	1f 4f       	sbci	r17, 0xFF	; 255
    3b7e:	ad b7       	in	r26, 0x3d	; 61
    3b80:	be b7       	in	r27, 0x3e	; 62
    3b82:	12 96       	adiw	r26, 0x02	; 2
    3b84:	1c 93       	st	X, r17
    3b86:	0e 93       	st	-X, r16
    3b88:	11 97       	sbiw	r26, 0x01	; 1
    3b8a:	20 e1       	ldi	r18, 0x10	; 16
    3b8c:	32 e0       	ldi	r19, 0x02	; 2
    3b8e:	33 83       	std	Z+3, r19	; 0x03
    3b90:	22 83       	std	Z+2, r18	; 0x02
    3b92:	84 83       	std	Z+4, r24	; 0x04
    3b94:	15 82       	std	Z+5, r1	; 0x05
    3b96:	0e 94 23 4d 	call	0x9a46	; 0x9a46 <sprintf>
    3b9a:	ff 24       	eor	r15, r15
    3b9c:	8d b7       	in	r24, 0x3d	; 61
    3b9e:	9e b7       	in	r25, 0x3e	; 62
    3ba0:	06 96       	adiw	r24, 0x06	; 6
    3ba2:	0f b6       	in	r0, 0x3f	; 63
    3ba4:	f8 94       	cli
    3ba6:	9e bf       	out	0x3e, r25	; 62
    3ba8:	0f be       	out	0x3f, r0	; 63
    3baa:	8d bf       	out	0x3d, r24	; 61
    3bac:	71 c0       	rjmp	.+226    	; 0x3c90 <blink_morse_code_error+0x136>

    for(i=0; i<strlen(str); i++ )
    {
        switch( str[i])
    3bae:	a0 0f       	add	r26, r16
    3bb0:	b1 1f       	adc	r27, r17
    3bb2:	8c 91       	ld	r24, X
    3bb4:	84 33       	cpi	r24, 0x34	; 52
    3bb6:	d1 f1       	breq	.+116    	; 0x3c2c <blink_morse_code_error+0xd2>
    3bb8:	85 33       	cpi	r24, 0x35	; 53
    3bba:	70 f4       	brcc	.+28     	; 0x3bd8 <blink_morse_code_error+0x7e>
    3bbc:	81 33       	cpi	r24, 0x31	; 49
    3bbe:	f9 f0       	breq	.+62     	; 0x3bfe <blink_morse_code_error+0xa4>
    3bc0:	82 33       	cpi	r24, 0x32	; 50
    3bc2:	20 f4       	brcc	.+8      	; 0x3bcc <blink_morse_code_error+0x72>
    3bc4:	80 33       	cpi	r24, 0x30	; 48
    3bc6:	09 f0       	breq	.+2      	; 0x3bca <blink_morse_code_error+0x70>
    3bc8:	5c c0       	rjmp	.+184    	; 0x3c82 <blink_morse_code_error+0x128>
    3bca:	16 c0       	rjmp	.+44     	; 0x3bf8 <blink_morse_code_error+0x9e>
    3bcc:	82 33       	cpi	r24, 0x32	; 50
    3bce:	11 f1       	breq	.+68     	; 0x3c14 <blink_morse_code_error+0xba>
    3bd0:	83 33       	cpi	r24, 0x33	; 51
    3bd2:	09 f0       	breq	.+2      	; 0x3bd6 <blink_morse_code_error+0x7c>
    3bd4:	56 c0       	rjmp	.+172    	; 0x3c82 <blink_morse_code_error+0x128>
    3bd6:	23 c0       	rjmp	.+70     	; 0x3c1e <blink_morse_code_error+0xc4>
    3bd8:	87 33       	cpi	r24, 0x37	; 55
    3bda:	c9 f1       	breq	.+114    	; 0x3c4e <blink_morse_code_error+0xf4>
    3bdc:	88 33       	cpi	r24, 0x38	; 56
    3bde:	30 f4       	brcc	.+12     	; 0x3bec <blink_morse_code_error+0x92>
    3be0:	85 33       	cpi	r24, 0x35	; 53
    3be2:	69 f1       	breq	.+90     	; 0x3c3e <blink_morse_code_error+0xe4>
    3be4:	86 33       	cpi	r24, 0x36	; 54
    3be6:	09 f0       	breq	.+2      	; 0x3bea <blink_morse_code_error+0x90>
    3be8:	4c c0       	rjmp	.+152    	; 0x3c82 <blink_morse_code_error+0x128>
    3bea:	2c c0       	rjmp	.+88     	; 0x3c44 <blink_morse_code_error+0xea>
    3bec:	88 33       	cpi	r24, 0x38	; 56
    3bee:	b1 f1       	breq	.+108    	; 0x3c5c <blink_morse_code_error+0x102>
    3bf0:	89 33       	cpi	r24, 0x39	; 57
    3bf2:	09 f0       	breq	.+2      	; 0x3bf6 <blink_morse_code_error+0x9c>
    3bf4:	46 c0       	rjmp	.+140    	; 0x3c82 <blink_morse_code_error+0x128>
    3bf6:	3b c0       	rjmp	.+118    	; 0x3c6e <blink_morse_code_error+0x114>
        {
        case '0':
            blink_dash();
    3bf8:	0e 94 9c 1d 	call	0x3b38	; 0x3b38 <blink_dash>
    3bfc:	02 c0       	rjmp	.+4      	; 0x3c02 <blink_morse_code_error+0xa8>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    3bfe:	0e 94 8f 1d 	call	0x3b1e	; 0x3b1e <blink_dot>
            blink_dash();
    3c02:	0e 94 9c 1d 	call	0x3b38	; 0x3b38 <blink_dash>
            blink_dash();
    3c06:	0e 94 9c 1d 	call	0x3b38	; 0x3b38 <blink_dash>
            blink_dash();
    3c0a:	0e 94 9c 1d 	call	0x3b38	; 0x3b38 <blink_dash>
            blink_dash();
    3c0e:	0e 94 9c 1d 	call	0x3b38	; 0x3b38 <blink_dash>
    3c12:	37 c0       	rjmp	.+110    	; 0x3c82 <blink_morse_code_error+0x128>
            break;
        case '2':
            blink_dot();
    3c14:	0e 94 8f 1d 	call	0x3b1e	; 0x3b1e <blink_dot>
            blink_dot();
    3c18:	0e 94 8f 1d 	call	0x3b1e	; 0x3b1e <blink_dot>
    3c1c:	f4 cf       	rjmp	.-24     	; 0x3c06 <blink_morse_code_error+0xac>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    3c1e:	0e 94 8f 1d 	call	0x3b1e	; 0x3b1e <blink_dot>
            blink_dot();
    3c22:	0e 94 8f 1d 	call	0x3b1e	; 0x3b1e <blink_dot>
            blink_dot();
    3c26:	0e 94 8f 1d 	call	0x3b1e	; 0x3b1e <blink_dot>
    3c2a:	ef cf       	rjmp	.-34     	; 0x3c0a <blink_morse_code_error+0xb0>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    3c2c:	0e 94 8f 1d 	call	0x3b1e	; 0x3b1e <blink_dot>
            blink_dot();
    3c30:	0e 94 8f 1d 	call	0x3b1e	; 0x3b1e <blink_dot>
            blink_dot();
    3c34:	0e 94 8f 1d 	call	0x3b1e	; 0x3b1e <blink_dot>
            blink_dot();
    3c38:	0e 94 8f 1d 	call	0x3b1e	; 0x3b1e <blink_dot>
    3c3c:	e8 cf       	rjmp	.-48     	; 0x3c0e <blink_morse_code_error+0xb4>
            blink_dash();
            break;
        case '5':
            blink_dot();
    3c3e:	0e 94 8f 1d 	call	0x3b1e	; 0x3b1e <blink_dot>
    3c42:	02 c0       	rjmp	.+4      	; 0x3c48 <blink_morse_code_error+0xee>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    3c44:	0e 94 9c 1d 	call	0x3b38	; 0x3b38 <blink_dash>
            blink_dot();
    3c48:	0e 94 8f 1d 	call	0x3b1e	; 0x3b1e <blink_dot>
    3c4c:	04 c0       	rjmp	.+8      	; 0x3c56 <blink_morse_code_error+0xfc>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    3c4e:	0e 94 9c 1d 	call	0x3b38	; 0x3b38 <blink_dash>
            blink_dash();
    3c52:	0e 94 9c 1d 	call	0x3b38	; 0x3b38 <blink_dash>
            blink_dot();
    3c56:	0e 94 8f 1d 	call	0x3b1e	; 0x3b1e <blink_dot>
    3c5a:	06 c0       	rjmp	.+12     	; 0x3c68 <blink_morse_code_error+0x10e>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    3c5c:	0e 94 9c 1d 	call	0x3b38	; 0x3b38 <blink_dash>
            blink_dash();
    3c60:	0e 94 9c 1d 	call	0x3b38	; 0x3b38 <blink_dash>
            blink_dash();
    3c64:	0e 94 9c 1d 	call	0x3b38	; 0x3b38 <blink_dash>
            blink_dot();
    3c68:	0e 94 8f 1d 	call	0x3b1e	; 0x3b1e <blink_dot>
    3c6c:	08 c0       	rjmp	.+16     	; 0x3c7e <blink_morse_code_error+0x124>
            blink_dot();
            break;
        case '9':
            blink_dash();
    3c6e:	0e 94 9c 1d 	call	0x3b38	; 0x3b38 <blink_dash>
            blink_dash();
    3c72:	0e 94 9c 1d 	call	0x3b38	; 0x3b38 <blink_dash>
            blink_dash();
    3c76:	0e 94 9c 1d 	call	0x3b38	; 0x3b38 <blink_dash>
            blink_dash();
    3c7a:	0e 94 9c 1d 	call	0x3b38	; 0x3b38 <blink_dash>
            blink_dot();
    3c7e:	0e 94 8f 1d 	call	0x3b1e	; 0x3b1e <blink_dot>
            break;
        }
        pause();
    3c82:	0e 94 7a 1d 	call	0x3af4	; 0x3af4 <pause>
        pause();
    3c86:	0e 94 7a 1d 	call	0x3af4	; 0x3af4 <pause>
        pause();
    3c8a:	0e 94 7a 1d 	call	0x3af4	; 0x3af4 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    3c8e:	f3 94       	inc	r15
    3c90:	f8 01       	movw	r30, r16
    3c92:	01 90       	ld	r0, Z+
    3c94:	00 20       	and	r0, r0
    3c96:	e9 f7       	brne	.-6      	; 0x3c92 <blink_morse_code_error+0x138>
    3c98:	31 97       	sbiw	r30, 0x01	; 1
    3c9a:	e0 1b       	sub	r30, r16
    3c9c:	f1 0b       	sbc	r31, r17
    3c9e:	af 2d       	mov	r26, r15
    3ca0:	b0 e0       	ldi	r27, 0x00	; 0
    3ca2:	ae 17       	cp	r26, r30
    3ca4:	bf 07       	cpc	r27, r31
    3ca6:	08 f4       	brcc	.+2      	; 0x3caa <blink_morse_code_error+0x150>
    3ca8:	82 cf       	rjmp	.-252    	; 0x3bae <blink_morse_code_error+0x54>
        pause();
        pause();
        pause();
    }

}
    3caa:	0f 90       	pop	r0
    3cac:	0f 90       	pop	r0
    3cae:	0f 90       	pop	r0
    3cb0:	cf 91       	pop	r28
    3cb2:	df 91       	pop	r29
    3cb4:	1f 91       	pop	r17
    3cb6:	0f 91       	pop	r16
    3cb8:	ff 90       	pop	r15
    3cba:	08 95       	ret

00003cbc <nrk_error_print>:
}

int8_t nrk_error_print ()
{
    int8_t t=0,i=0;
    if (error_num == 0)
    3cbc:	80 91 1b 06 	lds	r24, 0x061B
    3cc0:	88 23       	and	r24, r24
    3cc2:	09 f4       	brne	.+2      	; 0x3cc6 <nrk_error_print+0xa>
    3cc4:	9b c0       	rjmp	.+310    	; 0x3dfc <nrk_error_print+0x140>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    3cc6:	83 e6       	ldi	r24, 0x63	; 99
    3cc8:	94 e0       	ldi	r25, 0x04	; 4
    3cca:	0e 94 fe 13 	call	0x27fc	; 0x27fc <nrk_kprintf>
        printf ("%d", error_task);
    3cce:	00 d0       	rcall	.+0      	; 0x3cd0 <nrk_error_print+0x14>
    3cd0:	00 d0       	rcall	.+0      	; 0x3cd2 <nrk_error_print+0x16>
    3cd2:	ed b7       	in	r30, 0x3d	; 61
    3cd4:	fe b7       	in	r31, 0x3e	; 62
    3cd6:	31 96       	adiw	r30, 0x01	; 1
    3cd8:	80 e1       	ldi	r24, 0x10	; 16
    3cda:	92 e0       	ldi	r25, 0x02	; 2
    3cdc:	ad b7       	in	r26, 0x3d	; 61
    3cde:	be b7       	in	r27, 0x3e	; 62
    3ce0:	12 96       	adiw	r26, 0x02	; 2
    3ce2:	9c 93       	st	X, r25
    3ce4:	8e 93       	st	-X, r24
    3ce6:	11 97       	sbiw	r26, 0x01	; 1
    3ce8:	80 91 2d 04 	lds	r24, 0x042D
    3cec:	82 83       	std	Z+2, r24	; 0x02
    3cee:	13 82       	std	Z+3, r1	; 0x03
    3cf0:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
        nrk_kprintf (PSTR ("): "));
    3cf4:	0f 90       	pop	r0
    3cf6:	0f 90       	pop	r0
    3cf8:	0f 90       	pop	r0
    3cfa:	0f 90       	pop	r0
    3cfc:	8f e5       	ldi	r24, 0x5F	; 95
    3cfe:	94 e0       	ldi	r25, 0x04	; 4
    3d00:	0e 94 fe 13 	call	0x27fc	; 0x27fc <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    3d04:	80 91 1b 06 	lds	r24, 0x061B
    3d08:	88 31       	cpi	r24, 0x18	; 24
    3d0a:	10 f0       	brcs	.+4      	; 0x3d10 <nrk_error_print+0x54>
            error_num = NRK_UNKOWN;
    3d0c:	10 92 1b 06 	sts	0x061B, r1
        switch (error_num)
    3d10:	80 91 1b 06 	lds	r24, 0x061B
    3d14:	90 e0       	ldi	r25, 0x00	; 0
    3d16:	fc 01       	movw	r30, r24
    3d18:	31 97       	sbiw	r30, 0x01	; 1
    3d1a:	e6 31       	cpi	r30, 0x16	; 22
    3d1c:	f1 05       	cpc	r31, r1
    3d1e:	08 f0       	brcs	.+2      	; 0x3d22 <nrk_error_print+0x66>
    3d20:	4a c0       	rjmp	.+148    	; 0x3db6 <nrk_error_print+0xfa>
    3d22:	ea 5b       	subi	r30, 0xBA	; 186
    3d24:	ff 4f       	sbci	r31, 0xFF	; 255
    3d26:	ee 0f       	add	r30, r30
    3d28:	ff 1f       	adc	r31, r31
    3d2a:	05 90       	lpm	r0, Z+
    3d2c:	f4 91       	lpm	r31, Z+
    3d2e:	e0 2d       	mov	r30, r0
    3d30:	09 94       	ijmp
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    3d32:	83 e2       	ldi	r24, 0x23	; 35
    3d34:	94 e0       	ldi	r25, 0x04	; 4
    3d36:	41 c0       	rjmp	.+130    	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    3d38:	8c ef       	ldi	r24, 0xFC	; 252
    3d3a:	93 e0       	ldi	r25, 0x03	; 3
    3d3c:	3e c0       	rjmp	.+124    	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    3d3e:	88 ee       	ldi	r24, 0xE8	; 232
    3d40:	93 e0       	ldi	r25, 0x03	; 3
    3d42:	3b c0       	rjmp	.+118    	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    3d44:	82 ed       	ldi	r24, 0xD2	; 210
    3d46:	93 e0       	ldi	r25, 0x03	; 3
    3d48:	38 c0       	rjmp	.+112    	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    3d4a:	87 eb       	ldi	r24, 0xB7	; 183
    3d4c:	93 e0       	ldi	r25, 0x03	; 3
    3d4e:	35 c0       	rjmp	.+106    	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    3d50:	81 ea       	ldi	r24, 0xA1	; 161
    3d52:	93 e0       	ldi	r25, 0x03	; 3
    3d54:	32 c0       	rjmp	.+100    	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    3d56:	89 e8       	ldi	r24, 0x89	; 137
    3d58:	93 e0       	ldi	r25, 0x03	; 3
    3d5a:	2f c0       	rjmp	.+94     	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    3d5c:	86 e7       	ldi	r24, 0x76	; 118
    3d5e:	93 e0       	ldi	r25, 0x03	; 3
    3d60:	2c c0       	rjmp	.+88     	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    3d62:	83 e6       	ldi	r24, 0x63	; 99
    3d64:	93 e0       	ldi	r25, 0x03	; 3
    3d66:	29 c0       	rjmp	.+82     	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    3d68:	85 e4       	ldi	r24, 0x45	; 69
    3d6a:	93 e0       	ldi	r25, 0x03	; 3
    3d6c:	26 c0       	rjmp	.+76     	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    3d6e:	80 e2       	ldi	r24, 0x20	; 32
    3d70:	93 e0       	ldi	r25, 0x03	; 3
    3d72:	23 c0       	rjmp	.+70     	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    3d74:	84 e1       	ldi	r24, 0x14	; 20
    3d76:	93 e0       	ldi	r25, 0x03	; 3
    3d78:	20 c0       	rjmp	.+64     	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    3d7a:	89 ef       	ldi	r24, 0xF9	; 249
    3d7c:	92 e0       	ldi	r25, 0x02	; 2
    3d7e:	1d c0       	rjmp	.+58     	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    3d80:	8a ee       	ldi	r24, 0xEA	; 234
    3d82:	92 e0       	ldi	r25, 0x02	; 2
    3d84:	1a c0       	rjmp	.+52     	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    3d86:	86 ed       	ldi	r24, 0xD6	; 214
    3d88:	92 e0       	ldi	r25, 0x02	; 2
    3d8a:	17 c0       	rjmp	.+46     	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    3d8c:	85 ec       	ldi	r24, 0xC5	; 197
    3d8e:	92 e0       	ldi	r25, 0x02	; 2
    3d90:	14 c0       	rjmp	.+40     	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    3d92:	81 eb       	ldi	r24, 0xB1	; 177
    3d94:	92 e0       	ldi	r25, 0x02	; 2
    3d96:	11 c0       	rjmp	.+34     	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    3d98:	81 e9       	ldi	r24, 0x91	; 145
    3d9a:	92 e0       	ldi	r25, 0x02	; 2
    3d9c:	0e c0       	rjmp	.+28     	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    3d9e:	89 e7       	ldi	r24, 0x79	; 121
    3da0:	92 e0       	ldi	r25, 0x02	; 2
    3da2:	0b c0       	rjmp	.+22     	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    3da4:	8e e5       	ldi	r24, 0x5E	; 94
    3da6:	92 e0       	ldi	r25, 0x02	; 2
    3da8:	08 c0       	rjmp	.+16     	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    3daa:	8d e4       	ldi	r24, 0x4D	; 77
    3dac:	92 e0       	ldi	r25, 0x02	; 2
    3dae:	05 c0       	rjmp	.+10     	; 0x3dba <nrk_error_print+0xfe>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    3db0:	8e e3       	ldi	r24, 0x3E	; 62
    3db2:	92 e0       	ldi	r25, 0x02	; 2
    3db4:	02 c0       	rjmp	.+4      	; 0x3dba <nrk_error_print+0xfe>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    3db6:	87 e3       	ldi	r24, 0x37	; 55
    3db8:	92 e0       	ldi	r25, 0x02	; 2
    3dba:	0e 94 fe 13 	call	0x27fc	; 0x27fc <nrk_kprintf>
        }
        putchar ('\r');
    3dbe:	60 91 81 08 	lds	r22, 0x0881
    3dc2:	70 91 82 08 	lds	r23, 0x0882
    3dc6:	8d e0       	ldi	r24, 0x0D	; 13
    3dc8:	90 e0       	ldi	r25, 0x00	; 0
    3dca:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
        putchar ('\n');
    3dce:	60 91 81 08 	lds	r22, 0x0881
    3dd2:	70 91 82 08 	lds	r23, 0x0882
    3dd6:	8a e0       	ldi	r24, 0x0A	; 10
    3dd8:	90 e0       	ldi	r25, 0x00	; 0
    3dda:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
                        ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
        // wait for watchdog to kick in
        if(error_num!=NRK_WATCHDOG_ERROR && error_num!=NRK_BOD_ERROR && error_num!=NRK_EXT_RST_ERROR)
    3dde:	80 91 1b 06 	lds	r24, 0x061B
    3de2:	80 31       	cpi	r24, 0x10	; 16
    3de4:	49 f0       	breq	.+18     	; 0x3df8 <nrk_error_print+0x13c>
    3de6:	83 31       	cpi	r24, 0x13	; 19
    3de8:	39 f0       	breq	.+14     	; 0x3df8 <nrk_error_print+0x13c>
    3dea:	84 31       	cpi	r24, 0x14	; 20
    3dec:	29 f0       	breq	.+10     	; 0x3df8 <nrk_error_print+0x13c>
        {
            nrk_watchdog_enable();
    3dee:	0e 94 66 2f 	call	0x5ecc	; 0x5ecc <nrk_watchdog_enable>
            nrk_int_disable();
    3df2:	0e 94 b5 14 	call	0x296a	; 0x296a <nrk_int_disable>
    3df6:	ff cf       	rjmp	.-2      	; 0x3df6 <nrk_error_print+0x13a>
        pause();
        blink_morse_code_error( error_num);
    }

#endif  /*  */
    error_num = 0;
    3df8:	10 92 1b 06 	sts	0x061B, r1
    return t;
}
    3dfc:	80 e0       	ldi	r24, 0x00	; 0
    3dfe:	08 95       	ret

00003e00 <_nrk_log_error>:
    return nrk_cur_task_TCB->errno;
}

#ifdef NRK_LOG_ERRORS
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{
    3e00:	ff 92       	push	r15
    3e02:	0f 93       	push	r16
    3e04:	1f 93       	push	r17
    3e06:	08 2f       	mov	r16, r24
    3e08:	f6 2e       	mov	r15, r22

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    3e0a:	80 e0       	ldi	r24, 0x00	; 0
    3e0c:	92 e0       	ldi	r25, 0x02	; 2
    3e0e:	0e 94 b2 14 	call	0x2964	; 0x2964 <nrk_eeprom_read_byte>
    error_cnt++;
    3e12:	8f 5f       	subi	r24, 0xFF	; 255
    3e14:	80 93 78 03 	sts	0x0378, r24
    if(error_cnt==255) error_cnt=0;
    3e18:	8f 3f       	cpi	r24, 0xFF	; 255
    3e1a:	11 f4       	brne	.+4      	; 0x3e20 <_nrk_log_error+0x20>
    3e1c:	10 92 78 03 	sts	0x0378, r1
    // 2) write error
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6),error_num);
    3e20:	80 91 78 03 	lds	r24, 0x0378
    3e24:	16 e0       	ldi	r17, 0x06	; 6
    3e26:	81 9f       	mul	r24, r17
    3e28:	c0 01       	movw	r24, r0
    3e2a:	11 24       	eor	r1, r1
    3e2c:	8f 5f       	subi	r24, 0xFF	; 255
    3e2e:	9d 4f       	sbci	r25, 0xFD	; 253
    3e30:	60 2f       	mov	r22, r16
    3e32:	0e 94 3f 14 	call	0x287e	; 0x287e <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+1),error_task);
    3e36:	80 91 78 03 	lds	r24, 0x0378
    3e3a:	81 9f       	mul	r24, r17
    3e3c:	c0 01       	movw	r24, r0
    3e3e:	11 24       	eor	r1, r1
    3e40:	8e 5f       	subi	r24, 0xFE	; 254
    3e42:	9d 4f       	sbci	r25, 0xFD	; 253
    3e44:	6f 2d       	mov	r22, r15
    3e46:	0e 94 3f 14 	call	0x287e	; 0x287e <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    3e4a:	80 91 78 03 	lds	r24, 0x0378
    3e4e:	23 e0       	ldi	r18, 0x03	; 3
    3e50:	82 9f       	mul	r24, r18
    3e52:	c0 01       	movw	r24, r0
    3e54:	11 24       	eor	r1, r1
    3e56:	88 0f       	add	r24, r24
    3e58:	99 1f       	adc	r25, r25
    3e5a:	20 91 0e 08 	lds	r18, 0x080E
    3e5e:	30 91 0f 08 	lds	r19, 0x080F
    3e62:	40 91 10 08 	lds	r20, 0x0810
    3e66:	50 91 11 08 	lds	r21, 0x0811
    3e6a:	25 2f       	mov	r18, r21
    3e6c:	33 27       	eor	r19, r19
    3e6e:	44 27       	eor	r20, r20
    3e70:	55 27       	eor	r21, r21
    3e72:	8d 5f       	subi	r24, 0xFD	; 253
    3e74:	9d 4f       	sbci	r25, 0xFD	; 253
    3e76:	62 2f       	mov	r22, r18
    3e78:	0e 94 3f 14 	call	0x287e	; 0x287e <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    3e7c:	80 91 78 03 	lds	r24, 0x0378
    3e80:	81 9f       	mul	r24, r17
    3e82:	c0 01       	movw	r24, r0
    3e84:	11 24       	eor	r1, r1
    3e86:	20 91 0e 08 	lds	r18, 0x080E
    3e8a:	30 91 0f 08 	lds	r19, 0x080F
    3e8e:	40 91 10 08 	lds	r20, 0x0810
    3e92:	50 91 11 08 	lds	r21, 0x0811
    3e96:	9a 01       	movw	r18, r20
    3e98:	44 27       	eor	r20, r20
    3e9a:	55 27       	eor	r21, r21
    3e9c:	8c 5f       	subi	r24, 0xFC	; 252
    3e9e:	9d 4f       	sbci	r25, 0xFD	; 253
    3ea0:	62 2f       	mov	r22, r18
    3ea2:	0e 94 3f 14 	call	0x287e	; 0x287e <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    3ea6:	80 91 78 03 	lds	r24, 0x0378
    3eaa:	81 9f       	mul	r24, r17
    3eac:	c0 01       	movw	r24, r0
    3eae:	11 24       	eor	r1, r1
    3eb0:	20 91 0e 08 	lds	r18, 0x080E
    3eb4:	30 91 0f 08 	lds	r19, 0x080F
    3eb8:	40 91 10 08 	lds	r20, 0x0810
    3ebc:	50 91 11 08 	lds	r21, 0x0811
    3ec0:	23 2f       	mov	r18, r19
    3ec2:	34 2f       	mov	r19, r20
    3ec4:	45 2f       	mov	r20, r21
    3ec6:	55 27       	eor	r21, r21
    3ec8:	8b 5f       	subi	r24, 0xFB	; 251
    3eca:	9d 4f       	sbci	r25, 0xFD	; 253
    3ecc:	62 2f       	mov	r22, r18
    3ece:	0e 94 3f 14 	call	0x287e	; 0x287e <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    3ed2:	80 91 78 03 	lds	r24, 0x0378
    3ed6:	81 9f       	mul	r24, r17
    3ed8:	c0 01       	movw	r24, r0
    3eda:	11 24       	eor	r1, r1
    3edc:	8a 5f       	subi	r24, 0xFA	; 250
    3ede:	9d 4f       	sbci	r25, 0xFD	; 253
    3ee0:	60 91 0e 08 	lds	r22, 0x080E
    3ee4:	0e 94 3f 14 	call	0x287e	; 0x287e <nrk_eeprom_write_byte>
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    3ee8:	80 e0       	ldi	r24, 0x00	; 0
    3eea:	92 e0       	ldi	r25, 0x02	; 2
    3eec:	60 91 78 03 	lds	r22, 0x0378
    3ef0:	0e 94 3f 14 	call	0x287e	; 0x287e <nrk_eeprom_write_byte>
}
    3ef4:	1f 91       	pop	r17
    3ef6:	0f 91       	pop	r16
    3ef8:	ff 90       	pop	r15
    3efa:	08 95       	ret

00003efc <nrk_kernel_error_add>:
    nrk_error_print ();
#endif  /*  */
}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    3efc:	1f 93       	push	r17
    3efe:	18 2f       	mov	r17, r24
    error_num = n;
    3f00:	80 93 1b 06 	sts	0x061B, r24
    error_task = task;
    3f04:	60 93 2d 04 	sts	0x042D, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3f08:	0e 94 00 1f 	call	0x3e00	; 0x3e00 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3f0c:	0e 94 5e 1e 	call	0x3cbc	; 0x3cbc <nrk_error_print>
    asm volatile("jmp 0x0000\n\t" ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
    // wait for watchdog to kick in
    if(n!=NRK_WATCHDOG_ERROR && n!=NRK_BOD_ERROR && n!=NRK_EXT_RST_ERROR)
    3f10:	10 31       	cpi	r17, 0x10	; 16
    3f12:	49 f0       	breq	.+18     	; 0x3f26 <nrk_kernel_error_add+0x2a>
    3f14:	13 31       	cpi	r17, 0x13	; 19
    3f16:	39 f0       	breq	.+14     	; 0x3f26 <nrk_kernel_error_add+0x2a>
    3f18:	14 31       	cpi	r17, 0x14	; 20
    3f1a:	29 f0       	breq	.+10     	; 0x3f26 <nrk_kernel_error_add+0x2a>
    {
        nrk_watchdog_enable();
    3f1c:	0e 94 66 2f 	call	0x5ecc	; 0x5ecc <nrk_watchdog_enable>
        nrk_int_disable();
    3f20:	0e 94 b5 14 	call	0x296a	; 0x296a <nrk_int_disable>
    3f24:	ff cf       	rjmp	.-2      	; 0x3f24 <nrk_kernel_error_add+0x28>
#endif  /*  */




}
    3f26:	1f 91       	pop	r17
    3f28:	08 95       	ret

00003f2a <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    3f2a:	80 93 1b 06 	sts	0x061B, r24
    error_task = nrk_cur_task_TCB->task_ID;
    3f2e:	e0 91 17 08 	lds	r30, 0x0817
    3f32:	f0 91 18 08 	lds	r31, 0x0818
    3f36:	60 85       	ldd	r22, Z+8	; 0x08
    3f38:	60 93 2d 04 	sts	0x042D, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3f3c:	0e 94 00 1f 	call	0x3e00	; 0x3e00 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3f40:	0e 94 5e 1e 	call	0x3cbc	; 0x3cbc <nrk_error_print>
#endif  /*  */
}
    3f44:	08 95       	ret

00003f46 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    3f46:	99 27       	eor	r25, r25
    3f48:	87 fd       	sbrc	r24, 7
    3f4a:	90 95       	com	r25
    3f4c:	fc 01       	movw	r30, r24
    3f4e:	25 e0       	ldi	r18, 0x05	; 5
    3f50:	ee 0f       	add	r30, r30
    3f52:	ff 1f       	adc	r31, r31
    3f54:	2a 95       	dec	r18
    3f56:	e1 f7       	brne	.-8      	; 0x3f50 <nrk_stack_check_pid+0xa>
    3f58:	e8 0f       	add	r30, r24
    3f5a:	f9 1f       	adc	r31, r25
    3f5c:	e4 5a       	subi	r30, 0xA4	; 164
    3f5e:	f8 4f       	sbci	r31, 0xF8	; 248
    3f60:	a2 81       	ldd	r26, Z+2	; 0x02
    3f62:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3f64:	8c 91       	ld	r24, X
    3f66:	85 35       	cpi	r24, 0x55	; 85
    3f68:	21 f0       	breq	.+8      	; 0x3f72 <nrk_stack_check_pid+0x2c>
    {
        *stkc=STK_CANARY_VAL;
    3f6a:	85 e5       	ldi	r24, 0x55	; 85
    3f6c:	8c 93       	st	X, r24
    3f6e:	8f ef       	ldi	r24, 0xFF	; 255
    3f70:	08 95       	ret
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3f72:	80 81       	ld	r24, Z
    3f74:	91 81       	ldd	r25, Z+1	; 0x01
    3f76:	80 50       	subi	r24, 0x00	; 0
    3f78:	91 41       	sbci	r25, 0x11	; 17
    3f7a:	10 f4       	brcc	.+4      	; 0x3f80 <nrk_stack_check_pid+0x3a>
    3f7c:	81 e0       	ldi	r24, 0x01	; 1
    3f7e:	08 95       	ret
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3f80:	82 e1       	ldi	r24, 0x12	; 18
    3f82:	0e 94 95 1f 	call	0x3f2a	; 0x3f2a <nrk_error_add>
    3f86:	8f ef       	ldi	r24, 0xFF	; 255
        return NRK_ERROR;
    }
#endif
    return NRK_OK;
}
    3f88:	08 95       	ret

00003f8a <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    3f8a:	6f 92       	push	r6
    3f8c:	7f 92       	push	r7
    3f8e:	8f 92       	push	r8
    3f90:	9f 92       	push	r9
    3f92:	af 92       	push	r10
    3f94:	bf 92       	push	r11
    3f96:	cf 92       	push	r12
    3f98:	df 92       	push	r13
    3f9a:	ef 92       	push	r14
    3f9c:	ff 92       	push	r15
    3f9e:	0f 93       	push	r16
    3fa0:	1f 93       	push	r17
    3fa2:	cf 93       	push	r28
    3fa4:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    3fa6:	8f e6       	ldi	r24, 0x6F	; 111
    3fa8:	94 e0       	ldi	r25, 0x04	; 4
    3faa:	0e 94 fe 13 	call	0x27fc	; 0x27fc <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    3fae:	00 d0       	rcall	.+0      	; 0x3fb0 <dump_stack_info+0x26>
    3fb0:	00 d0       	rcall	.+0      	; 0x3fb2 <dump_stack_info+0x28>
    3fb2:	83 e1       	ldi	r24, 0x13	; 19
    3fb4:	92 e0       	ldi	r25, 0x02	; 2
    3fb6:	ad b7       	in	r26, 0x3d	; 61
    3fb8:	be b7       	in	r27, 0x3e	; 62
    3fba:	12 96       	adiw	r26, 0x02	; 2
    3fbc:	9c 93       	st	X, r25
    3fbe:	8e 93       	st	-X, r24
    3fc0:	11 97       	sbiw	r26, 0x01	; 1
    3fc2:	e0 91 17 08 	lds	r30, 0x0817
    3fc6:	f0 91 18 08 	lds	r31, 0x0818
    3fca:	80 85       	ldd	r24, Z+8	; 0x08
    3fcc:	99 27       	eor	r25, r25
    3fce:	87 fd       	sbrc	r24, 7
    3fd0:	90 95       	com	r25
    3fd2:	14 96       	adiw	r26, 0x04	; 4
    3fd4:	9c 93       	st	X, r25
    3fd6:	8e 93       	st	-X, r24
    3fd8:	13 97       	sbiw	r26, 0x03	; 3
    3fda:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    3fde:	e0 91 17 08 	lds	r30, 0x0817
    3fe2:	f0 91 18 08 	lds	r31, 0x0818
    3fe6:	02 81       	ldd	r16, Z+2	; 0x02
    3fe8:	13 81       	ldd	r17, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    3fea:	8c e1       	ldi	r24, 0x1C	; 28
    3fec:	92 e0       	ldi	r25, 0x02	; 2
    3fee:	ed b7       	in	r30, 0x3d	; 61
    3ff0:	fe b7       	in	r31, 0x3e	; 62
    3ff2:	92 83       	std	Z+2, r25	; 0x02
    3ff4:	81 83       	std	Z+1, r24	; 0x01
    3ff6:	14 83       	std	Z+4, r17	; 0x04
    3ff8:	03 83       	std	Z+3, r16	; 0x03
    3ffa:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
    printf( "canary = %x ",*stkc );
    3ffe:	ed b7       	in	r30, 0x3d	; 61
    4000:	fe b7       	in	r31, 0x3e	; 62
    4002:	31 96       	adiw	r30, 0x01	; 1
    4004:	59 e2       	ldi	r21, 0x29	; 41
    4006:	c5 2e       	mov	r12, r21
    4008:	52 e0       	ldi	r21, 0x02	; 2
    400a:	d5 2e       	mov	r13, r21
    400c:	ad b7       	in	r26, 0x3d	; 61
    400e:	be b7       	in	r27, 0x3e	; 62
    4010:	12 96       	adiw	r26, 0x02	; 2
    4012:	dc 92       	st	X, r13
    4014:	ce 92       	st	-X, r12
    4016:	11 97       	sbiw	r26, 0x01	; 1
    4018:	d8 01       	movw	r26, r16
    401a:	8c 91       	ld	r24, X
    401c:	82 83       	std	Z+2, r24	; 0x02
    401e:	13 82       	std	Z+3, r1	; 0x03
    4020:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    4024:	46 e3       	ldi	r20, 0x36	; 54
    4026:	e4 2e       	mov	r14, r20
    4028:	42 e0       	ldi	r20, 0x02	; 2
    402a:	f4 2e       	mov	r15, r20
    402c:	ed b7       	in	r30, 0x3d	; 61
    402e:	fe b7       	in	r31, 0x3e	; 62
    4030:	f2 82       	std	Z+2, r15	; 0x02
    4032:	e1 82       	std	Z+1, r14	; 0x01
    4034:	e0 91 17 08 	lds	r30, 0x0817
    4038:	f0 91 18 08 	lds	r31, 0x0818
    403c:	80 81       	ld	r24, Z
    403e:	91 81       	ldd	r25, Z+1	; 0x01
    4040:	ad b7       	in	r26, 0x3d	; 61
    4042:	be b7       	in	r27, 0x3e	; 62
    4044:	14 96       	adiw	r26, 0x04	; 4
    4046:	9c 93       	st	X, r25
    4048:	8e 93       	st	-X, r24
    404a:	13 97       	sbiw	r26, 0x03	; 3
    404c:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    4050:	00 e4       	ldi	r16, 0x40	; 64
    4052:	12 e0       	ldi	r17, 0x02	; 2
    4054:	ed b7       	in	r30, 0x3d	; 61
    4056:	fe b7       	in	r31, 0x3e	; 62
    4058:	12 83       	std	Z+2, r17	; 0x02
    405a:	01 83       	std	Z+1, r16	; 0x01
    405c:	80 91 17 08 	lds	r24, 0x0817
    4060:	90 91 18 08 	lds	r25, 0x0818
    4064:	94 83       	std	Z+4, r25	; 0x04
    4066:	83 83       	std	Z+3, r24	; 0x03
    4068:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
    406c:	cc e5       	ldi	r28, 0x5C	; 92
    406e:	d7 e0       	ldi	r29, 0x07	; 7
    4070:	aa 24       	eor	r10, r10
    4072:	bb 24       	eor	r11, r11
    4074:	0f 90       	pop	r0
    4076:	0f 90       	pop	r0
    4078:	0f 90       	pop	r0
    407a:	0f 90       	pop	r0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    407c:	30 e5       	ldi	r19, 0x50	; 80
    407e:	63 2e       	mov	r6, r19
    4080:	32 e0       	ldi	r19, 0x02	; 2
    4082:	73 2e       	mov	r7, r19
        printf( "canary = %x ",*stkc );
    4084:	46 01       	movw	r8, r12
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    4086:	67 01       	movw	r12, r14
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    4088:	78 01       	movw	r14, r16
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    408a:	0a 81       	ldd	r16, Y+2	; 0x02
    408c:	1b 81       	ldd	r17, Y+3	; 0x03
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    408e:	00 d0       	rcall	.+0      	; 0x4090 <dump_stack_info+0x106>
    4090:	00 d0       	rcall	.+0      	; 0x4092 <dump_stack_info+0x108>
    4092:	00 d0       	rcall	.+0      	; 0x4094 <dump_stack_info+0x10a>
    4094:	ed b7       	in	r30, 0x3d	; 61
    4096:	fe b7       	in	r31, 0x3e	; 62
    4098:	31 96       	adiw	r30, 0x01	; 1
    409a:	ad b7       	in	r26, 0x3d	; 61
    409c:	be b7       	in	r27, 0x3e	; 62
    409e:	12 96       	adiw	r26, 0x02	; 2
    40a0:	7c 92       	st	X, r7
    40a2:	6e 92       	st	-X, r6
    40a4:	11 97       	sbiw	r26, 0x01	; 1
    40a6:	b3 82       	std	Z+3, r11	; 0x03
    40a8:	a2 82       	std	Z+2, r10	; 0x02
    40aa:	15 83       	std	Z+5, r17	; 0x05
    40ac:	04 83       	std	Z+4, r16	; 0x04
    40ae:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
        printf( "canary = %x ",*stkc );
    40b2:	0f 90       	pop	r0
    40b4:	0f 90       	pop	r0
    40b6:	ed b7       	in	r30, 0x3d	; 61
    40b8:	fe b7       	in	r31, 0x3e	; 62
    40ba:	31 96       	adiw	r30, 0x01	; 1
    40bc:	ad b7       	in	r26, 0x3d	; 61
    40be:	be b7       	in	r27, 0x3e	; 62
    40c0:	11 96       	adiw	r26, 0x01	; 1
    40c2:	8c 92       	st	X, r8
    40c4:	11 97       	sbiw	r26, 0x01	; 1
    40c6:	12 96       	adiw	r26, 0x02	; 2
    40c8:	9c 92       	st	X, r9
    40ca:	d8 01       	movw	r26, r16
    40cc:	8c 91       	ld	r24, X
    40ce:	82 83       	std	Z+2, r24	; 0x02
    40d0:	13 82       	std	Z+3, r1	; 0x03
    40d2:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    40d6:	ed b7       	in	r30, 0x3d	; 61
    40d8:	fe b7       	in	r31, 0x3e	; 62
    40da:	c1 82       	std	Z+1, r12	; 0x01
    40dc:	d2 82       	std	Z+2, r13	; 0x02
    40de:	88 81       	ld	r24, Y
    40e0:	99 81       	ldd	r25, Y+1	; 0x01
    40e2:	94 83       	std	Z+4, r25	; 0x04
    40e4:	83 83       	std	Z+3, r24	; 0x03
    40e6:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    40ea:	ad b7       	in	r26, 0x3d	; 61
    40ec:	be b7       	in	r27, 0x3e	; 62
    40ee:	11 96       	adiw	r26, 0x01	; 1
    40f0:	ec 92       	st	X, r14
    40f2:	11 97       	sbiw	r26, 0x01	; 1
    40f4:	12 96       	adiw	r26, 0x02	; 2
    40f6:	fc 92       	st	X, r15
    40f8:	12 97       	sbiw	r26, 0x02	; 2
    40fa:	14 96       	adiw	r26, 0x04	; 4
    40fc:	dc 93       	st	X, r29
    40fe:	ce 93       	st	-X, r28
    4100:	13 97       	sbiw	r26, 0x03	; 3
    4102:	0e 94 11 4d 	call	0x9a22	; 0x9a22 <printf>
    4106:	08 94       	sec
    4108:	a1 1c       	adc	r10, r1
    410a:	b1 1c       	adc	r11, r1
    410c:	a1 96       	adiw	r28, 0x21	; 33
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    410e:	0f 90       	pop	r0
    4110:	0f 90       	pop	r0
    4112:	0f 90       	pop	r0
    4114:	0f 90       	pop	r0
    4116:	b5 e0       	ldi	r27, 0x05	; 5
    4118:	ab 16       	cp	r10, r27
    411a:	b1 04       	cpc	r11, r1
    411c:	09 f0       	breq	.+2      	; 0x4120 <dump_stack_info+0x196>
    411e:	b5 cf       	rjmp	.-150    	; 0x408a <dump_stack_info+0x100>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    4120:	df 91       	pop	r29
    4122:	cf 91       	pop	r28
    4124:	1f 91       	pop	r17
    4126:	0f 91       	pop	r16
    4128:	ff 90       	pop	r15
    412a:	ef 90       	pop	r14
    412c:	df 90       	pop	r13
    412e:	cf 90       	pop	r12
    4130:	bf 90       	pop	r11
    4132:	af 90       	pop	r10
    4134:	9f 90       	pop	r9
    4136:	8f 90       	pop	r8
    4138:	7f 90       	pop	r7
    413a:	6f 90       	pop	r6
    413c:	08 95       	ret

0000413e <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    413e:	cf 93       	push	r28
    4140:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    4142:	e0 91 17 08 	lds	r30, 0x0817
    4146:	f0 91 18 08 	lds	r31, 0x0818
    414a:	c2 81       	ldd	r28, Z+2	; 0x02
    414c:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    414e:	88 81       	ld	r24, Y
    4150:	85 35       	cpi	r24, 0x55	; 85
    4152:	39 f0       	breq	.+14     	; 0x4162 <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    4154:	0e 94 c5 1f 	call	0x3f8a	; 0x3f8a <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    4158:	81 e0       	ldi	r24, 0x01	; 1
    415a:	0e 94 95 1f 	call	0x3f2a	; 0x3f2a <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    415e:	85 e5       	ldi	r24, 0x55	; 85
    4160:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    4162:	e0 91 17 08 	lds	r30, 0x0817
    4166:	f0 91 18 08 	lds	r31, 0x0818
    416a:	80 81       	ld	r24, Z
    416c:	91 81       	ldd	r25, Z+1	; 0x01
    416e:	80 50       	subi	r24, 0x00	; 0
    4170:	91 41       	sbci	r25, 0x11	; 17
    4172:	28 f0       	brcs	.+10     	; 0x417e <nrk_stack_check+0x40>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    4174:	0e 94 c5 1f 	call	0x3f8a	; 0x3f8a <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    4178:	82 e1       	ldi	r24, 0x12	; 18
    417a:	0e 94 95 1f 	call	0x3f2a	; 0x3f2a <nrk_error_add>




#endif
}
    417e:	df 91       	pop	r29
    4180:	cf 91       	pop	r28
    4182:	08 95       	ret

00004184 <nrk_signal_create>:
int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    4184:	40 91 da 04 	lds	r20, 0x04DA
    4188:	50 91 db 04 	lds	r21, 0x04DB
    418c:	60 91 dc 04 	lds	r22, 0x04DC
    4190:	70 91 dd 04 	lds	r23, 0x04DD
    4194:	20 e0       	ldi	r18, 0x00	; 0
    4196:	30 e0       	ldi	r19, 0x00	; 0
    4198:	db 01       	movw	r26, r22
    419a:	ca 01       	movw	r24, r20
    419c:	02 2e       	mov	r0, r18
    419e:	04 c0       	rjmp	.+8      	; 0x41a8 <nrk_signal_create+0x24>
    41a0:	b6 95       	lsr	r27
    41a2:	a7 95       	ror	r26
    41a4:	97 95       	ror	r25
    41a6:	87 95       	ror	r24
    41a8:	0a 94       	dec	r0
    41aa:	d2 f7       	brpl	.-12     	; 0x41a0 <nrk_signal_create+0x1c>
    41ac:	81 70       	andi	r24, 0x01	; 1
    41ae:	90 70       	andi	r25, 0x00	; 0
    41b0:	89 2b       	or	r24, r25
    41b2:	d1 f4       	brne	.+52     	; 0x41e8 <nrk_signal_create+0x64>
		{    
			_nrk_signal_list|=SIG(i);
    41b4:	81 e0       	ldi	r24, 0x01	; 1
    41b6:	90 e0       	ldi	r25, 0x00	; 0
    41b8:	a0 e0       	ldi	r26, 0x00	; 0
    41ba:	b0 e0       	ldi	r27, 0x00	; 0
    41bc:	02 2e       	mov	r0, r18
    41be:	04 c0       	rjmp	.+8      	; 0x41c8 <nrk_signal_create+0x44>
    41c0:	88 0f       	add	r24, r24
    41c2:	99 1f       	adc	r25, r25
    41c4:	aa 1f       	adc	r26, r26
    41c6:	bb 1f       	adc	r27, r27
    41c8:	0a 94       	dec	r0
    41ca:	d2 f7       	brpl	.-12     	; 0x41c0 <nrk_signal_create+0x3c>
    41cc:	84 2b       	or	r24, r20
    41ce:	95 2b       	or	r25, r21
    41d0:	a6 2b       	or	r26, r22
    41d2:	b7 2b       	or	r27, r23
    41d4:	80 93 da 04 	sts	0x04DA, r24
    41d8:	90 93 db 04 	sts	0x04DB, r25
    41dc:	a0 93 dc 04 	sts	0x04DC, r26
    41e0:	b0 93 dd 04 	sts	0x04DD, r27
			return i;
    41e4:	82 2f       	mov	r24, r18
    41e6:	08 95       	ret
    41e8:	2f 5f       	subi	r18, 0xFF	; 255
    41ea:	3f 4f       	sbci	r19, 0xFF	; 255
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    41ec:	20 32       	cpi	r18, 0x20	; 32
    41ee:	31 05       	cpc	r19, r1
    41f0:	99 f6       	brne	.-90     	; 0x4198 <nrk_signal_create+0x14>
    41f2:	8f ef       	ldi	r24, 0xFF	; 255
		}
	}
	return NRK_ERROR;


}
    41f4:	08 95       	ret

000041f6 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
    41f6:	e0 91 17 08 	lds	r30, 0x0817
    41fa:	f0 91 18 08 	lds	r31, 0x0818
    41fe:	65 85       	ldd	r22, Z+13	; 0x0d
    4200:	76 85       	ldd	r23, Z+14	; 0x0e
        return nrk_cur_task_TCB->registered_signal_mask;
}
    4202:	87 85       	ldd	r24, Z+15	; 0x0f
    4204:	90 89       	ldd	r25, Z+16	; 0x10
    4206:	08 95       	ret

00004208 <nrk_signal_unregister>:
	return NRK_OK;
}


int8_t nrk_signal_unregister(int8_t sig_id)
{
    4208:	ef 92       	push	r14
    420a:	ff 92       	push	r15
    420c:	0f 93       	push	r16
    420e:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    4210:	21 e0       	ldi	r18, 0x01	; 1
    4212:	30 e0       	ldi	r19, 0x00	; 0
    4214:	40 e0       	ldi	r20, 0x00	; 0
    4216:	50 e0       	ldi	r21, 0x00	; 0
    4218:	04 c0       	rjmp	.+8      	; 0x4222 <nrk_signal_unregister+0x1a>
    421a:	22 0f       	add	r18, r18
    421c:	33 1f       	adc	r19, r19
    421e:	44 1f       	adc	r20, r20
    4220:	55 1f       	adc	r21, r21
    4222:	8a 95       	dec	r24
    4224:	d2 f7       	brpl	.-12     	; 0x421a <nrk_signal_unregister+0x12>

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    4226:	e0 91 17 08 	lds	r30, 0x0817
    422a:	f0 91 18 08 	lds	r31, 0x0818
    422e:	e5 84       	ldd	r14, Z+13	; 0x0d
    4230:	f6 84       	ldd	r15, Z+14	; 0x0e
    4232:	07 85       	ldd	r16, Z+15	; 0x0f
    4234:	10 89       	ldd	r17, Z+16	; 0x10
    4236:	da 01       	movw	r26, r20
    4238:	c9 01       	movw	r24, r18
    423a:	8e 21       	and	r24, r14
    423c:	9f 21       	and	r25, r15
    423e:	a0 23       	and	r26, r16
    4240:	b1 23       	and	r27, r17
    4242:	00 97       	sbiw	r24, 0x00	; 0
    4244:	a1 05       	cpc	r26, r1
    4246:	b1 05       	cpc	r27, r1
    4248:	11 f4       	brne	.+4      	; 0x424e <nrk_signal_unregister+0x46>
    424a:	8f ef       	ldi	r24, 0xFF	; 255
    424c:	19 c0       	rjmp	.+50     	; 0x4280 <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    424e:	20 95       	com	r18
    4250:	30 95       	com	r19
    4252:	40 95       	com	r20
    4254:	50 95       	com	r21
    4256:	e2 22       	and	r14, r18
    4258:	f3 22       	and	r15, r19
    425a:	04 23       	and	r16, r20
    425c:	15 23       	and	r17, r21
    425e:	e5 86       	std	Z+13, r14	; 0x0d
    4260:	f6 86       	std	Z+14, r15	; 0x0e
    4262:	07 87       	std	Z+15, r16	; 0x0f
    4264:	10 8b       	std	Z+16, r17	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    4266:	81 89       	ldd	r24, Z+17	; 0x11
    4268:	92 89       	ldd	r25, Z+18	; 0x12
    426a:	a3 89       	ldd	r26, Z+19	; 0x13
    426c:	b4 89       	ldd	r27, Z+20	; 0x14
    426e:	82 23       	and	r24, r18
    4270:	93 23       	and	r25, r19
    4272:	a4 23       	and	r26, r20
    4274:	b5 23       	and	r27, r21
    4276:	81 8b       	std	Z+17, r24	; 0x11
    4278:	92 8b       	std	Z+18, r25	; 0x12
    427a:	a3 8b       	std	Z+19, r26	; 0x13
    427c:	b4 8b       	std	Z+20, r27	; 0x14
    427e:	81 e0       	ldi	r24, 0x01	; 1
	}
	else
		return NRK_ERROR;
return NRK_OK;
}
    4280:	1f 91       	pop	r17
    4282:	0f 91       	pop	r16
    4284:	ff 90       	pop	r15
    4286:	ef 90       	pop	r14
    4288:	08 95       	ret

0000428a <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    428a:	68 2f       	mov	r22, r24
    428c:	77 27       	eor	r23, r23
    428e:	67 fd       	sbrc	r22, 7
    4290:	70 95       	com	r23
    4292:	80 91 da 04 	lds	r24, 0x04DA
    4296:	90 91 db 04 	lds	r25, 0x04DB
    429a:	a0 91 dc 04 	lds	r26, 0x04DC
    429e:	b0 91 dd 04 	lds	r27, 0x04DD
    42a2:	06 2e       	mov	r0, r22
    42a4:	04 c0       	rjmp	.+8      	; 0x42ae <nrk_signal_register+0x24>
    42a6:	b6 95       	lsr	r27
    42a8:	a7 95       	ror	r26
    42aa:	97 95       	ror	r25
    42ac:	87 95       	ror	r24
    42ae:	0a 94       	dec	r0
    42b0:	d2 f7       	brpl	.-12     	; 0x42a6 <nrk_signal_register+0x1c>
    42b2:	81 70       	andi	r24, 0x01	; 1
    42b4:	90 70       	andi	r25, 0x00	; 0
    42b6:	89 2b       	or	r24, r25
    42b8:	11 f4       	brne	.+4      	; 0x42be <nrk_signal_register+0x34>
    42ba:	8f ef       	ldi	r24, 0xFF	; 255
    42bc:	08 95       	ret
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    42be:	e0 91 17 08 	lds	r30, 0x0817
    42c2:	f0 91 18 08 	lds	r31, 0x0818
    42c6:	21 e0       	ldi	r18, 0x01	; 1
    42c8:	30 e0       	ldi	r19, 0x00	; 0
    42ca:	40 e0       	ldi	r20, 0x00	; 0
    42cc:	50 e0       	ldi	r21, 0x00	; 0
    42ce:	04 c0       	rjmp	.+8      	; 0x42d8 <nrk_signal_register+0x4e>
    42d0:	22 0f       	add	r18, r18
    42d2:	33 1f       	adc	r19, r19
    42d4:	44 1f       	adc	r20, r20
    42d6:	55 1f       	adc	r21, r21
    42d8:	6a 95       	dec	r22
    42da:	d2 f7       	brpl	.-12     	; 0x42d0 <nrk_signal_register+0x46>
    42dc:	85 85       	ldd	r24, Z+13	; 0x0d
    42de:	96 85       	ldd	r25, Z+14	; 0x0e
    42e0:	a7 85       	ldd	r26, Z+15	; 0x0f
    42e2:	b0 89       	ldd	r27, Z+16	; 0x10
    42e4:	82 2b       	or	r24, r18
    42e6:	93 2b       	or	r25, r19
    42e8:	a4 2b       	or	r26, r20
    42ea:	b5 2b       	or	r27, r21
    42ec:	85 87       	std	Z+13, r24	; 0x0d
    42ee:	96 87       	std	Z+14, r25	; 0x0e
    42f0:	a7 87       	std	Z+15, r26	; 0x0f
    42f2:	b0 8b       	std	Z+16, r27	; 0x10
    42f4:	81 e0       	ldi	r24, 0x01	; 1
		return NRK_OK;
	}
            
	return NRK_ERROR;
}
    42f6:	08 95       	ret

000042f8 <nrk_sem_create>:
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    42f8:	80 e0       	ldi	r24, 0x00	; 0
    42fa:	90 e0       	ldi	r25, 0x00	; 0
    42fc:	08 95       	ret

000042fe <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    42fe:	83 50       	subi	r24, 0x03	; 3
    4300:	98 40       	sbci	r25, 0x08	; 8
    4302:	11 f0       	breq	.+4      	; 0x4308 <nrk_get_resource_index+0xa>
    4304:	8f ef       	ldi	r24, 0xFF	; 255
    4306:	08 95       	ret
    4308:	80 e0       	ldi	r24, 0x00	; 0
				return id;
	return NRK_ERROR;
}
    430a:	08 95       	ret

0000430c <nrk_sem_delete>:
		
return NRK_OK;
}

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
    430c:	fc 01       	movw	r30, r24

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    430e:	88 e0       	ldi	r24, 0x08	; 8
    4310:	e3 30       	cpi	r30, 0x03	; 3
    4312:	f8 07       	cpc	r31, r24
    4314:	59 f4       	brne	.+22     	; 0x432c <nrk_sem_delete+0x20>
int8_t id=nrk_get_resource_index(rsrc);	
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }

	nrk_sem_list[id].count=-1;
    4316:	8f ef       	ldi	r24, 0xFF	; 255
    4318:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    431a:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    431c:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    431e:	80 91 16 08 	lds	r24, 0x0816
    4322:	81 50       	subi	r24, 0x01	; 1
    4324:	80 93 16 08 	sts	0x0816, r24
    4328:	81 e0       	ldi	r24, 0x01	; 1
return NRK_OK;
}
    432a:	08 95       	ret

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    432c:	81 e0       	ldi	r24, 0x01	; 1
    432e:	0e 94 62 1d 	call	0x3ac4	; 0x3ac4 <_nrk_errno_set>
    4332:	8f ef       	ldi	r24, 0xFF	; 255
    4334:	08 95       	ret

00004336 <nrk_sem_query>:
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
    4336:	fc 01       	movw	r30, r24

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    4338:	88 e0       	ldi	r24, 0x08	; 8
    433a:	e3 30       	cpi	r30, 0x03	; 3
    433c:	f8 07       	cpc	r31, r24
    433e:	11 f4       	brne	.+4      	; 0x4344 <nrk_sem_query+0xe>
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
	
	return(nrk_sem_list[id].value);
    4340:	82 81       	ldd	r24, Z+2	; 0x02
}
    4342:	08 95       	ret

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4344:	81 e0       	ldi	r24, 0x01	; 1
    4346:	0e 94 62 1d 	call	0x3ac4	; 0x3ac4 <_nrk_errno_set>
    434a:	8f ef       	ldi	r24, 0xFF	; 255
    434c:	08 95       	ret

0000434e <nrk_sem_post>:
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    434e:	fc 01       	movw	r30, r24

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    4350:	88 e0       	ldi	r24, 0x08	; 8
    4352:	e3 30       	cpi	r30, 0x03	; 3
    4354:	f8 07       	cpc	r31, r24
    4356:	89 f5       	brne	.+98     	; 0x43ba <nrk_sem_post+0x6c>
	int8_t id=nrk_get_resource_index(rsrc);	
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    4358:	92 81       	ldd	r25, Z+2	; 0x02
    435a:	80 81       	ld	r24, Z
    435c:	98 17       	cp	r25, r24
    435e:	14 f0       	brlt	.+4      	; 0x4364 <nrk_sem_post+0x16>
    4360:	81 e0       	ldi	r24, 0x01	; 1
    4362:	08 95       	ret
	{
		// Signal RSRC Event		
		nrk_int_disable();
    4364:	0e 94 b5 14 	call	0x296a	; 0x296a <nrk_int_disable>

		nrk_sem_list[id].value++;
    4368:	80 91 05 08 	lds	r24, 0x0805
    436c:	8f 5f       	subi	r24, 0xFF	; 255
    436e:	80 93 05 08 	sts	0x0805, r24
		nrk_cur_task_TCB->elevated_prio_flag=0;
    4372:	e0 91 17 08 	lds	r30, 0x0817
    4376:	f0 91 18 08 	lds	r31, 0x0818
    437a:	14 82       	std	Z+4, r1	; 0x04
    437c:	e3 e6       	ldi	r30, 0x63	; 99
    437e:	f7 e0       	ldi	r31, 0x07	; 7

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4380:	23 e0       	ldi	r18, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    4382:	80 81       	ld	r24, Z
    4384:	82 30       	cpi	r24, 0x02	; 2
    4386:	81 f4       	brne	.+32     	; 0x43a8 <nrk_sem_post+0x5a>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    4388:	82 85       	ldd	r24, Z+10	; 0x0a
    438a:	93 85       	ldd	r25, Z+11	; 0x0b
    438c:	a4 85       	ldd	r26, Z+12	; 0x0c
    438e:	b5 85       	ldd	r27, Z+13	; 0x0d
    4390:	00 97       	sbiw	r24, 0x00	; 0
    4392:	a1 05       	cpc	r26, r1
    4394:	b1 05       	cpc	r27, r1
    4396:	41 f4       	brne	.+16     	; 0x43a8 <nrk_sem_post+0x5a>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4398:	22 83       	std	Z+2, r18	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    439a:	17 86       	std	Z+15, r1	; 0x0f
    439c:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    439e:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    43a0:	12 86       	std	Z+10, r1	; 0x0a
    43a2:	13 86       	std	Z+11, r1	; 0x0b
    43a4:	14 86       	std	Z+12, r1	; 0x0c
    43a6:	15 86       	std	Z+13, r1	; 0x0d
    43a8:	b1 96       	adiw	r30, 0x21	; 33
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    43aa:	88 e0       	ldi	r24, 0x08	; 8
    43ac:	e8 30       	cpi	r30, 0x08	; 8
    43ae:	f8 07       	cpc	r31, r24
    43b0:	41 f7       	brne	.-48     	; 0x4382 <nrk_sem_post+0x34>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    43b2:	0e 94 b7 14 	call	0x296e	; 0x296e <nrk_int_enable>
    43b6:	81 e0       	ldi	r24, 0x01	; 1
	}
		
return NRK_OK;
}
    43b8:	08 95       	ret

int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
	int8_t id=nrk_get_resource_index(rsrc);	
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    43ba:	81 e0       	ldi	r24, 0x01	; 1
    43bc:	0e 94 62 1d 	call	0x3ac4	; 0x3ac4 <_nrk_errno_set>
    43c0:	8f ef       	ldi	r24, 0xFF	; 255
    43c2:	08 95       	ret

000043c4 <nrk_event_signal>:
            
	return NRK_ERROR;
}

int8_t nrk_event_signal(int8_t sig_id)
{
    43c4:	df 92       	push	r13
    43c6:	ef 92       	push	r14
    43c8:	ff 92       	push	r15
    43ca:	0f 93       	push	r16
    43cc:	1f 93       	push	r17

	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    43ce:	91 e0       	ldi	r25, 0x01	; 1
    43d0:	e9 2e       	mov	r14, r25
    43d2:	f1 2c       	mov	r15, r1
    43d4:	01 2d       	mov	r16, r1
    43d6:	11 2d       	mov	r17, r1
    43d8:	04 c0       	rjmp	.+8      	; 0x43e2 <nrk_event_signal+0x1e>
    43da:	ee 0c       	add	r14, r14
    43dc:	ff 1c       	adc	r15, r15
    43de:	00 1f       	adc	r16, r16
    43e0:	11 1f       	adc	r17, r17
    43e2:	8a 95       	dec	r24
    43e4:	d2 f7       	brpl	.-12     	; 0x43da <nrk_event_signal+0x16>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    43e6:	80 91 da 04 	lds	r24, 0x04DA
    43ea:	90 91 db 04 	lds	r25, 0x04DB
    43ee:	a0 91 dc 04 	lds	r26, 0x04DC
    43f2:	b0 91 dd 04 	lds	r27, 0x04DD
    43f6:	8e 21       	and	r24, r14
    43f8:	9f 21       	and	r25, r15
    43fa:	a0 23       	and	r26, r16
    43fc:	b1 23       	and	r27, r17
    43fe:	00 97       	sbiw	r24, 0x00	; 0
    4400:	a1 05       	cpc	r26, r1
    4402:	b1 05       	cpc	r27, r1
    4404:	11 f4       	brne	.+4      	; 0x440a <nrk_event_signal+0x46>
    4406:	81 e0       	ldi	r24, 0x01	; 1
    4408:	41 c0       	rjmp	.+130    	; 0x448c <nrk_event_signal+0xc8>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    440a:	0e 94 b5 14 	call	0x296a	; 0x296a <nrk_int_disable>
    440e:	e3 e6       	ldi	r30, 0x63	; 99
    4410:	f7 e0       	ldi	r31, 0x07	; 7
    4412:	dd 24       	eor	r13, r13
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4414:	23 e0       	ldi	r18, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    4416:	80 81       	ld	r24, Z
    4418:	81 30       	cpi	r24, 0x01	; 1
    441a:	b1 f4       	brne	.+44     	; 0x4448 <nrk_event_signal+0x84>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    441c:	82 85       	ldd	r24, Z+10	; 0x0a
    441e:	93 85       	ldd	r25, Z+11	; 0x0b
    4420:	a4 85       	ldd	r26, Z+12	; 0x0c
    4422:	b5 85       	ldd	r27, Z+13	; 0x0d
    4424:	8e 21       	and	r24, r14
    4426:	9f 21       	and	r25, r15
    4428:	a0 23       	and	r26, r16
    442a:	b1 23       	and	r27, r17
    442c:	00 97       	sbiw	r24, 0x00	; 0
    442e:	a1 05       	cpc	r26, r1
    4430:	b1 05       	cpc	r27, r1
    4432:	51 f0       	breq	.+20     	; 0x4448 <nrk_event_signal+0x84>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4434:	22 83       	std	Z+2, r18	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    4436:	17 86       	std	Z+15, r1	; 0x0f
    4438:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    443a:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    443c:	e2 86       	std	Z+10, r14	; 0x0a
    443e:	f3 86       	std	Z+11, r15	; 0x0b
    4440:	04 87       	std	Z+12, r16	; 0x0c
    4442:	15 87       	std	Z+13, r17	; 0x0d
    4444:	dd 24       	eor	r13, r13
    4446:	d3 94       	inc	r13
					event_occured=1;
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    4448:	80 81       	ld	r24, Z
    444a:	82 30       	cpi	r24, 0x02	; 2
    444c:	99 f4       	brne	.+38     	; 0x4474 <nrk_event_signal+0xb0>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    444e:	82 85       	ldd	r24, Z+10	; 0x0a
    4450:	93 85       	ldd	r25, Z+11	; 0x0b
    4452:	a4 85       	ldd	r26, Z+12	; 0x0c
    4454:	b5 85       	ldd	r27, Z+13	; 0x0d
    4456:	8e 15       	cp	r24, r14
    4458:	9f 05       	cpc	r25, r15
    445a:	a0 07       	cpc	r26, r16
    445c:	b1 07       	cpc	r27, r17
    445e:	51 f4       	brne	.+20     	; 0x4474 <nrk_event_signal+0xb0>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4460:	22 83       	std	Z+2, r18	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    4462:	17 86       	std	Z+15, r1	; 0x0f
    4464:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    4466:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    4468:	12 86       	std	Z+10, r1	; 0x0a
    446a:	13 86       	std	Z+11, r1	; 0x0b
    446c:	14 86       	std	Z+12, r1	; 0x0c
    446e:	15 86       	std	Z+13, r1	; 0x0d
    4470:	dd 24       	eor	r13, r13
    4472:	d3 94       	inc	r13
    4474:	b1 96       	adiw	r30, 0x21	; 33
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    4476:	88 e0       	ldi	r24, 0x08	; 8
    4478:	e8 30       	cpi	r30, 0x08	; 8
    447a:	f8 07       	cpc	r31, r24
    447c:	61 f6       	brne	.-104    	; 0x4416 <nrk_event_signal+0x52>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    447e:	0e 94 b7 14 	call	0x296e	; 0x296e <nrk_int_enable>
	if(event_occured)
    4482:	dd 20       	and	r13, r13
    4484:	11 f0       	breq	.+4      	; 0x448a <nrk_event_signal+0xc6>
    4486:	81 e0       	ldi	r24, 0x01	; 1
    4488:	04 c0       	rjmp	.+8      	; 0x4492 <nrk_event_signal+0xce>
	{
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    448a:	82 e0       	ldi	r24, 0x02	; 2
    448c:	0e 94 62 1d 	call	0x3ac4	; 0x3ac4 <_nrk_errno_set>
    4490:	8f ef       	ldi	r24, 0xFF	; 255
	return NRK_ERROR;
}
    4492:	1f 91       	pop	r17
    4494:	0f 91       	pop	r16
    4496:	ff 90       	pop	r15
    4498:	ef 90       	pop	r14
    449a:	df 90       	pop	r13
    449c:	08 95       	ret

0000449e <nrk_signal_delete>:
        return nrk_cur_task_TCB->registered_signal_mask;
}

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    449e:	ef 92       	push	r14
    44a0:	ff 92       	push	r15
    44a2:	0f 93       	push	r16
    44a4:	1f 93       	push	r17
    44a6:	cf 93       	push	r28
    44a8:	df 93       	push	r29
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    44aa:	c8 2f       	mov	r28, r24
    44ac:	dd 27       	eor	r29, r29
    44ae:	c7 fd       	sbrc	r28, 7
    44b0:	d0 95       	com	r29
    44b2:	21 e0       	ldi	r18, 0x01	; 1
    44b4:	e2 2e       	mov	r14, r18
    44b6:	f1 2c       	mov	r15, r1
    44b8:	01 2d       	mov	r16, r1
    44ba:	11 2d       	mov	r17, r1
    44bc:	0c 2e       	mov	r0, r28
    44be:	04 c0       	rjmp	.+8      	; 0x44c8 <nrk_signal_delete+0x2a>
    44c0:	ee 0c       	add	r14, r14
    44c2:	ff 1c       	adc	r15, r15
    44c4:	00 1f       	adc	r16, r16
    44c6:	11 1f       	adc	r17, r17
    44c8:	0a 94       	dec	r0
    44ca:	d2 f7       	brpl	.-12     	; 0x44c0 <nrk_signal_delete+0x22>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    44cc:	80 91 da 04 	lds	r24, 0x04DA
    44d0:	90 91 db 04 	lds	r25, 0x04DB
    44d4:	a0 91 dc 04 	lds	r26, 0x04DC
    44d8:	b0 91 dd 04 	lds	r27, 0x04DD
    44dc:	8e 21       	and	r24, r14
    44de:	9f 21       	and	r25, r15
    44e0:	a0 23       	and	r26, r16
    44e2:	b1 23       	and	r27, r17
    44e4:	00 97       	sbiw	r24, 0x00	; 0
    44e6:	a1 05       	cpc	r26, r1
    44e8:	b1 05       	cpc	r27, r1
    44ea:	11 f4       	brne	.+4      	; 0x44f0 <nrk_signal_delete+0x52>
    44ec:	8f ef       	ldi	r24, 0xFF	; 255
    44ee:	5c c0       	rjmp	.+184    	; 0x45a8 <nrk_signal_delete+0x10a>

	nrk_int_disable();
    44f0:	0e 94 b5 14 	call	0x296a	; 0x296a <nrk_int_disable>
    44f4:	e3 e6       	ldi	r30, 0x63	; 99
    44f6:	f7 e0       	ldi	r31, 0x07	; 7
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    44f8:	a8 01       	movw	r20, r16
    44fa:	97 01       	movw	r18, r14
    44fc:	20 95       	com	r18
    44fe:	30 95       	com	r19
    4500:	40 95       	com	r20
    4502:	50 95       	com	r21
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4504:	63 e0       	ldi	r22, 0x03	; 3

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    4506:	81 81       	ldd	r24, Z+1	; 0x01
    4508:	8f 3f       	cpi	r24, 0xFF	; 255
    450a:	39 f1       	breq	.+78     	; 0x455a <nrk_signal_delete+0xbc>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    450c:	86 81       	ldd	r24, Z+6	; 0x06
    450e:	97 81       	ldd	r25, Z+7	; 0x07
    4510:	a0 85       	ldd	r26, Z+8	; 0x08
    4512:	b1 85       	ldd	r27, Z+9	; 0x09
    4514:	8e 15       	cp	r24, r14
    4516:	9f 05       	cpc	r25, r15
    4518:	a0 07       	cpc	r26, r16
    451a:	b1 07       	cpc	r27, r17
    451c:	31 f4       	brne	.+12     	; 0x452a <nrk_signal_delete+0x8c>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    451e:	12 86       	std	Z+10, r1	; 0x0a
    4520:	13 86       	std	Z+11, r1	; 0x0b
    4522:	14 86       	std	Z+12, r1	; 0x0c
    4524:	15 86       	std	Z+13, r1	; 0x0d
			nrk_task_TCB[task_ID].event_suspend=0;
    4526:	10 82       	st	Z, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4528:	62 83       	std	Z+2, r22	; 0x02
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    452a:	86 81       	ldd	r24, Z+6	; 0x06
    452c:	97 81       	ldd	r25, Z+7	; 0x07
    452e:	a0 85       	ldd	r26, Z+8	; 0x08
    4530:	b1 85       	ldd	r27, Z+9	; 0x09
    4532:	82 23       	and	r24, r18
    4534:	93 23       	and	r25, r19
    4536:	a4 23       	and	r26, r20
    4538:	b5 23       	and	r27, r21
    453a:	86 83       	std	Z+6, r24	; 0x06
    453c:	97 83       	std	Z+7, r25	; 0x07
    453e:	a0 87       	std	Z+8, r26	; 0x08
    4540:	b1 87       	std	Z+9, r27	; 0x09
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    4542:	82 85       	ldd	r24, Z+10	; 0x0a
    4544:	93 85       	ldd	r25, Z+11	; 0x0b
    4546:	a4 85       	ldd	r26, Z+12	; 0x0c
    4548:	b5 85       	ldd	r27, Z+13	; 0x0d
    454a:	82 23       	and	r24, r18
    454c:	93 23       	and	r25, r19
    454e:	a4 23       	and	r26, r20
    4550:	b5 23       	and	r27, r21
    4552:	82 87       	std	Z+10, r24	; 0x0a
    4554:	93 87       	std	Z+11, r25	; 0x0b
    4556:	a4 87       	std	Z+12, r26	; 0x0c
    4558:	b5 87       	std	Z+13, r27	; 0x0d
    455a:	b1 96       	adiw	r30, 0x21	; 33
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    455c:	88 e0       	ldi	r24, 0x08	; 8
    455e:	e8 30       	cpi	r30, 0x08	; 8
    4560:	f8 07       	cpc	r31, r24
    4562:	89 f6       	brne	.-94     	; 0x4506 <nrk_signal_delete+0x68>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    4564:	2e ef       	ldi	r18, 0xFE	; 254
    4566:	3f ef       	ldi	r19, 0xFF	; 255
    4568:	4f ef       	ldi	r20, 0xFF	; 255
    456a:	5f ef       	ldi	r21, 0xFF	; 255
    456c:	04 c0       	rjmp	.+8      	; 0x4576 <nrk_signal_delete+0xd8>
    456e:	22 0f       	add	r18, r18
    4570:	33 1f       	adc	r19, r19
    4572:	44 1f       	adc	r20, r20
    4574:	55 1f       	adc	r21, r21
    4576:	ca 95       	dec	r28
    4578:	d2 f7       	brpl	.-12     	; 0x456e <nrk_signal_delete+0xd0>
    457a:	80 91 da 04 	lds	r24, 0x04DA
    457e:	90 91 db 04 	lds	r25, 0x04DB
    4582:	a0 91 dc 04 	lds	r26, 0x04DC
    4586:	b0 91 dd 04 	lds	r27, 0x04DD
    458a:	82 23       	and	r24, r18
    458c:	93 23       	and	r25, r19
    458e:	a4 23       	and	r26, r20
    4590:	b5 23       	and	r27, r21
    4592:	80 93 da 04 	sts	0x04DA, r24
    4596:	90 93 db 04 	sts	0x04DB, r25
    459a:	a0 93 dc 04 	sts	0x04DC, r26
    459e:	b0 93 dd 04 	sts	0x04DD, r27
	nrk_int_enable();
    45a2:	0e 94 b7 14 	call	0x296e	; 0x296e <nrk_int_enable>
    45a6:	81 e0       	ldi	r24, 0x01	; 1

	return NRK_OK;
}
    45a8:	df 91       	pop	r29
    45aa:	cf 91       	pop	r28
    45ac:	1f 91       	pop	r17
    45ae:	0f 91       	pop	r16
    45b0:	ff 90       	pop	r15
    45b2:	ef 90       	pop	r14
    45b4:	08 95       	ret

000045b6 <nrk_sem_pend>:
}



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    45b6:	cf 93       	push	r28
    45b8:	df 93       	push	r29
    45ba:	ec 01       	movw	r28, r24

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    45bc:	88 e0       	ldi	r24, 0x08	; 8
    45be:	c3 30       	cpi	r28, 0x03	; 3
    45c0:	d8 07       	cpc	r29, r24
    45c2:	51 f5       	brne	.+84     	; 0x4618 <nrk_sem_pend+0x62>
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
	
	nrk_int_disable();
    45c4:	0e 94 b5 14 	call	0x296a	; 0x296a <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    45c8:	8a 81       	ldd	r24, Y+2	; 0x02
    45ca:	88 23       	and	r24, r24
    45cc:	89 f4       	brne	.+34     	; 0x45f0 <nrk_sem_pend+0x3a>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    45ce:	e0 91 17 08 	lds	r30, 0x0817
    45d2:	f0 91 18 08 	lds	r31, 0x0818
    45d6:	87 81       	ldd	r24, Z+7	; 0x07
    45d8:	82 60       	ori	r24, 0x02	; 2
    45da:	87 83       	std	Z+7, r24	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    45dc:	11 8a       	std	Z+17, r1	; 0x11
    45de:	12 8a       	std	Z+18, r1	; 0x12
    45e0:	13 8a       	std	Z+19, r1	; 0x13
    45e2:	14 8a       	std	Z+20, r1	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    45e4:	0e 94 b7 14 	call	0x296e	; 0x296e <nrk_int_enable>
		nrk_wait_until_ticks(0);
    45e8:	80 e0       	ldi	r24, 0x00	; 0
    45ea:	90 e0       	ldi	r25, 0x00	; 0
    45ec:	0e 94 86 25 	call	0x4b0c	; 0x4b0c <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    45f0:	80 91 05 08 	lds	r24, 0x0805
    45f4:	81 50       	subi	r24, 0x01	; 1
    45f6:	80 93 05 08 	sts	0x0805, r24
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    45fa:	e0 91 17 08 	lds	r30, 0x0817
    45fe:	f0 91 18 08 	lds	r31, 0x0818
    4602:	80 91 04 08 	lds	r24, 0x0804
    4606:	83 87       	std	Z+11, r24	; 0x0b
	nrk_cur_task_TCB->elevated_prio_flag=1;
    4608:	81 e0       	ldi	r24, 0x01	; 1
    460a:	84 83       	std	Z+4, r24	; 0x04
	nrk_int_enable();
    460c:	0e 94 b7 14 	call	0x296e	; 0x296e <nrk_int_enable>
    4610:	81 e0       	ldi	r24, 0x01	; 1

	return NRK_OK;
}
    4612:	df 91       	pop	r29
    4614:	cf 91       	pop	r28
    4616:	08 95       	ret

int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4618:	81 e0       	ldi	r24, 0x01	; 1
    461a:	0e 94 62 1d 	call	0x3ac4	; 0x3ac4 <_nrk_errno_set>
    461e:	8f ef       	ldi	r24, 0xFF	; 255
    4620:	f8 cf       	rjmp	.-16     	; 0x4612 <nrk_sem_pend+0x5c>

00004622 <nrk_event_wait>:
	return NRK_ERROR;
}


uint32_t nrk_event_wait(uint32_t event_mask)
{
    4622:	9b 01       	movw	r18, r22
    4624:	ac 01       	movw	r20, r24

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    4626:	e0 91 17 08 	lds	r30, 0x0817
    462a:	f0 91 18 08 	lds	r31, 0x0818
    462e:	85 85       	ldd	r24, Z+13	; 0x0d
    4630:	96 85       	ldd	r25, Z+14	; 0x0e
    4632:	a7 85       	ldd	r26, Z+15	; 0x0f
    4634:	b0 89       	ldd	r27, Z+16	; 0x10
    4636:	82 23       	and	r24, r18
    4638:	93 23       	and	r25, r19
    463a:	a4 23       	and	r26, r20
    463c:	b5 23       	and	r27, r21
    463e:	00 97       	sbiw	r24, 0x00	; 0
    4640:	a1 05       	cpc	r26, r1
    4642:	b1 05       	cpc	r27, r1
    4644:	29 f4       	brne	.+10     	; 0x4650 <nrk_event_wait+0x2e>
    4646:	20 e0       	ldi	r18, 0x00	; 0
    4648:	30 e0       	ldi	r19, 0x00	; 0
    464a:	40 e0       	ldi	r20, 0x00	; 0
    464c:	50 e0       	ldi	r21, 0x00	; 0
    464e:	23 c0       	rjmp	.+70     	; 0x4696 <nrk_event_wait+0x74>
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    4650:	21 8b       	std	Z+17, r18	; 0x11
    4652:	32 8b       	std	Z+18, r19	; 0x12
    4654:	43 8b       	std	Z+19, r20	; 0x13
    4656:	54 8b       	std	Z+20, r21	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    4658:	81 e0       	ldi	r24, 0x01	; 1
    465a:	87 83       	std	Z+7, r24	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    465c:	00 90 07 08 	lds	r0, 0x0807
    4660:	04 c0       	rjmp	.+8      	; 0x466a <nrk_event_wait+0x48>
    4662:	56 95       	lsr	r21
    4664:	47 95       	ror	r20
    4666:	37 95       	ror	r19
    4668:	27 95       	ror	r18
    466a:	0a 94       	dec	r0
    466c:	d2 f7       	brpl	.-12     	; 0x4662 <nrk_event_wait+0x40>
    466e:	c9 01       	movw	r24, r18
    4670:	81 70       	andi	r24, 0x01	; 1
    4672:	90 70       	andi	r25, 0x00	; 0
    4674:	89 2b       	or	r24, r25
    4676:	19 f0       	breq	.+6      	; 0x467e <nrk_event_wait+0x5c>
		nrk_wait_until_nw();
    4678:	0e 94 2a 25 	call	0x4a54	; 0x4a54 <nrk_wait_until_nw>
    467c:	04 c0       	rjmp	.+8      	; 0x4686 <nrk_event_wait+0x64>
	else
		nrk_wait_until_ticks(0);
    467e:	80 e0       	ldi	r24, 0x00	; 0
    4680:	90 e0       	ldi	r25, 0x00	; 0
    4682:	0e 94 86 25 	call	0x4b0c	; 0x4b0c <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    4686:	e0 91 17 08 	lds	r30, 0x0817
    468a:	f0 91 18 08 	lds	r31, 0x0818
    468e:	21 89       	ldd	r18, Z+17	; 0x11
    4690:	32 89       	ldd	r19, Z+18	; 0x12
    4692:	43 89       	ldd	r20, Z+19	; 0x13
    4694:	54 89       	ldd	r21, Z+20	; 0x14
}
    4696:	b9 01       	movw	r22, r18
    4698:	ca 01       	movw	r24, r20
    469a:	08 95       	ret

0000469c <nrk_get_high_ready_task_ID>:
//#define TIME_PAD  2

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
    469c:	e0 91 0c 08 	lds	r30, 0x080C
    46a0:	f0 91 0d 08 	lds	r31, 0x080D
    return (_head_node->task_ID);
}
    46a4:	80 81       	ld	r24, Z
    46a6:	08 95       	ret

000046a8 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    46a8:	e0 91 0c 08 	lds	r30, 0x080C
    46ac:	f0 91 0d 08 	lds	r31, 0x080D
    46b0:	03 c0       	rjmp	.+6      	; 0x46b8 <nrk_print_readyQ+0x10>
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    46b2:	03 80       	ldd	r0, Z+3	; 0x03
    46b4:	f4 81       	ldd	r31, Z+4	; 0x04
    46b6:	e0 2d       	mov	r30, r0
void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    46b8:	30 97       	sbiw	r30, 0x00	; 0
    46ba:	d9 f7       	brne	.-10     	; 0x46b2 <nrk_print_readyQ+0xa>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    46bc:	08 95       	ret

000046be <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    46be:	df 92       	push	r13
    46c0:	ef 92       	push	r14
    46c2:	ff 92       	push	r15
    46c4:	0f 93       	push	r16
    46c6:	1f 93       	push	r17
    46c8:	cf 93       	push	r28
    46ca:	df 93       	push	r29
    46cc:	d8 2e       	mov	r13, r24
    nrk_queue *NextNode;
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    46ce:	c0 91 5a 07 	lds	r28, 0x075A
    46d2:	d0 91 5b 07 	lds	r29, 0x075B
    46d6:	20 97       	sbiw	r28, 0x00	; 0
    46d8:	09 f4       	brne	.+2      	; 0x46dc <nrk_add_to_readyQ+0x1e>
    46da:	9b c0       	rjmp	.+310    	; 0x4812 <nrk_add_to_readyQ+0x154>
    {
        return;
    }


    NextNode = _head_node;
    46dc:	40 91 0c 08 	lds	r20, 0x080C
    46e0:	50 91 0d 08 	lds	r21, 0x080D
    CurNode = _free_node;

    if (_head_node != NULL)
    46e4:	41 15       	cp	r20, r1
    46e6:	51 05       	cpc	r21, r1
    46e8:	19 f4       	brne	.+6      	; 0x46f0 <nrk_add_to_readyQ+0x32>
    46ea:	a0 e0       	ldi	r26, 0x00	; 0
    46ec:	b0 e0       	ldi	r27, 0x00	; 0
    46ee:	57 c0       	rjmp	.+174    	; 0x479e <nrk_add_to_readyQ+0xe0>
    46f0:	da 01       	movw	r26, r20
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    46f2:	28 2f       	mov	r18, r24
    46f4:	33 27       	eor	r19, r19
    46f6:	27 fd       	sbrc	r18, 7
    46f8:	30 95       	com	r19
    46fa:	c9 01       	movw	r24, r18
    46fc:	65 e0       	ldi	r22, 0x05	; 5
    46fe:	88 0f       	add	r24, r24
    4700:	99 1f       	adc	r25, r25
    4702:	6a 95       	dec	r22
    4704:	e1 f7       	brne	.-8      	; 0x46fe <nrk_add_to_readyQ+0x40>
    4706:	82 0f       	add	r24, r18
    4708:	93 1f       	adc	r25, r19
    470a:	84 5a       	subi	r24, 0xA4	; 164
    470c:	98 4f       	sbci	r25, 0xF8	; 248
    470e:	bc 01       	movw	r22, r24
    4710:	66 5f       	subi	r22, 0xF6	; 246
    4712:	7f 4f       	sbci	r23, 0xFF	; 255
                        nrk_task_TCB[task_ID].task_prio)
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    4714:	24 e0       	ldi	r18, 0x04	; 4
    4716:	e2 2e       	mov	r14, r18
    4718:	f1 2c       	mov	r15, r1
    471a:	e8 0e       	add	r14, r24
    471c:	f9 1e       	adc	r15, r25
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
    471e:	8c 01       	movw	r16, r24
    4720:	05 5f       	subi	r16, 0xF5	; 245
    4722:	1f 4f       	sbci	r17, 0xFF	; 255
    if (_head_node != NULL)
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    4724:	8c 91       	ld	r24, X
    4726:	28 2f       	mov	r18, r24
    4728:	30 e0       	ldi	r19, 0x00	; 0
    472a:	f9 01       	movw	r30, r18
    472c:	85 e0       	ldi	r24, 0x05	; 5
    472e:	ee 0f       	add	r30, r30
    4730:	ff 1f       	adc	r31, r31
    4732:	8a 95       	dec	r24
    4734:	e1 f7       	brne	.-8      	; 0x472e <nrk_add_to_readyQ+0x70>
    4736:	e2 0f       	add	r30, r18
    4738:	f3 1f       	adc	r31, r19
    473a:	e4 5a       	subi	r30, 0xA4	; 164
    473c:	f8 4f       	sbci	r31, 0xF8	; 248
    473e:	84 81       	ldd	r24, Z+4	; 0x04
    4740:	88 23       	and	r24, r24
    4742:	29 f0       	breq	.+10     	; 0x474e <nrk_add_to_readyQ+0x90>
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    4744:	93 85       	ldd	r25, Z+11	; 0x0b
    4746:	fb 01       	movw	r30, r22
    4748:	80 81       	ld	r24, Z
    474a:	98 17       	cp	r25, r24
    474c:	40 f1       	brcs	.+80     	; 0x479e <nrk_add_to_readyQ+0xe0>
                        nrk_task_TCB[task_ID].task_prio)
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    474e:	f7 01       	movw	r30, r14
    4750:	80 81       	ld	r24, Z
    4752:	88 23       	and	r24, r24
    4754:	79 f0       	breq	.+30     	; 0x4774 <nrk_add_to_readyQ+0xb6>
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
    4756:	f9 01       	movw	r30, r18
    4758:	95 e0       	ldi	r25, 0x05	; 5
    475a:	ee 0f       	add	r30, r30
    475c:	ff 1f       	adc	r31, r31
    475e:	9a 95       	dec	r25
    4760:	e1 f7       	brne	.-8      	; 0x475a <nrk_add_to_readyQ+0x9c>
    4762:	e2 0f       	add	r30, r18
    4764:	f3 1f       	adc	r31, r19
    4766:	e4 5a       	subi	r30, 0xA4	; 164
    4768:	f8 4f       	sbci	r31, 0xF8	; 248
    476a:	92 85       	ldd	r25, Z+10	; 0x0a
    476c:	f8 01       	movw	r30, r16
    476e:	80 81       	ld	r24, Z
    4770:	98 17       	cp	r25, r24
    4772:	a8 f0       	brcs	.+42     	; 0x479e <nrk_add_to_readyQ+0xe0>
                        nrk_task_TCB[task_ID].task_prio_ceil)
                    break;
            if (nrk_task_TCB[NextNode->task_ID].task_prio <
    4774:	f9 01       	movw	r30, r18
    4776:	85 e0       	ldi	r24, 0x05	; 5
    4778:	ee 0f       	add	r30, r30
    477a:	ff 1f       	adc	r31, r31
    477c:	8a 95       	dec	r24
    477e:	e1 f7       	brne	.-8      	; 0x4778 <nrk_add_to_readyQ+0xba>
    4780:	e2 0f       	add	r30, r18
    4782:	f3 1f       	adc	r31, r19
    4784:	e4 5a       	subi	r30, 0xA4	; 164
    4786:	f8 4f       	sbci	r31, 0xF8	; 248
    4788:	92 85       	ldd	r25, Z+10	; 0x0a
    478a:	fb 01       	movw	r30, r22
    478c:	80 81       	ld	r24, Z
    478e:	98 17       	cp	r25, r24
    4790:	30 f0       	brcs	.+12     	; 0x479e <nrk_add_to_readyQ+0xe0>
                    nrk_task_TCB[task_ID].task_prio)
                break;

            NextNode = NextNode->Next;
    4792:	13 96       	adiw	r26, 0x03	; 3
    4794:	0d 90       	ld	r0, X+
    4796:	bc 91       	ld	r27, X
    4798:	a0 2d       	mov	r26, r0
    CurNode = _free_node;

    if (_head_node != NULL)
    {

        while (NextNode != NULL)
    479a:	10 97       	sbiw	r26, 0x00	; 0
    479c:	19 f6       	brne	.-122    	; 0x4724 <nrk_add_to_readyQ+0x66>
        // Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
        // 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2

    }

    CurNode->task_ID = task_ID;
    479e:	d8 82       	st	Y, r13
    _free_node = _free_node->Next;
    47a0:	eb 81       	ldd	r30, Y+3	; 0x03
    47a2:	fc 81       	ldd	r31, Y+4	; 0x04
    47a4:	f0 93 5b 07 	sts	0x075B, r31
    47a8:	e0 93 5a 07 	sts	0x075A, r30

    if (NextNode == _head_node)
    47ac:	a4 17       	cp	r26, r20
    47ae:	b5 07       	cpc	r27, r21
    47b0:	b1 f4       	brne	.+44     	; 0x47de <nrk_add_to_readyQ+0x120>
    {
        //at start
        if (_head_node != NULL)
    47b2:	10 97       	sbiw	r26, 0x00	; 0
    47b4:	49 f0       	breq	.+18     	; 0x47c8 <nrk_add_to_readyQ+0x10a>
        {
            CurNode->Next = _head_node;
    47b6:	bc 83       	std	Y+4, r27	; 0x04
    47b8:	ab 83       	std	Y+3, r26	; 0x03
            CurNode->Prev = NULL;
    47ba:	1a 82       	std	Y+2, r1	; 0x02
    47bc:	19 82       	std	Y+1, r1	; 0x01
            _head_node->Prev = CurNode;
    47be:	12 96       	adiw	r26, 0x02	; 2
    47c0:	dc 93       	st	X, r29
    47c2:	ce 93       	st	-X, r28
    47c4:	11 97       	sbiw	r26, 0x01	; 1
    47c6:	06 c0       	rjmp	.+12     	; 0x47d4 <nrk_add_to_readyQ+0x116>
        }
        else
        {
            CurNode->Next = NULL;
    47c8:	1c 82       	std	Y+4, r1	; 0x04
    47ca:	1b 82       	std	Y+3, r1	; 0x03
            CurNode->Prev = NULL;
    47cc:	1a 82       	std	Y+2, r1	; 0x02
    47ce:	19 82       	std	Y+1, r1	; 0x01
            _free_node->Prev = CurNode;
    47d0:	d2 83       	std	Z+2, r29	; 0x02
    47d2:	c1 83       	std	Z+1, r28	; 0x01
        }
        _head_node = CurNode;
    47d4:	d0 93 0d 08 	sts	0x080D, r29
    47d8:	c0 93 0c 08 	sts	0x080C, r28
    47dc:	1a c0       	rjmp	.+52     	; 0x4812 <nrk_add_to_readyQ+0x154>
    47de:	11 96       	adiw	r26, 0x01	; 1
    47e0:	8d 91       	ld	r24, X+
    47e2:	9c 91       	ld	r25, X
    47e4:	12 97       	sbiw	r26, 0x02	; 2

    }
    else
    {
        if (NextNode != _free_node)
    47e6:	ae 17       	cp	r26, r30
    47e8:	bf 07       	cpc	r27, r31
    47ea:	59 f0       	breq	.+22     	; 0x4802 <nrk_add_to_readyQ+0x144>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    47ec:	9a 83       	std	Y+2, r25	; 0x02
    47ee:	89 83       	std	Y+1, r24	; 0x01
            CurNode->Next = NextNode;
    47f0:	bc 83       	std	Y+4, r27	; 0x04
    47f2:	ab 83       	std	Y+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    47f4:	11 96       	adiw	r26, 0x01	; 1
    47f6:	ed 91       	ld	r30, X+
    47f8:	fc 91       	ld	r31, X
    47fa:	12 97       	sbiw	r26, 0x02	; 2
    47fc:	d4 83       	std	Z+4, r29	; 0x04
    47fe:	c3 83       	std	Z+3, r28	; 0x03
    4800:	04 c0       	rjmp	.+8      	; 0x480a <nrk_add_to_readyQ+0x14c>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    4802:	1c 82       	std	Y+4, r1	; 0x04
    4804:	1b 82       	std	Y+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    4806:	9a 83       	std	Y+2, r25	; 0x02
    4808:	89 83       	std	Y+1, r24	; 0x01
            _free_node->Prev = CurNode;
    480a:	12 96       	adiw	r26, 0x02	; 2
    480c:	dc 93       	st	X, r29
    480e:	ce 93       	st	-X, r28
    4810:	11 97       	sbiw	r26, 0x01	; 1
        }

    }

}
    4812:	df 91       	pop	r29
    4814:	cf 91       	pop	r28
    4816:	1f 91       	pop	r17
    4818:	0f 91       	pop	r16
    481a:	ff 90       	pop	r15
    481c:	ef 90       	pop	r14
    481e:	df 90       	pop	r13
    4820:	08 95       	ret

00004822 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    4822:	cf 93       	push	r28
    4824:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    4826:	a0 91 0c 08 	lds	r26, 0x080C
    482a:	b0 91 0d 08 	lds	r27, 0x080D
    482e:	10 97       	sbiw	r26, 0x00	; 0
    4830:	09 f4       	brne	.+2      	; 0x4834 <nrk_rem_from_readyQ+0x12>
    4832:	53 c0       	rjmp	.+166    	; 0x48da <nrk_rem_from_readyQ+0xb8>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    4834:	28 2f       	mov	r18, r24
    4836:	33 27       	eor	r19, r19
    4838:	27 fd       	sbrc	r18, 7
    483a:	30 95       	com	r19
    483c:	8c 91       	ld	r24, X
    483e:	90 e0       	ldi	r25, 0x00	; 0
    4840:	82 17       	cp	r24, r18
    4842:	93 07       	cpc	r25, r19
    4844:	79 f4       	brne	.+30     	; 0x4864 <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    4846:	13 96       	adiw	r26, 0x03	; 3
    4848:	ed 91       	ld	r30, X+
    484a:	fc 91       	ld	r31, X
    484c:	14 97       	sbiw	r26, 0x04	; 4
    484e:	f0 93 0d 08 	sts	0x080D, r31
    4852:	e0 93 0c 08 	sts	0x080C, r30
        _head_node->Prev = NULL;
    4856:	12 82       	std	Z+2, r1	; 0x02
    4858:	11 82       	std	Z+1, r1	; 0x01
    485a:	12 c0       	rjmp	.+36     	; 0x4880 <nrk_rem_from_readyQ+0x5e>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    485c:	da 01       	movw	r26, r20
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    485e:	41 15       	cp	r20, r1
    4860:	51 05       	cpc	r21, r1
    4862:	d9 f1       	breq	.+118    	; 0x48da <nrk_rem_from_readyQ+0xb8>
    4864:	8c 91       	ld	r24, X
    4866:	90 e0       	ldi	r25, 0x00	; 0
    4868:	13 96       	adiw	r26, 0x03	; 3
    486a:	4c 91       	ld	r20, X
    486c:	13 97       	sbiw	r26, 0x03	; 3
    486e:	14 96       	adiw	r26, 0x04	; 4
    4870:	5c 91       	ld	r21, X
    4872:	14 97       	sbiw	r26, 0x04	; 4
    4874:	82 17       	cp	r24, r18
    4876:	93 07       	cpc	r25, r19
    4878:	89 f7       	brne	.-30     	; 0x485c <nrk_rem_from_readyQ+0x3a>
    487a:	22 c0       	rjmp	.+68     	; 0x48c0 <nrk_rem_from_readyQ+0x9e>
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
        if (CurNode->Next != NULL)
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    487c:	fa 83       	std	Y+2, r31	; 0x02
    487e:	e9 83       	std	Y+1, r30	; 0x01
    }



    // Add to free list
    if (_free_node == NULL)
    4880:	e0 91 5a 07 	lds	r30, 0x075A
    4884:	f0 91 5b 07 	lds	r31, 0x075B
    4888:	30 97       	sbiw	r30, 0x00	; 0
    488a:	49 f4       	brne	.+18     	; 0x489e <nrk_rem_from_readyQ+0x7c>
    {
        _free_node = CurNode;
    488c:	b0 93 5b 07 	sts	0x075B, r27
    4890:	a0 93 5a 07 	sts	0x075A, r26
        _free_node->Next = NULL;
    4894:	14 96       	adiw	r26, 0x04	; 4
    4896:	1c 92       	st	X, r1
    4898:	1e 92       	st	-X, r1
    489a:	13 97       	sbiw	r26, 0x03	; 3
    489c:	0a c0       	rjmp	.+20     	; 0x48b2 <nrk_rem_from_readyQ+0x90>
    }
    else
    {
        CurNode->Next = _free_node;
    489e:	14 96       	adiw	r26, 0x04	; 4
    48a0:	fc 93       	st	X, r31
    48a2:	ee 93       	st	-X, r30
    48a4:	13 97       	sbiw	r26, 0x03	; 3
        _free_node->Prev = CurNode;
    48a6:	b2 83       	std	Z+2, r27	; 0x02
    48a8:	a1 83       	std	Z+1, r26	; 0x01
        _free_node = CurNode;
    48aa:	b0 93 5b 07 	sts	0x075B, r27
    48ae:	a0 93 5a 07 	sts	0x075A, r26
    }
    _free_node->Prev = NULL;
    48b2:	e0 91 5a 07 	lds	r30, 0x075A
    48b6:	f0 91 5b 07 	lds	r31, 0x075B
    48ba:	12 82       	std	Z+2, r1	; 0x02
    48bc:	11 82       	std	Z+1, r1	; 0x01
    48be:	0d c0       	rjmp	.+26     	; 0x48da <nrk_rem_from_readyQ+0xb8>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    48c0:	11 96       	adiw	r26, 0x01	; 1
    48c2:	ed 91       	ld	r30, X+
    48c4:	fc 91       	ld	r31, X
    48c6:	12 97       	sbiw	r26, 0x02	; 2
    48c8:	43 83       	std	Z+3, r20	; 0x03
    48ca:	54 83       	std	Z+4, r21	; 0x04
        if (CurNode->Next != NULL)
    48cc:	13 96       	adiw	r26, 0x03	; 3
    48ce:	cd 91       	ld	r28, X+
    48d0:	dc 91       	ld	r29, X
    48d2:	14 97       	sbiw	r26, 0x04	; 4
    48d4:	20 97       	sbiw	r28, 0x00	; 0
    48d6:	91 f6       	brne	.-92     	; 0x487c <nrk_rem_from_readyQ+0x5a>
    48d8:	d3 cf       	rjmp	.-90     	; 0x4880 <nrk_rem_from_readyQ+0x5e>
        CurNode->Next = _free_node;
        _free_node->Prev = CurNode;
        _free_node = CurNode;
    }
    _free_node->Prev = NULL;
}
    48da:	df 91       	pop	r29
    48dc:	cf 91       	pop	r28
    48de:	08 95       	ret

000048e0 <nrk_get_pid>:
    return NRK_OK;
}


uint8_t nrk_get_pid ()
{
    48e0:	e0 91 17 08 	lds	r30, 0x0817
    48e4:	f0 91 18 08 	lds	r31, 0x0818
    return nrk_cur_task_TCB->task_ID;
}
    48e8:	80 85       	ldd	r24, Z+8	; 0x08
    48ea:	08 95       	ret

000048ec <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    48ec:	0e 94 92 2f 	call	0x5f24	; 0x5f24 <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    48f0:	e0 91 17 08 	lds	r30, 0x0817
    48f4:	f0 91 18 08 	lds	r31, 0x0818
    48f8:	85 81       	ldd	r24, Z+5	; 0x05
    48fa:	88 23       	and	r24, r24
    48fc:	b9 f7       	brne	.-18     	; 0x48ec <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    48fe:	08 95       	ret

00004900 <nrk_wait>:
    return NRK_OK;
}


int8_t nrk_wait (nrk_time_t t)
{
    4900:	ff 92       	push	r15
    4902:	0f 93       	push	r16
    4904:	1f 93       	push	r17
    4906:	df 93       	push	r29
    4908:	cf 93       	push	r28
    490a:	cd b7       	in	r28, 0x3d	; 61
    490c:	de b7       	in	r29, 0x3e	; 62
    490e:	28 97       	sbiw	r28, 0x08	; 8
    4910:	0f b6       	in	r0, 0x3f	; 63
    4912:	f8 94       	cli
    4914:	de bf       	out	0x3e, r29	; 62
    4916:	0f be       	out	0x3f, r0	; 63
    4918:	cd bf       	out	0x3d, r28	; 61
    491a:	29 83       	std	Y+1, r18	; 0x01
    491c:	3a 83       	std	Y+2, r19	; 0x02
    491e:	4b 83       	std	Y+3, r20	; 0x03
    4920:	5c 83       	std	Y+4, r21	; 0x04
    4922:	6d 83       	std	Y+5, r22	; 0x05
    4924:	7e 83       	std	Y+6, r23	; 0x06
    4926:	8f 83       	std	Y+7, r24	; 0x07
    4928:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;

    nrk_stack_check ();
    492a:	0e 94 9f 20 	call	0x413e	; 0x413e <nrk_stack_check>

    nrk_int_disable ();
    492e:	0e 94 b5 14 	call	0x296a	; 0x296a <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4932:	e0 91 17 08 	lds	r30, 0x0817
    4936:	f0 91 18 08 	lds	r31, 0x0818
    493a:	81 e0       	ldi	r24, 0x01	; 1
    493c:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    493e:	81 e0       	ldi	r24, 0x01	; 1
    4940:	90 e0       	ldi	r25, 0x00	; 0
    4942:	90 a3       	std	Z+32, r25	; 0x20
    4944:	87 8f       	std	Z+31, r24	; 0x1f
    timer = _nrk_os_timer_get ();
    4946:	0e 94 25 2e 	call	0x5c4a	; 0x5c4a <_nrk_os_timer_get>
    494a:	f8 2e       	mov	r15, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks (&t);
    494c:	ce 01       	movw	r24, r28
    494e:	01 96       	adiw	r24, 0x01	; 1
    4950:	0e 94 e0 27 	call	0x4fc0	; 0x4fc0 <_nrk_time_to_ticks>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    4954:	e0 91 17 08 	lds	r30, 0x0817
    4958:	f0 91 18 08 	lds	r31, 0x0818
    495c:	0f 2d       	mov	r16, r15
    495e:	10 e0       	ldi	r17, 0x00	; 0
    4960:	80 0f       	add	r24, r16
    4962:	91 1f       	adc	r25, r17
    4964:	96 8b       	std	Z+22, r25	; 0x16
    4966:	85 8b       	std	Z+21, r24	; 0x15
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    4968:	87 ef       	ldi	r24, 0xF7	; 247
    496a:	8f 15       	cp	r24, r15
    496c:	70 f0       	brcs	.+28     	; 0x498a <nrk_wait+0x8a>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    496e:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <_nrk_get_next_wakeup>
    4972:	0f 5f       	subi	r16, 0xFF	; 255
    4974:	1f 4f       	sbci	r17, 0xFF	; 255
    4976:	90 e0       	ldi	r25, 0x00	; 0
    4978:	08 17       	cp	r16, r24
    497a:	19 07       	cpc	r17, r25
    497c:	34 f4       	brge	.+12     	; 0x498a <nrk_wait+0x8a>
        {
            timer += TIME_PAD;
    497e:	8f 2d       	mov	r24, r15
    4980:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4982:	80 93 84 05 	sts	0x0584, r24
            _nrk_set_next_wakeup (timer);
    4986:	0e 94 22 2e 	call	0x5c44	; 0x5c44 <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    498a:	0e 94 b7 14 	call	0x296e	; 0x296e <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    498e:	0e 94 76 24 	call	0x48ec	; 0x48ec <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4992:	81 e0       	ldi	r24, 0x01	; 1
    4994:	28 96       	adiw	r28, 0x08	; 8
    4996:	0f b6       	in	r0, 0x3f	; 63
    4998:	f8 94       	cli
    499a:	de bf       	out	0x3e, r29	; 62
    499c:	0f be       	out	0x3f, r0	; 63
    499e:	cd bf       	out	0x3d, r28	; 61
    49a0:	cf 91       	pop	r28
    49a2:	df 91       	pop	r29
    49a4:	1f 91       	pop	r17
    49a6:	0f 91       	pop	r16
    49a8:	ff 90       	pop	r15
    49aa:	08 95       	ret

000049ac <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    49ac:	8f 92       	push	r8
    49ae:	9f 92       	push	r9
    49b0:	af 92       	push	r10
    49b2:	bf 92       	push	r11
    49b4:	cf 92       	push	r12
    49b6:	df 92       	push	r13
    49b8:	ef 92       	push	r14
    49ba:	ff 92       	push	r15
    49bc:	0f 93       	push	r16
    49be:	1f 93       	push	r17
    49c0:	df 93       	push	r29
    49c2:	cf 93       	push	r28
    49c4:	cd b7       	in	r28, 0x3d	; 61
    49c6:	de b7       	in	r29, 0x3e	; 62
    49c8:	60 97       	sbiw	r28, 0x10	; 16
    49ca:	0f b6       	in	r0, 0x3f	; 63
    49cc:	f8 94       	cli
    49ce:	de bf       	out	0x3e, r29	; 62
    49d0:	0f be       	out	0x3f, r0	; 63
    49d2:	cd bf       	out	0x3d, r28	; 61
    49d4:	29 87       	std	Y+9, r18	; 0x09
    49d6:	3a 87       	std	Y+10, r19	; 0x0a
    49d8:	4b 87       	std	Y+11, r20	; 0x0b
    49da:	5c 87       	std	Y+12, r21	; 0x0c
    49dc:	6d 87       	std	Y+13, r22	; 0x0d
    49de:	7e 87       	std	Y+14, r23	; 0x0e
    49e0:	8f 87       	std	Y+15, r24	; 0x0f
    49e2:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    49e4:	ce 01       	movw	r24, r28
    49e6:	01 96       	adiw	r24, 0x01	; 1
    49e8:	0e 94 42 29 	call	0x5284	; 0x5284 <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    49ec:	ce 01       	movw	r24, r28
    49ee:	09 96       	adiw	r24, 0x09	; 9
    49f0:	09 85       	ldd	r16, Y+9	; 0x09
    49f2:	1a 85       	ldd	r17, Y+10	; 0x0a
    49f4:	2b 85       	ldd	r18, Y+11	; 0x0b
    49f6:	3c 85       	ldd	r19, Y+12	; 0x0c
    49f8:	4d 85       	ldd	r20, Y+13	; 0x0d
    49fa:	5e 85       	ldd	r21, Y+14	; 0x0e
    49fc:	6f 85       	ldd	r22, Y+15	; 0x0f
    49fe:	78 89       	ldd	r23, Y+16	; 0x10
    4a00:	89 80       	ldd	r8, Y+1	; 0x01
    4a02:	9a 80       	ldd	r9, Y+2	; 0x02
    4a04:	ab 80       	ldd	r10, Y+3	; 0x03
    4a06:	bc 80       	ldd	r11, Y+4	; 0x04
    4a08:	cd 80       	ldd	r12, Y+5	; 0x05
    4a0a:	de 80       	ldd	r13, Y+6	; 0x06
    4a0c:	ef 80       	ldd	r14, Y+7	; 0x07
    4a0e:	f8 84       	ldd	r15, Y+8	; 0x08
    4a10:	0e 94 a8 26 	call	0x4d50	; 0x4d50 <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    4a14:	8f 3f       	cpi	r24, 0xFF	; 255
    4a16:	59 f0       	breq	.+22     	; 0x4a2e <nrk_wait_until+0x82>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    4a18:	29 85       	ldd	r18, Y+9	; 0x09
    4a1a:	3a 85       	ldd	r19, Y+10	; 0x0a
    4a1c:	4b 85       	ldd	r20, Y+11	; 0x0b
    4a1e:	5c 85       	ldd	r21, Y+12	; 0x0c
    4a20:	6d 85       	ldd	r22, Y+13	; 0x0d
    4a22:	7e 85       	ldd	r23, Y+14	; 0x0e
    4a24:	8f 85       	ldd	r24, Y+15	; 0x0f
    4a26:	98 89       	ldd	r25, Y+16	; 0x10
    4a28:	0e 94 80 24 	call	0x4900	; 0x4900 <nrk_wait>
    4a2c:	81 e0       	ldi	r24, 0x01	; 1

    return NRK_OK;
}
    4a2e:	60 96       	adiw	r28, 0x10	; 16
    4a30:	0f b6       	in	r0, 0x3f	; 63
    4a32:	f8 94       	cli
    4a34:	de bf       	out	0x3e, r29	; 62
    4a36:	0f be       	out	0x3f, r0	; 63
    4a38:	cd bf       	out	0x3d, r28	; 61
    4a3a:	cf 91       	pop	r28
    4a3c:	df 91       	pop	r29
    4a3e:	1f 91       	pop	r17
    4a40:	0f 91       	pop	r16
    4a42:	ff 90       	pop	r15
    4a44:	ef 90       	pop	r14
    4a46:	df 90       	pop	r13
    4a48:	cf 90       	pop	r12
    4a4a:	bf 90       	pop	r11
    4a4c:	af 90       	pop	r10
    4a4e:	9f 90       	pop	r9
    4a50:	8f 90       	pop	r8
    4a52:	08 95       	ret

00004a54 <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    4a54:	1f 93       	push	r17
    uint8_t timer;
    nrk_int_disable ();
    4a56:	0e 94 b5 14 	call	0x296a	; 0x296a <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4a5a:	e0 91 17 08 	lds	r30, 0x0817
    4a5e:	f0 91 18 08 	lds	r31, 0x0818
    4a62:	81 e0       	ldi	r24, 0x01	; 1
    4a64:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    4a66:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    4a68:	0e 94 25 2e 	call	0x5c4a	; 0x5c4a <_nrk_os_timer_get>
    4a6c:	18 2f       	mov	r17, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4a6e:	88 3f       	cpi	r24, 0xF8	; 248
    4a70:	80 f4       	brcc	.+32     	; 0x4a92 <nrk_wait_until_nw+0x3e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4a72:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <_nrk_get_next_wakeup>
    4a76:	21 2f       	mov	r18, r17
    4a78:	30 e0       	ldi	r19, 0x00	; 0
    4a7a:	2f 5f       	subi	r18, 0xFF	; 255
    4a7c:	3f 4f       	sbci	r19, 0xFF	; 255
    4a7e:	90 e0       	ldi	r25, 0x00	; 0
    4a80:	28 17       	cp	r18, r24
    4a82:	39 07       	cpc	r19, r25
    4a84:	34 f4       	brge	.+12     	; 0x4a92 <nrk_wait_until_nw+0x3e>
        {
            timer += TIME_PAD;
    4a86:	81 2f       	mov	r24, r17
    4a88:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4a8a:	80 93 84 05 	sts	0x0584, r24
            _nrk_set_next_wakeup (timer);
    4a8e:	0e 94 22 2e 	call	0x5c44	; 0x5c44 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4a92:	0e 94 b7 14 	call	0x296e	; 0x296e <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4a96:	0e 94 76 24 	call	0x48ec	; 0x48ec <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4a9a:	81 e0       	ldi	r24, 0x01	; 1
    4a9c:	1f 91       	pop	r17
    4a9e:	08 95       	ret

00004aa0 <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    4aa0:	1f 93       	push	r17
    4aa2:	df 93       	push	r29
    4aa4:	cf 93       	push	r28
    4aa6:	cd b7       	in	r28, 0x3d	; 61
    4aa8:	de b7       	in	r29, 0x3e	; 62
    4aaa:	28 97       	sbiw	r28, 0x08	; 8
    4aac:	0f b6       	in	r0, 0x3f	; 63
    4aae:	f8 94       	cli
    4ab0:	de bf       	out	0x3e, r29	; 62
    4ab2:	0f be       	out	0x3f, r0	; 63
    4ab4:	cd bf       	out	0x3d, r28	; 61
    4ab6:	29 83       	std	Y+1, r18	; 0x01
    4ab8:	3a 83       	std	Y+2, r19	; 0x02
    4aba:	4b 83       	std	Y+3, r20	; 0x03
    4abc:	5c 83       	std	Y+4, r21	; 0x04
    4abe:	6d 83       	std	Y+5, r22	; 0x05
    4ac0:	7e 83       	std	Y+6, r23	; 0x06
    4ac2:	8f 83       	std	Y+7, r24	; 0x07
    4ac4:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    4ac6:	0e 94 b5 14 	call	0x296a	; 0x296a <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    4aca:	0e 94 25 2e 	call	0x5c4a	; 0x5c4a <_nrk_os_timer_get>
    4ace:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks (&t);
    4ad0:	ce 01       	movw	r24, r28
    4ad2:	01 96       	adiw	r24, 0x01	; 1
    4ad4:	0e 94 e0 27 	call	0x4fc0	; 0x4fc0 <_nrk_time_to_ticks>
    if (nw <= TIME_PAD)
    4ad8:	83 30       	cpi	r24, 0x03	; 3
    4ada:	91 05       	cpc	r25, r1
    4adc:	10 f4       	brcc	.+4      	; 0x4ae2 <nrk_set_next_wakeup+0x42>
    4ade:	8f ef       	ldi	r24, 0xFF	; 255
    4ae0:	0b c0       	rjmp	.+22     	; 0x4af8 <nrk_set_next_wakeup+0x58>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    4ae2:	e0 91 17 08 	lds	r30, 0x0817
    4ae6:	f0 91 18 08 	lds	r31, 0x0818
    4aea:	81 0f       	add	r24, r17
    4aec:	91 1d       	adc	r25, r1
    4aee:	96 8b       	std	Z+22, r25	; 0x16
    4af0:	85 8b       	std	Z+21, r24	; 0x15
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    4af2:	0e 94 b7 14 	call	0x296e	; 0x296e <nrk_int_enable>
    4af6:	81 e0       	ldi	r24, 0x01	; 1

    return NRK_OK;
}
    4af8:	28 96       	adiw	r28, 0x08	; 8
    4afa:	0f b6       	in	r0, 0x3f	; 63
    4afc:	f8 94       	cli
    4afe:	de bf       	out	0x3e, r29	; 62
    4b00:	0f be       	out	0x3f, r0	; 63
    4b02:	cd bf       	out	0x3d, r28	; 61
    4b04:	cf 91       	pop	r28
    4b06:	df 91       	pop	r29
    4b08:	1f 91       	pop	r17
    4b0a:	08 95       	ret

00004b0c <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    4b0c:	0f 93       	push	r16
    4b0e:	1f 93       	push	r17
    4b10:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    4b12:	0e 94 b5 14 	call	0x296a	; 0x296a <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4b16:	e0 91 17 08 	lds	r30, 0x0817
    4b1a:	f0 91 18 08 	lds	r31, 0x0818
    4b1e:	81 e0       	ldi	r24, 0x01	; 1
    4b20:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    4b22:	16 8b       	std	Z+22, r17	; 0x16
    4b24:	05 8b       	std	Z+21, r16	; 0x15
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    4b26:	0e 94 25 2e 	call	0x5c4a	; 0x5c4a <_nrk_os_timer_get>
    4b2a:	08 2f       	mov	r16, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4b2c:	88 3f       	cpi	r24, 0xF8	; 248
    4b2e:	80 f4       	brcc	.+32     	; 0x4b50 <nrk_wait_until_ticks+0x44>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4b30:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <_nrk_get_next_wakeup>
    4b34:	20 2f       	mov	r18, r16
    4b36:	30 e0       	ldi	r19, 0x00	; 0
    4b38:	2f 5f       	subi	r18, 0xFF	; 255
    4b3a:	3f 4f       	sbci	r19, 0xFF	; 255
    4b3c:	90 e0       	ldi	r25, 0x00	; 0
    4b3e:	28 17       	cp	r18, r24
    4b40:	39 07       	cpc	r19, r25
    4b42:	34 f4       	brge	.+12     	; 0x4b50 <nrk_wait_until_ticks+0x44>
        {
            timer += TIME_PAD;
    4b44:	80 2f       	mov	r24, r16
    4b46:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4b48:	80 93 84 05 	sts	0x0584, r24
            _nrk_set_next_wakeup (timer);
    4b4c:	0e 94 22 2e 	call	0x5c44	; 0x5c44 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4b50:	0e 94 b7 14 	call	0x296e	; 0x296e <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4b54:	0e 94 76 24 	call	0x48ec	; 0x48ec <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4b58:	81 e0       	ldi	r24, 0x01	; 1
    4b5a:	1f 91       	pop	r17
    4b5c:	0f 91       	pop	r16
    4b5e:	08 95       	ret

00004b60 <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    4b60:	ff 92       	push	r15
    4b62:	0f 93       	push	r16
    4b64:	1f 93       	push	r17
    4b66:	cf 93       	push	r28
    4b68:	df 93       	push	r29
    4b6a:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    4b6c:	0e 94 b5 14 	call	0x296a	; 0x296a <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4b70:	e0 91 17 08 	lds	r30, 0x0817
    4b74:	f0 91 18 08 	lds	r31, 0x0818
    4b78:	81 e0       	ldi	r24, 0x01	; 1
    4b7a:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    4b7c:	0e 94 25 2e 	call	0x5c4a	; 0x5c4a <_nrk_os_timer_get>
    4b80:	f8 2e       	mov	r15, r24
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    4b82:	e0 91 17 08 	lds	r30, 0x0817
    4b86:	f0 91 18 08 	lds	r31, 0x0818
    4b8a:	c8 2f       	mov	r28, r24
    4b8c:	d0 e0       	ldi	r29, 0x00	; 0
    4b8e:	0c 0f       	add	r16, r28
    4b90:	1d 1f       	adc	r17, r29
    4b92:	16 8b       	std	Z+22, r17	; 0x16
    4b94:	05 8b       	std	Z+21, r16	; 0x15

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4b96:	87 ef       	ldi	r24, 0xF7	; 247
    4b98:	8f 15       	cp	r24, r15
    4b9a:	68 f0       	brcs	.+26     	; 0x4bb6 <nrk_wait_ticks+0x56>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4b9c:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <_nrk_get_next_wakeup>
    4ba0:	21 96       	adiw	r28, 0x01	; 1
    4ba2:	90 e0       	ldi	r25, 0x00	; 0
    4ba4:	c8 17       	cp	r28, r24
    4ba6:	d9 07       	cpc	r29, r25
    4ba8:	34 f4       	brge	.+12     	; 0x4bb6 <nrk_wait_ticks+0x56>
        {
            timer += TIME_PAD;
    4baa:	8f 2d       	mov	r24, r15
    4bac:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4bae:	80 93 84 05 	sts	0x0584, r24
            _nrk_set_next_wakeup (timer);
    4bb2:	0e 94 22 2e 	call	0x5c44	; 0x5c44 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4bb6:	0e 94 b7 14 	call	0x296e	; 0x296e <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4bba:	0e 94 76 24 	call	0x48ec	; 0x48ec <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4bbe:	81 e0       	ldi	r24, 0x01	; 1
    4bc0:	df 91       	pop	r29
    4bc2:	cf 91       	pop	r28
    4bc4:	1f 91       	pop	r17
    4bc6:	0f 91       	pop	r16
    4bc8:	ff 90       	pop	r15
    4bca:	08 95       	ret

00004bcc <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    4bcc:	1f 93       	push	r17
    4bce:	cf 93       	push	r28
    4bd0:	df 93       	push	r29
    4bd2:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    4bd4:	0e 94 9f 20 	call	0x413e	; 0x413e <nrk_stack_check>

    if (p == 0)
    4bd8:	20 97       	sbiw	r28, 0x00	; 0
    4bda:	11 f4       	brne	.+4      	; 0x4be0 <nrk_wait_until_next_n_periods+0x14>
    4bdc:	c1 e0       	ldi	r28, 0x01	; 1
    4bde:	d0 e0       	ldi	r29, 0x00	; 0
        p = 1;
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4be0:	0e 94 b5 14 	call	0x296a	; 0x296a <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4be4:	e0 91 17 08 	lds	r30, 0x0817
    4be8:	f0 91 18 08 	lds	r31, 0x0818
    4bec:	81 e0       	ldi	r24, 0x01	; 1
    4bee:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    4bf0:	d0 a3       	std	Z+32, r29	; 0x20
    4bf2:	c7 8f       	std	Z+31, r28	; 0x1f
    timer = _nrk_os_timer_get ();
    4bf4:	0e 94 25 2e 	call	0x5c4a	; 0x5c4a <_nrk_os_timer_get>
    4bf8:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    4bfa:	88 3f       	cpi	r24, 0xF8	; 248
    4bfc:	80 f4       	brcc	.+32     	; 0x4c1e <nrk_wait_until_next_n_periods+0x52>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4bfe:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <_nrk_get_next_wakeup>
    4c02:	21 2f       	mov	r18, r17
    4c04:	30 e0       	ldi	r19, 0x00	; 0
    4c06:	2f 5f       	subi	r18, 0xFF	; 255
    4c08:	3f 4f       	sbci	r19, 0xFF	; 255
    4c0a:	90 e0       	ldi	r25, 0x00	; 0
    4c0c:	28 17       	cp	r18, r24
    4c0e:	39 07       	cpc	r19, r25
    4c10:	34 f4       	brge	.+12     	; 0x4c1e <nrk_wait_until_next_n_periods+0x52>
        {
            timer += TIME_PAD;
    4c12:	81 2f       	mov	r24, r17
    4c14:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4c16:	80 93 84 05 	sts	0x0584, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4c1a:	0e 94 22 2e 	call	0x5c44	; 0x5c44 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    4c1e:	0e 94 b7 14 	call	0x296e	; 0x296e <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4c22:	0e 94 76 24 	call	0x48ec	; 0x48ec <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4c26:	81 e0       	ldi	r24, 0x01	; 1
    4c28:	df 91       	pop	r29
    4c2a:	cf 91       	pop	r28
    4c2c:	1f 91       	pop	r17
    4c2e:	08 95       	ret

00004c30 <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    4c30:	1f 93       	push	r17
    uint8_t timer;

    nrk_stack_check ();
    4c32:	0e 94 9f 20 	call	0x413e	; 0x413e <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4c36:	0e 94 b5 14 	call	0x296a	; 0x296a <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    4c3a:	e0 91 17 08 	lds	r30, 0x0817
    4c3e:	f0 91 18 08 	lds	r31, 0x0818
    4c42:	81 e0       	ldi	r24, 0x01	; 1
    4c44:	90 e0       	ldi	r25, 0x00	; 0
    4c46:	90 a3       	std	Z+32, r25	; 0x20
    4c48:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_cur_task_TCB->suspend_flag = 1;
    4c4a:	81 e0       	ldi	r24, 0x01	; 1
    4c4c:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    4c4e:	0e 94 25 2e 	call	0x5c4a	; 0x5c4a <_nrk_os_timer_get>
    4c52:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    4c54:	88 3f       	cpi	r24, 0xF8	; 248
    4c56:	80 f4       	brcc	.+32     	; 0x4c78 <nrk_wait_until_next_period+0x48>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4c58:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <_nrk_get_next_wakeup>
    4c5c:	21 2f       	mov	r18, r17
    4c5e:	30 e0       	ldi	r19, 0x00	; 0
    4c60:	2f 5f       	subi	r18, 0xFF	; 255
    4c62:	3f 4f       	sbci	r19, 0xFF	; 255
    4c64:	90 e0       	ldi	r25, 0x00	; 0
    4c66:	28 17       	cp	r18, r24
    4c68:	39 07       	cpc	r19, r25
    4c6a:	34 f4       	brge	.+12     	; 0x4c78 <nrk_wait_until_next_period+0x48>
        {
            timer += TIME_PAD;
    4c6c:	81 2f       	mov	r24, r17
    4c6e:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    4c70:	80 93 84 05 	sts	0x0584, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4c74:	0e 94 22 2e 	call	0x5c44	; 0x5c44 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    4c78:	0e 94 b7 14 	call	0x296e	; 0x296e <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4c7c:	0e 94 76 24 	call	0x48ec	; 0x48ec <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4c80:	81 e0       	ldi	r24, 0x01	; 1
    4c82:	1f 91       	pop	r17
    4c84:	08 95       	ret

00004c86 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    4c86:	e0 91 17 08 	lds	r30, 0x0817
    4c8a:	f0 91 18 08 	lds	r31, 0x0818
    4c8e:	80 85       	ldd	r24, Z+8	; 0x08
    4c90:	0e 94 11 24 	call	0x4822	; 0x4822 <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    4c94:	e0 91 17 08 	lds	r30, 0x0817
    4c98:	f0 91 18 08 	lds	r31, 0x0818
    4c9c:	84 e0       	ldi	r24, 0x04	; 4
    4c9e:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    4ca0:	0e 94 18 26 	call	0x4c30	; 0x4c30 <nrk_wait_until_next_period>
    return NRK_OK;
}
    4ca4:	81 e0       	ldi	r24, 0x01	; 1
    4ca6:	08 95       	ret

00004ca8 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    4ca8:	ef 92       	push	r14
    4caa:	ff 92       	push	r15
    4cac:	0f 93       	push	r16
    4cae:	1f 93       	push	r17
    4cb0:	cf 93       	push	r28
    4cb2:	df 93       	push	r29
    4cb4:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    4cb6:	69 81       	ldd	r22, Y+1	; 0x01
    4cb8:	7a 81       	ldd	r23, Y+2	; 0x02
    4cba:	4b 81       	ldd	r20, Y+3	; 0x03
    4cbc:	5c 81       	ldd	r21, Y+4	; 0x04
    4cbe:	8d 81       	ldd	r24, Y+5	; 0x05
    4cc0:	9e 81       	ldd	r25, Y+6	; 0x06
    4cc2:	0e 94 9d 2f 	call	0x5f3a	; 0x5f3a <nrk_task_stk_init>
    4cc6:	bc 01       	movw	r22, r24
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    4cc8:	8f 81       	ldd	r24, Y+7	; 0x07
    4cca:	88 23       	and	r24, r24
    4ccc:	69 f0       	breq	.+26     	; 0x4ce8 <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    4cce:	4b 81       	ldd	r20, Y+3	; 0x03
    4cd0:	5c 81       	ldd	r21, Y+4	; 0x04
    4cd2:	ce 01       	movw	r24, r28
    4cd4:	20 e0       	ldi	r18, 0x00	; 0
    4cd6:	30 e0       	ldi	r19, 0x00	; 0
    4cd8:	00 e0       	ldi	r16, 0x00	; 0
    4cda:	10 e0       	ldi	r17, 0x00	; 0
    4cdc:	ee 24       	eor	r14, r14
    4cde:	ff 24       	eor	r15, r15
    4ce0:	0e 94 c1 14 	call	0x2982	; 0x2982 <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    4ce4:	1f 82       	std	Y+7, r1	; 0x07
    4ce6:	15 c0       	rjmp	.+42     	; 0x4d12 <nrk_activate_task+0x6a>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    4ce8:	88 81       	ld	r24, Y
    4cea:	99 27       	eor	r25, r25
    4cec:	87 fd       	sbrc	r24, 7
    4cee:	90 95       	com	r25
    4cf0:	fc 01       	movw	r30, r24
    4cf2:	a5 e0       	ldi	r26, 0x05	; 5
    4cf4:	ee 0f       	add	r30, r30
    4cf6:	ff 1f       	adc	r31, r31
    4cf8:	aa 95       	dec	r26
    4cfa:	e1 f7       	brne	.-8      	; 0x4cf4 <nrk_activate_task+0x4c>
    4cfc:	e8 0f       	add	r30, r24
    4cfe:	f9 1f       	adc	r31, r25
    4d00:	e4 5a       	subi	r30, 0xA4	; 164
    4d02:	f8 4f       	sbci	r31, 0xF8	; 248
    4d04:	81 85       	ldd	r24, Z+9	; 0x09
    4d06:	83 30       	cpi	r24, 0x03	; 3
    4d08:	11 f0       	breq	.+4      	; 0x4d0e <nrk_activate_task+0x66>
    4d0a:	8f ef       	ldi	r24, 0xFF	; 255
    4d0c:	1a c0       	rjmp	.+52     	; 0x4d42 <nrk_activate_task+0x9a>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    4d0e:	71 83       	std	Z+1, r23	; 0x01
    4d10:	60 83       	st	Z, r22
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    4d12:	88 81       	ld	r24, Y
    4d14:	99 27       	eor	r25, r25
    4d16:	87 fd       	sbrc	r24, 7
    4d18:	90 95       	com	r25
    4d1a:	fc 01       	movw	r30, r24
    4d1c:	75 e0       	ldi	r23, 0x05	; 5
    4d1e:	ee 0f       	add	r30, r30
    4d20:	ff 1f       	adc	r31, r31
    4d22:	7a 95       	dec	r23
    4d24:	e1 f7       	brne	.-8      	; 0x4d1e <nrk_activate_task+0x76>
    4d26:	e8 0f       	add	r30, r24
    4d28:	f9 1f       	adc	r31, r25
    4d2a:	e4 5a       	subi	r30, 0xA4	; 164
    4d2c:	f8 4f       	sbci	r31, 0xF8	; 248
    4d2e:	85 89       	ldd	r24, Z+21	; 0x15
    4d30:	96 89       	ldd	r25, Z+22	; 0x16
    4d32:	89 2b       	or	r24, r25
    4d34:	29 f4       	brne	.+10     	; 0x4d40 <nrk_activate_task+0x98>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    4d36:	82 e0       	ldi	r24, 0x02	; 2
    4d38:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    4d3a:	88 81       	ld	r24, Y
    4d3c:	0e 94 5f 23 	call	0x46be	; 0x46be <nrk_add_to_readyQ>
    4d40:	81 e0       	ldi	r24, 0x01	; 1
    }

    return NRK_OK;
}
    4d42:	df 91       	pop	r29
    4d44:	cf 91       	pop	r28
    4d46:	1f 91       	pop	r17
    4d48:	0f 91       	pop	r16
    4d4a:	ff 90       	pop	r15
    4d4c:	ef 90       	pop	r14
    4d4e:	08 95       	ret

00004d50 <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    4d50:	8f 92       	push	r8
    4d52:	9f 92       	push	r9
    4d54:	af 92       	push	r10
    4d56:	bf 92       	push	r11
    4d58:	cf 92       	push	r12
    4d5a:	df 92       	push	r13
    4d5c:	ef 92       	push	r14
    4d5e:	ff 92       	push	r15
    4d60:	0f 93       	push	r16
    4d62:	1f 93       	push	r17
    4d64:	df 93       	push	r29
    4d66:	cf 93       	push	r28
    4d68:	cd b7       	in	r28, 0x3d	; 61
    4d6a:	de b7       	in	r29, 0x3e	; 62
    4d6c:	60 97       	sbiw	r28, 0x10	; 16
    4d6e:	0f b6       	in	r0, 0x3f	; 63
    4d70:	f8 94       	cli
    4d72:	de bf       	out	0x3e, r29	; 62
    4d74:	0f be       	out	0x3f, r0	; 63
    4d76:	cd bf       	out	0x3d, r28	; 61
    4d78:	fc 01       	movw	r30, r24
    4d7a:	09 83       	std	Y+1, r16	; 0x01
    4d7c:	1a 83       	std	Y+2, r17	; 0x02
    4d7e:	2b 83       	std	Y+3, r18	; 0x03
    4d80:	3c 83       	std	Y+4, r19	; 0x04
    4d82:	4d 83       	std	Y+5, r20	; 0x05
    4d84:	5e 83       	std	Y+6, r21	; 0x06
    4d86:	6f 83       	std	Y+7, r22	; 0x07
    4d88:	78 87       	std	Y+8, r23	; 0x08
    4d8a:	89 86       	std	Y+9, r8	; 0x09
    4d8c:	9a 86       	std	Y+10, r9	; 0x0a
    4d8e:	ab 86       	std	Y+11, r10	; 0x0b
    4d90:	bc 86       	std	Y+12, r11	; 0x0c
    4d92:	cd 86       	std	Y+13, r12	; 0x0d
    4d94:	de 86       	std	Y+14, r13	; 0x0e
    4d96:	ef 86       	std	Y+15, r14	; 0x0f
    4d98:	f8 8a       	std	Y+16, r15	; 0x10
    4d9a:	89 81       	ldd	r24, Y+1	; 0x01
    4d9c:	9a 81       	ldd	r25, Y+2	; 0x02
    4d9e:	ab 81       	ldd	r26, Y+3	; 0x03
    4da0:	bc 81       	ldd	r27, Y+4	; 0x04
    4da2:	2d 81       	ldd	r18, Y+5	; 0x05
    4da4:	3e 81       	ldd	r19, Y+6	; 0x06
    4da6:	4f 81       	ldd	r20, Y+7	; 0x07
    4da8:	58 85       	ldd	r21, Y+8	; 0x08
    4daa:	e9 84       	ldd	r14, Y+9	; 0x09
    4dac:	fa 84       	ldd	r15, Y+10	; 0x0a
    4dae:	0b 85       	ldd	r16, Y+11	; 0x0b
    4db0:	1c 85       	ldd	r17, Y+12	; 0x0c
    4db2:	ad 84       	ldd	r10, Y+13	; 0x0d
    4db4:	be 84       	ldd	r11, Y+14	; 0x0e
    4db6:	cf 84       	ldd	r12, Y+15	; 0x0f
    4db8:	d8 88       	ldd	r13, Y+16	; 0x10
if(high.secs<low.secs) return NRK_ERROR; 
    4dba:	8e 15       	cp	r24, r14
    4dbc:	9f 05       	cpc	r25, r15
    4dbe:	a0 07       	cpc	r26, r16
    4dc0:	b1 07       	cpc	r27, r17
    4dc2:	f0 f1       	brcs	.+124    	; 0x4e40 <nrk_time_sub+0xf0>
if(low.secs==high.secs)
    4dc4:	e8 16       	cp	r14, r24
    4dc6:	f9 06       	cpc	r15, r25
    4dc8:	0a 07       	cpc	r16, r26
    4dca:	1b 07       	cpc	r17, r27
    4dcc:	91 f4       	brne	.+36     	; 0x4df2 <nrk_time_sub+0xa2>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    4dce:	2a 15       	cp	r18, r10
    4dd0:	3b 05       	cpc	r19, r11
    4dd2:	4c 05       	cpc	r20, r12
    4dd4:	5d 05       	cpc	r21, r13
    4dd6:	a0 f1       	brcs	.+104    	; 0x4e40 <nrk_time_sub+0xf0>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    4dd8:	2a 19       	sub	r18, r10
    4dda:	3b 09       	sbc	r19, r11
    4ddc:	4c 09       	sbc	r20, r12
    4dde:	5d 09       	sbc	r21, r13
    4de0:	24 83       	std	Z+4, r18	; 0x04
    4de2:	35 83       	std	Z+5, r19	; 0x05
    4de4:	46 83       	std	Z+6, r20	; 0x06
    4de6:	57 83       	std	Z+7, r21	; 0x07
	result->secs=0;
    4de8:	10 82       	st	Z, r1
    4dea:	11 82       	std	Z+1, r1	; 0x01
    4dec:	12 82       	std	Z+2, r1	; 0x02
    4dee:	13 82       	std	Z+3, r1	; 0x03
    4df0:	1c c0       	rjmp	.+56     	; 0x4e2a <nrk_time_sub+0xda>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    4df2:	2a 15       	cp	r18, r10
    4df4:	3b 05       	cpc	r19, r11
    4df6:	4c 05       	cpc	r20, r12
    4df8:	5d 05       	cpc	r21, r13
    4dfa:	c8 f4       	brcc	.+50     	; 0x4e2e <nrk_time_sub+0xde>
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    4dfc:	01 97       	sbiw	r24, 0x01	; 1
    4dfe:	a1 09       	sbc	r26, r1
    4e00:	b1 09       	sbc	r27, r1
    4e02:	8e 19       	sub	r24, r14
    4e04:	9f 09       	sbc	r25, r15
    4e06:	a0 0b       	sbc	r26, r16
    4e08:	b1 0b       	sbc	r27, r17
    4e0a:	80 83       	st	Z, r24
    4e0c:	91 83       	std	Z+1, r25	; 0x01
    4e0e:	a2 83       	std	Z+2, r26	; 0x02
    4e10:	b3 83       	std	Z+3, r27	; 0x03
	result->nano_secs=high.nano_secs-low.nano_secs;
    4e12:	20 50       	subi	r18, 0x00	; 0
    4e14:	36 43       	sbci	r19, 0x36	; 54
    4e16:	45 46       	sbci	r20, 0x65	; 101
    4e18:	54 4c       	sbci	r21, 0xC4	; 196
    4e1a:	2a 19       	sub	r18, r10
    4e1c:	3b 09       	sbc	r19, r11
    4e1e:	4c 09       	sbc	r20, r12
    4e20:	5d 09       	sbc	r21, r13
    4e22:	24 83       	std	Z+4, r18	; 0x04
    4e24:	35 83       	std	Z+5, r19	; 0x05
    4e26:	46 83       	std	Z+6, r20	; 0x06
    4e28:	57 83       	std	Z+7, r21	; 0x07
    4e2a:	81 e0       	ldi	r24, 0x01	; 1
    4e2c:	0a c0       	rjmp	.+20     	; 0x4e42 <nrk_time_sub+0xf2>
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    4e2e:	8e 19       	sub	r24, r14
    4e30:	9f 09       	sbc	r25, r15
    4e32:	a0 0b       	sbc	r26, r16
    4e34:	b1 0b       	sbc	r27, r17
    4e36:	80 83       	st	Z, r24
    4e38:	91 83       	std	Z+1, r25	; 0x01
    4e3a:	a2 83       	std	Z+2, r26	; 0x02
    4e3c:	b3 83       	std	Z+3, r27	; 0x03
    4e3e:	ed cf       	rjmp	.-38     	; 0x4e1a <nrk_time_sub+0xca>
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
    4e40:	8f ef       	ldi	r24, 0xFF	; 255
}
    4e42:	60 96       	adiw	r28, 0x10	; 16
    4e44:	0f b6       	in	r0, 0x3f	; 63
    4e46:	f8 94       	cli
    4e48:	de bf       	out	0x3e, r29	; 62
    4e4a:	0f be       	out	0x3f, r0	; 63
    4e4c:	cd bf       	out	0x3d, r28	; 61
    4e4e:	cf 91       	pop	r28
    4e50:	df 91       	pop	r29
    4e52:	1f 91       	pop	r17
    4e54:	0f 91       	pop	r16
    4e56:	ff 90       	pop	r15
    4e58:	ef 90       	pop	r14
    4e5a:	df 90       	pop	r13
    4e5c:	cf 90       	pop	r12
    4e5e:	bf 90       	pop	r11
    4e60:	af 90       	pop	r10
    4e62:	9f 90       	pop	r9
    4e64:	8f 90       	pop	r8
    4e66:	08 95       	ret

00004e68 <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    4e68:	8f 92       	push	r8
    4e6a:	9f 92       	push	r9
    4e6c:	af 92       	push	r10
    4e6e:	bf 92       	push	r11
    4e70:	cf 92       	push	r12
    4e72:	df 92       	push	r13
    4e74:	ef 92       	push	r14
    4e76:	ff 92       	push	r15
    4e78:	0f 93       	push	r16
    4e7a:	1f 93       	push	r17
    4e7c:	df 93       	push	r29
    4e7e:	cf 93       	push	r28
    4e80:	cd b7       	in	r28, 0x3d	; 61
    4e82:	de b7       	in	r29, 0x3e	; 62
    4e84:	60 97       	sbiw	r28, 0x10	; 16
    4e86:	0f b6       	in	r0, 0x3f	; 63
    4e88:	f8 94       	cli
    4e8a:	de bf       	out	0x3e, r29	; 62
    4e8c:	0f be       	out	0x3f, r0	; 63
    4e8e:	cd bf       	out	0x3d, r28	; 61
    4e90:	fc 01       	movw	r30, r24
    4e92:	09 83       	std	Y+1, r16	; 0x01
    4e94:	1a 83       	std	Y+2, r17	; 0x02
    4e96:	2b 83       	std	Y+3, r18	; 0x03
    4e98:	3c 83       	std	Y+4, r19	; 0x04
    4e9a:	4d 83       	std	Y+5, r20	; 0x05
    4e9c:	5e 83       	std	Y+6, r21	; 0x06
    4e9e:	6f 83       	std	Y+7, r22	; 0x07
    4ea0:	78 87       	std	Y+8, r23	; 0x08
    4ea2:	89 86       	std	Y+9, r8	; 0x09
    4ea4:	9a 86       	std	Y+10, r9	; 0x0a
    4ea6:	ab 86       	std	Y+11, r10	; 0x0b
    4ea8:	bc 86       	std	Y+12, r11	; 0x0c
    4eaa:	cd 86       	std	Y+13, r12	; 0x0d
    4eac:	de 86       	std	Y+14, r13	; 0x0e
    4eae:	ef 86       	std	Y+15, r14	; 0x0f
    4eb0:	f8 8a       	std	Y+16, r15	; 0x10
    4eb2:	ad 80       	ldd	r10, Y+5	; 0x05
    4eb4:	be 80       	ldd	r11, Y+6	; 0x06
    4eb6:	cf 80       	ldd	r12, Y+7	; 0x07
    4eb8:	d8 84       	ldd	r13, Y+8	; 0x08
    4eba:	ed 84       	ldd	r14, Y+13	; 0x0d
    4ebc:	fe 84       	ldd	r15, Y+14	; 0x0e
    4ebe:	0f 85       	ldd	r16, Y+15	; 0x0f
    4ec0:	18 89       	ldd	r17, Y+16	; 0x10
result->secs=a.secs+b.secs;
    4ec2:	89 85       	ldd	r24, Y+9	; 0x09
    4ec4:	9a 85       	ldd	r25, Y+10	; 0x0a
    4ec6:	ab 85       	ldd	r26, Y+11	; 0x0b
    4ec8:	bc 85       	ldd	r27, Y+12	; 0x0c
    4eca:	29 81       	ldd	r18, Y+1	; 0x01
    4ecc:	3a 81       	ldd	r19, Y+2	; 0x02
    4ece:	4b 81       	ldd	r20, Y+3	; 0x03
    4ed0:	5c 81       	ldd	r21, Y+4	; 0x04
    4ed2:	82 0f       	add	r24, r18
    4ed4:	93 1f       	adc	r25, r19
    4ed6:	a4 1f       	adc	r26, r20
    4ed8:	b5 1f       	adc	r27, r21
    4eda:	80 83       	st	Z, r24
    4edc:	91 83       	std	Z+1, r25	; 0x01
    4ede:	a2 83       	std	Z+2, r26	; 0x02
    4ee0:	b3 83       	std	Z+3, r27	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    4ee2:	ea 0c       	add	r14, r10
    4ee4:	fb 1c       	adc	r15, r11
    4ee6:	0c 1d       	adc	r16, r12
    4ee8:	1d 1d       	adc	r17, r13
    4eea:	e4 82       	std	Z+4, r14	; 0x04
    4eec:	f5 82       	std	Z+5, r15	; 0x05
    4eee:	06 83       	std	Z+6, r16	; 0x06
    4ef0:	17 83       	std	Z+7, r17	; 0x07
    4ef2:	13 c0       	rjmp	.+38     	; 0x4f1a <nrk_time_add+0xb2>
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    {
    t->nano_secs-=NANOS_PER_SEC;
    4ef4:	80 50       	subi	r24, 0x00	; 0
    4ef6:	9a 4c       	sbci	r25, 0xCA	; 202
    4ef8:	aa 49       	sbci	r26, 0x9A	; 154
    4efa:	bb 43       	sbci	r27, 0x3B	; 59
    4efc:	84 83       	std	Z+4, r24	; 0x04
    4efe:	95 83       	std	Z+5, r25	; 0x05
    4f00:	a6 83       	std	Z+6, r26	; 0x06
    4f02:	b7 83       	std	Z+7, r27	; 0x07
    t->secs++;
    4f04:	80 81       	ld	r24, Z
    4f06:	91 81       	ldd	r25, Z+1	; 0x01
    4f08:	a2 81       	ldd	r26, Z+2	; 0x02
    4f0a:	b3 81       	ldd	r27, Z+3	; 0x03
    4f0c:	01 96       	adiw	r24, 0x01	; 1
    4f0e:	a1 1d       	adc	r26, r1
    4f10:	b1 1d       	adc	r27, r1
    4f12:	80 83       	st	Z, r24
    4f14:	91 83       	std	Z+1, r25	; 0x01
    4f16:	a2 83       	std	Z+2, r26	; 0x02
    4f18:	b3 83       	std	Z+3, r27	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    4f1a:	84 81       	ldd	r24, Z+4	; 0x04
    4f1c:	95 81       	ldd	r25, Z+5	; 0x05
    4f1e:	a6 81       	ldd	r26, Z+6	; 0x06
    4f20:	b7 81       	ldd	r27, Z+7	; 0x07
    4f22:	80 30       	cpi	r24, 0x00	; 0
    4f24:	2a ec       	ldi	r18, 0xCA	; 202
    4f26:	92 07       	cpc	r25, r18
    4f28:	2a e9       	ldi	r18, 0x9A	; 154
    4f2a:	a2 07       	cpc	r26, r18
    4f2c:	2b e3       	ldi	r18, 0x3B	; 59
    4f2e:	b2 07       	cpc	r27, r18
    4f30:	08 f7       	brcc	.-62     	; 0x4ef4 <nrk_time_add+0x8c>
{
result->secs=a.secs+b.secs;
result->nano_secs=a.nano_secs+b.nano_secs;
nrk_time_compact_nanos(result);
return NRK_OK;
}
    4f32:	81 e0       	ldi	r24, 0x01	; 1
    4f34:	60 96       	adiw	r28, 0x10	; 16
    4f36:	0f b6       	in	r0, 0x3f	; 63
    4f38:	f8 94       	cli
    4f3a:	de bf       	out	0x3e, r29	; 62
    4f3c:	0f be       	out	0x3f, r0	; 63
    4f3e:	cd bf       	out	0x3d, r28	; 61
    4f40:	cf 91       	pop	r28
    4f42:	df 91       	pop	r29
    4f44:	1f 91       	pop	r17
    4f46:	0f 91       	pop	r16
    4f48:	ff 90       	pop	r15
    4f4a:	ef 90       	pop	r14
    4f4c:	df 90       	pop	r13
    4f4e:	cf 90       	pop	r12
    4f50:	bf 90       	pop	r11
    4f52:	af 90       	pop	r10
    4f54:	9f 90       	pop	r9
    4f56:	8f 90       	pop	r8
    4f58:	08 95       	ret

00004f5a <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    4f5a:	fc 01       	movw	r30, r24
    4f5c:	13 c0       	rjmp	.+38     	; 0x4f84 <nrk_time_compact_nanos+0x2a>
  while(t->nano_secs>=NANOS_PER_SEC)
    {
    t->nano_secs-=NANOS_PER_SEC;
    4f5e:	80 50       	subi	r24, 0x00	; 0
    4f60:	9a 4c       	sbci	r25, 0xCA	; 202
    4f62:	aa 49       	sbci	r26, 0x9A	; 154
    4f64:	bb 43       	sbci	r27, 0x3B	; 59
    4f66:	84 83       	std	Z+4, r24	; 0x04
    4f68:	95 83       	std	Z+5, r25	; 0x05
    4f6a:	a6 83       	std	Z+6, r26	; 0x06
    4f6c:	b7 83       	std	Z+7, r27	; 0x07
    t->secs++;
    4f6e:	80 81       	ld	r24, Z
    4f70:	91 81       	ldd	r25, Z+1	; 0x01
    4f72:	a2 81       	ldd	r26, Z+2	; 0x02
    4f74:	b3 81       	ldd	r27, Z+3	; 0x03
    4f76:	01 96       	adiw	r24, 0x01	; 1
    4f78:	a1 1d       	adc	r26, r1
    4f7a:	b1 1d       	adc	r27, r1
    4f7c:	80 83       	st	Z, r24
    4f7e:	91 83       	std	Z+1, r25	; 0x01
    4f80:	a2 83       	std	Z+2, r26	; 0x02
    4f82:	b3 83       	std	Z+3, r27	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    4f84:	84 81       	ldd	r24, Z+4	; 0x04
    4f86:	95 81       	ldd	r25, Z+5	; 0x05
    4f88:	a6 81       	ldd	r26, Z+6	; 0x06
    4f8a:	b7 81       	ldd	r27, Z+7	; 0x07
    4f8c:	80 30       	cpi	r24, 0x00	; 0
    4f8e:	2a ec       	ldi	r18, 0xCA	; 202
    4f90:	92 07       	cpc	r25, r18
    4f92:	2a e9       	ldi	r18, 0x9A	; 154
    4f94:	a2 07       	cpc	r26, r18
    4f96:	2b e3       	ldi	r18, 0x3B	; 59
    4f98:	b2 07       	cpc	r27, r18
    4f9a:	08 f7       	brcc	.-62     	; 0x4f5e <nrk_time_compact_nanos+0x4>
    {
    t->nano_secs-=NANOS_PER_SEC;
    t->secs++;
    }
}
    4f9c:	08 95       	ret

00004f9e <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    4f9e:	60 93 0e 08 	sts	0x080E, r22
    4fa2:	70 93 0f 08 	sts	0x080F, r23
    4fa6:	80 93 10 08 	sts	0x0810, r24
    4faa:	90 93 11 08 	sts	0x0811, r25
  nrk_system_time.nano_secs=nano_secs;
    4fae:	20 93 12 08 	sts	0x0812, r18
    4fb2:	30 93 13 08 	sts	0x0813, r19
    4fb6:	40 93 14 08 	sts	0x0814, r20
    4fba:	50 93 15 08 	sts	0x0815, r21
}
    4fbe:	08 95       	ret

00004fc0 <_nrk_time_to_ticks>:

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    4fc0:	6f 92       	push	r6
    4fc2:	7f 92       	push	r7
    4fc4:	8f 92       	push	r8
    4fc6:	9f 92       	push	r9
    4fc8:	af 92       	push	r10
    4fca:	bf 92       	push	r11
    4fcc:	cf 92       	push	r12
    4fce:	df 92       	push	r13
    4fd0:	ef 92       	push	r14
    4fd2:	ff 92       	push	r15
    4fd4:	0f 93       	push	r16
    4fd6:	1f 93       	push	r17
    4fd8:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4fda:	60 80       	ld	r6, Z
    4fdc:	71 80       	ldd	r7, Z+1	; 0x01
    4fde:	82 80       	ldd	r8, Z+2	; 0x02
    4fe0:	93 80       	ldd	r9, Z+3	; 0x03
    4fe2:	64 81       	ldd	r22, Z+4	; 0x04
    4fe4:	75 81       	ldd	r23, Z+5	; 0x05
    4fe6:	86 81       	ldd	r24, Z+6	; 0x06
    4fe8:	97 81       	ldd	r25, Z+7	; 0x07
    4fea:	61 14       	cp	r6, r1
    4fec:	71 04       	cpc	r7, r1
    4fee:	81 04       	cpc	r8, r1
    4ff0:	91 04       	cpc	r9, r1
    4ff2:	09 f4       	brne	.+2      	; 0x4ff6 <_nrk_time_to_ticks+0x36>
    4ff4:	69 c0       	rjmp	.+210    	; 0x50c8 <_nrk_time_to_ticks+0x108>
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    4ff6:	22 e4       	ldi	r18, 0x42	; 66
    4ff8:	62 16       	cp	r6, r18
    4ffa:	71 04       	cpc	r7, r1
    4ffc:	81 04       	cpc	r8, r1
    4ffe:	91 04       	cpc	r9, r1
    5000:	18 f0       	brcs	.+6      	; 0x5008 <_nrk_time_to_ticks+0x48>
    5002:	20 e0       	ldi	r18, 0x00	; 0
    5004:	30 e0       	ldi	r19, 0x00	; 0
    5006:	66 c0       	rjmp	.+204    	; 0x50d4 <_nrk_time_to_ticks+0x114>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    5008:	5b 01       	movw	r10, r22
    500a:	6c 01       	movw	r12, r24
    500c:	ee 24       	eor	r14, r14
    500e:	ff 24       	eor	r15, r15
    5010:	87 01       	movw	r16, r14
    5012:	50 e0       	ldi	r21, 0x00	; 0
    5014:	3d c0       	rjmp	.+122    	; 0x5090 <_nrk_time_to_ticks+0xd0>
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    5016:	fa 2d       	mov	r31, r10
    5018:	eb 2d       	mov	r30, r11
    501a:	e6 53       	subi	r30, 0x36	; 54
    501c:	91 e0       	ldi	r25, 0x01	; 1
    501e:	eb 15       	cp	r30, r11
    5020:	08 f0       	brcs	.+2      	; 0x5024 <_nrk_time_to_ticks+0x64>
    5022:	90 e0       	ldi	r25, 0x00	; 0
    5024:	8c 2d       	mov	r24, r12
    5026:	86 56       	subi	r24, 0x66	; 102
    5028:	21 e0       	ldi	r18, 0x01	; 1
    502a:	8c 15       	cp	r24, r12
    502c:	08 f0       	brcs	.+2      	; 0x5030 <_nrk_time_to_ticks+0x70>
    502e:	20 e0       	ldi	r18, 0x00	; 0
    5030:	79 2f       	mov	r23, r25
    5032:	78 0f       	add	r23, r24
    5034:	91 e0       	ldi	r25, 0x01	; 1
    5036:	78 17       	cp	r23, r24
    5038:	08 f0       	brcs	.+2      	; 0x503c <_nrk_time_to_ticks+0x7c>
    503a:	90 e0       	ldi	r25, 0x00	; 0
    503c:	29 2b       	or	r18, r25
    503e:	8d 2d       	mov	r24, r13
    5040:	85 5c       	subi	r24, 0xC5	; 197
    5042:	31 e0       	ldi	r19, 0x01	; 1
    5044:	8d 15       	cp	r24, r13
    5046:	08 f0       	brcs	.+2      	; 0x504a <_nrk_time_to_ticks+0x8a>
    5048:	30 e0       	ldi	r19, 0x00	; 0
    504a:	62 2f       	mov	r22, r18
    504c:	68 0f       	add	r22, r24
    504e:	91 e0       	ldi	r25, 0x01	; 1
    5050:	68 17       	cp	r22, r24
    5052:	08 f0       	brcs	.+2      	; 0x5056 <_nrk_time_to_ticks+0x96>
    5054:	90 e0       	ldi	r25, 0x00	; 0
    5056:	23 2f       	mov	r18, r19
    5058:	29 2b       	or	r18, r25
    505a:	2e 0d       	add	r18, r14
    505c:	91 e0       	ldi	r25, 0x01	; 1
    505e:	2e 15       	cp	r18, r14
    5060:	08 f0       	brcs	.+2      	; 0x5064 <_nrk_time_to_ticks+0xa4>
    5062:	90 e0       	ldi	r25, 0x00	; 0
    5064:	49 2f       	mov	r20, r25
    5066:	4f 0d       	add	r20, r15
    5068:	91 e0       	ldi	r25, 0x01	; 1
    506a:	4f 15       	cp	r20, r15
    506c:	08 f0       	brcs	.+2      	; 0x5070 <_nrk_time_to_ticks+0xb0>
    506e:	90 e0       	ldi	r25, 0x00	; 0
    5070:	39 2f       	mov	r19, r25
    5072:	30 0f       	add	r19, r16
    5074:	91 e0       	ldi	r25, 0x01	; 1
    5076:	30 17       	cp	r19, r16
    5078:	08 f0       	brcs	.+2      	; 0x507c <_nrk_time_to_ticks+0xbc>
    507a:	90 e0       	ldi	r25, 0x00	; 0
    507c:	91 0f       	add	r25, r17
    507e:	af 2e       	mov	r10, r31
    5080:	be 2e       	mov	r11, r30
    5082:	c7 2e       	mov	r12, r23
    5084:	d6 2e       	mov	r13, r22
    5086:	e2 2e       	mov	r14, r18
    5088:	f4 2e       	mov	r15, r20
    508a:	03 2f       	mov	r16, r19
    508c:	19 2f       	mov	r17, r25
    508e:	5f 5f       	subi	r21, 0xFF	; 255
    5090:	85 2f       	mov	r24, r21
    5092:	90 e0       	ldi	r25, 0x00	; 0
    5094:	a0 e0       	ldi	r26, 0x00	; 0
    5096:	b0 e0       	ldi	r27, 0x00	; 0
    5098:	86 15       	cp	r24, r6
    509a:	97 05       	cpc	r25, r7
    509c:	a8 05       	cpc	r26, r8
    509e:	b9 05       	cpc	r27, r9
    50a0:	08 f4       	brcc	.+2      	; 0x50a4 <_nrk_time_to_ticks+0xe4>
    50a2:	b9 cf       	rjmp	.-142    	; 0x5016 <_nrk_time_to_ticks+0x56>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    50a4:	95 01       	movw	r18, r10
    50a6:	a6 01       	movw	r20, r12
    50a8:	b7 01       	movw	r22, r14
    50aa:	c8 01       	movw	r24, r16
    50ac:	a3 eb       	ldi	r26, 0xB3	; 179
    50ae:	aa 2e       	mov	r10, r26
    50b0:	f6 ee       	ldi	r31, 0xE6	; 230
    50b2:	bf 2e       	mov	r11, r31
    50b4:	ee e0       	ldi	r30, 0x0E	; 14
    50b6:	ce 2e       	mov	r12, r30
    50b8:	dd 24       	eor	r13, r13
    50ba:	ee 24       	eor	r14, r14
    50bc:	ff 24       	eor	r15, r15
    50be:	00 e0       	ldi	r16, 0x00	; 0
    50c0:	10 e0       	ldi	r17, 0x00	; 0
    50c2:	0e 94 3f 3d 	call	0x7a7e	; 0x7a7e <__udivdi3>
    50c6:	06 c0       	rjmp	.+12     	; 0x50d4 <_nrk_time_to_ticks+0x114>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    50c8:	23 eb       	ldi	r18, 0xB3	; 179
    50ca:	36 ee       	ldi	r19, 0xE6	; 230
    50cc:	4e e0       	ldi	r20, 0x0E	; 14
    50ce:	50 e0       	ldi	r21, 0x00	; 0
    50d0:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    50d4:	c9 01       	movw	r24, r18
    50d6:	1f 91       	pop	r17
    50d8:	0f 91       	pop	r16
    50da:	ff 90       	pop	r15
    50dc:	ef 90       	pop	r14
    50de:	df 90       	pop	r13
    50e0:	cf 90       	pop	r12
    50e2:	bf 90       	pop	r11
    50e4:	af 90       	pop	r10
    50e6:	9f 90       	pop	r9
    50e8:	8f 90       	pop	r8
    50ea:	7f 90       	pop	r7
    50ec:	6f 90       	pop	r6
    50ee:	08 95       	ret

000050f0 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    50f0:	ef 92       	push	r14
    50f2:	ff 92       	push	r15
    50f4:	0f 93       	push	r16
    50f6:	1f 93       	push	r17
    50f8:	df 93       	push	r29
    50fa:	cf 93       	push	r28
    50fc:	cd b7       	in	r28, 0x3d	; 61
    50fe:	de b7       	in	r29, 0x3e	; 62
    5100:	28 97       	sbiw	r28, 0x08	; 8
    5102:	0f b6       	in	r0, 0x3f	; 63
    5104:	f8 94       	cli
    5106:	de bf       	out	0x3e, r29	; 62
    5108:	0f be       	out	0x3f, r0	; 63
    510a:	cd bf       	out	0x3d, r28	; 61
    510c:	7b 01       	movw	r14, r22
    510e:	8c 01       	movw	r16, r24
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
    5110:	73 70       	andi	r23, 0x03	; 3
    5112:	80 70       	andi	r24, 0x00	; 0
    5114:	90 70       	andi	r25, 0x00	; 0
    5116:	23 eb       	ldi	r18, 0xB3	; 179
    5118:	36 ee       	ldi	r19, 0xE6	; 230
    511a:	4e e0       	ldi	r20, 0x0E	; 14
    511c:	50 e0       	ldi	r21, 0x00	; 0
    511e:	0e 94 dd 4a 	call	0x95ba	; 0x95ba <__mulsi3>
    5122:	6d 83       	std	Y+5, r22	; 0x05
    5124:	7e 83       	std	Y+6, r23	; 0x06
    5126:	8f 83       	std	Y+7, r24	; 0x07
    5128:	98 87       	std	Y+8, r25	; 0x08
    512a:	a8 01       	movw	r20, r16
    512c:	97 01       	movw	r18, r14
    512e:	ba e0       	ldi	r27, 0x0A	; 10
    5130:	56 95       	lsr	r21
    5132:	47 95       	ror	r20
    5134:	37 95       	ror	r19
    5136:	27 95       	ror	r18
    5138:	ba 95       	dec	r27
    513a:	d1 f7       	brne	.-12     	; 0x5130 <_nrk_ticks_to_time+0x40>
    513c:	29 83       	std	Y+1, r18	; 0x01
    513e:	3a 83       	std	Y+2, r19	; 0x02
    5140:	4b 83       	std	Y+3, r20	; 0x03
    5142:	5c 83       	std	Y+4, r21	; 0x04
    5144:	3a 81       	ldd	r19, Y+2	; 0x02
    5146:	4b 81       	ldd	r20, Y+3	; 0x03
    5148:	5c 81       	ldd	r21, Y+4	; 0x04
}
    514a:	28 96       	adiw	r28, 0x08	; 8
    514c:	0f b6       	in	r0, 0x3f	; 63
    514e:	f8 94       	cli
    5150:	de bf       	out	0x3e, r29	; 62
    5152:	0f be       	out	0x3f, r0	; 63
    5154:	cd bf       	out	0x3d, r28	; 61
    5156:	cf 91       	pop	r28
    5158:	df 91       	pop	r29
    515a:	1f 91       	pop	r17
    515c:	0f 91       	pop	r16
    515e:	ff 90       	pop	r15
    5160:	ef 90       	pop	r14
    5162:	08 95       	ret

00005164 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    5164:	6f 92       	push	r6
    5166:	7f 92       	push	r7
    5168:	8f 92       	push	r8
    516a:	9f 92       	push	r9
    516c:	af 92       	push	r10
    516e:	bf 92       	push	r11
    5170:	cf 92       	push	r12
    5172:	df 92       	push	r13
    5174:	ef 92       	push	r14
    5176:	ff 92       	push	r15
    5178:	0f 93       	push	r16
    517a:	1f 93       	push	r17
    517c:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    517e:	60 80       	ld	r6, Z
    5180:	71 80       	ldd	r7, Z+1	; 0x01
    5182:	82 80       	ldd	r8, Z+2	; 0x02
    5184:	93 80       	ldd	r9, Z+3	; 0x03
    5186:	64 81       	ldd	r22, Z+4	; 0x04
    5188:	75 81       	ldd	r23, Z+5	; 0x05
    518a:	86 81       	ldd	r24, Z+6	; 0x06
    518c:	97 81       	ldd	r25, Z+7	; 0x07
    518e:	61 14       	cp	r6, r1
    5190:	71 04       	cpc	r7, r1
    5192:	81 04       	cpc	r8, r1
    5194:	91 04       	cpc	r9, r1
    5196:	09 f4       	brne	.+2      	; 0x519a <_nrk_time_to_ticks_long+0x36>
    5198:	60 c0       	rjmp	.+192    	; 0x525a <_nrk_time_to_ticks_long+0xf6>
{
   tmp=t->nano_secs;
    519a:	5b 01       	movw	r10, r22
    519c:	6c 01       	movw	r12, r24
    519e:	ee 24       	eor	r14, r14
    51a0:	ff 24       	eor	r15, r15
    51a2:	87 01       	movw	r16, r14
    51a4:	50 e0       	ldi	r21, 0x00	; 0
    51a6:	3d c0       	rjmp	.+122    	; 0x5222 <_nrk_time_to_ticks_long+0xbe>
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    51a8:	fa 2d       	mov	r31, r10
    51aa:	eb 2d       	mov	r30, r11
    51ac:	e6 53       	subi	r30, 0x36	; 54
    51ae:	91 e0       	ldi	r25, 0x01	; 1
    51b0:	eb 15       	cp	r30, r11
    51b2:	08 f0       	brcs	.+2      	; 0x51b6 <_nrk_time_to_ticks_long+0x52>
    51b4:	90 e0       	ldi	r25, 0x00	; 0
    51b6:	8c 2d       	mov	r24, r12
    51b8:	86 56       	subi	r24, 0x66	; 102
    51ba:	21 e0       	ldi	r18, 0x01	; 1
    51bc:	8c 15       	cp	r24, r12
    51be:	08 f0       	brcs	.+2      	; 0x51c2 <_nrk_time_to_ticks_long+0x5e>
    51c0:	20 e0       	ldi	r18, 0x00	; 0
    51c2:	79 2f       	mov	r23, r25
    51c4:	78 0f       	add	r23, r24
    51c6:	91 e0       	ldi	r25, 0x01	; 1
    51c8:	78 17       	cp	r23, r24
    51ca:	08 f0       	brcs	.+2      	; 0x51ce <_nrk_time_to_ticks_long+0x6a>
    51cc:	90 e0       	ldi	r25, 0x00	; 0
    51ce:	29 2b       	or	r18, r25
    51d0:	8d 2d       	mov	r24, r13
    51d2:	85 5c       	subi	r24, 0xC5	; 197
    51d4:	31 e0       	ldi	r19, 0x01	; 1
    51d6:	8d 15       	cp	r24, r13
    51d8:	08 f0       	brcs	.+2      	; 0x51dc <_nrk_time_to_ticks_long+0x78>
    51da:	30 e0       	ldi	r19, 0x00	; 0
    51dc:	62 2f       	mov	r22, r18
    51de:	68 0f       	add	r22, r24
    51e0:	91 e0       	ldi	r25, 0x01	; 1
    51e2:	68 17       	cp	r22, r24
    51e4:	08 f0       	brcs	.+2      	; 0x51e8 <_nrk_time_to_ticks_long+0x84>
    51e6:	90 e0       	ldi	r25, 0x00	; 0
    51e8:	23 2f       	mov	r18, r19
    51ea:	29 2b       	or	r18, r25
    51ec:	2e 0d       	add	r18, r14
    51ee:	91 e0       	ldi	r25, 0x01	; 1
    51f0:	2e 15       	cp	r18, r14
    51f2:	08 f0       	brcs	.+2      	; 0x51f6 <_nrk_time_to_ticks_long+0x92>
    51f4:	90 e0       	ldi	r25, 0x00	; 0
    51f6:	49 2f       	mov	r20, r25
    51f8:	4f 0d       	add	r20, r15
    51fa:	91 e0       	ldi	r25, 0x01	; 1
    51fc:	4f 15       	cp	r20, r15
    51fe:	08 f0       	brcs	.+2      	; 0x5202 <_nrk_time_to_ticks_long+0x9e>
    5200:	90 e0       	ldi	r25, 0x00	; 0
    5202:	39 2f       	mov	r19, r25
    5204:	30 0f       	add	r19, r16
    5206:	91 e0       	ldi	r25, 0x01	; 1
    5208:	30 17       	cp	r19, r16
    520a:	08 f0       	brcs	.+2      	; 0x520e <_nrk_time_to_ticks_long+0xaa>
    520c:	90 e0       	ldi	r25, 0x00	; 0
    520e:	91 0f       	add	r25, r17
    5210:	af 2e       	mov	r10, r31
    5212:	be 2e       	mov	r11, r30
    5214:	c7 2e       	mov	r12, r23
    5216:	d6 2e       	mov	r13, r22
    5218:	e2 2e       	mov	r14, r18
    521a:	f4 2e       	mov	r15, r20
    521c:	03 2f       	mov	r16, r19
    521e:	19 2f       	mov	r17, r25
    5220:	5f 5f       	subi	r21, 0xFF	; 255
    5222:	85 2f       	mov	r24, r21
    5224:	90 e0       	ldi	r25, 0x00	; 0
    5226:	a0 e0       	ldi	r26, 0x00	; 0
    5228:	b0 e0       	ldi	r27, 0x00	; 0
    522a:	86 15       	cp	r24, r6
    522c:	97 05       	cpc	r25, r7
    522e:	a8 05       	cpc	r26, r8
    5230:	b9 05       	cpc	r27, r9
    5232:	08 f4       	brcc	.+2      	; 0x5236 <_nrk_time_to_ticks_long+0xd2>
    5234:	b9 cf       	rjmp	.-142    	; 0x51a8 <_nrk_time_to_ticks_long+0x44>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    5236:	95 01       	movw	r18, r10
    5238:	a6 01       	movw	r20, r12
    523a:	b7 01       	movw	r22, r14
    523c:	c8 01       	movw	r24, r16
    523e:	e3 eb       	ldi	r30, 0xB3	; 179
    5240:	ae 2e       	mov	r10, r30
    5242:	06 ee       	ldi	r16, 0xE6	; 230
    5244:	b0 2e       	mov	r11, r16
    5246:	1e e0       	ldi	r17, 0x0E	; 14
    5248:	c1 2e       	mov	r12, r17
    524a:	dd 24       	eor	r13, r13
    524c:	ee 24       	eor	r14, r14
    524e:	ff 24       	eor	r15, r15
    5250:	00 e0       	ldi	r16, 0x00	; 0
    5252:	10 e0       	ldi	r17, 0x00	; 0
    5254:	0e 94 3f 3d 	call	0x7a7e	; 0x7a7e <__udivdi3>
    5258:	06 c0       	rjmp	.+12     	; 0x5266 <_nrk_time_to_ticks_long+0x102>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    525a:	23 eb       	ldi	r18, 0xB3	; 179
    525c:	36 ee       	ldi	r19, 0xE6	; 230
    525e:	4e e0       	ldi	r20, 0x0E	; 14
    5260:	50 e0       	ldi	r21, 0x00	; 0
    5262:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
}
return ticks;
}
    5266:	b9 01       	movw	r22, r18
    5268:	ca 01       	movw	r24, r20
    526a:	1f 91       	pop	r17
    526c:	0f 91       	pop	r16
    526e:	ff 90       	pop	r15
    5270:	ef 90       	pop	r14
    5272:	df 90       	pop	r13
    5274:	cf 90       	pop	r12
    5276:	bf 90       	pop	r11
    5278:	af 90       	pop	r10
    527a:	9f 90       	pop	r9
    527c:	8f 90       	pop	r8
    527e:	7f 90       	pop	r7
    5280:	6f 90       	pop	r6
    5282:	08 95       	ret

00005284 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    5284:	ef 92       	push	r14
    5286:	ff 92       	push	r15
    5288:	0f 93       	push	r16
    528a:	1f 93       	push	r17
    528c:	cf 93       	push	r28
    528e:	df 93       	push	r29
    5290:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    5292:	1c 82       	std	Y+4, r1	; 0x04
    5294:	1d 82       	std	Y+5, r1	; 0x05
    5296:	1e 82       	std	Y+6, r1	; 0x06
    5298:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    529a:	80 91 0e 08 	lds	r24, 0x080E
    529e:	90 91 0f 08 	lds	r25, 0x080F
    52a2:	a0 91 10 08 	lds	r26, 0x0810
    52a6:	b0 91 11 08 	lds	r27, 0x0811
    52aa:	88 83       	st	Y, r24
    52ac:	99 83       	std	Y+1, r25	; 0x01
    52ae:	aa 83       	std	Y+2, r26	; 0x02
    52b0:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    52b2:	e0 90 12 08 	lds	r14, 0x0812
    52b6:	f0 90 13 08 	lds	r15, 0x0813
    52ba:	00 91 14 08 	lds	r16, 0x0814
    52be:	10 91 15 08 	lds	r17, 0x0815
    52c2:	ec 82       	std	Y+4, r14	; 0x04
    52c4:	fd 82       	std	Y+5, r15	; 0x05
    52c6:	0e 83       	std	Y+6, r16	; 0x06
    52c8:	1f 83       	std	Y+7, r17	; 0x07
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    52ca:	0e 94 25 2e 	call	0x5c4a	; 0x5c4a <_nrk_os_timer_get>
    52ce:	90 e0       	ldi	r25, 0x00	; 0
    52d0:	a0 e0       	ldi	r26, 0x00	; 0
    52d2:	b0 e0       	ldi	r27, 0x00	; 0
    52d4:	bc 01       	movw	r22, r24
    52d6:	cd 01       	movw	r24, r26
    52d8:	23 eb       	ldi	r18, 0xB3	; 179
    52da:	36 ee       	ldi	r19, 0xE6	; 230
    52dc:	4e e0       	ldi	r20, 0x0E	; 14
    52de:	50 e0       	ldi	r21, 0x00	; 0
    52e0:	0e 94 dd 4a 	call	0x95ba	; 0x95ba <__mulsi3>
    52e4:	e6 0e       	add	r14, r22
    52e6:	f7 1e       	adc	r15, r23
    52e8:	08 1f       	adc	r16, r24
    52ea:	19 1f       	adc	r17, r25
    52ec:	ec 82       	std	Y+4, r14	; 0x04
    52ee:	fd 82       	std	Y+5, r15	; 0x05
    52f0:	0e 83       	std	Y+6, r16	; 0x06
    52f2:	1f 83       	std	Y+7, r17	; 0x07
    52f4:	13 c0       	rjmp	.+38     	; 0x531c <nrk_time_get+0x98>
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    52f6:	80 50       	subi	r24, 0x00	; 0
    52f8:	9a 4c       	sbci	r25, 0xCA	; 202
    52fa:	aa 49       	sbci	r26, 0x9A	; 154
    52fc:	bb 43       	sbci	r27, 0x3B	; 59
    52fe:	8c 83       	std	Y+4, r24	; 0x04
    5300:	9d 83       	std	Y+5, r25	; 0x05
    5302:	ae 83       	std	Y+6, r26	; 0x06
    5304:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    5306:	88 81       	ld	r24, Y
    5308:	99 81       	ldd	r25, Y+1	; 0x01
    530a:	aa 81       	ldd	r26, Y+2	; 0x02
    530c:	bb 81       	ldd	r27, Y+3	; 0x03
    530e:	01 96       	adiw	r24, 0x01	; 1
    5310:	a1 1d       	adc	r26, r1
    5312:	b1 1d       	adc	r27, r1
    5314:	88 83       	st	Y, r24
    5316:	99 83       	std	Y+1, r25	; 0x01
    5318:	aa 83       	std	Y+2, r26	; 0x02
    531a:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    531c:	8c 81       	ldd	r24, Y+4	; 0x04
    531e:	9d 81       	ldd	r25, Y+5	; 0x05
    5320:	ae 81       	ldd	r26, Y+6	; 0x06
    5322:	bf 81       	ldd	r27, Y+7	; 0x07
    5324:	80 30       	cpi	r24, 0x00	; 0
    5326:	2a ec       	ldi	r18, 0xCA	; 202
    5328:	92 07       	cpc	r25, r18
    532a:	2a e9       	ldi	r18, 0x9A	; 154
    532c:	a2 07       	cpc	r26, r18
    532e:	2b e3       	ldi	r18, 0x3B	; 59
    5330:	b2 07       	cpc	r27, r18
    5332:	08 f7       	brcc	.-62     	; 0x52f6 <nrk_time_get+0x72>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    t->secs++;
    }

}
    5334:	df 91       	pop	r29
    5336:	cf 91       	pop	r28
    5338:	1f 91       	pop	r17
    533a:	0f 91       	pop	r16
    533c:	ff 90       	pop	r15
    533e:	ef 90       	pop	r14
    5340:	08 95       	ret

00005342 <nrk_idle_task>:
#include <nrk_platform_time.h>
#include <nrk_scheduler.h>
#include <stdio.h>

void nrk_idle_task()
{
    5342:	0f 93       	push	r16
    5344:	1f 93       	push	r17

  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    5346:	01 e0       	ldi	r16, 0x01	; 1
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
    5348:	12 e0       	ldi	r17, 0x02	; 2
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{

  nrk_stack_check(); 
    534a:	0e 94 9f 20 	call	0x413e	; 0x413e <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    534e:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <_nrk_get_next_wakeup>
    5352:	85 31       	cpi	r24, 0x15	; 21
    5354:	28 f4       	brcc	.+10     	; 0x5360 <nrk_idle_task+0x1e>
    {
	    _nrk_cpu_state=CPU_IDLE;
    5356:	00 93 0b 08 	sts	0x080B, r16
	    nrk_idle();
    535a:	0e 94 92 2f 	call	0x5f24	; 0x5f24 <nrk_idle>
    535e:	08 c0       	rjmp	.+16     	; 0x5370 <nrk_idle_task+0x2e>
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
    5360:	8a e0       	ldi	r24, 0x0A	; 10
    5362:	90 e0       	ldi	r25, 0x00	; 0
    5364:	0e 94 89 2d 	call	0x5b12	; 0x5b12 <nrk_spin_wait_us>
	    _nrk_cpu_state=CPU_SLEEP;
    5368:	10 93 0b 08 	sts	0x080B, r17
	    nrk_sleep();
    536c:	0e 94 86 2f 	call	0x5f0c	; 0x5f0c <nrk_sleep>
	    nrk_idle();
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    5370:	80 91 1c 06 	lds	r24, 0x061C
    5374:	85 35       	cpi	r24, 0x55	; 85
    5376:	19 f0       	breq	.+6      	; 0x537e <nrk_idle_task+0x3c>
    5378:	88 e0       	ldi	r24, 0x08	; 8
    537a:	0e 94 95 1f 	call	0x3f2a	; 0x3f2a <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    537e:	80 91 7e 10 	lds	r24, 0x107E
    5382:	85 35       	cpi	r24, 0x55	; 85
    5384:	11 f3       	breq	.-60     	; 0x534a <nrk_idle_task+0x8>
    5386:	88 e0       	ldi	r24, 0x08	; 8
    5388:	0e 94 95 1f 	call	0x3f2a	; 0x3f2a <nrk_error_add>
    538c:	de cf       	rjmp	.-68     	; 0x534a <nrk_idle_task+0x8>

0000538e <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    538e:	4f 92       	push	r4
    5390:	5f 92       	push	r5
    5392:	6f 92       	push	r6
    5394:	7f 92       	push	r7
    5396:	8f 92       	push	r8
    5398:	9f 92       	push	r9
    539a:	af 92       	push	r10
    539c:	bf 92       	push	r11
    539e:	cf 92       	push	r12
    53a0:	df 92       	push	r13
    53a2:	ef 92       	push	r14
    53a4:	ff 92       	push	r15
    53a6:	0f 93       	push	r16
    53a8:	1f 93       	push	r17
    53aa:	cf 93       	push	r28
    53ac:	df 93       	push	r29
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    _nrk_precision_os_timer_reset();
    53ae:	0e 94 1e 2e 	call	0x5c3c	; 0x5c3c <_nrk_precision_os_timer_reset>
    nrk_int_disable();   // this should be removed...  Not needed
    53b2:	0e 94 b5 14 	call	0x296a	; 0x296a <nrk_int_disable>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_high_speed_timer_reset();
    start_time_stamp=_nrk_high_speed_timer_get();
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    53b6:	8a ef       	ldi	r24, 0xFA	; 250
    53b8:	0e 94 22 2e 	call	0x5c44	; 0x5c44 <_nrk_set_next_wakeup>
    next_wake=60000;
    // Safety zone starts here....


#ifdef NRK_WATCHDOG
    nrk_watchdog_reset();
    53bc:	0e 94 64 2f 	call	0x5ec8	; 0x5ec8 <nrk_watchdog_reset>
#endif

#ifdef NRK_SW_WDT
    _nrk_sw_wdt_check();
    53c0:	0e 94 0d 2d 	call	0x5a1a	; 0x5a1a <_nrk_sw_wdt_check>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    53c4:	d0 90 84 05 	lds	r13, 0x0584
    53c8:	6d 2d       	mov	r22, r13
    53ca:	70 e0       	ldi	r23, 0x00	; 0
    53cc:	80 e0       	ldi	r24, 0x00	; 0
    53ce:	90 e0       	ldi	r25, 0x00	; 0
    53d0:	23 eb       	ldi	r18, 0xB3	; 179
    53d2:	36 ee       	ldi	r19, 0xE6	; 230
    53d4:	4e e0       	ldi	r20, 0x0E	; 14
    53d6:	50 e0       	ldi	r21, 0x00	; 0
    53d8:	0e 94 dd 4a 	call	0x95ba	; 0x95ba <__mulsi3>
    53dc:	7b 01       	movw	r14, r22
    53de:	8c 01       	movw	r16, r24
    53e0:	80 91 12 08 	lds	r24, 0x0812
    53e4:	90 91 13 08 	lds	r25, 0x0813
    53e8:	a0 91 14 08 	lds	r26, 0x0814
    53ec:	b0 91 15 08 	lds	r27, 0x0815
    53f0:	e8 0e       	add	r14, r24
    53f2:	f9 1e       	adc	r15, r25
    53f4:	0a 1f       	adc	r16, r26
    53f6:	1b 1f       	adc	r17, r27
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    53f8:	c8 01       	movw	r24, r16
    53fa:	b7 01       	movw	r22, r14
    53fc:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    5400:	e6 1a       	sub	r14, r22
    5402:	f7 0a       	sbc	r15, r23
    5404:	08 0b       	sbc	r16, r24
    5406:	19 0b       	sbc	r17, r25
    5408:	e0 92 12 08 	sts	0x0812, r14
    540c:	f0 92 13 08 	sts	0x0813, r15
    5410:	00 93 14 08 	sts	0x0814, r16
    5414:	10 93 15 08 	sts	0x0815, r17

#ifdef NRK_STATS_TRACKER
    if(nrk_cur_task_TCB->task_ID==NRK_IDLE_TASK_ID)
    5418:	e0 91 17 08 	lds	r30, 0x0817
    541c:	f0 91 18 08 	lds	r31, 0x0818
    5420:	90 85       	ldd	r25, Z+8	; 0x08
    5422:	99 23       	and	r25, r25
    5424:	b9 f4       	brne	.+46     	; 0x5454 <_nrk_scheduler+0xc6>
    {
        if(_nrk_cpu_state==CPU_SLEEP) _nrk_stats_sleep(_nrk_prev_timer_val);
    5426:	80 91 0b 08 	lds	r24, 0x080B
    542a:	82 30       	cpi	r24, 0x02	; 2
    542c:	19 f4       	brne	.+6      	; 0x5434 <_nrk_scheduler+0xa6>
    542e:	8d 2d       	mov	r24, r13
    5430:	0e 94 3e 1d 	call	0x3a7c	; 0x3a7c <_nrk_stats_sleep>
        _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    5434:	e0 91 17 08 	lds	r30, 0x0817
    5438:	f0 91 18 08 	lds	r31, 0x0818
    543c:	80 85       	ldd	r24, Z+8	; 0x08
    543e:	60 91 84 05 	lds	r22, 0x0584
    5442:	0e 94 ce 17 	call	0x2f9c	; 0x2f9c <_nrk_stats_task_preempted>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    5446:	e0 91 17 08 	lds	r30, 0x0817
    544a:	f0 91 18 08 	lds	r31, 0x0818
    544e:	80 85       	ldd	r24, Z+8	; 0x08
    5450:	60 e0       	ldi	r22, 0x00	; 0
    5452:	05 c0       	rjmp	.+10     	; 0x545e <_nrk_scheduler+0xd0>
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    5454:	85 81       	ldd	r24, Z+5	; 0x05
    5456:	88 23       	and	r24, r24
    5458:	29 f0       	breq	.+10     	; 0x5464 <_nrk_scheduler+0xd6>
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    545a:	89 2f       	mov	r24, r25
    545c:	6d 2d       	mov	r22, r13
    545e:	0e 94 88 18 	call	0x3110	; 0x3110 <_nrk_stats_task_suspend>
    5462:	04 c0       	rjmp	.+8      	; 0x546c <_nrk_scheduler+0xde>
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    5464:	89 2f       	mov	r24, r25
    5466:	6d 2d       	mov	r22, r13
    5468:	0e 94 ce 17 	call	0x2f9c	; 0x2f9c <_nrk_stats_task_preempted>
    546c:	80 91 0e 08 	lds	r24, 0x080E
    5470:	90 91 0f 08 	lds	r25, 0x080F
    5474:	a0 91 10 08 	lds	r26, 0x0810
    5478:	b0 91 11 08 	lds	r27, 0x0811
    547c:	20 91 12 08 	lds	r18, 0x0812
    5480:	30 91 13 08 	lds	r19, 0x0813
    5484:	40 91 14 08 	lds	r20, 0x0814
    5488:	50 91 15 08 	lds	r21, 0x0815
    548c:	1b c0       	rjmp	.+54     	; 0x54c4 <_nrk_scheduler+0x136>
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    548e:	e1 2c       	mov	r14, r1
    5490:	e6 e3       	ldi	r30, 0x36	; 54
    5492:	fe 2e       	mov	r15, r30
    5494:	e5 e6       	ldi	r30, 0x65	; 101
    5496:	0e 2f       	mov	r16, r30
    5498:	e4 ec       	ldi	r30, 0xC4	; 196
    549a:	1e 2f       	mov	r17, r30
    549c:	e2 0e       	add	r14, r18
    549e:	f3 1e       	adc	r15, r19
    54a0:	04 1f       	adc	r16, r20
    54a2:	15 1f       	adc	r17, r21
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    54a4:	c8 01       	movw	r24, r16
    54a6:	b7 01       	movw	r22, r14
    54a8:	23 eb       	ldi	r18, 0xB3	; 179
    54aa:	36 ee       	ldi	r19, 0xE6	; 230
    54ac:	4e e0       	ldi	r20, 0x0E	; 14
    54ae:	50 e0       	ldi	r21, 0x00	; 0
    54b0:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    54b4:	a8 01       	movw	r20, r16
    54b6:	97 01       	movw	r18, r14
    54b8:	26 1b       	sub	r18, r22
    54ba:	37 0b       	sbc	r19, r23
    54bc:	48 0b       	sbc	r20, r24
    54be:	59 0b       	sbc	r21, r25
    54c0:	d6 01       	movw	r26, r12
    54c2:	c5 01       	movw	r24, r10
    54c4:	5c 01       	movw	r10, r24
    54c6:	6d 01       	movw	r12, r26
    54c8:	08 94       	sec
    54ca:	a1 1c       	adc	r10, r1
    54cc:	b1 1c       	adc	r11, r1
    54ce:	c1 1c       	adc	r12, r1
    54d0:	d1 1c       	adc	r13, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    54d2:	20 30       	cpi	r18, 0x00	; 0
    54d4:	6a ec       	ldi	r22, 0xCA	; 202
    54d6:	36 07       	cpc	r19, r22
    54d8:	6a e9       	ldi	r22, 0x9A	; 154
    54da:	46 07       	cpc	r20, r22
    54dc:	6b e3       	ldi	r22, 0x3B	; 59
    54de:	56 07       	cpc	r21, r22
    54e0:	b0 f6       	brcc	.-84     	; 0x548e <_nrk_scheduler+0x100>
    54e2:	80 93 0e 08 	sts	0x080E, r24
    54e6:	90 93 0f 08 	sts	0x080F, r25
    54ea:	a0 93 10 08 	sts	0x0810, r26
    54ee:	b0 93 11 08 	sts	0x0811, r27
    54f2:	20 93 12 08 	sts	0x0812, r18
    54f6:	30 93 13 08 	sts	0x0813, r19
    54fa:	40 93 14 08 	sts	0x0814, r20
    54fe:	50 93 15 08 	sts	0x0815, r21
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    5502:	e0 91 17 08 	lds	r30, 0x0817
    5506:	f0 91 18 08 	lds	r31, 0x0818
    550a:	85 81       	ldd	r24, Z+5	; 0x05
    550c:	88 23       	and	r24, r24
    550e:	b9 f0       	breq	.+46     	; 0x553e <_nrk_scheduler+0x1b0>
    5510:	81 85       	ldd	r24, Z+9	; 0x09
    5512:	84 30       	cpi	r24, 0x04	; 4
    5514:	a1 f0       	breq	.+40     	; 0x553e <_nrk_scheduler+0x1b0>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    5516:	87 81       	ldd	r24, Z+7	; 0x07
    5518:	82 30       	cpi	r24, 0x02	; 2
    551a:	29 f0       	breq	.+10     	; 0x5526 <_nrk_scheduler+0x198>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    551c:	88 23       	and	r24, r24
    551e:	41 f0       	breq	.+16     	; 0x5530 <_nrk_scheduler+0x1a2>
    5520:	86 81       	ldd	r24, Z+6	; 0x06
    5522:	88 23       	and	r24, r24
    5524:	11 f4       	brne	.+4      	; 0x552a <_nrk_scheduler+0x19c>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    5526:	85 e0       	ldi	r24, 0x05	; 5
    5528:	01 c0       	rjmp	.+2      	; 0x552c <_nrk_scheduler+0x19e>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    552a:	83 e0       	ldi	r24, 0x03	; 3
    552c:	81 87       	std	Z+9, r24	; 0x09
    552e:	04 c0       	rjmp	.+8      	; 0x5538 <_nrk_scheduler+0x1aa>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    5530:	83 e0       	ldi	r24, 0x03	; 3
    5532:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    5534:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    5536:	16 82       	std	Z+6, r1	; 0x06
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    5538:	80 85       	ldd	r24, Z+8	; 0x08
    553a:	0e 94 11 24 	call	0x4822	; 0x4822 <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    553e:	e0 91 17 08 	lds	r30, 0x0817
    5542:	f0 91 18 08 	lds	r31, 0x0818
    5546:	85 8d       	ldd	r24, Z+29	; 0x1d
    5548:	96 8d       	ldd	r25, Z+30	; 0x1e
    554a:	89 2b       	or	r24, r25
    554c:	e9 f1       	breq	.+122    	; 0x55c8 <_nrk_scheduler+0x23a>
    554e:	40 85       	ldd	r20, Z+8	; 0x08
    5550:	44 23       	and	r20, r20
    5552:	d1 f1       	breq	.+116    	; 0x55c8 <_nrk_scheduler+0x23a>
    5554:	81 85       	ldd	r24, Z+9	; 0x09
    5556:	84 30       	cpi	r24, 0x04	; 4
    5558:	b9 f1       	breq	.+110    	; 0x55c8 <_nrk_scheduler+0x23a>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    555a:	21 8d       	ldd	r18, Z+25	; 0x19
    555c:	32 8d       	ldd	r19, Z+26	; 0x1a
    555e:	80 91 84 05 	lds	r24, 0x0584
    5562:	90 e0       	ldi	r25, 0x00	; 0
    5564:	28 17       	cp	r18, r24
    5566:	39 07       	cpc	r19, r25
    5568:	90 f4       	brcc	.+36     	; 0x558e <_nrk_scheduler+0x200>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    556a:	84 2f       	mov	r24, r20
    556c:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    5570:	e0 91 17 08 	lds	r30, 0x0817
    5574:	f0 91 18 08 	lds	r31, 0x0818
    5578:	82 e0       	ldi	r24, 0x02	; 2
    557a:	60 85       	ldd	r22, Z+8	; 0x08
    557c:	0e 94 7e 1f 	call	0x3efc	; 0x3efc <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    5580:	e0 91 17 08 	lds	r30, 0x0817
    5584:	f0 91 18 08 	lds	r31, 0x0818
    5588:	12 8e       	std	Z+26, r1	; 0x1a
    558a:	11 8e       	std	Z+25, r1	; 0x19
    558c:	04 c0       	rjmp	.+8      	; 0x5596 <_nrk_scheduler+0x208>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    558e:	28 1b       	sub	r18, r24
    5590:	39 0b       	sbc	r19, r25
    5592:	32 8f       	std	Z+26, r19	; 0x1a
    5594:	21 8f       	std	Z+25, r18	; 0x19

        task_ID= nrk_cur_task_TCB->task_ID;
    5596:	e0 91 17 08 	lds	r30, 0x0817
    559a:	f0 91 18 08 	lds	r31, 0x0818
    559e:	10 85       	ldd	r17, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    55a0:	81 8d       	ldd	r24, Z+25	; 0x19
    55a2:	92 8d       	ldd	r25, Z+26	; 0x1a
    55a4:	89 2b       	or	r24, r25
    55a6:	81 f4       	brne	.+32     	; 0x55c8 <_nrk_scheduler+0x23a>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    55a8:	81 2f       	mov	r24, r17
    55aa:	0e 94 29 17 	call	0x2e52	; 0x2e52 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    55ae:	83 e0       	ldi	r24, 0x03	; 3
    55b0:	61 2f       	mov	r22, r17
    55b2:	0e 94 7e 1f 	call	0x3efc	; 0x3efc <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    55b6:	e0 91 17 08 	lds	r30, 0x0817
    55ba:	f0 91 18 08 	lds	r31, 0x0818
    55be:	83 e0       	ldi	r24, 0x03	; 3
    55c0:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    55c2:	81 2f       	mov	r24, r17
    55c4:	0e 94 11 24 	call	0x4822	; 0x4822 <nrk_rem_from_readyQ>
    55c8:	c1 e6       	ldi	r28, 0x61	; 97
    55ca:	d7 e0       	ldi	r29, 0x07	; 7
    55cc:	ee 24       	eor	r14, r14
    55ce:	70 e6       	ldi	r23, 0x60	; 96
    55d0:	c7 2e       	mov	r12, r23
    55d2:	7a ee       	ldi	r23, 0xEA	; 234
    55d4:	d7 2e       	mov	r13, r23
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
                    nrk_task_TCB[task_ID].num_periods=1;
    55d6:	61 e0       	ldi	r22, 0x01	; 1
    55d8:	46 2e       	mov	r4, r22
    55da:	51 2c       	mov	r5, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    55dc:	5a ef       	ldi	r21, 0xFA	; 250
    55de:	65 2e       	mov	r6, r21
    55e0:	71 2c       	mov	r7, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    55e2:	42 e0       	ldi	r20, 0x02	; 2
    55e4:	f4 2e       	mov	r15, r20
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    55e6:	31 e0       	ldi	r19, 0x01	; 1
    55e8:	83 2e       	mov	r8, r19
    55ea:	91 2c       	mov	r9, r1
    55ec:	a1 2c       	mov	r10, r1
    55ee:	b1 2c       	mov	r11, r1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    55f0:	8b 81       	ldd	r24, Y+3	; 0x03
    55f2:	8f 3f       	cpi	r24, 0xFF	; 255
    55f4:	09 f4       	brne	.+2      	; 0x55f8 <_nrk_scheduler+0x26a>
    55f6:	8b c0       	rjmp	.+278    	; 0x570e <_nrk_scheduler+0x380>
        nrk_task_TCB[task_ID].suspend_flag=0;
    55f8:	18 82       	st	Y, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    55fa:	88 23       	and	r24, r24
    55fc:	91 f1       	breq	.+100    	; 0x5662 <_nrk_scheduler+0x2d4>
    55fe:	8c 81       	ldd	r24, Y+4	; 0x04
    5600:	84 30       	cpi	r24, 0x04	; 4
    5602:	79 f1       	breq	.+94     	; 0x5662 <_nrk_scheduler+0x2d4>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    5604:	28 89       	ldd	r18, Y+16	; 0x10
    5606:	39 89       	ldd	r19, Y+17	; 0x11
    5608:	80 91 84 05 	lds	r24, 0x0584
    560c:	90 e0       	ldi	r25, 0x00	; 0
    560e:	28 17       	cp	r18, r24
    5610:	39 07       	cpc	r19, r25
    5612:	28 f0       	brcs	.+10     	; 0x561e <_nrk_scheduler+0x290>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    5614:	28 1b       	sub	r18, r24
    5616:	39 0b       	sbc	r19, r25
    5618:	39 8b       	std	Y+17, r19	; 0x11
    561a:	28 8b       	std	Y+16, r18	; 0x10
    561c:	02 c0       	rjmp	.+4      	; 0x5622 <_nrk_scheduler+0x294>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    561e:	19 8a       	std	Y+17, r1	; 0x11
    5620:	18 8a       	std	Y+16, r1	; 0x10
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    5622:	2a 89       	ldd	r18, Y+18	; 0x12
    5624:	3b 89       	ldd	r19, Y+19	; 0x13
    5626:	28 17       	cp	r18, r24
    5628:	39 07       	cpc	r19, r25
    562a:	28 f0       	brcs	.+10     	; 0x5636 <_nrk_scheduler+0x2a8>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    562c:	28 1b       	sub	r18, r24
    562e:	39 0b       	sbc	r19, r25
    5630:	3b 8b       	std	Y+19, r19	; 0x13
    5632:	2a 8b       	std	Y+18, r18	; 0x12
    5634:	0e c0       	rjmp	.+28     	; 0x5652 <_nrk_scheduler+0x2c4>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    5636:	6e 89       	ldd	r22, Y+22	; 0x16
    5638:	7f 89       	ldd	r23, Y+23	; 0x17
    563a:	86 17       	cp	r24, r22
    563c:	97 07       	cpc	r25, r23
    563e:	28 f4       	brcc	.+10     	; 0x564a <_nrk_scheduler+0x2bc>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    5640:	68 1b       	sub	r22, r24
    5642:	79 0b       	sbc	r23, r25
    5644:	7b 8b       	std	Y+19, r23	; 0x13
    5646:	6a 8b       	std	Y+18, r22	; 0x12
    5648:	04 c0       	rjmp	.+8      	; 0x5652 <_nrk_scheduler+0x2c4>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    564a:	0e 94 fc 4a 	call	0x95f8	; 0x95f8 <__udivmodhi4>
    564e:	9b 8b       	std	Y+19, r25	; 0x13
    5650:	8a 8b       	std	Y+18, r24	; 0x12
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    5652:	8a 89       	ldd	r24, Y+18	; 0x12
    5654:	9b 89       	ldd	r25, Y+19	; 0x13
    5656:	89 2b       	or	r24, r25
    5658:	21 f4       	brne	.+8      	; 0x5662 <_nrk_scheduler+0x2d4>
    565a:	8e 89       	ldd	r24, Y+22	; 0x16
    565c:	9f 89       	ldd	r25, Y+23	; 0x17
    565e:	9b 8b       	std	Y+19, r25	; 0x13
    5660:	8a 8b       	std	Y+18, r24	; 0x12

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    5662:	8c 81       	ldd	r24, Y+4	; 0x04
    5664:	83 30       	cpi	r24, 0x03	; 3
    5666:	09 f0       	breq	.+2      	; 0x566a <_nrk_scheduler+0x2dc>
    5668:	52 c0       	rjmp	.+164    	; 0x570e <_nrk_scheduler+0x380>
        {
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    566a:	88 89       	ldd	r24, Y+16	; 0x10
    566c:	99 89       	ldd	r25, Y+17	; 0x11
    566e:	89 2b       	or	r24, r25
    5670:	09 f0       	breq	.+2      	; 0x5674 <_nrk_scheduler+0x2e6>
    5672:	45 c0       	rjmp	.+138    	; 0x56fe <_nrk_scheduler+0x370>
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    5674:	8a 81       	ldd	r24, Y+2	; 0x02
    5676:	88 23       	and	r24, r24
    5678:	91 f0       	breq	.+36     	; 0x569e <_nrk_scheduler+0x310>
    567a:	89 81       	ldd	r24, Y+1	; 0x01
    567c:	88 23       	and	r24, r24
    567e:	79 f0       	breq	.+30     	; 0x569e <_nrk_scheduler+0x310>
    5680:	d5 01       	movw	r26, r10
    5682:	c4 01       	movw	r24, r8
    5684:	00 90 07 08 	lds	r0, 0x0807
    5688:	04 c0       	rjmp	.+8      	; 0x5692 <_nrk_scheduler+0x304>
    568a:	88 0f       	add	r24, r24
    568c:	99 1f       	adc	r25, r25
    568e:	aa 1f       	adc	r26, r26
    5690:	bb 1f       	adc	r27, r27
    5692:	0a 94       	dec	r0
    5694:	d2 f7       	brpl	.-12     	; 0x568a <_nrk_scheduler+0x2fc>
    5696:	8c 87       	std	Y+12, r24	; 0x0c
    5698:	9d 87       	std	Y+13, r25	; 0x0d
    569a:	ae 87       	std	Y+14, r26	; 0x0e
    569c:	bf 87       	std	Y+15, r27	; 0x0f
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    569e:	1a 82       	std	Y+2, r1	; 0x02
                nrk_task_TCB[task_ID].nw_flag=0;
    56a0:	19 82       	std	Y+1, r1	; 0x01
                nrk_task_TCB[task_ID].suspend_flag=0;
    56a2:	18 82       	st	Y, r1
                if(nrk_task_TCB[task_ID].num_periods==1)
    56a4:	2a 8d       	ldd	r18, Y+26	; 0x1a
    56a6:	3b 8d       	ldd	r19, Y+27	; 0x1b
    56a8:	4e 89       	ldd	r20, Y+22	; 0x16
    56aa:	5f 89       	ldd	r21, Y+23	; 0x17
    56ac:	88 8d       	ldd	r24, Y+24	; 0x18
    56ae:	99 8d       	ldd	r25, Y+25	; 0x19
    56b0:	21 30       	cpi	r18, 0x01	; 1
    56b2:	31 05       	cpc	r19, r1
    56b4:	79 f4       	brne	.+30     	; 0x56d4 <_nrk_scheduler+0x346>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    56b6:	9d 8b       	std	Y+21, r25	; 0x15
    56b8:	8c 8b       	std	Y+20, r24	; 0x14
                    nrk_task_TCB[task_ID].task_state = READY;
    56ba:	fc 82       	std	Y+4, r15	; 0x04
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    56bc:	8a 89       	ldd	r24, Y+18	; 0x12
    56be:	9b 89       	ldd	r25, Y+19	; 0x13
    56c0:	99 8b       	std	Y+17, r25	; 0x11
    56c2:	88 8b       	std	Y+16, r24	; 0x10
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    56c4:	45 2b       	or	r20, r21
    56c6:	11 f4       	brne	.+4      	; 0x56cc <_nrk_scheduler+0x33e>
    56c8:	79 8a       	std	Y+17, r7	; 0x11
    56ca:	68 8a       	std	Y+16, r6	; 0x10
                    nrk_add_to_readyQ(task_ID);
    56cc:	8e 2d       	mov	r24, r14
    56ce:	0e 94 5f 23 	call	0x46be	; 0x46be <nrk_add_to_readyQ>
    56d2:	15 c0       	rjmp	.+42     	; 0x56fe <_nrk_scheduler+0x370>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    56d4:	9d 8b       	std	Y+21, r25	; 0x15
    56d6:	8c 8b       	std	Y+20, r24	; 0x14
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    56d8:	21 50       	subi	r18, 0x01	; 1
    56da:	30 40       	sbci	r19, 0x00	; 0
    56dc:	24 9f       	mul	r18, r20
    56de:	c0 01       	movw	r24, r0
    56e0:	25 9f       	mul	r18, r21
    56e2:	90 0d       	add	r25, r0
    56e4:	34 9f       	mul	r19, r20
    56e6:	90 0d       	add	r25, r0
    56e8:	11 24       	eor	r1, r1
    56ea:	99 8b       	std	Y+17, r25	; 0x11
    56ec:	88 8b       	std	Y+16, r24	; 0x10
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    56ee:	9b 8b       	std	Y+19, r25	; 0x13
    56f0:	8a 8b       	std	Y+18, r24	; 0x12
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    56f2:	45 2b       	or	r20, r21
    56f4:	11 f4       	brne	.+4      	; 0x56fa <_nrk_scheduler+0x36c>
    56f6:	79 8a       	std	Y+17, r7	; 0x11
    56f8:	68 8a       	std	Y+16, r6	; 0x10
                    nrk_task_TCB[task_ID].num_periods=1;
    56fa:	5b 8e       	std	Y+27, r5	; 0x1b
    56fc:	4a 8e       	std	Y+26, r4	; 0x1a
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    56fe:	08 89       	ldd	r16, Y+16	; 0x10
    5700:	19 89       	ldd	r17, Y+17	; 0x11
    5702:	01 15       	cp	r16, r1
    5704:	11 05       	cpc	r17, r1
    5706:	19 f0       	breq	.+6      	; 0x570e <_nrk_scheduler+0x380>
    5708:	0c 15       	cp	r16, r12
    570a:	1d 05       	cpc	r17, r13
    570c:	08 f0       	brcs	.+2      	; 0x5710 <_nrk_scheduler+0x382>
    570e:	86 01       	movw	r16, r12

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    5710:	e3 94       	inc	r14
    5712:	a1 96       	adiw	r28, 0x21	; 33
    5714:	85 e0       	ldi	r24, 0x05	; 5
    5716:	e8 16       	cp	r14, r24
    5718:	11 f0       	breq	.+4      	; 0x571e <_nrk_scheduler+0x390>
    571a:	68 01       	movw	r12, r16
    571c:	69 cf       	rjmp	.-302    	; 0x55f0 <_nrk_scheduler+0x262>
        }
    }


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
    571e:	e0 91 17 08 	lds	r30, 0x0817
    5722:	f0 91 18 08 	lds	r31, 0x0818
    5726:	80 85       	ldd	r24, Z+8	; 0x08
    5728:	0e 94 6c 17 	call	0x2ed8	; 0x2ed8 <_nrk_stats_task_start>
#endif
    task_ID = nrk_get_high_ready_task_ID();
    572c:	0e 94 4e 23 	call	0x469c	; 0x469c <nrk_get_high_ready_task_ID>
    5730:	e8 2e       	mov	r14, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    5732:	99 27       	eor	r25, r25
    5734:	87 fd       	sbrc	r24, 7
    5736:	90 95       	com	r25
    5738:	fc 01       	movw	r30, r24
    573a:	25 e0       	ldi	r18, 0x05	; 5
    573c:	ee 0f       	add	r30, r30
    573e:	ff 1f       	adc	r31, r31
    5740:	2a 95       	dec	r18
    5742:	e1 f7       	brne	.-8      	; 0x573c <_nrk_scheduler+0x3ae>
    5744:	e8 0f       	add	r30, r24
    5746:	f9 1f       	adc	r31, r25
    5748:	e4 5a       	subi	r30, 0xA4	; 164
    574a:	f8 4f       	sbci	r31, 0xF8	; 248
    574c:	82 85       	ldd	r24, Z+10	; 0x0a
    574e:	80 93 19 08 	sts	0x0819, r24
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    5752:	81 e2       	ldi	r24, 0x21	; 33
    5754:	2e 2d       	mov	r18, r14
    5756:	28 02       	muls	r18, r24
    5758:	c0 01       	movw	r24, r0
    575a:	11 24       	eor	r1, r1
    575c:	84 5a       	subi	r24, 0xA4	; 164
    575e:	98 4f       	sbci	r25, 0xF8	; 248
    5760:	90 93 09 08 	sts	0x0809, r25
    5764:	80 93 08 08 	sts	0x0808, r24
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    5768:	ee 20       	and	r14, r14
    576a:	89 f0       	breq	.+34     	; 0x578e <_nrk_scheduler+0x400>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    576c:	85 8d       	ldd	r24, Z+29	; 0x1d
    576e:	96 8d       	ldd	r25, Z+30	; 0x1e
    5770:	89 2b       	or	r24, r25
    5772:	49 f0       	breq	.+18     	; 0x5786 <_nrk_scheduler+0x3f8>
    5774:	c1 8d       	ldd	r28, Z+25	; 0x19
    5776:	d2 8d       	ldd	r29, Z+26	; 0x1a
    5778:	ca 3f       	cpi	r28, 0xFA	; 250
    577a:	d1 05       	cpc	r29, r1
    577c:	20 f4       	brcc	.+8      	; 0x5786 <_nrk_scheduler+0x3f8>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    577e:	c0 17       	cp	r28, r16
    5780:	d1 07       	cpc	r29, r17
    5782:	f0 f0       	brcs	.+60     	; 0x57c0 <_nrk_scheduler+0x432>
    5784:	19 c0       	rjmp	.+50     	; 0x57b8 <_nrk_scheduler+0x42a>
                next_wake=nrk_task_TCB[task_ID].cpu_remaining;
        }
        else
        {
            if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    5786:	0b 3f       	cpi	r16, 0xFB	; 251
    5788:	11 05       	cpc	r17, r1
    578a:	c0 f4       	brcc	.+48     	; 0x57bc <_nrk_scheduler+0x42e>
    578c:	15 c0       	rjmp	.+42     	; 0x57b8 <_nrk_scheduler+0x42a>
        // Make sure you wake up from the idle task a little earlier
        // if you would go into deep sleep...
        // After waking from deep sleep, the next context swap must be at least
        // NRK_SLEEP_WAKEUP_TIME-1 away to make sure the CPU wakes up in time.
#ifndef NRK_NO_POWER_DOWN
        if(next_wake>NRK_SLEEP_WAKEUP_TIME)
    578e:	05 31       	cpi	r16, 0x15	; 21
    5790:	11 05       	cpc	r17, r1
    5792:	90 f0       	brcs	.+36     	; 0x57b8 <_nrk_scheduler+0x42a>
        {
            if(next_wake-NRK_SLEEP_WAKEUP_TIME<MAX_SCHED_WAKEUP_TIME)
    5794:	c8 01       	movw	r24, r16
    5796:	44 97       	sbiw	r24, 0x14	; 20
    5798:	8a 3f       	cpi	r24, 0xFA	; 250
    579a:	91 05       	cpc	r25, r1
    579c:	38 f4       	brcc	.+14     	; 0x57ac <_nrk_scheduler+0x41e>
    579e:	ec 01       	movw	r28, r24
    57a0:	83 31       	cpi	r24, 0x13	; 19
    57a2:	91 05       	cpc	r25, r1
    57a4:	68 f4       	brcc	.+26     	; 0x57c0 <_nrk_scheduler+0x432>
    57a6:	c3 e1       	ldi	r28, 0x13	; 19
    57a8:	d0 e0       	ldi	r29, 0x00	; 0
    57aa:	0a c0       	rjmp	.+20     	; 0x57c0 <_nrk_scheduler+0x432>
                else
                {
                    next_wake=next_wake-NRK_SLEEP_WAKEUP_TIME;
                }
            }
            else if(next_wake>NRK_SLEEP_WAKEUP_TIME+MAX_SCHED_WAKEUP_TIME)
    57ac:	0f 50       	subi	r16, 0x0F	; 15
    57ae:	11 40       	sbci	r17, 0x01	; 1
    57b0:	28 f4       	brcc	.+10     	; 0x57bc <_nrk_scheduler+0x42e>
    57b2:	c6 ee       	ldi	r28, 0xE6	; 230
    57b4:	d0 e0       	ldi	r29, 0x00	; 0
    57b6:	04 c0       	rjmp	.+8      	; 0x57c0 <_nrk_scheduler+0x432>
    57b8:	e8 01       	movw	r28, r16
    57ba:	02 c0       	rjmp	.+4      	; 0x57c0 <_nrk_scheduler+0x432>
    57bc:	ca ef       	ldi	r28, 0xFA	; 250
    57be:	d0 e0       	ldi	r29, 0x00	; 0
//  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    57c0:	80 91 19 08 	lds	r24, 0x0819
    57c4:	80 93 0a 08 	sts	0x080A, r24
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    57c8:	80 91 08 08 	lds	r24, 0x0808
    57cc:	90 91 09 08 	lds	r25, 0x0809
    57d0:	90 93 18 08 	sts	0x0818, r25
    57d4:	80 93 17 08 	sts	0x0817, r24
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    57d8:	c0 93 84 05 	sts	0x0584, r28


    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    57dc:	0e 94 25 2e 	call	0x5c4a	; 0x5c4a <_nrk_os_timer_get>
    57e0:	90 e0       	ldi	r25, 0x00	; 0
    57e2:	01 96       	adiw	r24, 0x01	; 1
    57e4:	8c 17       	cp	r24, r28
    57e6:	9d 07       	cpc	r25, r29
    57e8:	38 f0       	brcs	.+14     	; 0x57f8 <_nrk_scheduler+0x46a>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    57ea:	0e 94 25 2e 	call	0x5c4a	; 0x5c4a <_nrk_os_timer_get>
    57ee:	c8 2f       	mov	r28, r24
    57f0:	d0 e0       	ldi	r29, 0x00	; 0
    57f2:	22 96       	adiw	r28, 0x02	; 2
        _nrk_prev_timer_val=next_wake;
    57f4:	c0 93 84 05 	sts	0x0584, r28
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    57f8:	ee 20       	and	r14, r14
    57fa:	11 f0       	breq	.+4      	; 0x5800 <_nrk_scheduler+0x472>
    57fc:	10 92 0b 08 	sts	0x080B, r1

    _nrk_set_next_wakeup(next_wake);
    5800:	8c 2f       	mov	r24, r28
    5802:	0e 94 22 2e 	call	0x5c44	; 0x5c44 <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    5806:	0e 94 c8 2f 	call	0x5f90	; 0x5f90 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();
    580a:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <nrk_start_high_ready_task>

}
    580e:	df 91       	pop	r29
    5810:	cf 91       	pop	r28
    5812:	1f 91       	pop	r17
    5814:	0f 91       	pop	r16
    5816:	ff 90       	pop	r15
    5818:	ef 90       	pop	r14
    581a:	df 90       	pop	r13
    581c:	cf 90       	pop	r12
    581e:	bf 90       	pop	r11
    5820:	af 90       	pop	r10
    5822:	9f 90       	pop	r9
    5824:	8f 90       	pop	r8
    5826:	7f 90       	pop	r7
    5828:	6f 90       	pop	r6
    582a:	5f 90       	pop	r5
    582c:	4f 90       	pop	r4
    582e:	08 95       	ret

00005830 <_nrk_sw_wdt_init>:

void _nrk_sw_wdt_init()
{
    uint8_t i;
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
        sw_wdts[i].active=0;
    5830:	10 92 1c 08 	sts	0x081C, r1
    5834:	10 92 2f 08 	sts	0x082F, r1
    5838:	10 92 42 08 	sts	0x0842, r1
}
    583c:	08 95       	ret

0000583e <nrk_sw_wdt_init>:

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    583e:	cf 93       	push	r28
    5840:	df 93       	push	r29
    5842:	eb 01       	movw	r28, r22
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5844:	83 30       	cpi	r24, 0x03	; 3
    5846:	10 f0       	brcs	.+4      	; 0x584c <nrk_sw_wdt_init+0xe>
    5848:	8f ef       	ldi	r24, 0xFF	; 255
    584a:	21 c0       	rjmp	.+66     	; 0x588e <nrk_sw_wdt_init+0x50>
    sw_wdts[id].error_func=func;
    584c:	28 2f       	mov	r18, r24
    584e:	30 e0       	ldi	r19, 0x00	; 0
    5850:	83 e1       	ldi	r24, 0x13	; 19
    5852:	90 e0       	ldi	r25, 0x00	; 0
    5854:	28 9f       	mul	r18, r24
    5856:	f0 01       	movw	r30, r0
    5858:	29 9f       	mul	r18, r25
    585a:	f0 0d       	add	r31, r0
    585c:	38 9f       	mul	r19, r24
    585e:	f0 0d       	add	r31, r0
    5860:	11 24       	eor	r1, r1
    5862:	e6 5e       	subi	r30, 0xE6	; 230
    5864:	f7 4f       	sbci	r31, 0xF7	; 247
    5866:	51 83       	std	Z+1, r21	; 0x01
    5868:	40 83       	st	Z, r20
    sw_wdts[id].period.secs=period->secs;
    586a:	88 81       	ld	r24, Y
    586c:	99 81       	ldd	r25, Y+1	; 0x01
    586e:	aa 81       	ldd	r26, Y+2	; 0x02
    5870:	bb 81       	ldd	r27, Y+3	; 0x03
    5872:	83 83       	std	Z+3, r24	; 0x03
    5874:	94 83       	std	Z+4, r25	; 0x04
    5876:	a5 83       	std	Z+5, r26	; 0x05
    5878:	b6 83       	std	Z+6, r27	; 0x06
    sw_wdts[id].period.nano_secs=period->nano_secs;
    587a:	8c 81       	ldd	r24, Y+4	; 0x04
    587c:	9d 81       	ldd	r25, Y+5	; 0x05
    587e:	ae 81       	ldd	r26, Y+6	; 0x06
    5880:	bf 81       	ldd	r27, Y+7	; 0x07
    5882:	87 83       	std	Z+7, r24	; 0x07
    5884:	90 87       	std	Z+8, r25	; 0x08
    5886:	a1 87       	std	Z+9, r26	; 0x09
    5888:	b2 87       	std	Z+10, r27	; 0x0a
    sw_wdts[id].active=0;
    588a:	12 82       	std	Z+2, r1	; 0x02
    588c:	81 e0       	ldi	r24, 0x01	; 1
    return NRK_OK;
}
    588e:	df 91       	pop	r29
    5890:	cf 91       	pop	r28
    5892:	08 95       	ret

00005894 <nrk_sw_wdt_stop>:
    return NRK_OK;
}

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5894:	83 30       	cpi	r24, 0x03	; 3
    5896:	10 f0       	brcs	.+4      	; 0x589c <nrk_sw_wdt_stop+0x8>
    5898:	8f ef       	ldi	r24, 0xFF	; 255
    589a:	08 95       	ret
    sw_wdts[id].active=0;
    589c:	28 2f       	mov	r18, r24
    589e:	30 e0       	ldi	r19, 0x00	; 0
    58a0:	83 e1       	ldi	r24, 0x13	; 19
    58a2:	90 e0       	ldi	r25, 0x00	; 0
    58a4:	28 9f       	mul	r18, r24
    58a6:	f0 01       	movw	r30, r0
    58a8:	29 9f       	mul	r18, r25
    58aa:	f0 0d       	add	r31, r0
    58ac:	38 9f       	mul	r19, r24
    58ae:	f0 0d       	add	r31, r0
    58b0:	11 24       	eor	r1, r1
    58b2:	e6 5e       	subi	r30, 0xE6	; 230
    58b4:	f7 4f       	sbci	r31, 0xF7	; 247
    58b6:	12 82       	std	Z+2, r1	; 0x02
    58b8:	81 e0       	ldi	r24, 0x01	; 1
    return NRK_OK;
}
    58ba:	08 95       	ret

000058bc <nrk_sw_wdt_start>:
    sw_wdts[id].active=1;
    return NRK_OK;
}

int8_t nrk_sw_wdt_start(uint8_t id)
{
    58bc:	1f 93       	push	r17
    58be:	df 93       	push	r29
    58c0:	cf 93       	push	r28
    58c2:	cd b7       	in	r28, 0x3d	; 61
    58c4:	de b7       	in	r29, 0x3e	; 62
    58c6:	28 97       	sbiw	r28, 0x08	; 8
    58c8:	0f b6       	in	r0, 0x3f	; 63
    58ca:	f8 94       	cli
    58cc:	de bf       	out	0x3e, r29	; 62
    58ce:	0f be       	out	0x3f, r0	; 63
    58d0:	cd bf       	out	0x3d, r28	; 61
    58d2:	18 2f       	mov	r17, r24
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    58d4:	83 30       	cpi	r24, 0x03	; 3
    58d6:	10 f0       	brcs	.+4      	; 0x58dc <nrk_sw_wdt_start+0x20>
    58d8:	8f ef       	ldi	r24, 0xFF	; 255
    58da:	33 c0       	rjmp	.+102    	; 0x5942 <nrk_sw_wdt_start+0x86>
    nrk_time_get(&now);
    58dc:	ce 01       	movw	r24, r28
    58de:	01 96       	adiw	r24, 0x01	; 1
    58e0:	0e 94 42 29 	call	0x5284	; 0x5284 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    58e4:	21 2f       	mov	r18, r17
    58e6:	30 e0       	ldi	r19, 0x00	; 0
    58e8:	83 e1       	ldi	r24, 0x13	; 19
    58ea:	90 e0       	ldi	r25, 0x00	; 0
    58ec:	28 9f       	mul	r18, r24
    58ee:	f0 01       	movw	r30, r0
    58f0:	29 9f       	mul	r18, r25
    58f2:	f0 0d       	add	r31, r0
    58f4:	38 9f       	mul	r19, r24
    58f6:	f0 0d       	add	r31, r0
    58f8:	11 24       	eor	r1, r1
    58fa:	e6 5e       	subi	r30, 0xE6	; 230
    58fc:	f7 4f       	sbci	r31, 0xF7	; 247
    58fe:	83 81       	ldd	r24, Z+3	; 0x03
    5900:	94 81       	ldd	r25, Z+4	; 0x04
    5902:	a5 81       	ldd	r26, Z+5	; 0x05
    5904:	b6 81       	ldd	r27, Z+6	; 0x06
    5906:	29 81       	ldd	r18, Y+1	; 0x01
    5908:	3a 81       	ldd	r19, Y+2	; 0x02
    590a:	4b 81       	ldd	r20, Y+3	; 0x03
    590c:	5c 81       	ldd	r21, Y+4	; 0x04
    590e:	82 0f       	add	r24, r18
    5910:	93 1f       	adc	r25, r19
    5912:	a4 1f       	adc	r26, r20
    5914:	b5 1f       	adc	r27, r21
    5916:	83 87       	std	Z+11, r24	; 0x0b
    5918:	94 87       	std	Z+12, r25	; 0x0c
    591a:	a5 87       	std	Z+13, r26	; 0x0d
    591c:	b6 87       	std	Z+14, r27	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    591e:	87 81       	ldd	r24, Z+7	; 0x07
    5920:	90 85       	ldd	r25, Z+8	; 0x08
    5922:	a1 85       	ldd	r26, Z+9	; 0x09
    5924:	b2 85       	ldd	r27, Z+10	; 0x0a
    5926:	2d 81       	ldd	r18, Y+5	; 0x05
    5928:	3e 81       	ldd	r19, Y+6	; 0x06
    592a:	4f 81       	ldd	r20, Y+7	; 0x07
    592c:	58 85       	ldd	r21, Y+8	; 0x08
    592e:	82 0f       	add	r24, r18
    5930:	93 1f       	adc	r25, r19
    5932:	a4 1f       	adc	r26, r20
    5934:	b5 1f       	adc	r27, r21
    5936:	87 87       	std	Z+15, r24	; 0x0f
    5938:	90 8b       	std	Z+16, r25	; 0x10
    593a:	a1 8b       	std	Z+17, r26	; 0x11
    593c:	b2 8b       	std	Z+18, r27	; 0x12
    sw_wdts[id].active=1;
    593e:	81 e0       	ldi	r24, 0x01	; 1
    5940:	82 83       	std	Z+2, r24	; 0x02

    return NRK_OK;
}
    5942:	28 96       	adiw	r28, 0x08	; 8
    5944:	0f b6       	in	r0, 0x3f	; 63
    5946:	f8 94       	cli
    5948:	de bf       	out	0x3e, r29	; 62
    594a:	0f be       	out	0x3f, r0	; 63
    594c:	cd bf       	out	0x3d, r28	; 61
    594e:	cf 91       	pop	r28
    5950:	df 91       	pop	r29
    5952:	1f 91       	pop	r17
    5954:	08 95       	ret

00005956 <nrk_sw_wdt_update>:
    sw_wdts[id].active=0;
    return NRK_OK;
}

int8_t nrk_sw_wdt_update(uint8_t id)
{
    5956:	cf 92       	push	r12
    5958:	df 92       	push	r13
    595a:	ef 92       	push	r14
    595c:	ff 92       	push	r15
    595e:	0f 93       	push	r16
    5960:	1f 93       	push	r17
    5962:	df 93       	push	r29
    5964:	cf 93       	push	r28
    5966:	cd b7       	in	r28, 0x3d	; 61
    5968:	de b7       	in	r29, 0x3e	; 62
    596a:	28 97       	sbiw	r28, 0x08	; 8
    596c:	0f b6       	in	r0, 0x3f	; 63
    596e:	f8 94       	cli
    5970:	de bf       	out	0x3e, r29	; 62
    5972:	0f be       	out	0x3f, r0	; 63
    5974:	cd bf       	out	0x3d, r28	; 61
    5976:	18 2f       	mov	r17, r24
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5978:	83 30       	cpi	r24, 0x03	; 3
    597a:	10 f0       	brcs	.+4      	; 0x5980 <nrk_sw_wdt_update+0x2a>
    597c:	8f ef       	ldi	r24, 0xFF	; 255
    597e:	3e c0       	rjmp	.+124    	; 0x59fc <nrk_sw_wdt_update+0xa6>
    nrk_time_get(&now);
    5980:	ce 01       	movw	r24, r28
    5982:	01 96       	adiw	r24, 0x01	; 1
    5984:	0e 94 42 29 	call	0x5284	; 0x5284 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    5988:	21 2f       	mov	r18, r17
    598a:	30 e0       	ldi	r19, 0x00	; 0
    598c:	83 e1       	ldi	r24, 0x13	; 19
    598e:	90 e0       	ldi	r25, 0x00	; 0
    5990:	ac 01       	movw	r20, r24
    5992:	24 9f       	mul	r18, r20
    5994:	c0 01       	movw	r24, r0
    5996:	25 9f       	mul	r18, r21
    5998:	90 0d       	add	r25, r0
    599a:	34 9f       	mul	r19, r20
    599c:	90 0d       	add	r25, r0
    599e:	11 24       	eor	r1, r1
    59a0:	2a e1       	ldi	r18, 0x1A	; 26
    59a2:	c2 2e       	mov	r12, r18
    59a4:	28 e0       	ldi	r18, 0x08	; 8
    59a6:	d2 2e       	mov	r13, r18
    59a8:	c8 0e       	add	r12, r24
    59aa:	d9 1e       	adc	r13, r25
    59ac:	f6 01       	movw	r30, r12
    59ae:	23 81       	ldd	r18, Z+3	; 0x03
    59b0:	34 81       	ldd	r19, Z+4	; 0x04
    59b2:	45 81       	ldd	r20, Z+5	; 0x05
    59b4:	56 81       	ldd	r21, Z+6	; 0x06
    59b6:	e9 80       	ldd	r14, Y+1	; 0x01
    59b8:	fa 80       	ldd	r15, Y+2	; 0x02
    59ba:	0b 81       	ldd	r16, Y+3	; 0x03
    59bc:	1c 81       	ldd	r17, Y+4	; 0x04
    59be:	2e 0d       	add	r18, r14
    59c0:	3f 1d       	adc	r19, r15
    59c2:	40 1f       	adc	r20, r16
    59c4:	51 1f       	adc	r21, r17
    59c6:	23 87       	std	Z+11, r18	; 0x0b
    59c8:	34 87       	std	Z+12, r19	; 0x0c
    59ca:	45 87       	std	Z+13, r20	; 0x0d
    59cc:	56 87       	std	Z+14, r21	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    59ce:	27 81       	ldd	r18, Z+7	; 0x07
    59d0:	30 85       	ldd	r19, Z+8	; 0x08
    59d2:	41 85       	ldd	r20, Z+9	; 0x09
    59d4:	52 85       	ldd	r21, Z+10	; 0x0a
    59d6:	ed 80       	ldd	r14, Y+5	; 0x05
    59d8:	fe 80       	ldd	r15, Y+6	; 0x06
    59da:	0f 81       	ldd	r16, Y+7	; 0x07
    59dc:	18 85       	ldd	r17, Y+8	; 0x08
    59de:	2e 0d       	add	r18, r14
    59e0:	3f 1d       	adc	r19, r15
    59e2:	40 1f       	adc	r20, r16
    59e4:	51 1f       	adc	r21, r17
    59e6:	27 87       	std	Z+15, r18	; 0x0f
    59e8:	30 8b       	std	Z+16, r19	; 0x10
    59ea:	41 8b       	std	Z+17, r20	; 0x11
    59ec:	52 8b       	std	Z+18, r21	; 0x12
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    59ee:	8b 5d       	subi	r24, 0xDB	; 219
    59f0:	97 4f       	sbci	r25, 0xF7	; 247
    59f2:	0e 94 ad 27 	call	0x4f5a	; 0x4f5a <nrk_time_compact_nanos>
    sw_wdts[id].active=1;
    59f6:	81 e0       	ldi	r24, 0x01	; 1
    59f8:	f6 01       	movw	r30, r12
    59fa:	82 83       	std	Z+2, r24	; 0x02
    return NRK_OK;
}
    59fc:	28 96       	adiw	r28, 0x08	; 8
    59fe:	0f b6       	in	r0, 0x3f	; 63
    5a00:	f8 94       	cli
    5a02:	de bf       	out	0x3e, r29	; 62
    5a04:	0f be       	out	0x3f, r0	; 63
    5a06:	cd bf       	out	0x3d, r28	; 61
    5a08:	cf 91       	pop	r28
    5a0a:	df 91       	pop	r29
    5a0c:	1f 91       	pop	r17
    5a0e:	0f 91       	pop	r16
    5a10:	ff 90       	pop	r15
    5a12:	ef 90       	pop	r14
    5a14:	df 90       	pop	r13
    5a16:	cf 90       	pop	r12
    5a18:	08 95       	ret

00005a1a <_nrk_sw_wdt_check>:
#include <stdio.h>

#ifdef NRK_SW_WDT

void _nrk_sw_wdt_check()
{
    5a1a:	2f 92       	push	r2
    5a1c:	3f 92       	push	r3
    5a1e:	4f 92       	push	r4
    5a20:	5f 92       	push	r5
    5a22:	6f 92       	push	r6
    5a24:	7f 92       	push	r7
    5a26:	8f 92       	push	r8
    5a28:	9f 92       	push	r9
    5a2a:	af 92       	push	r10
    5a2c:	bf 92       	push	r11
    5a2e:	cf 92       	push	r12
    5a30:	df 92       	push	r13
    5a32:	ef 92       	push	r14
    5a34:	ff 92       	push	r15
    5a36:	0f 93       	push	r16
    5a38:	1f 93       	push	r17
    5a3a:	df 93       	push	r29
    5a3c:	cf 93       	push	r28
    5a3e:	cd b7       	in	r28, 0x3d	; 61
    5a40:	de b7       	in	r29, 0x3e	; 62
    5a42:	60 97       	sbiw	r28, 0x10	; 16
    5a44:	0f b6       	in	r0, 0x3f	; 63
    5a46:	f8 94       	cli
    5a48:	de bf       	out	0x3e, r29	; 62
    5a4a:	0f be       	out	0x3f, r0	; 63
    5a4c:	cd bf       	out	0x3d, r28	; 61
    uint8_t i;
    nrk_time_t now;
    nrk_time_t sub;
    nrk_time_get(&now);
    5a4e:	ce 01       	movw	r24, r28
    5a50:	01 96       	adiw	r24, 0x01	; 1
    5a52:	0e 94 42 29 	call	0x5284	; 0x5284 <nrk_time_get>
    5a56:	4a e1       	ldi	r20, 0x1A	; 26
    5a58:	44 2e       	mov	r4, r20
    5a5a:	48 e0       	ldi	r20, 0x08	; 8
    5a5c:	54 2e       	mov	r5, r20
    5a5e:	66 24       	eor	r6, r6
    5a60:	77 24       	eor	r7, r7
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
    {
        if(sw_wdts[i].active==1 && (nrk_time_sub(&sub,sw_wdts[i].next_period,now)==NRK_ERROR))
    5a62:	33 e1       	ldi	r19, 0x13	; 19
    5a64:	23 2e       	mov	r2, r19
    5a66:	31 2c       	mov	r3, r1
    5a68:	d2 01       	movw	r26, r4
    5a6a:	12 96       	adiw	r26, 0x02	; 2
    5a6c:	8c 91       	ld	r24, X
    5a6e:	81 30       	cpi	r24, 0x01	; 1
    5a70:	61 f5       	brne	.+88     	; 0x5aca <_nrk_sw_wdt_check+0xb0>
    5a72:	62 9c       	mul	r6, r2
    5a74:	f0 01       	movw	r30, r0
    5a76:	63 9c       	mul	r6, r3
    5a78:	f0 0d       	add	r31, r0
    5a7a:	72 9c       	mul	r7, r2
    5a7c:	f0 0d       	add	r31, r0
    5a7e:	11 24       	eor	r1, r1
    5a80:	eb 5d       	subi	r30, 0xDB	; 219
    5a82:	f7 4f       	sbci	r31, 0xF7	; 247
    5a84:	ce 01       	movw	r24, r28
    5a86:	09 96       	adiw	r24, 0x09	; 9
    5a88:	00 81       	ld	r16, Z
    5a8a:	11 81       	ldd	r17, Z+1	; 0x01
    5a8c:	22 81       	ldd	r18, Z+2	; 0x02
    5a8e:	33 81       	ldd	r19, Z+3	; 0x03
    5a90:	44 81       	ldd	r20, Z+4	; 0x04
    5a92:	55 81       	ldd	r21, Z+5	; 0x05
    5a94:	66 81       	ldd	r22, Z+6	; 0x06
    5a96:	77 81       	ldd	r23, Z+7	; 0x07
    5a98:	89 80       	ldd	r8, Y+1	; 0x01
    5a9a:	9a 80       	ldd	r9, Y+2	; 0x02
    5a9c:	ab 80       	ldd	r10, Y+3	; 0x03
    5a9e:	bc 80       	ldd	r11, Y+4	; 0x04
    5aa0:	cd 80       	ldd	r12, Y+5	; 0x05
    5aa2:	de 80       	ldd	r13, Y+6	; 0x06
    5aa4:	ef 80       	ldd	r14, Y+7	; 0x07
    5aa6:	f8 84       	ldd	r15, Y+8	; 0x08
    5aa8:	0e 94 a8 26 	call	0x4d50	; 0x4d50 <nrk_time_sub>
    5aac:	8f 3f       	cpi	r24, 0xFF	; 255
    5aae:	69 f4       	brne	.+26     	; 0x5aca <_nrk_sw_wdt_check+0xb0>
        {
            nrk_kernel_error_add(NRK_SW_WATCHDOG_ERROR,i );
    5ab0:	85 e1       	ldi	r24, 0x15	; 21
    5ab2:	66 2d       	mov	r22, r6
    5ab4:	0e 94 7e 1f 	call	0x3efc	; 0x3efc <nrk_kernel_error_add>
            if(sw_wdts[i].error_func==NULL)
    5ab8:	d2 01       	movw	r26, r4
    5aba:	ed 91       	ld	r30, X+
    5abc:	fc 91       	ld	r31, X
    5abe:	30 97       	sbiw	r30, 0x00	; 0
    5ac0:	19 f4       	brne	.+6      	; 0x5ac8 <_nrk_sw_wdt_check+0xae>
                // if hw wtd set, this will reboot node
                nrk_halt();
    5ac2:	0e 94 b9 14 	call	0x2972	; 0x2972 <nrk_halt>
    5ac6:	01 c0       	rjmp	.+2      	; 0x5aca <_nrk_sw_wdt_check+0xb0>
            else
                sw_wdts[i].error_func();
    5ac8:	09 95       	icall
    5aca:	08 94       	sec
    5acc:	61 1c       	adc	r6, r1
    5ace:	71 1c       	adc	r7, r1
    5ad0:	e3 e1       	ldi	r30, 0x13	; 19
    5ad2:	f0 e0       	ldi	r31, 0x00	; 0
    5ad4:	4e 0e       	add	r4, r30
    5ad6:	5f 1e       	adc	r5, r31
{
    uint8_t i;
    nrk_time_t now;
    nrk_time_t sub;
    nrk_time_get(&now);
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
    5ad8:	f3 e0       	ldi	r31, 0x03	; 3
    5ada:	6f 16       	cp	r6, r31
    5adc:	71 04       	cpc	r7, r1
    5ade:	21 f6       	brne	.-120    	; 0x5a68 <_nrk_sw_wdt_check+0x4e>
                sw_wdts[i].error_func();
            // call func
        }
    }

}
    5ae0:	60 96       	adiw	r28, 0x10	; 16
    5ae2:	0f b6       	in	r0, 0x3f	; 63
    5ae4:	f8 94       	cli
    5ae6:	de bf       	out	0x3e, r29	; 62
    5ae8:	0f be       	out	0x3f, r0	; 63
    5aea:	cd bf       	out	0x3d, r28	; 61
    5aec:	cf 91       	pop	r28
    5aee:	df 91       	pop	r29
    5af0:	1f 91       	pop	r17
    5af2:	0f 91       	pop	r16
    5af4:	ff 90       	pop	r15
    5af6:	ef 90       	pop	r14
    5af8:	df 90       	pop	r13
    5afa:	cf 90       	pop	r12
    5afc:	bf 90       	pop	r11
    5afe:	af 90       	pop	r10
    5b00:	9f 90       	pop	r9
    5b02:	8f 90       	pop	r8
    5b04:	7f 90       	pop	r7
    5b06:	6f 90       	pop	r6
    5b08:	5f 90       	pop	r5
    5b0a:	4f 90       	pop	r4
    5b0c:	3f 90       	pop	r3
    5b0e:	2f 90       	pop	r2
    5b10:	08 95       	ret

00005b12 <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    5b1a:	01 97       	sbiw	r24, 0x01	; 1
    5b1c:	d1 f7       	brne	.-12     	; 0x5b12 <nrk_spin_wait_us>

}
    5b1e:	08 95       	ret

00005b20 <_nrk_setup_timer>:
void _nrk_setup_timer()
{
    _nrk_prev_timer_val=254;

// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
    ASSR = BM(AS0);
    5b20:	88 e0       	ldi	r24, 0x08	; 8
    5b22:	80 bf       	out	0x30, r24	; 48
    OCR0 = _nrk_prev_timer_val;
    5b24:	8e ef       	ldi	r24, 0xFE	; 254
    5b26:	81 bf       	out	0x31, r24	; 49
    TIFR =   BM(OCF0) | BM(TOV0);       // Clear interrupt flag
    5b28:	83 e0       	ldi	r24, 0x03	; 3
    5b2a:	86 bf       	out	0x36, r24	; 54
    // TOP = OCR0, OCR0 update immediate, Overflow is set on MAX (255), Prescaler 32, Clear timer on compare match
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00);
    5b2c:	9b e0       	ldi	r25, 0x0B	; 11
    5b2e:	93 bf       	out	0x33, r25	; 51
    SFIOR |= TSM;              // reset prescaler
    5b30:	80 b5       	in	r24, 0x20	; 32
    5b32:	87 60       	ori	r24, 0x07	; 7
    5b34:	80 bd       	out	0x20, r24	; 32
    // reset prescaler
//    SFIOR |= TSM;

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
    TCCR1A=0;
    5b36:	1f bc       	out	0x2f, r1	; 47
    TCCR1B=BM(CS10);  // clk I/O no prescale
    5b38:	81 e0       	ldi	r24, 0x01	; 1
    5b3a:	8e bd       	out	0x2e, r24	; 46
    TCNT1=0;  // 16 bit
    5b3c:	1d bc       	out	0x2d, r1	; 45
    5b3e:	1c bc       	out	0x2c, r1	; 44
    SFIOR |= BM(PSR321);              // reset prescaler
    5b40:	80 b5       	in	r24, 0x20	; 32
    5b42:	81 60       	ori	r24, 0x01	; 1
    5b44:	80 bd       	out	0x20, r24	; 32
}

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    5b46:	80 b5       	in	r24, 0x20	; 32
    5b48:	82 60       	ori	r24, 0x02	; 2
    5b4a:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    5b4c:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    _nrk_prev_timer_val=0;
    5b4e:	10 92 84 05 	sts	0x0584, r1
    //ASSR = 0;
}
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    5b52:	93 bf       	out	0x33, r25	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    5b54:	87 b7       	in	r24, 0x37	; 55
    5b56:	83 60       	ori	r24, 0x03	; 3
    5b58:	87 bf       	out	0x37, r24	; 55
    TCNT1=0;  // 16 bit
    SFIOR |= BM(PSR321);              // reset prescaler

    _nrk_os_timer_reset();
    _nrk_os_timer_start();
    _nrk_time_trigger=0;
    5b5a:	10 92 2e 04 	sts	0x042E, r1
}
    5b5e:	08 95       	ret

00005b60 <_nrk_high_speed_timer_stop>:

void _nrk_high_speed_timer_stop()
{
    TCCR1B=0;  // no clock
    5b60:	1e bc       	out	0x2e, r1	; 46
}
    5b62:	08 95       	ret

00005b64 <_nrk_high_speed_timer_start>:

void _nrk_high_speed_timer_start()
{
    TCCR1B=BM(CS10);  // clk I/O no prescaler
    5b64:	81 e0       	ldi	r24, 0x01	; 1
    5b66:	8e bd       	out	0x2e, r24	; 46
}
    5b68:	08 95       	ret

00005b6a <_nrk_high_speed_timer_reset>:


void _nrk_high_speed_timer_reset()
{
    //nrk_int_disable();
    SFIOR |= BM(PSR321);              // reset prescaler
    5b6a:	80 b5       	in	r24, 0x20	; 32
    5b6c:	81 60       	ori	r24, 0x01	; 1
    5b6e:	80 bd       	out	0x20, r24	; 32
    TCNT1=0;
    5b70:	1d bc       	out	0x2d, r1	; 45
    5b72:	1c bc       	out	0x2c, r1	; 44
    //nrk_int_enable();
}
    5b74:	08 95       	ret

00005b76 <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    5b76:	df 93       	push	r29
    5b78:	cf 93       	push	r28
    5b7a:	00 d0       	rcall	.+0      	; 0x5b7c <nrk_high_speed_timer_wait+0x6>
    5b7c:	cd b7       	in	r28, 0x3d	; 61
    5b7e:	de b7       	in	r29, 0x3e	; 62
    5b80:	fc 01       	movw	r30, r24
    uint32_t tmp;
    if(start>65400) start=0;
    5b82:	8f ef       	ldi	r24, 0xFF	; 255
    5b84:	e9 37       	cpi	r30, 0x79	; 121
    5b86:	f8 07       	cpc	r31, r24
    5b88:	10 f0       	brcs	.+4      	; 0x5b8e <nrk_high_speed_timer_wait+0x18>
    5b8a:	e0 e0       	ldi	r30, 0x00	; 0
    5b8c:	f0 e0       	ldi	r31, 0x00	; 0
    tmp=(uint32_t)start+(uint32_t)ticks;
    5b8e:	9f 01       	movw	r18, r30
    5b90:	40 e0       	ldi	r20, 0x00	; 0
    5b92:	50 e0       	ldi	r21, 0x00	; 0
    5b94:	cb 01       	movw	r24, r22
    5b96:	a0 e0       	ldi	r26, 0x00	; 0
    5b98:	b0 e0       	ldi	r27, 0x00	; 0
    5b9a:	28 0f       	add	r18, r24
    5b9c:	39 1f       	adc	r19, r25
    5b9e:	4a 1f       	adc	r20, r26
    5ba0:	5b 1f       	adc	r21, r27
    if(tmp>65536)
    5ba2:	21 30       	cpi	r18, 0x01	; 1
    5ba4:	80 e0       	ldi	r24, 0x00	; 0
    5ba6:	38 07       	cpc	r19, r24
    5ba8:	81 e0       	ldi	r24, 0x01	; 1
    5baa:	48 07       	cpc	r20, r24
    5bac:	80 e0       	ldi	r24, 0x00	; 0
    5bae:	58 07       	cpc	r21, r24
    5bb0:	68 f0       	brcs	.+26     	; 0x5bcc <nrk_high_speed_timer_wait+0x56>

inline uint16_t _nrk_high_speed_timer_get()
{
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    5bb2:	8c b5       	in	r24, 0x2c	; 44
    5bb4:	9d b5       	in	r25, 0x2d	; 45
    5bb6:	9a 83       	std	Y+2, r25	; 0x02
    5bb8:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    5bba:	89 81       	ldd	r24, Y+1	; 0x01
    5bbc:	9a 81       	ldd	r25, Y+2	; 0x02
    tmp=(uint32_t)start+(uint32_t)ticks;
    if(tmp>65536)
    {
        tmp-=65536;
        do {}
        while(_nrk_high_speed_timer_get()>start);
    5bbe:	e8 17       	cp	r30, r24
    5bc0:	f9 07       	cpc	r31, r25
    5bc2:	b8 f3       	brcs	.-18     	; 0x5bb2 <nrk_high_speed_timer_wait+0x3c>
    uint32_t tmp;
    if(start>65400) start=0;
    tmp=(uint32_t)start+(uint32_t)ticks;
    if(tmp>65536)
    {
        tmp-=65536;
    5bc4:	20 50       	subi	r18, 0x00	; 0
    5bc6:	30 40       	sbci	r19, 0x00	; 0
    5bc8:	41 40       	sbci	r20, 0x01	; 1
    5bca:	50 40       	sbci	r21, 0x00	; 0

inline uint16_t _nrk_high_speed_timer_get()
{
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    5bcc:	8c b5       	in	r24, 0x2c	; 44
    5bce:	9d b5       	in	r25, 0x2d	; 45
    5bd0:	9a 83       	std	Y+2, r25	; 0x02
    5bd2:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    5bd4:	89 81       	ldd	r24, Y+1	; 0x01
    5bd6:	9a 81       	ldd	r25, Y+2	; 0x02
        while(_nrk_high_speed_timer_get()>start);
    }

    ticks=tmp;
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
    5bd8:	82 17       	cp	r24, r18
    5bda:	93 07       	cpc	r25, r19
    5bdc:	b8 f3       	brcs	.-18     	; 0x5bcc <nrk_high_speed_timer_wait+0x56>
}
    5bde:	0f 90       	pop	r0
    5be0:	0f 90       	pop	r0
    5be2:	cf 91       	pop	r28
    5be4:	df 91       	pop	r29
    5be6:	08 95       	ret

00005be8 <_nrk_high_speed_timer_get>:

inline uint16_t _nrk_high_speed_timer_get()
{
    5be8:	df 93       	push	r29
    5bea:	cf 93       	push	r28
    5bec:	00 d0       	rcall	.+0      	; 0x5bee <_nrk_high_speed_timer_get+0x6>
    5bee:	cd b7       	in	r28, 0x3d	; 61
    5bf0:	de b7       	in	r29, 0x3e	; 62
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    5bf2:	8c b5       	in	r24, 0x2c	; 44
    5bf4:	9d b5       	in	r25, 0x2d	; 45
    5bf6:	9a 83       	std	Y+2, r25	; 0x02
    5bf8:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    5bfa:	29 81       	ldd	r18, Y+1	; 0x01
    5bfc:	3a 81       	ldd	r19, Y+2	; 0x02
}
    5bfe:	c9 01       	movw	r24, r18
    5c00:	0f 90       	pop	r0
    5c02:	0f 90       	pop	r0
    5c04:	cf 91       	pop	r28
    5c06:	df 91       	pop	r29
    5c08:	08 95       	ret

00005c0a <_nrk_os_timer_set>:

void _nrk_os_timer_set(uint8_t v)
{
    TCNT0=v;
    5c0a:	82 bf       	out	0x32, r24	; 50
}
    5c0c:	08 95       	ret

00005c0e <_nrk_os_timer_stop>:


void _nrk_os_timer_stop()
{
    TCCR0 = 0;  // stop clock
    5c0e:	13 be       	out	0x33, r1	; 51
    TIMSK &=  ~BM(OCIE0) ;
    5c10:	87 b7       	in	r24, 0x37	; 55
    5c12:	8d 7f       	andi	r24, 0xFD	; 253
    5c14:	87 bf       	out	0x37, r24	; 55
    TIMSK &=  ~BM(TOIE0) ;
    5c16:	87 b7       	in	r24, 0x37	; 55
    5c18:	8e 7f       	andi	r24, 0xFE	; 254
    5c1a:	87 bf       	out	0x37, r24	; 55
    //ASSR = 0;
}
    5c1c:	08 95       	ret

00005c1e <_nrk_os_timer_start>:
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    5c1e:	8b e0       	ldi	r24, 0x0B	; 11
    5c20:	83 bf       	out	0x33, r24	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    5c22:	87 b7       	in	r24, 0x37	; 55
    5c24:	83 60       	ori	r24, 0x03	; 3
    5c26:	87 bf       	out	0x37, r24	; 55
}
    5c28:	08 95       	ret

00005c2a <_nrk_os_timer_reset>:

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    5c2a:	80 b5       	in	r24, 0x20	; 32
    5c2c:	82 60       	ori	r24, 0x02	; 2
    5c2e:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    5c30:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    5c32:	10 92 2e 04 	sts	0x042E, r1
    _nrk_prev_timer_val=0;
    5c36:	10 92 84 05 	sts	0x0584, r1
}
    5c3a:	08 95       	ret

00005c3c <_nrk_precision_os_timer_reset>:

void _nrk_precision_os_timer_reset()
{
//   _nrk_os_timer_reset();
}
    5c3c:	08 95       	ret

00005c3e <_nrk_get_next_wakeup>:


uint8_t _nrk_get_next_wakeup()
{
    return OCR0+1;      // pdiener: what's this +1 ?
    5c3e:	81 b7       	in	r24, 0x31	; 49
}
    5c40:	8f 5f       	subi	r24, 0xFF	; 255
    5c42:	08 95       	ret

00005c44 <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
    OCR0 = nw-1;        // pdiener: what's this -1 ?
    5c44:	81 50       	subi	r24, 0x01	; 1
    5c46:	81 bf       	out	0x31, r24	; 49
}
    5c48:	08 95       	ret

00005c4a <_nrk_os_timer_get>:



inline uint8_t _nrk_os_timer_get()
{
    return TCNT0;
    5c4a:	82 b7       	in	r24, 0x32	; 50
}
    5c4c:	08 95       	ret

00005c4e <__vector_15>:
// This is the SUSPEND for the OS timer Tick
// pdiener: All registers are saved and control is transfered from a task to the kernel
void SIG_OUTPUT_COMPARE0( void ) __attribute__ ( ( signal,naked ));
void SIG_OUTPUT_COMPARE0(void)
{
    asm volatile (
    5c4e:	0f 92       	push	r0
    5c50:	0f b6       	in	r0, 0x3f	; 63
    5c52:	0f 92       	push	r0
    5c54:	1f 92       	push	r1
    5c56:	2f 92       	push	r2
    5c58:	3f 92       	push	r3
    5c5a:	4f 92       	push	r4
    5c5c:	5f 92       	push	r5
    5c5e:	6f 92       	push	r6
    5c60:	7f 92       	push	r7
    5c62:	8f 92       	push	r8
    5c64:	9f 92       	push	r9
    5c66:	af 92       	push	r10
    5c68:	bf 92       	push	r11
    5c6a:	cf 92       	push	r12
    5c6c:	df 92       	push	r13
    5c6e:	ef 92       	push	r14
    5c70:	ff 92       	push	r15
    5c72:	0f 93       	push	r16
    5c74:	1f 93       	push	r17
    5c76:	2f 93       	push	r18
    5c78:	3f 93       	push	r19
    5c7a:	4f 93       	push	r20
    5c7c:	5f 93       	push	r21
    5c7e:	6f 93       	push	r22
    5c80:	7f 93       	push	r23
    5c82:	8f 93       	push	r24
    5c84:	9f 93       	push	r25
    5c86:	af 93       	push	r26
    5c88:	bf 93       	push	r27
    5c8a:	cf 93       	push	r28
    5c8c:	df 93       	push	r29
    5c8e:	ef 93       	push	r30
    5c90:	ff 93       	push	r31
    5c92:	a0 91 17 08 	lds	r26, 0x0817
    5c96:	b0 91 18 08 	lds	r27, 0x0818
    5c9a:	0d b6       	in	r0, 0x3d	; 61
    5c9c:	0d 92       	st	X+, r0
    5c9e:	0e b6       	in	r0, 0x3e	; 62
    5ca0:	0d 92       	st	X+, r0
    5ca2:	1f 92       	push	r1
    5ca4:	a0 91 81 05 	lds	r26, 0x0581
    5ca8:	b0 91 82 05 	lds	r27, 0x0582
    5cac:	1e 90       	ld	r1, -X
    5cae:	be bf       	out	0x3e, r27	; 62
    5cb0:	ad bf       	out	0x3d, r26	; 61
    5cb2:	08 95       	ret

00005cb4 <nrk_timer_int_stop>:
*/


int8_t nrk_timer_int_stop(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5cb4:	88 23       	and	r24, r24
    5cb6:	19 f4       	brne	.+6      	; 0x5cbe <nrk_timer_int_stop+0xa>
    {
        TIMSK &= ~(BM(OCIE2));
    5cb8:	87 b7       	in	r24, 0x37	; 55
    5cba:	8f 77       	andi	r24, 0x7F	; 127
    5cbc:	87 bf       	out	0x37, r24	; 55
    }
    return NRK_ERROR;
}
    5cbe:	8f ef       	ldi	r24, 0xFF	; 255
    5cc0:	08 95       	ret

00005cc2 <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5cc2:	88 23       	and	r24, r24
    5cc4:	11 f0       	breq	.+4      	; 0x5cca <nrk_timer_int_reset+0x8>
    5cc6:	8f ef       	ldi	r24, 0xFF	; 255
    5cc8:	08 95       	ret
    {
        TCNT2=0;
    5cca:	14 bc       	out	0x24, r1	; 36
    5ccc:	81 e0       	ldi	r24, 0x01	; 1
        return NRK_OK;
    }
    return NRK_ERROR;
}
    5cce:	08 95       	ret

00005cd0 <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5cd0:	88 23       	and	r24, r24
    5cd2:	19 f0       	breq	.+6      	; 0x5cda <nrk_timer_int_read+0xa>
    5cd4:	20 e0       	ldi	r18, 0x00	; 0
    5cd6:	30 e0       	ldi	r19, 0x00	; 0
    5cd8:	03 c0       	rjmp	.+6      	; 0x5ce0 <nrk_timer_int_read+0x10>
    {
        return TCNT2;
    5cda:	84 b5       	in	r24, 0x24	; 36
    5cdc:	28 2f       	mov	r18, r24
    5cde:	30 e0       	ldi	r19, 0x00	; 0
    }
    return 0;

}
    5ce0:	c9 01       	movw	r24, r18
    5ce2:	08 95       	ret

00005ce4 <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
    if(timer==NRK_APP_TIMER_0)
    5ce4:	88 23       	and	r24, r24
    5ce6:	11 f0       	breq	.+4      	; 0x5cec <nrk_timer_int_start+0x8>
    5ce8:	8f ef       	ldi	r24, 0xFF	; 255
    5cea:	08 95       	ret
    {
        TIMSK |= BM(OCIE2);
    5cec:	87 b7       	in	r24, 0x37	; 55
    5cee:	80 68       	ori	r24, 0x80	; 128
    5cf0:	87 bf       	out	0x37, r24	; 55
    5cf2:	81 e0       	ldi	r24, 0x01	; 1
        return NRK_OK;
    }
    return NRK_ERROR;
}
    5cf4:	08 95       	ret

00005cf6 <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
    if(timer==NRK_APP_TIMER_0)
    5cf6:	88 23       	and	r24, r24
    5cf8:	11 f0       	breq	.+4      	; 0x5cfe <nrk_timer_int_configure+0x8>
    5cfa:	8f ef       	ldi	r24, 0xFF	; 255
    5cfc:	08 95       	ret
    {
        if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    5cfe:	cb 01       	movw	r24, r22
    5d00:	01 97       	sbiw	r24, 0x01	; 1
    5d02:	05 97       	sbiw	r24, 0x05	; 5
    5d04:	10 f4       	brcc	.+4      	; 0x5d0a <nrk_timer_int_configure+0x14>
    5d06:	60 93 83 05 	sts	0x0583, r22
        TCCR2 = BM(WGM32);  // Automatic restart on compare, count up
    5d0a:	88 e0       	ldi	r24, 0x08	; 8
    5d0c:	85 bd       	out	0x25, r24	; 37
        OCR2 = (compare_value & 0xFF );
    5d0e:	43 bd       	out	0x23, r20	; 35
        app_timer0_callback=callback_func;
    5d10:	30 93 ac 03 	sts	0x03AC, r19
    5d14:	20 93 ab 03 	sts	0x03AB, r18
        if(app_timer0_prescale==1) TCCR2 |= BM(CS30);
    5d18:	80 91 83 05 	lds	r24, 0x0583
    5d1c:	81 30       	cpi	r24, 0x01	; 1
    5d1e:	19 f4       	brne	.+6      	; 0x5d26 <nrk_timer_int_configure+0x30>
    5d20:	85 b5       	in	r24, 0x25	; 37
    5d22:	81 60       	ori	r24, 0x01	; 1
    5d24:	09 c0       	rjmp	.+18     	; 0x5d38 <nrk_timer_int_configure+0x42>
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
    5d26:	82 30       	cpi	r24, 0x02	; 2
    5d28:	19 f4       	brne	.+6      	; 0x5d30 <nrk_timer_int_configure+0x3a>
    5d2a:	85 b5       	in	r24, 0x25	; 37
    5d2c:	82 60       	ori	r24, 0x02	; 2
    5d2e:	04 c0       	rjmp	.+8      	; 0x5d38 <nrk_timer_int_configure+0x42>
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
    5d30:	83 30       	cpi	r24, 0x03	; 3
    5d32:	21 f4       	brne	.+8      	; 0x5d3c <nrk_timer_int_configure+0x46>
    5d34:	85 b5       	in	r24, 0x25	; 37
    5d36:	83 60       	ori	r24, 0x03	; 3
    5d38:	85 bd       	out	0x25, r24	; 37
    5d3a:	07 c0       	rjmp	.+14     	; 0x5d4a <nrk_timer_int_configure+0x54>
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
    5d3c:	84 30       	cpi	r24, 0x04	; 4
    5d3e:	19 f4       	brne	.+6      	; 0x5d46 <nrk_timer_int_configure+0x50>
    5d40:	85 b5       	in	r24, 0x25	; 37
    5d42:	84 60       	ori	r24, 0x04	; 4
    5d44:	f9 cf       	rjmp	.-14     	; 0x5d38 <nrk_timer_int_configure+0x42>
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
    5d46:	85 30       	cpi	r24, 0x05	; 5
    5d48:	11 f0       	breq	.+4      	; 0x5d4e <nrk_timer_int_configure+0x58>
    5d4a:	81 e0       	ldi	r24, 0x01	; 1
    5d4c:	08 95       	ret
    5d4e:	85 b5       	in	r24, 0x25	; 37
    5d50:	85 60       	ori	r24, 0x05	; 5
    5d52:	85 bd       	out	0x25, r24	; 37
    5d54:	81 e0       	ldi	r24, 0x01	; 1
        // Divide by 1024
        return NRK_OK;
    }

    return NRK_ERROR;
}
    5d56:	08 95       	ret

00005d58 <__vector_9>:


SIGNAL(TIMER2_COMP_vect)
{
    5d58:	1f 92       	push	r1
    5d5a:	0f 92       	push	r0
    5d5c:	0f b6       	in	r0, 0x3f	; 63
    5d5e:	0f 92       	push	r0
    5d60:	0b b6       	in	r0, 0x3b	; 59
    5d62:	0f 92       	push	r0
    5d64:	11 24       	eor	r1, r1
    5d66:	2f 93       	push	r18
    5d68:	3f 93       	push	r19
    5d6a:	4f 93       	push	r20
    5d6c:	5f 93       	push	r21
    5d6e:	6f 93       	push	r22
    5d70:	7f 93       	push	r23
    5d72:	8f 93       	push	r24
    5d74:	9f 93       	push	r25
    5d76:	af 93       	push	r26
    5d78:	bf 93       	push	r27
    5d7a:	ef 93       	push	r30
    5d7c:	ff 93       	push	r31
    if(app_timer0_callback!=NULL) app_timer0_callback();
    5d7e:	e0 91 ab 03 	lds	r30, 0x03AB
    5d82:	f0 91 ac 03 	lds	r31, 0x03AC
    5d86:	30 97       	sbiw	r30, 0x00	; 0
    5d88:	11 f0       	breq	.+4      	; 0x5d8e <__vector_9+0x36>
    5d8a:	09 95       	icall
    5d8c:	04 c0       	rjmp	.+8      	; 0x5d96 <__vector_9+0x3e>
    else
        nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5d8e:	8a e0       	ldi	r24, 0x0A	; 10
    5d90:	60 e0       	ldi	r22, 0x00	; 0
    5d92:	0e 94 7e 1f 	call	0x3efc	; 0x3efc <nrk_kernel_error_add>
    return;
}
    5d96:	ff 91       	pop	r31
    5d98:	ef 91       	pop	r30
    5d9a:	bf 91       	pop	r27
    5d9c:	af 91       	pop	r26
    5d9e:	9f 91       	pop	r25
    5da0:	8f 91       	pop	r24
    5da2:	7f 91       	pop	r23
    5da4:	6f 91       	pop	r22
    5da6:	5f 91       	pop	r21
    5da8:	4f 91       	pop	r20
    5daa:	3f 91       	pop	r19
    5dac:	2f 91       	pop	r18
    5dae:	0f 90       	pop	r0
    5db0:	0b be       	out	0x3b, r0	; 59
    5db2:	0f 90       	pop	r0
    5db4:	0f be       	out	0x3f, r0	; 63
    5db6:	0f 90       	pop	r0
    5db8:	1f 90       	pop	r1
    5dba:	18 95       	reti

00005dbc <__vector_default>:

//-------------------------------------------------------------------------------------------------------
//  Default ISR
//-------------------------------------------------------------------------------------------------------
SIGNAL(__vector_default)
{
    5dbc:	1f 92       	push	r1
    5dbe:	0f 92       	push	r0
    5dc0:	0f b6       	in	r0, 0x3f	; 63
    5dc2:	0f 92       	push	r0
    5dc4:	0b b6       	in	r0, 0x3b	; 59
    5dc6:	0f 92       	push	r0
    5dc8:	11 24       	eor	r1, r1
    5dca:	2f 93       	push	r18
    5dcc:	3f 93       	push	r19
    5dce:	4f 93       	push	r20
    5dd0:	5f 93       	push	r21
    5dd2:	6f 93       	push	r22
    5dd4:	7f 93       	push	r23
    5dd6:	8f 93       	push	r24
    5dd8:	9f 93       	push	r25
    5dda:	af 93       	push	r26
    5ddc:	bf 93       	push	r27
    5dde:	ef 93       	push	r30
    5de0:	ff 93       	push	r31
    nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5de2:	8a e0       	ldi	r24, 0x0A	; 10
    5de4:	60 e0       	ldi	r22, 0x00	; 0
    5de6:	0e 94 7e 1f 	call	0x3efc	; 0x3efc <nrk_kernel_error_add>
}
    5dea:	ff 91       	pop	r31
    5dec:	ef 91       	pop	r30
    5dee:	bf 91       	pop	r27
    5df0:	af 91       	pop	r26
    5df2:	9f 91       	pop	r25
    5df4:	8f 91       	pop	r24
    5df6:	7f 91       	pop	r23
    5df8:	6f 91       	pop	r22
    5dfa:	5f 91       	pop	r21
    5dfc:	4f 91       	pop	r20
    5dfe:	3f 91       	pop	r19
    5e00:	2f 91       	pop	r18
    5e02:	0f 90       	pop	r0
    5e04:	0b be       	out	0x3b, r0	; 59
    5e06:	0f 90       	pop	r0
    5e08:	0f be       	out	0x3f, r0	; 63
    5e0a:	0f 90       	pop	r0
    5e0c:	1f 90       	pop	r1
    5e0e:	18 95       	reti

00005e10 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    5e10:	04 b6       	in	r0, 0x34	; 52
    5e12:	03 fe       	sbrs	r0, 3
    5e14:	02 c0       	rjmp	.+4      	; 0x5e1a <_nrk_startup_error+0xa>
    5e16:	90 e1       	ldi	r25, 0x10	; 16
    5e18:	01 c0       	rjmp	.+2      	; 0x5e1c <_nrk_startup_error+0xc>
    5e1a:	90 e0       	ldi	r25, 0x00	; 0
	error|=0x10;
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    5e1c:	04 b6       	in	r0, 0x34	; 52
    5e1e:	02 fe       	sbrs	r0, 2
    5e20:	06 c0       	rjmp	.+12     	; 0x5e2e <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    5e22:	84 b7       	in	r24, 0x34	; 52
    5e24:	8b 7f       	andi	r24, 0xFB	; 251
    5e26:	84 bf       	out	0x34, r24	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    5e28:	04 b6       	in	r0, 0x34	; 52
    5e2a:	00 fe       	sbrs	r0, 0
		error|=0x04;
    5e2c:	94 60       	ori	r25, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    5e2e:	04 b6       	in	r0, 0x34	; 52
    5e30:	01 fe       	sbrs	r0, 1
    5e32:	04 c0       	rjmp	.+8      	; 0x5e3c <_nrk_startup_error+0x2c>
	{
	MCUSR &= ~(1<<EXTRF);	
    5e34:	84 b7       	in	r24, 0x34	; 52
    5e36:	8d 7f       	andi	r24, 0xFD	; 253
    5e38:	84 bf       	out	0x34, r24	; 52
	error|=0x02;
    5e3a:	92 60       	ori	r25, 0x02	; 2
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    5e3c:	99 23       	and	r25, r25
    5e3e:	59 f4       	brne	.+22     	; 0x5e56 <_nrk_startup_error+0x46>

// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    5e40:	04 b6       	in	r0, 0x34	; 52
    5e42:	00 fc       	sbrc	r0, 0
    5e44:	02 c0       	rjmp	.+4      	; 0x5e4a <_nrk_startup_error+0x3a>
    5e46:	91 e0       	ldi	r25, 0x01	; 1
    5e48:	03 c0       	rjmp	.+6      	; 0x5e50 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    5e4a:	84 b7       	in	r24, 0x34	; 52
    5e4c:	8e 7f       	andi	r24, 0xFE	; 254
    5e4e:	84 bf       	out	0x34, r24	; 52
	else {
	error|=0x01;
	}

// check uart state 
if((volatile uint8_t)TCCR0!=0) error|=0x01;
    5e50:	83 b7       	in	r24, 0x33	; 51
    5e52:	81 11       	cpse	r24, r1
    5e54:	91 60       	ori	r25, 0x01	; 1

return error;
}
    5e56:	89 2f       	mov	r24, r25
    5e58:	08 95       	ret

00005e5a <nrk_ext_int_enable>:

int8_t  nrk_ext_int_enable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK |= 1; return NRK_OK; }
return NRK_ERROR;
}
    5e5a:	8f ef       	ldi	r24, 0xFF	; 255
    5e5c:	08 95       	ret

00005e5e <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK &= ~1; return NRK_OK; }
return NRK_ERROR;
}
    5e5e:	8f ef       	ldi	r24, 0xFF	; 255
    5e60:	08 95       	ret

00005e62 <nrk_ext_int_configure>:
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
	return NRK_OK;
	}
*/
return NRK_ERROR;
}
    5e62:	8f ef       	ldi	r24, 0xFF	; 255
    5e64:	08 95       	ret

00005e66 <__vector_1>:



SIGNAL(INT0_vect) {
    5e66:	1f 92       	push	r1
    5e68:	0f 92       	push	r0
    5e6a:	0f b6       	in	r0, 0x3f	; 63
    5e6c:	0f 92       	push	r0
    5e6e:	0b b6       	in	r0, 0x3b	; 59
    5e70:	0f 92       	push	r0
    5e72:	11 24       	eor	r1, r1
    5e74:	2f 93       	push	r18
    5e76:	3f 93       	push	r19
    5e78:	4f 93       	push	r20
    5e7a:	5f 93       	push	r21
    5e7c:	6f 93       	push	r22
    5e7e:	7f 93       	push	r23
    5e80:	8f 93       	push	r24
    5e82:	9f 93       	push	r25
    5e84:	af 93       	push	r26
    5e86:	bf 93       	push	r27
    5e88:	ef 93       	push	r30
    5e8a:	ff 93       	push	r31
//	if(ext_int0_callback!=NULL) ext_int0_callback();
//	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5e8c:	8a e0       	ldi	r24, 0x0A	; 10
    5e8e:	60 e0       	ldi	r22, 0x00	; 0
    5e90:	0e 94 7e 1f 	call	0x3efc	; 0x3efc <nrk_kernel_error_add>
	return;  	
}
    5e94:	ff 91       	pop	r31
    5e96:	ef 91       	pop	r30
    5e98:	bf 91       	pop	r27
    5e9a:	af 91       	pop	r26
    5e9c:	9f 91       	pop	r25
    5e9e:	8f 91       	pop	r24
    5ea0:	7f 91       	pop	r23
    5ea2:	6f 91       	pop	r22
    5ea4:	5f 91       	pop	r21
    5ea6:	4f 91       	pop	r20
    5ea8:	3f 91       	pop	r19
    5eaa:	2f 91       	pop	r18
    5eac:	0f 90       	pop	r0
    5eae:	0b be       	out	0x3b, r0	; 59
    5eb0:	0f 90       	pop	r0
    5eb2:	0f be       	out	0x3f, r0	; 63
    5eb4:	0f 90       	pop	r0
    5eb6:	1f 90       	pop	r1
    5eb8:	18 95       	reti

00005eba <nrk_watchdog_check>:
}

int8_t nrk_watchdog_check()
{

    if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    5eba:	04 b6       	in	r0, 0x34	; 52
    5ebc:	03 fe       	sbrs	r0, 3
    5ebe:	02 c0       	rjmp	.+4      	; 0x5ec4 <nrk_watchdog_check+0xa>
    5ec0:	8f ef       	ldi	r24, 0xFF	; 255
    5ec2:	08 95       	ret
    5ec4:	81 e0       	ldi	r24, 0x01	; 1
    return NRK_ERROR;
}
    5ec6:	08 95       	ret

00005ec8 <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
    wdt_reset();
    5ec8:	a8 95       	wdr

}
    5eca:	08 95       	ret

00005ecc <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    5ecc:	0e 94 b5 14 	call	0x296a	; 0x296a <nrk_int_disable>
    MCUSR &= ~(1<<WDRF);
    5ed0:	84 b7       	in	r24, 0x34	; 52
    5ed2:	87 7f       	andi	r24, 0xF7	; 247
    5ed4:	84 bf       	out	0x34, r24	; 52
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    5ed6:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    MCUSR &= ~(1<<WDRF);
    nrk_watchdog_reset();
    WDTCR |= (1<<WDCE) | (1<<WDE);
    5ed8:	81 b5       	in	r24, 0x21	; 33
    5eda:	88 61       	ori	r24, 0x18	; 24
    5edc:	81 bd       	out	0x21, r24	; 33
    WDTCR = (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
    5ede:	8f e0       	ldi	r24, 0x0F	; 15
    5ee0:	81 bd       	out	0x21, r24	; 33
    nrk_int_enable();
    5ee2:	0e 94 b7 14 	call	0x296e	; 0x296e <nrk_int_enable>

}
    5ee6:	08 95       	ret

00005ee8 <nrk_watchdog_disable>:
#include <avr/wdt.h>
#include <nrk.h>

void nrk_watchdog_disable()
{
    nrk_int_disable();
    5ee8:	0e 94 b5 14 	call	0x296a	; 0x296a <nrk_int_disable>
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    5eec:	a8 95       	wdr

void nrk_watchdog_disable()
{
    nrk_int_disable();
    nrk_watchdog_reset();
    MCUSR &= ~(1<<WDRF);
    5eee:	84 b7       	in	r24, 0x34	; 52
    5ef0:	87 7f       	andi	r24, 0xF7	; 247
    5ef2:	84 bf       	out	0x34, r24	; 52
    WDTCR |= (1<<WDCE) | (1<<WDE);
    5ef4:	81 b5       	in	r24, 0x21	; 33
    5ef6:	88 61       	ori	r24, 0x18	; 24
    5ef8:	81 bd       	out	0x21, r24	; 33
    WDTCR = 0;
    5efa:	11 bc       	out	0x21, r1	; 33
    nrk_int_enable();
    5efc:	0e 94 b7 14 	call	0x296e	; 0x296e <nrk_int_enable>
}
    5f00:	08 95       	ret

00005f02 <nrk_battery_save>:
    nrk_led_clr(2);
    nrk_led_clr(3);
    SET_VREG_INACTIVE();
    nrk_sleep();
#endif
}
    5f02:	08 95       	ret

00005f04 <nrk_task_set_entry_function>:

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
    task->task=func;
    5f04:	fc 01       	movw	r30, r24
    5f06:	76 83       	std	Z+6, r23	; 0x06
    5f08:	65 83       	std	Z+5, r22	; 0x05
}
    5f0a:	08 95       	ret

00005f0c <nrk_sleep>:

void nrk_sleep()
{
// pdiener: Powersave stops main oscillator!
// This is in general no good idea if a fast wake up response time is needed
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    5f0c:	85 b7       	in	r24, 0x35	; 53
    5f0e:	83 7e       	andi	r24, 0xE3	; 227
    5f10:	88 61       	ori	r24, 0x18	; 24
    5f12:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    5f14:	85 b7       	in	r24, 0x35	; 53
    5f16:	80 62       	ori	r24, 0x20	; 32
    5f18:	85 bf       	out	0x35, r24	; 53
    5f1a:	88 95       	sleep
    5f1c:	85 b7       	in	r24, 0x35	; 53
    5f1e:	8f 7d       	andi	r24, 0xDF	; 223
    5f20:	85 bf       	out	0x35, r24	; 53

}
    5f22:	08 95       	ret

00005f24 <nrk_idle>:

void nrk_idle()
{
// pdiener: This stops the CPU core clock and flash clock while peripheral clock is kept running
// Main and aux oscillator keep running
    set_sleep_mode( SLEEP_MODE_IDLE);
    5f24:	85 b7       	in	r24, 0x35	; 53
    5f26:	83 7e       	andi	r24, 0xE3	; 227
    5f28:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    5f2a:	85 b7       	in	r24, 0x35	; 53
    5f2c:	80 62       	ori	r24, 0x20	; 32
    5f2e:	85 bf       	out	0x35, r24	; 53
    5f30:	88 95       	sleep
    5f32:	85 b7       	in	r24, 0x35	; 53
    5f34:	8f 7d       	andi	r24, 0xDF	; 223
    5f36:	85 bf       	out	0x35, r24	; 53

}
    5f38:	08 95       	ret

00005f3a <nrk_task_stk_init>:
void *nrk_task_stk_init (void (*task)(), void *ptos, void *pbos)
{
    5f3a:	fa 01       	movw	r30, r20
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow
    5f3c:	25 e5       	ldi	r18, 0x55	; 85
    5f3e:	20 83       	st	Z, r18
    stk    = (unsigned int *)ptos;          /* Load stack pointer */
    5f40:	fb 01       	movw	r30, r22
     *(--stk) = 0x4748;   // G H
     *(--stk) = 0x4546;   // E F
     *(--stk) = 0x4344;   // C D
     *(--stk) = 0x4142;   // A B
    */
    --stk;
    5f42:	32 97       	sbiw	r30, 0x02	; 2
    stkc = (unsigned char*)stk;
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    5f44:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    5f46:	81 83       	std	Z+1, r24	; 0x01

    *(--stk) = 0;
    5f48:	12 92       	st	-Z, r1
    5f4a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5f4c:	12 92       	st	-Z, r1
    5f4e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5f50:	12 92       	st	-Z, r1
    5f52:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5f54:	12 92       	st	-Z, r1
    5f56:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5f58:	12 92       	st	-Z, r1
    5f5a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5f5c:	12 92       	st	-Z, r1
    5f5e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5f60:	12 92       	st	-Z, r1
    5f62:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5f64:	12 92       	st	-Z, r1
    5f66:	12 92       	st	-Z, r1

    *(--stk) = 0;
    5f68:	12 92       	st	-Z, r1
    5f6a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5f6c:	12 92       	st	-Z, r1
    5f6e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5f70:	12 92       	st	-Z, r1
    5f72:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5f74:	12 92       	st	-Z, r1
    5f76:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5f78:	12 92       	st	-Z, r1
    5f7a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5f7c:	12 92       	st	-Z, r1
    5f7e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5f80:	12 92       	st	-Z, r1
    5f82:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5f84:	12 92       	st	-Z, r1
    5f86:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5f88:	12 92       	st	-Z, r1
    5f8a:	12 92       	st	-Z, r1


    return ((void *)stk);
}
    5f8c:	cf 01       	movw	r24, r30
    5f8e:	08 95       	ret

00005f90 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char*) NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    5f90:	8e eb       	ldi	r24, 0xBE	; 190
    5f92:	94 e1       	ldi	r25, 0x14	; 20
    5f94:	90 93 fe 10 	sts	0x10FE, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    5f98:	80 93 ff 10 	sts	0x10FF, r24
}
    5f9c:	08 95       	ret

00005f9e <nrk_stack_pointer_init>:
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    nrk_kernel_stk[0]=STK_CANARY_VAL;
    nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE;
    *stkc = STK_CANARY_VAL;
    5f9e:	85 e5       	ldi	r24, 0x55	; 85
    5fa0:	80 93 7e 10 	sts	0x107E, r24
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
    nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    5fa4:	ee ef       	ldi	r30, 0xFE	; 254
    5fa6:	f0 e1       	ldi	r31, 0x10	; 16
    5fa8:	f0 93 82 05 	sts	0x0582, r31
    5fac:	e0 93 81 05 	sts	0x0581, r30
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    5fb0:	8e eb       	ldi	r24, 0xBE	; 190
    5fb2:	94 e1       	ldi	r25, 0x14	; 20
    5fb4:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    5fb6:	80 93 ff 10 	sts	0x10FF, r24

}
    5fba:	08 95       	ret

00005fbc <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

    _nrk_setup_timer();
    5fbc:	0e 94 90 2d 	call	0x5b20	; 0x5b20 <_nrk_setup_timer>
    nrk_int_enable();
    5fc0:	0e 94 b7 14 	call	0x296e	; 0x296e <nrk_int_enable>

}
    5fc4:	08 95       	ret

00005fc6 <nrk_task_set_stk>:

    return ((void *)stk);
}

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    5fc6:	ef 92       	push	r14
    5fc8:	ff 92       	push	r15
    5fca:	0f 93       	push	r16
    5fcc:	1f 93       	push	r17
    5fce:	cf 93       	push	r28
    5fd0:	df 93       	push	r29
    5fd2:	7c 01       	movw	r14, r24
    5fd4:	8b 01       	movw	r16, r22
    5fd6:	ea 01       	movw	r28, r20

    if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    5fd8:	40 32       	cpi	r20, 0x20	; 32
    5fda:	51 05       	cpc	r21, r1
    5fdc:	18 f4       	brcc	.+6      	; 0x5fe4 <nrk_task_set_stk+0x1e>
    5fde:	81 e1       	ldi	r24, 0x11	; 17
    5fe0:	0e 94 95 1f 	call	0x3f2a	; 0x3f2a <nrk_error_add>
    task->Ptos = (void *) &stk_base[stk_size-1];
    5fe4:	21 97       	sbiw	r28, 0x01	; 1
    5fe6:	c0 0f       	add	r28, r16
    5fe8:	d1 1f       	adc	r29, r17
    5fea:	f7 01       	movw	r30, r14
    5fec:	d2 83       	std	Z+2, r29	; 0x02
    5fee:	c1 83       	std	Z+1, r28	; 0x01
    task->Pbos = (void *) &stk_base[0];
    5ff0:	14 83       	std	Z+4, r17	; 0x04
    5ff2:	03 83       	std	Z+3, r16	; 0x03

}
    5ff4:	df 91       	pop	r29
    5ff6:	cf 91       	pop	r28
    5ff8:	1f 91       	pop	r17
    5ffa:	0f 91       	pop	r16
    5ffc:	ff 90       	pop	r15
    5ffe:	ef 90       	pop	r14
    6000:	08 95       	ret

00006002 <ad5242_set>:

// hwAddress is defined by the Pin settings [AD1 AD0]
// channel is 1 or 2
// value is the resistor divider value
void ad5242_set(unsigned char hwAddress, unsigned char channel, unsigned char value)
{
    6002:	0f 93       	push	r16
    6004:	1f 93       	push	r17
    6006:	16 2f       	mov	r17, r22
    6008:	04 2f       	mov	r16, r20
	unsigned char address = 0b0101100 | (hwAddress & 0b11);
	
	i2c_controlByte_TX(address);
    600a:	83 70       	andi	r24, 0x03	; 3
    600c:	8c 62       	ori	r24, 0x2C	; 44
    600e:	0e 94 e9 30 	call	0x61d2	; 0x61d2 <i2c_controlByte_TX>
	
	// Instruction byte
	if (channel == 1)
    6012:	11 30       	cpi	r17, 0x01	; 1
    6014:	11 f4       	brne	.+4      	; 0x601a <ad5242_set+0x18>
		i2c_send(0x00);		// Channel A (1)
    6016:	80 e0       	ldi	r24, 0x00	; 0
    6018:	01 c0       	rjmp	.+2      	; 0x601c <ad5242_set+0x1a>
	else
		i2c_send(0x80);		// Channel B (2)
    601a:	80 e8       	ldi	r24, 0x80	; 128
    601c:	0e 94 8e 30 	call	0x611c	; 0x611c <i2c_send>
		
	// Resistor divider value
	i2c_send(value);
    6020:	80 2f       	mov	r24, r16
    6022:	0e 94 8e 30 	call	0x611c	; 0x611c <i2c_send>
		
	i2c_stop();
    6026:	0e 94 7f 30 	call	0x60fe	; 0x60fe <i2c_stop>
}
    602a:	1f 91       	pop	r17
    602c:	0f 91       	pop	r16
    602e:	08 95       	ret

00006030 <ad5242_init>:


// Initialize the interface
void ad5242_init()
{
	i2c_init();
    6030:	0e 94 55 30 	call	0x60aa	; 0x60aa <i2c_init>
}
    6034:	08 95       	ret

00006036 <adc_init>:
#include <util/delay.h>



void adc_init()
{
    6036:	df 93       	push	r29
    6038:	cf 93       	push	r28
    603a:	00 d0       	rcall	.+0      	; 0x603c <adc_init+0x6>
    603c:	cd b7       	in	r28, 0x3d	; 61
    603e:	de b7       	in	r29, 0x3e	; 62
  volatile unsigned int dummy;

  ADMUX = (0 << REFS1) | (1 << REFS0);      						// Vcc is reference
    6040:	80 e4       	ldi	r24, 0x40	; 64
    6042:	87 b9       	out	0x07, r24	; 7
  ADCSRA = (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0);       // Prescaler = 64
    6044:	86 e0       	ldi	r24, 0x06	; 6
    6046:	86 b9       	out	0x06, r24	; 6
  ADCSRA |= (1 << ADEN);                								// ADC on
    6048:	37 9a       	sbi	0x06, 7	; 6

	// One dummy read after init
  ADCSRA |= (1<<ADSC);
    604a:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1<<ADSC));
    604c:	36 99       	sbic	0x06, 6	; 6
    604e:	fe cf       	rjmp	.-4      	; 0x604c <adc_init+0x16>
  dummy = ADCW;
    6050:	84 b1       	in	r24, 0x04	; 4
    6052:	95 b1       	in	r25, 0x05	; 5
    6054:	9a 83       	std	Y+2, r25	; 0x02
    6056:	89 83       	std	Y+1, r24	; 0x01
}
    6058:	0f 90       	pop	r0
    605a:	0f 90       	pop	r0
    605c:	cf 91       	pop	r28
    605e:	df 91       	pop	r29
    6060:	08 95       	ret

00006062 <adc_Powersave>:


// If ADC should be used after a powersave period, call init again before starting a conversion
void adc_Powersave()
{
	ADCSRA &= ~(1 << ADEN);
    6062:	37 98       	cbi	0x06, 7	; 6
}
    6064:	08 95       	ret

00006066 <adc_GetChannel>:



unsigned int adc_GetChannel(unsigned char ch)
{
  ADMUX = (ADMUX & 0b11100000) | (ch & 0b00011111);	// Select channel
    6066:	97 b1       	in	r25, 0x07	; 7
    6068:	8f 71       	andi	r24, 0x1F	; 31
    606a:	90 7e       	andi	r25, 0xE0	; 224
    606c:	89 2b       	or	r24, r25
    606e:	87 b9       	out	0x07, r24	; 7
  ADCSRA |= (1 << ADSC);										// Start a single conversion
    6070:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1 << ADSC));  							// wait until conversion result is available
    6072:	36 99       	sbic	0x06, 6	; 6
    6074:	fe cf       	rjmp	.-4      	; 0x6072 <adc_GetChannel+0xc>
  return ADCW;
    6076:	24 b1       	in	r18, 0x04	; 4
    6078:	35 b1       	in	r19, 0x05	; 5
}
    607a:	c9 01       	movw	r24, r18
    607c:	08 95       	ret

0000607e <adc_GetBatteryVoltage>:



unsigned int adc_GetChannel(unsigned char ch)
{
  ADMUX = (ADMUX & 0b11100000) | (ch & 0b00011111);	// Select channel
    607e:	87 b1       	in	r24, 0x07	; 7
    6080:	80 7e       	andi	r24, 0xE0	; 224
    6082:	8e 61       	ori	r24, 0x1E	; 30
    6084:	87 b9       	out	0x07, r24	; 7
  ADCSRA |= (1 << ADSC);										// Start a single conversion
    6086:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1 << ADSC));  							// wait until conversion result is available
    6088:	36 99       	sbic	0x06, 6	; 6
    608a:	fe cf       	rjmp	.-4      	; 0x6088 <adc_GetBatteryVoltage+0xa>
  return ADCW;
    608c:	64 b1       	in	r22, 0x04	; 4
    608e:	75 b1       	in	r23, 0x05	; 5
    6090:	80 e0       	ldi	r24, 0x00	; 0
    6092:	90 e0       	ldi	r25, 0x00	; 0
    6094:	0e 94 5f 48 	call	0x90be	; 0x90be <__floatunsisf>
    6098:	9b 01       	movw	r18, r22
    609a:	ac 01       	movw	r20, r24
    609c:	64 ea       	ldi	r22, 0xA4	; 164
    609e:	70 e7       	ldi	r23, 0x70	; 112
    60a0:	8d e9       	ldi	r24, 0x9D	; 157
    60a2:	94 e4       	ldi	r25, 0x44	; 68
    60a4:	0e 94 cb 47 	call	0x8f96	; 0x8f96 <__divsf3>
	unsigned int adValue;

	adValue = adc_GetChannel(30);

	return (1.23 * 1024.0 / (float)adValue);
}
    60a8:	08 95       	ret

000060aa <i2c_init>:

// inits to ~300 kHz bus frequency
void i2c_init()
{
	// Set up clock prescaler
	TWSR |= (0 << TWPS1) | (0 << TWPS0);	// Prescaler = 1
    60aa:	e1 e7       	ldi	r30, 0x71	; 113
    60ac:	f0 e0       	ldi	r31, 0x00	; 0
    60ae:	80 81       	ld	r24, Z
    60b0:	80 83       	st	Z, r24
	// Set up clock divider
	TWBR = 1;
    60b2:	81 e0       	ldi	r24, 0x01	; 1
    60b4:	80 93 70 00 	sts	0x0070, r24
	// Set up module
	TWCR = (1 << TWEN);	// I2C on, no interrupts
    60b8:	84 e0       	ldi	r24, 0x04	; 4
    60ba:	80 93 74 00 	sts	0x0074, r24
}
    60be:	08 95       	ret

000060c0 <i2c_waitForInterruptFlag>:



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    60c0:	80 91 74 00 	lds	r24, 0x0074
    60c4:	87 ff       	sbrs	r24, 7
    60c6:	fc cf       	rjmp	.-8      	; 0x60c0 <i2c_waitForInterruptFlag>
}
    60c8:	08 95       	ret

000060ca <i2c_actionStart>:



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    60ca:	e4 e7       	ldi	r30, 0x74	; 116
    60cc:	f0 e0       	ldi	r31, 0x00	; 0
    60ce:	80 81       	ld	r24, Z
    60d0:	80 68       	ori	r24, 0x80	; 128
    60d2:	80 83       	st	Z, r24
}
    60d4:	08 95       	ret

000060d6 <i2c_start>:



void i2c_start()
{
	TWCR |= (1 << TWSTA);			// Set start condition flag
    60d6:	80 91 74 00 	lds	r24, 0x0074
    60da:	80 62       	ori	r24, 0x20	; 32
    60dc:	80 93 74 00 	sts	0x0074, r24



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    60e0:	80 91 74 00 	lds	r24, 0x0074
    60e4:	80 68       	ori	r24, 0x80	; 128
    60e6:	80 93 74 00 	sts	0x0074, r24



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    60ea:	80 91 74 00 	lds	r24, 0x0074
    60ee:	87 ff       	sbrs	r24, 7
    60f0:	fc cf       	rjmp	.-8      	; 0x60ea <i2c_start+0x14>
void i2c_start()
{
	TWCR |= (1 << TWSTA);			// Set start condition flag
	i2c_actionStart();				// Send START
	i2c_waitForInterruptFlag();	// Wait until START is sent
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    60f2:	80 91 74 00 	lds	r24, 0x0074
    60f6:	8f 7d       	andi	r24, 0xDF	; 223
    60f8:	80 93 74 00 	sts	0x0074, r24
}
    60fc:	08 95       	ret

000060fe <i2c_stop>:



void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
    60fe:	80 91 74 00 	lds	r24, 0x0074
    6102:	80 61       	ori	r24, 0x10	; 16
    6104:	80 93 74 00 	sts	0x0074, r24



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    6108:	80 91 74 00 	lds	r24, 0x0074
    610c:	80 68       	ori	r24, 0x80	; 128
    610e:	80 93 74 00 	sts	0x0074, r24

void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
	i2c_actionStart();				// Send STOP
	while (TWCR & (1 << TWSTO));	// Wait until STOP is sent
    6112:	80 91 74 00 	lds	r24, 0x0074
    6116:	84 fd       	sbrc	r24, 4
    6118:	fc cf       	rjmp	.-8      	; 0x6112 <i2c_stop+0x14>
}
    611a:	08 95       	ret

0000611c <i2c_send>:


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    611c:	80 93 73 00 	sts	0x0073, r24



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    6120:	80 91 74 00 	lds	r24, 0x0074
    6124:	80 68       	ori	r24, 0x80	; 128
    6126:	80 93 74 00 	sts	0x0074, r24



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    612a:	80 91 74 00 	lds	r24, 0x0074
    612e:	87 ff       	sbrs	r24, 7
    6130:	fc cf       	rjmp	.-8      	; 0x612a <i2c_send+0xe>
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    6132:	80 91 71 00 	lds	r24, 0x0071
    6136:	88 7f       	andi	r24, 0xF8	; 248
    6138:	88 32       	cpi	r24, 0x28	; 40
    613a:	11 f4       	brne	.+4      	; 0x6140 <i2c_send+0x24>
    613c:	90 e0       	ldi	r25, 0x00	; 0
    613e:	07 c0       	rjmp	.+14     	; 0x614e <i2c_send+0x32>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    6140:	80 91 71 00 	lds	r24, 0x0071
    6144:	90 e0       	ldi	r25, 0x00	; 0
    6146:	88 7f       	andi	r24, 0xF8	; 248
    6148:	88 31       	cpi	r24, 0x18	; 24
    614a:	09 f0       	breq	.+2      	; 0x614e <i2c_send+0x32>
    614c:	91 e0       	ldi	r25, 0x01	; 1
	else return 1;
}
    614e:	89 2f       	mov	r24, r25
    6150:	08 95       	ret

00006152 <i2c_receive>:


// if ack == 0, no-ACK will be sent
unsigned char i2c_receive(unsigned int ack)
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
    6152:	89 2b       	or	r24, r25
    6154:	21 f0       	breq	.+8      	; 0x615e <i2c_receive+0xc>
    6156:	80 91 74 00 	lds	r24, 0x0074
    615a:	80 64       	ori	r24, 0x40	; 64
    615c:	03 c0       	rjmp	.+6      	; 0x6164 <i2c_receive+0x12>
	else 		TWCR &= ~(1 << TWEA);	// no ACK
    615e:	80 91 74 00 	lds	r24, 0x0074
    6162:	8f 7b       	andi	r24, 0xBF	; 191
    6164:	80 93 74 00 	sts	0x0074, r24



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    6168:	80 91 74 00 	lds	r24, 0x0074
    616c:	80 68       	ori	r24, 0x80	; 128
    616e:	80 93 74 00 	sts	0x0074, r24



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    6172:	80 91 74 00 	lds	r24, 0x0074
    6176:	87 ff       	sbrs	r24, 7
    6178:	fc cf       	rjmp	.-8      	; 0x6172 <i2c_receive+0x20>
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
	else 		TWCR &= ~(1 << TWEA);	// no ACK
	i2c_actionStart();					// Start receiving
	i2c_waitForInterruptFlag();		// Wait until byte is received
	return TWDR;
    617a:	80 91 73 00 	lds	r24, 0x0073
}
    617e:	08 95       	ret

00006180 <i2c_controlByte_RX>:



// This initiates an rx transfer with START + SLA + R
void i2c_controlByte_RX(unsigned char address)
{
    6180:	98 2f       	mov	r25, r24



void i2c_start()
{
	TWCR |= (1 << TWSTA);			// Set start condition flag
    6182:	80 91 74 00 	lds	r24, 0x0074
    6186:	80 62       	ori	r24, 0x20	; 32
    6188:	80 93 74 00 	sts	0x0074, r24



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    618c:	80 91 74 00 	lds	r24, 0x0074
    6190:	80 68       	ori	r24, 0x80	; 128
    6192:	80 93 74 00 	sts	0x0074, r24



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    6196:	80 91 74 00 	lds	r24, 0x0074
    619a:	87 ff       	sbrs	r24, 7
    619c:	fc cf       	rjmp	.-8      	; 0x6196 <i2c_controlByte_RX+0x16>
void i2c_start()
{
	TWCR |= (1 << TWSTA);			// Set start condition flag
	i2c_actionStart();				// Send START
	i2c_waitForInterruptFlag();	// Wait until START is sent
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    619e:	80 91 74 00 	lds	r24, 0x0074
    61a2:	8f 7d       	andi	r24, 0xDF	; 223
    61a4:	80 93 74 00 	sts	0x0074, r24

// This initiates an rx transfer with START + SLA + R
void i2c_controlByte_RX(unsigned char address)
{
	i2c_start();
	i2c_send((address << 1) | 0x01);
    61a8:	99 0f       	add	r25, r25
    61aa:	91 60       	ori	r25, 0x01	; 1


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    61ac:	90 93 73 00 	sts	0x0073, r25



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    61b0:	80 91 74 00 	lds	r24, 0x0074
    61b4:	80 68       	ori	r24, 0x80	; 128
    61b6:	80 93 74 00 	sts	0x0074, r24



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    61ba:	80 91 74 00 	lds	r24, 0x0074
    61be:	87 ff       	sbrs	r24, 7
    61c0:	fc cf       	rjmp	.-8      	; 0x61ba <i2c_controlByte_RX+0x3a>
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    61c2:	80 91 71 00 	lds	r24, 0x0071
    61c6:	88 7f       	andi	r24, 0xF8	; 248
    61c8:	88 32       	cpi	r24, 0x28	; 40
    61ca:	11 f0       	breq	.+4      	; 0x61d0 <i2c_controlByte_RX+0x50>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    61cc:	80 91 71 00 	lds	r24, 0x0071
    61d0:	08 95       	ret

000061d2 <i2c_controlByte_TX>:



// This initiates an tx transfer with START + SLA
void i2c_controlByte_TX(unsigned char address)
{
    61d2:	98 2f       	mov	r25, r24



void i2c_start()
{
	TWCR |= (1 << TWSTA);			// Set start condition flag
    61d4:	80 91 74 00 	lds	r24, 0x0074
    61d8:	80 62       	ori	r24, 0x20	; 32
    61da:	80 93 74 00 	sts	0x0074, r24



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    61de:	80 91 74 00 	lds	r24, 0x0074
    61e2:	80 68       	ori	r24, 0x80	; 128
    61e4:	80 93 74 00 	sts	0x0074, r24



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    61e8:	80 91 74 00 	lds	r24, 0x0074
    61ec:	87 ff       	sbrs	r24, 7
    61ee:	fc cf       	rjmp	.-8      	; 0x61e8 <i2c_controlByte_TX+0x16>
void i2c_start()
{
	TWCR |= (1 << TWSTA);			// Set start condition flag
	i2c_actionStart();				// Send START
	i2c_waitForInterruptFlag();	// Wait until START is sent
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    61f0:	80 91 74 00 	lds	r24, 0x0074
    61f4:	8f 7d       	andi	r24, 0xDF	; 223
    61f6:	80 93 74 00 	sts	0x0074, r24

// This initiates an tx transfer with START + SLA
void i2c_controlByte_TX(unsigned char address)
{
	i2c_start();
	i2c_send(address << 1);
    61fa:	99 0f       	add	r25, r25


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    61fc:	90 93 73 00 	sts	0x0073, r25



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    6200:	80 91 74 00 	lds	r24, 0x0074
    6204:	80 68       	ori	r24, 0x80	; 128
    6206:	80 93 74 00 	sts	0x0074, r24



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    620a:	80 91 74 00 	lds	r24, 0x0074
    620e:	87 ff       	sbrs	r24, 7
    6210:	fc cf       	rjmp	.-8      	; 0x620a <i2c_controlByte_TX+0x38>
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    6212:	80 91 71 00 	lds	r24, 0x0071
    6216:	88 7f       	andi	r24, 0xF8	; 248
    6218:	88 32       	cpi	r24, 0x28	; 40
    621a:	11 f0       	breq	.+4      	; 0x6220 <i2c_controlByte_TX+0x4e>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    621c:	80 91 71 00 	lds	r24, 0x0071
    6220:	08 95       	ret

00006222 <mda100_init>:


// Do not forget to init everything before using it
void mda100_init()
{
	adc_init();
    6222:	0e 94 1b 30 	call	0x6036	; 0x6036 <adc_init>
	mda100_initDone = 1;
    6226:	81 e0       	ldi	r24, 0x01	; 1
    6228:	80 93 79 03 	sts	0x0379, r24
}
    622c:	08 95       	ret

0000622e <mda100_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mda100_TemperatureSensor_Power(T_Power powerstatus)
{
    622e:	1f 93       	push	r17
    6230:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    6232:	80 91 79 03 	lds	r24, 0x0379
    6236:	88 23       	and	r24, r24
    6238:	11 f4       	brne	.+4      	; 0x623e <mda100_TemperatureSensor_Power+0x10>
    623a:	0e 94 11 31 	call	0x6222	; 0x6222 <mda100_init>
	// Switch off light sensor power first; Only one of these may be active at a time
    PORTE &= ~(1 << 5);
    623e:	1d 98       	cbi	0x03, 5	; 3
    DDRE  &= ~(1 << 5);
    6240:	15 98       	cbi	0x02, 5	; 2

	if (powerstatus == POWER_ON)
    6242:	11 30       	cpi	r17, 0x01	; 1
    6244:	19 f4       	brne	.+6      	; 0x624c <mda100_TemperatureSensor_Power+0x1e>
	{
		PORTC |= (1 << 0);
    6246:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    6248:	a0 9a       	sbi	0x14, 0	; 20
    624a:	02 c0       	rjmp	.+4      	; 0x6250 <mda100_TemperatureSensor_Power+0x22>
	}
	else
	{
		PORTC &= ~(1 << 0);
    624c:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    624e:	a0 98       	cbi	0x14, 0	; 20
	}
}
    6250:	1f 91       	pop	r17
    6252:	08 95       	ret

00006254 <mda100_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    6254:	80 91 79 03 	lds	r24, 0x0379
    6258:	88 23       	and	r24, r24
    625a:	11 f4       	brne	.+4      	; 0x6260 <mda100_TemperatureSensor_GetCounts+0xc>
    625c:	0e 94 11 31 	call	0x6222	; 0x6222 <mda100_init>
	mda100_TemperatureSensor_Power(POWER_ON);
    6260:	81 e0       	ldi	r24, 0x01	; 1
    6262:	0e 94 17 31 	call	0x622e	; 0x622e <mda100_TemperatureSensor_Power>
	return adc_GetChannel(1);
    6266:	81 e0       	ldi	r24, 0x01	; 1
    6268:	0e 94 33 30 	call	0x6066	; 0x6066 <adc_GetChannel>
}
    626c:	08 95       	ret

0000626e <mda100_TemperatureSensor_GetKelvin>:



float mda100_TemperatureSensor_GetKelvin()
{
    626e:	af 92       	push	r10
    6270:	bf 92       	push	r11
    6272:	cf 92       	push	r12
    6274:	df 92       	push	r13
    6276:	ef 92       	push	r14
    6278:	ff 92       	push	r15
    627a:	0f 93       	push	r16
    627c:	1f 93       	push	r17
	float counts = mda100_TemperatureSensor_GetCounts();
    627e:	0e 94 2a 31 	call	0x6254	; 0x6254 <mda100_TemperatureSensor_GetCounts>
    6282:	a0 e0       	ldi	r26, 0x00	; 0
    6284:	b0 e0       	ldi	r27, 0x00	; 0
    6286:	bc 01       	movw	r22, r24
    6288:	cd 01       	movw	r24, r26
    628a:	0e 94 5f 48 	call	0x90be	; 0x90be <__floatunsisf>
    628e:	7b 01       	movw	r14, r22
    6290:	8c 01       	movw	r16, r24
	float lnRthr = log( 10e3 * (1023.0 - counts) / counts);
    6292:	60 e0       	ldi	r22, 0x00	; 0
    6294:	70 ec       	ldi	r23, 0xC0	; 192
    6296:	8f e7       	ldi	r24, 0x7F	; 127
    6298:	94 e4       	ldi	r25, 0x44	; 68
    629a:	a8 01       	movw	r20, r16
    629c:	97 01       	movw	r18, r14
    629e:	0e 94 66 47 	call	0x8ecc	; 0x8ecc <__subsf3>
    62a2:	20 e0       	ldi	r18, 0x00	; 0
    62a4:	30 e4       	ldi	r19, 0x40	; 64
    62a6:	4c e1       	ldi	r20, 0x1C	; 28
    62a8:	56 e4       	ldi	r21, 0x46	; 70
    62aa:	0e 94 36 49 	call	0x926c	; 0x926c <__mulsf3>
    62ae:	a8 01       	movw	r20, r16
    62b0:	97 01       	movw	r18, r14
    62b2:	0e 94 cb 47 	call	0x8f96	; 0x8f96 <__divsf3>
    62b6:	0e 94 f6 48 	call	0x91ec	; 0x91ec <log>
    62ba:	5b 01       	movw	r10, r22
    62bc:	6c 01       	movw	r12, r24
	float lnRthr3 = pow(lnRthr, 3);	// lnRthr
    62be:	20 e0       	ldi	r18, 0x00	; 0
    62c0:	30 e0       	ldi	r19, 0x00	; 0
    62c2:	40 e4       	ldi	r20, 0x40	; 64
    62c4:	50 e4       	ldi	r21, 0x40	; 64
    62c6:	0e 94 99 49 	call	0x9332	; 0x9332 <pow>
    62ca:	7b 01       	movw	r14, r22
    62cc:	8c 01       	movw	r16, r24
    62ce:	c6 01       	movw	r24, r12
    62d0:	b5 01       	movw	r22, r10
    62d2:	29 e7       	ldi	r18, 0x79	; 121
    62d4:	33 ee       	ldi	r19, 0xE3	; 227
    62d6:	4d e7       	ldi	r20, 0x7D	; 125
    62d8:	59 e3       	ldi	r21, 0x39	; 57
    62da:	0e 94 36 49 	call	0x926c	; 0x926c <__mulsf3>
    62de:	28 ec       	ldi	r18, 0xC8	; 200
    62e0:	32 e6       	ldi	r19, 0x62	; 98
    62e2:	44 e8       	ldi	r20, 0x84	; 132
    62e4:	5a e3       	ldi	r21, 0x3A	; 58
    62e6:	0e 94 67 47 	call	0x8ece	; 0x8ece <__addsf3>
    62ea:	5b 01       	movw	r10, r22
    62ec:	6c 01       	movw	r12, r24
    62ee:	c8 01       	movw	r24, r16
    62f0:	b7 01       	movw	r22, r14
    62f2:	2d e2       	ldi	r18, 0x2D	; 45
    62f4:	34 ec       	ldi	r19, 0xC4	; 196
    62f6:	4c e1       	ldi	r20, 0x1C	; 28
    62f8:	54 e3       	ldi	r21, 0x34	; 52
    62fa:	0e 94 36 49 	call	0x926c	; 0x926c <__mulsf3>
    62fe:	9b 01       	movw	r18, r22
    6300:	ac 01       	movw	r20, r24
    6302:	c6 01       	movw	r24, r12
    6304:	b5 01       	movw	r22, r10
    6306:	0e 94 67 47 	call	0x8ece	; 0x8ece <__addsf3>
    630a:	9b 01       	movw	r18, r22
    630c:	ac 01       	movw	r20, r24
    630e:	60 e0       	ldi	r22, 0x00	; 0
    6310:	70 e0       	ldi	r23, 0x00	; 0
    6312:	80 e8       	ldi	r24, 0x80	; 128
    6314:	9f e3       	ldi	r25, 0x3F	; 63
    6316:	0e 94 cb 47 	call	0x8f96	; 0x8f96 <__divsf3>
	float a = 0.001010024;
	float b = 0.000242127;
	float c = 0.000000146;
	
	return ( 1 / ( a + b * lnRthr + c * lnRthr3) );
}
    631a:	1f 91       	pop	r17
    631c:	0f 91       	pop	r16
    631e:	ff 90       	pop	r15
    6320:	ef 90       	pop	r14
    6322:	df 90       	pop	r13
    6324:	cf 90       	pop	r12
    6326:	bf 90       	pop	r11
    6328:	af 90       	pop	r10
    632a:	08 95       	ret

0000632c <mda100_TemperatureSensor_GetDegreeCelsius>:



float mda100_TemperatureSensor_GetDegreeCelsius()
{
	return (mda100_TemperatureSensor_GetKelvin() - 273.15);
    632c:	0e 94 37 31 	call	0x626e	; 0x626e <mda100_TemperatureSensor_GetKelvin>
    6330:	23 e3       	ldi	r18, 0x33	; 51
    6332:	33 e9       	ldi	r19, 0x93	; 147
    6334:	48 e8       	ldi	r20, 0x88	; 136
    6336:	53 e4       	ldi	r21, 0x43	; 67
    6338:	0e 94 66 47 	call	0x8ecc	; 0x8ecc <__subsf3>
}
    633c:	08 95       	ret

0000633e <mda100_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mda100_LightSensor_Power(T_Power powerstatus)
{
    633e:	1f 93       	push	r17
    6340:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    6342:	80 91 79 03 	lds	r24, 0x0379
    6346:	88 23       	and	r24, r24
    6348:	11 f4       	brne	.+4      	; 0x634e <mda100_LightSensor_Power+0x10>
    634a:	0e 94 11 31 	call	0x6222	; 0x6222 <mda100_init>
	// Switch off temperature sensor power first; Only one of these may be active at a time
	PORTC &= ~(1 << 0);
    634e:	a8 98       	cbi	0x15, 0	; 21
    DDRC  &= ~(1 << 0);
    6350:	a0 98       	cbi	0x14, 0	; 20

	if (powerstatus == POWER_ON)
    6352:	11 30       	cpi	r17, 0x01	; 1
    6354:	19 f4       	brne	.+6      	; 0x635c <mda100_LightSensor_Power+0x1e>
	{
		PORTE |= (1 << 5);
    6356:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    6358:	15 9a       	sbi	0x02, 5	; 2
    635a:	02 c0       	rjmp	.+4      	; 0x6360 <mda100_LightSensor_Power+0x22>
	}
	else
	{
		PORTE &= ~(1 << 5);
    635c:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    635e:	15 98       	cbi	0x02, 5	; 2
	}
}
    6360:	1f 91       	pop	r17
    6362:	08 95       	ret

00006364 <mda100_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_LightSensor_GetCounts()
{
	CheckIfInitDone();
    6364:	80 91 79 03 	lds	r24, 0x0379
    6368:	88 23       	and	r24, r24
    636a:	11 f4       	brne	.+4      	; 0x6370 <mda100_LightSensor_GetCounts+0xc>
    636c:	0e 94 11 31 	call	0x6222	; 0x6222 <mda100_init>
	mda100_LightSensor_Power(POWER_ON);
    6370:	81 e0       	ldi	r24, 0x01	; 1
    6372:	0e 94 9f 31 	call	0x633e	; 0x633e <mda100_LightSensor_Power>
	return adc_GetChannel(1);
    6376:	81 e0       	ldi	r24, 0x01	; 1
    6378:	0e 94 33 30 	call	0x6066	; 0x6066 <adc_GetChannel>
}
    637c:	08 95       	ret

0000637e <mda100_Powersave>:



void mda100_Powersave()
{
	CheckIfInitDone();
    637e:	80 91 79 03 	lds	r24, 0x0379
    6382:	88 23       	and	r24, r24
    6384:	11 f4       	brne	.+4      	; 0x638a <mda100_Powersave+0xc>
    6386:	0e 94 11 31 	call	0x6222	; 0x6222 <mda100_init>
	adc_Powersave();
    638a:	0e 94 31 30 	call	0x6062	; 0x6062 <adc_Powersave>
}
    638e:	08 95       	ret

00006390 <mts310cb_init>:


// Do not forget to init everything before using it
void mts310cb_init()
{
	adc_init();
    6390:	0e 94 1b 30 	call	0x6036	; 0x6036 <adc_init>
	ad5242_init();
    6394:	0e 94 18 30 	call	0x6030	; 0x6030 <ad5242_init>
	mts310cb_initDone = 1;
    6398:	81 e0       	ldi	r24, 0x01	; 1
    639a:	80 93 7a 03 	sts	0x037A, r24
}
    639e:	08 95       	ret

000063a0 <mts310cb_Magnetometer_y_GetCounts>:



unsigned int mts310cb_Magnetometer_y_GetCounts()
{
	CheckIfInitDone();
    63a0:	80 91 7a 03 	lds	r24, 0x037A
    63a4:	88 23       	and	r24, r24
    63a6:	11 f4       	brne	.+4      	; 0x63ac <mts310cb_Magnetometer_y_GetCounts+0xc>
    63a8:	0e 94 c8 31 	call	0x6390	; 0x6390 <mts310cb_init>
	return adc_GetChannel(6);
    63ac:	86 e0       	ldi	r24, 0x06	; 6
    63ae:	0e 94 33 30 	call	0x6066	; 0x6066 <adc_GetChannel>
}
    63b2:	08 95       	ret

000063b4 <mts310cb_Magnetometer_x_GetCounts>:



unsigned int mts310cb_Magnetometer_x_GetCounts()
{
	CheckIfInitDone();
    63b4:	80 91 7a 03 	lds	r24, 0x037A
    63b8:	88 23       	and	r24, r24
    63ba:	11 f4       	brne	.+4      	; 0x63c0 <mts310cb_Magnetometer_x_GetCounts+0xc>
    63bc:	0e 94 c8 31 	call	0x6390	; 0x6390 <mts310cb_init>
	return adc_GetChannel(5);
    63c0:	85 e0       	ldi	r24, 0x05	; 5
    63c2:	0e 94 33 30 	call	0x6066	; 0x6066 <adc_GetChannel>
}
    63c6:	08 95       	ret

000063c8 <mts310cb_Accelerometer_y_GetCounts>:



unsigned int mts310cb_Accelerometer_y_GetCounts()
{
	CheckIfInitDone();
    63c8:	80 91 7a 03 	lds	r24, 0x037A
    63cc:	88 23       	and	r24, r24
    63ce:	11 f4       	brne	.+4      	; 0x63d4 <mts310cb_Accelerometer_y_GetCounts+0xc>
    63d0:	0e 94 c8 31 	call	0x6390	; 0x6390 <mts310cb_init>
	return adc_GetChannel(4);
    63d4:	84 e0       	ldi	r24, 0x04	; 4
    63d6:	0e 94 33 30 	call	0x6066	; 0x6066 <adc_GetChannel>
}
    63da:	08 95       	ret

000063dc <mts310cb_Accelerometer_x_GetCounts>:



unsigned int mts310cb_Accelerometer_x_GetCounts()
{
	CheckIfInitDone();
    63dc:	80 91 7a 03 	lds	r24, 0x037A
    63e0:	88 23       	and	r24, r24
    63e2:	11 f4       	brne	.+4      	; 0x63e8 <mts310cb_Accelerometer_x_GetCounts+0xc>
    63e4:	0e 94 c8 31 	call	0x6390	; 0x6390 <mts310cb_init>
	return adc_GetChannel(3);
    63e8:	83 e0       	ldi	r24, 0x03	; 3
    63ea:	0e 94 33 30 	call	0x6066	; 0x6066 <adc_GetChannel>
}
    63ee:	08 95       	ret

000063f0 <mts310cb_Microphone_GetCounts>:



unsigned int mts310cb_Microphone_GetCounts()
{
	CheckIfInitDone();
    63f0:	80 91 7a 03 	lds	r24, 0x037A
    63f4:	88 23       	and	r24, r24
    63f6:	11 f4       	brne	.+4      	; 0x63fc <mts310cb_Microphone_GetCounts+0xc>
    63f8:	0e 94 c8 31 	call	0x6390	; 0x6390 <mts310cb_init>
	return adc_GetChannel(2);
    63fc:	82 e0       	ldi	r24, 0x02	; 2
    63fe:	0e 94 33 30 	call	0x6066	; 0x6066 <adc_GetChannel>
}
    6402:	08 95       	ret

00006404 <mts310cb_Microphone_SetMode>:



// This is set with PW6
void mts310cb_Microphone_SetMode(T_MicMode mode)
{
    6404:	1f 93       	push	r17
    6406:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    6408:	80 91 7a 03 	lds	r24, 0x037A
    640c:	88 23       	and	r24, r24
    640e:	11 f4       	brne	.+4      	; 0x6414 <mts310cb_Microphone_SetMode+0x10>
    6410:	0e 94 c8 31 	call	0x6390	; 0x6390 <mts310cb_init>
	if (mode == MIC_RAW)                PORTC |=  (1 << 6); // tbd: is this the right logic or is it inverted?
    6414:	11 23       	and	r17, r17
    6416:	11 f4       	brne	.+4      	; 0x641c <mts310cb_Microphone_SetMode+0x18>
    6418:	ae 9a       	sbi	0x15, 6	; 21
    641a:	03 c0       	rjmp	.+6      	; 0x6422 <mts310cb_Microphone_SetMode+0x1e>
	else if (mode == MIC_TONEDETECT)    PORTC &= ~(1 << 6);
    641c:	11 30       	cpi	r17, 0x01	; 1
    641e:	09 f4       	brne	.+2      	; 0x6422 <mts310cb_Microphone_SetMode+0x1e>
    6420:	ae 98       	cbi	0x15, 6	; 21
}
    6422:	1f 91       	pop	r17
    6424:	08 95       	ret

00006426 <mts310cb_Microphone_SetGain>:



// Adjust gain of Mic preamp in 256 steps
void mts310cb_Microphone_SetGain(unsigned char value)
{
    6426:	1f 93       	push	r17
    6428:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    642a:	80 91 7a 03 	lds	r24, 0x037A
    642e:	88 23       	and	r24, r24
    6430:	11 f4       	brne	.+4      	; 0x6436 <mts310cb_Microphone_SetGain+0x10>
    6432:	0e 94 c8 31 	call	0x6390	; 0x6390 <mts310cb_init>
	#define ad5242_MicrophoneAddress 1
	ad5242_set(ad5242_MicrophoneAddress, 1, value);		// Channel 1
    6436:	81 e0       	ldi	r24, 0x01	; 1
    6438:	61 e0       	ldi	r22, 0x01	; 1
    643a:	41 2f       	mov	r20, r17
    643c:	0e 94 01 30 	call	0x6002	; 0x6002 <ad5242_set>
}
    6440:	1f 91       	pop	r17
    6442:	08 95       	ret

00006444 <mts310cb_Magnetometer_y_SetOffset>:



// Adjust offset voltage at Opamp U7 in 256 steps
void mts310cb_Magnetometer_y_SetOffset(unsigned char value)
{
    6444:	1f 93       	push	r17
    6446:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    6448:	80 91 7a 03 	lds	r24, 0x037A
    644c:	88 23       	and	r24, r24
    644e:	11 f4       	brne	.+4      	; 0x6454 <mts310cb_Magnetometer_y_SetOffset+0x10>
    6450:	0e 94 c8 31 	call	0x6390	; 0x6390 <mts310cb_init>
	ad5242_set(ad5242_MagnetometerAddress, 2, value);	// Channel 2
    6454:	80 e0       	ldi	r24, 0x00	; 0
    6456:	62 e0       	ldi	r22, 0x02	; 2
    6458:	41 2f       	mov	r20, r17
    645a:	0e 94 01 30 	call	0x6002	; 0x6002 <ad5242_set>
}
    645e:	1f 91       	pop	r17
    6460:	08 95       	ret

00006462 <mts310cb_Magnetometer_x_SetOffset>:



// Adjust offset voltage at Opamp U6 in 256 steps
void mts310cb_Magnetometer_x_SetOffset(unsigned char value)
{
    6462:	1f 93       	push	r17
    6464:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    6466:	80 91 7a 03 	lds	r24, 0x037A
    646a:	88 23       	and	r24, r24
    646c:	11 f4       	brne	.+4      	; 0x6472 <mts310cb_Magnetometer_x_SetOffset+0x10>
    646e:	0e 94 c8 31 	call	0x6390	; 0x6390 <mts310cb_init>
	#define ad5242_MagnetometerAddress 0
	ad5242_set(ad5242_MagnetometerAddress, 1, value);	// Channel 1
    6472:	80 e0       	ldi	r24, 0x00	; 0
    6474:	61 e0       	ldi	r22, 0x01	; 1
    6476:	41 2f       	mov	r20, r17
    6478:	0e 94 01 30 	call	0x6002	; 0x6002 <ad5242_set>
}
    647c:	1f 91       	pop	r17
    647e:	08 95       	ret

00006480 <mts310cb_Microphone_Power>:



// Power control line PW3
void mts310cb_Microphone_Power(T_Power powerstatus)
{
    6480:	1f 93       	push	r17
    6482:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    6484:	80 91 7a 03 	lds	r24, 0x037A
    6488:	88 23       	and	r24, r24
    648a:	11 f4       	brne	.+4      	; 0x6490 <mts310cb_Microphone_Power+0x10>
    648c:	0e 94 c8 31 	call	0x6390	; 0x6390 <mts310cb_init>
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 3);
    6490:	11 30       	cpi	r17, 0x01	; 1
    6492:	11 f4       	brne	.+4      	; 0x6498 <mts310cb_Microphone_Power+0x18>
    6494:	ab 9a       	sbi	0x15, 3	; 21
    6496:	01 c0       	rjmp	.+2      	; 0x649a <mts310cb_Microphone_Power+0x1a>
	else									PORTC &= ~(1 << 3);
    6498:	ab 98       	cbi	0x15, 3	; 21
}
    649a:	1f 91       	pop	r17
    649c:	08 95       	ret

0000649e <mts310cb_Sounder_Power>:



// Power control line PW2
void mts310cb_Sounder_Power(T_Power powerstatus)
{
    649e:	1f 93       	push	r17
    64a0:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    64a2:	80 91 7a 03 	lds	r24, 0x037A
    64a6:	88 23       	and	r24, r24
    64a8:	11 f4       	brne	.+4      	; 0x64ae <mts310cb_Sounder_Power+0x10>
    64aa:	0e 94 c8 31 	call	0x6390	; 0x6390 <mts310cb_init>
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 2);
    64ae:	11 30       	cpi	r17, 0x01	; 1
    64b0:	11 f4       	brne	.+4      	; 0x64b6 <mts310cb_Sounder_Power+0x18>
    64b2:	aa 9a       	sbi	0x15, 2	; 21
    64b4:	01 c0       	rjmp	.+2      	; 0x64b8 <mts310cb_Sounder_Power+0x1a>
	else									PORTC &= ~(1 << 2);
    64b6:	aa 98       	cbi	0x15, 2	; 21
}
    64b8:	1f 91       	pop	r17
    64ba:	08 95       	ret

000064bc <mts310cb_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mts310cb_TemperatureSensor_Power(T_Power powerstatus)
{
    64bc:	1f 93       	push	r17
    64be:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    64c0:	80 91 7a 03 	lds	r24, 0x037A
    64c4:	88 23       	and	r24, r24
    64c6:	11 f4       	brne	.+4      	; 0x64cc <mts310cb_TemperatureSensor_Power+0x10>
    64c8:	0e 94 c8 31 	call	0x6390	; 0x6390 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_OFF);				// Only one of these may be active at a time
    64cc:	80 e0       	ldi	r24, 0x00	; 0
    64ce:	0e 94 72 32 	call	0x64e4	; 0x64e4 <mts310cb_LightSensor_Power>
	if (powerstatus == POWER_ON)
    64d2:	11 30       	cpi	r17, 0x01	; 1
    64d4:	19 f4       	brne	.+6      	; 0x64dc <mts310cb_TemperatureSensor_Power+0x20>
	{
		PORTC |= (1 << 0);
    64d6:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    64d8:	a0 9a       	sbi	0x14, 0	; 20
    64da:	02 c0       	rjmp	.+4      	; 0x64e0 <mts310cb_TemperatureSensor_Power+0x24>
	}
	else
	{
		PORTC &= ~(1 << 0);
    64dc:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    64de:	a0 98       	cbi	0x14, 0	; 20
	}
}
    64e0:	1f 91       	pop	r17
    64e2:	08 95       	ret

000064e4 <mts310cb_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mts310cb_LightSensor_Power(T_Power powerstatus)
{
    64e4:	1f 93       	push	r17
    64e6:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    64e8:	80 91 7a 03 	lds	r24, 0x037A
    64ec:	88 23       	and	r24, r24
    64ee:	11 f4       	brne	.+4      	; 0x64f4 <mts310cb_LightSensor_Power+0x10>
    64f0:	0e 94 c8 31 	call	0x6390	; 0x6390 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_OFF);		// Only one of these may be active at a time
    64f4:	80 e0       	ldi	r24, 0x00	; 0
    64f6:	0e 94 5e 32 	call	0x64bc	; 0x64bc <mts310cb_TemperatureSensor_Power>
	if (powerstatus == POWER_ON)
    64fa:	11 30       	cpi	r17, 0x01	; 1
    64fc:	19 f4       	brne	.+6      	; 0x6504 <mts310cb_LightSensor_Power+0x20>
	{
		PORTE |= (1 << 5);
    64fe:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    6500:	15 9a       	sbi	0x02, 5	; 2
    6502:	02 c0       	rjmp	.+4      	; 0x6508 <mts310cb_LightSensor_Power+0x24>
	}
	else
	{
		PORTE &= ~(1 << 5);
    6504:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    6506:	15 98       	cbi	0x02, 5	; 2
	}
}
    6508:	1f 91       	pop	r17
    650a:	08 95       	ret

0000650c <mts310cb_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_LightSensor_GetCounts()
{
	CheckIfInitDone();
    650c:	80 91 7a 03 	lds	r24, 0x037A
    6510:	88 23       	and	r24, r24
    6512:	11 f4       	brne	.+4      	; 0x6518 <mts310cb_LightSensor_GetCounts+0xc>
    6514:	0e 94 c8 31 	call	0x6390	; 0x6390 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_ON);
    6518:	81 e0       	ldi	r24, 0x01	; 1
    651a:	0e 94 72 32 	call	0x64e4	; 0x64e4 <mts310cb_LightSensor_Power>
	return adc_GetChannel(1);
    651e:	81 e0       	ldi	r24, 0x01	; 1
    6520:	0e 94 33 30 	call	0x6066	; 0x6066 <adc_GetChannel>
}
    6524:	08 95       	ret

00006526 <mts310cb_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    6526:	80 91 7a 03 	lds	r24, 0x037A
    652a:	88 23       	and	r24, r24
    652c:	11 f4       	brne	.+4      	; 0x6532 <mts310cb_TemperatureSensor_GetCounts+0xc>
    652e:	0e 94 c8 31 	call	0x6390	; 0x6390 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_ON);
    6532:	81 e0       	ldi	r24, 0x01	; 1
    6534:	0e 94 5e 32 	call	0x64bc	; 0x64bc <mts310cb_TemperatureSensor_Power>
	return adc_GetChannel(1);
    6538:	81 e0       	ldi	r24, 0x01	; 1
    653a:	0e 94 33 30 	call	0x6066	; 0x6066 <adc_GetChannel>
}
    653e:	08 95       	ret

00006540 <mts310cb_Magnetometer_Power>:



// Power control line PW5
void mts310cb_Magnetometer_Power(T_Power powerstatus)
{
    6540:	1f 93       	push	r17
    6542:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    6544:	80 91 7a 03 	lds	r24, 0x037A
    6548:	88 23       	and	r24, r24
    654a:	11 f4       	brne	.+4      	; 0x6550 <mts310cb_Magnetometer_Power+0x10>
    654c:	0e 94 c8 31 	call	0x6390	; 0x6390 <mts310cb_init>
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 5);
    6550:	11 30       	cpi	r17, 0x01	; 1
    6552:	11 f4       	brne	.+4      	; 0x6558 <mts310cb_Magnetometer_Power+0x18>
    6554:	ad 9a       	sbi	0x15, 5	; 21
    6556:	01 c0       	rjmp	.+2      	; 0x655a <mts310cb_Magnetometer_Power+0x1a>
	else									PORTC &= ~(1 << 5);
    6558:	ad 98       	cbi	0x15, 5	; 21
}
    655a:	1f 91       	pop	r17
    655c:	08 95       	ret

0000655e <mts310cb_Accelerometer_Power>:



// Power control line PW4
void mts310cb_Accelerometer_Power(T_Power powerstatus)
{
    655e:	1f 93       	push	r17
    6560:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    6562:	80 91 7a 03 	lds	r24, 0x037A
    6566:	88 23       	and	r24, r24
    6568:	11 f4       	brne	.+4      	; 0x656e <mts310cb_Accelerometer_Power+0x10>
    656a:	0e 94 c8 31 	call	0x6390	; 0x6390 <mts310cb_init>
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 4);
    656e:	11 30       	cpi	r17, 0x01	; 1
    6570:	11 f4       	brne	.+4      	; 0x6576 <mts310cb_Accelerometer_Power+0x18>
    6572:	ac 9a       	sbi	0x15, 4	; 21
    6574:	01 c0       	rjmp	.+2      	; 0x6578 <mts310cb_Accelerometer_Power+0x1a>
	else									PORTC &= ~(1 << 4);
    6576:	ac 98       	cbi	0x15, 4	; 21
}
    6578:	1f 91       	pop	r17
    657a:	08 95       	ret

0000657c <mts310cb_Powersave>:



void mts310cb_Powersave()
{
	CheckIfInitDone();
    657c:	80 91 7a 03 	lds	r24, 0x037A
    6580:	88 23       	and	r24, r24
    6582:	11 f4       	brne	.+4      	; 0x6588 <mts310cb_Powersave+0xc>
    6584:	0e 94 c8 31 	call	0x6390	; 0x6390 <mts310cb_init>
	adc_Powersave();
    6588:	0e 94 31 30 	call	0x6062	; 0x6062 <adc_Powersave>
}
    658c:	08 95       	ret

0000658e <Maxim_1Wire_ResetPulse>:
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    658e:	89 e9       	ldi	r24, 0x99	; 153
    6590:	93 e0       	ldi	r25, 0x03	; 3
    6592:	fc 01       	movw	r30, r24
    6594:	31 97       	sbiw	r30, 0x01	; 1
    6596:	f1 f7       	brne	.-4      	; 0x6594 <Maxim_1Wire_ResetPulse+0x6>
// Returns 0 if slave is present, else -1
inline signed char Maxim_1Wire_ResetPulse(void)
{
    unsigned char delaytime = 0;
    _delay_us(500);
    DataPin_DriveLow;
    6598:	dc 98       	cbi	0x1b, 4	; 27
    659a:	d4 9a       	sbi	0x1a, 4	; 26
    659c:	01 97       	sbiw	r24, 0x01	; 1
    659e:	f1 f7       	brne	.-4      	; 0x659c <Maxim_1Wire_ResetPulse+0xe>
    _delay_us(500);   // datasheet value: 480 s
    DataPin_PullUp;
    65a0:	d4 98       	cbi	0x1a, 4	; 26
    65a2:	dc 9a       	sbi	0x1b, 4	; 27

    // Wait for data line to go high
    while (DataPin_State == 0);
    65a4:	cc 9b       	sbis	0x19, 4	; 25
    65a6:	fe cf       	rjmp	.-4      	; 0x65a4 <Maxim_1Wire_ResetPulse+0x16>
    65a8:	90 e0       	ldi	r25, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    65aa:	21 e3       	ldi	r18, 0x31	; 49
    65ac:	08 c0       	rjmp	.+16     	; 0x65be <Maxim_1Wire_ResetPulse+0x30>
    65ae:	82 2f       	mov	r24, r18
    65b0:	8a 95       	dec	r24
    65b2:	f1 f7       	brne	.-4      	; 0x65b0 <Maxim_1Wire_ResetPulse+0x22>

    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
    65b4:	9f 5f       	subi	r25, 0xFF	; 255
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    65b6:	9f 31       	cpi	r25, 0x1F	; 31
    65b8:	11 f4       	brne	.+4      	; 0x65be <Maxim_1Wire_ResetPulse+0x30>
    65ba:	8f ef       	ldi	r24, 0xFF	; 255
    65bc:	08 95       	ret

    // Wait for data line to go high
    while (DataPin_State == 0);

    // Wait for presence pulse
    while (DataPin_State == 1)
    65be:	cc 99       	sbic	0x19, 4	; 25
    65c0:	f6 cf       	rjmp	.-20     	; 0x65ae <Maxim_1Wire_ResetPulse+0x20>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    65c2:	89 e9       	ldi	r24, 0x99	; 153
    65c4:	93 e0       	ldi	r25, 0x03	; 3
    65c6:	01 97       	sbiw	r24, 0x01	; 1
    65c8:	f1 f7       	brne	.-4      	; 0x65c6 <Maxim_1Wire_ResetPulse+0x38>
    65ca:	80 e0       	ldi	r24, 0x00	; 0

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
}
    65cc:	08 95       	ret

000065ce <Maxim_1Wire_WriteBit>:
// Write will take a 100 s time slot and write one or zero
// Wrtie One will pull low for 10 s
// Write Zero will pull down for 80 s
inline void Maxim_1Wire_WriteBit(unsigned char databit)
{
   if (databit == 0) // Write Zero
    65ce:	88 23       	and	r24, r24
    65d0:	49 f4       	brne	.+18     	; 0x65e4 <Maxim_1Wire_WriteBit+0x16>
   {
      DataPin_DriveLow;
    65d2:	dc 98       	cbi	0x1b, 4	; 27
    65d4:	d4 9a       	sbi	0x1a, 4	; 26
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    65d6:	84 ec       	ldi	r24, 0xC4	; 196
    65d8:	8a 95       	dec	r24
    65da:	f1 f7       	brne	.-4      	; 0x65d8 <Maxim_1Wire_WriteBit+0xa>
      _delay_us(80);    //80
      DataPin_PullUp;
    65dc:	d4 98       	cbi	0x1a, 4	; 26
    65de:	dc 9a       	sbi	0x1b, 4	; 27
    65e0:	81 e3       	ldi	r24, 0x31	; 49
    65e2:	08 c0       	rjmp	.+16     	; 0x65f4 <Maxim_1Wire_WriteBit+0x26>
      _delay_us(20);    //20
   }
   else              // Write One
   {
      DataPin_DriveLow;
    65e4:	dc 98       	cbi	0x1b, 4	; 27
    65e6:	d4 9a       	sbi	0x1a, 4	; 26
    65e8:	88 e1       	ldi	r24, 0x18	; 24
    65ea:	8a 95       	dec	r24
    65ec:	f1 f7       	brne	.-4      	; 0x65ea <Maxim_1Wire_WriteBit+0x1c>
      _delay_us(10);    //10
      DataPin_PullUp;
    65ee:	d4 98       	cbi	0x1a, 4	; 26
    65f0:	dc 9a       	sbi	0x1b, 4	; 27
    65f2:	8d ed       	ldi	r24, 0xDD	; 221
    65f4:	8a 95       	dec	r24
    65f6:	f1 f7       	brne	.-4      	; 0x65f4 <Maxim_1Wire_WriteBit+0x26>
    65f8:	08 95       	ret

000065fa <Maxim_1Wire_ReadBit>:
// Reads a bit
inline unsigned char Maxim_1Wire_ReadBit(void)
{
   unsigned char bit;

   DataPin_DriveLow;
    65fa:	dc 98       	cbi	0x1b, 4	; 27
    65fc:	d4 9a       	sbi	0x1a, 4	; 26
    65fe:	82 e0       	ldi	r24, 0x02	; 2
    6600:	8a 95       	dec	r24
    6602:	f1 f7       	brne	.-4      	; 0x6600 <Maxim_1Wire_ReadBit+0x6>
   _delay_us(1);    //1
   DataPin_PullUp;
    6604:	d4 98       	cbi	0x1a, 4	; 26
    6606:	dc 9a       	sbi	0x1b, 4	; 27
    6608:	86 e1       	ldi	r24, 0x16	; 22
    660a:	8a 95       	dec	r24
    660c:	f1 f7       	brne	.-4      	; 0x660a <Maxim_1Wire_ReadBit+0x10>
   _delay_us(9);   //9
   bit = DataPin_State;
    660e:	89 b3       	in	r24, 0x19	; 25
    6610:	94 ec       	ldi	r25, 0xC4	; 196
    6612:	9a 95       	dec	r25
    6614:	f1 f7       	brne	.-4      	; 0x6612 <Maxim_1Wire_ReadBit+0x18>
    6616:	90 e0       	ldi	r25, 0x00	; 0
    6618:	80 71       	andi	r24, 0x10	; 16
    661a:	90 70       	andi	r25, 0x00	; 0
    661c:	24 e0       	ldi	r18, 0x04	; 4
    661e:	95 95       	asr	r25
    6620:	87 95       	ror	r24
    6622:	2a 95       	dec	r18
    6624:	e1 f7       	brne	.-8      	; 0x661e <Maxim_1Wire_ReadBit+0x24>
   _delay_us(80);   //80

   return bit;
}
    6626:	08 95       	ret

00006628 <Maxim_1Wire_WriteByte>:


inline void Maxim_1Wire_WriteByte(unsigned char data)
{
    6628:	ff 92       	push	r15
    662a:	0f 93       	push	r16
    662c:	1f 93       	push	r17
    662e:	cf 93       	push	r28
    6630:	df 93       	push	r29
    6632:	f8 2e       	mov	r15, r24
    6634:	c0 e0       	ldi	r28, 0x00	; 0
    6636:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
    6638:	01 e0       	ldi	r16, 0x01	; 1
    663a:	10 e0       	ldi	r17, 0x00	; 0
    663c:	c8 01       	movw	r24, r16
    663e:	0c 2e       	mov	r0, r28
    6640:	02 c0       	rjmp	.+4      	; 0x6646 <Maxim_1Wire_WriteByte+0x1e>
    6642:	88 0f       	add	r24, r24
    6644:	99 1f       	adc	r25, r25
    6646:	0a 94       	dec	r0
    6648:	e2 f7       	brpl	.-8      	; 0x6642 <Maxim_1Wire_WriteByte+0x1a>
    664a:	8f 21       	and	r24, r15
    664c:	0e 94 e7 32 	call	0x65ce	; 0x65ce <Maxim_1Wire_WriteBit>
    6650:	21 96       	adiw	r28, 0x01	; 1
inline void Maxim_1Wire_WriteByte(unsigned char data)
{
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    6652:	c8 30       	cpi	r28, 0x08	; 8
    6654:	d1 05       	cpc	r29, r1
    6656:	91 f7       	brne	.-28     	; 0x663c <Maxim_1Wire_WriteByte+0x14>
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
   }
}
    6658:	df 91       	pop	r29
    665a:	cf 91       	pop	r28
    665c:	1f 91       	pop	r17
    665e:	0f 91       	pop	r16
    6660:	ff 90       	pop	r15
    6662:	08 95       	ret

00006664 <Maxim_1Wire_ReadByte>:


inline unsigned char Maxim_1Wire_ReadByte(void)
{
    6664:	1f 93       	push	r17
    6666:	cf 93       	push	r28
    6668:	df 93       	push	r29
    666a:	10 e0       	ldi	r17, 0x00	; 0
    666c:	c0 e0       	ldi	r28, 0x00	; 0
    666e:	d0 e0       	ldi	r29, 0x00	; 0
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
    6670:	0e 94 fd 32 	call	0x65fa	; 0x65fa <Maxim_1Wire_ReadBit>
    6674:	90 e0       	ldi	r25, 0x00	; 0
    6676:	0c 2e       	mov	r0, r28
    6678:	02 c0       	rjmp	.+4      	; 0x667e <Maxim_1Wire_ReadByte+0x1a>
    667a:	88 0f       	add	r24, r24
    667c:	99 1f       	adc	r25, r25
    667e:	0a 94       	dec	r0
    6680:	e2 f7       	brpl	.-8      	; 0x667a <Maxim_1Wire_ReadByte+0x16>
    6682:	18 2b       	or	r17, r24
    6684:	21 96       	adiw	r28, 0x01	; 1
{
   // Data order is lsb first
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    6686:	c8 30       	cpi	r28, 0x08	; 8
    6688:	d1 05       	cpc	r29, r1
    668a:	91 f7       	brne	.-28     	; 0x6670 <Maxim_1Wire_ReadByte+0xc>
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
   }

   return data;
}
    668c:	81 2f       	mov	r24, r17
    668e:	df 91       	pop	r29
    6690:	cf 91       	pop	r28
    6692:	1f 91       	pop	r17
    6694:	08 95       	ret

00006696 <Maxim_1Wire_CommandReadRom>:



inline void Maxim_1Wire_CommandReadRom(void)
{
   Maxim_1Wire_WriteByte(0x0f);
    6696:	8f e0       	ldi	r24, 0x0F	; 15
    6698:	0e 94 14 33 	call	0x6628	; 0x6628 <Maxim_1Wire_WriteByte>
}
    669c:	08 95       	ret

0000669e <DS2401_init>:



inline void DS2401_init(void)
{
    SFIOR &= ~(1 << PUD);
    669e:	80 b5       	in	r24, 0x20	; 32
    66a0:	8b 7f       	andi	r24, 0xFB	; 251
    66a2:	80 bd       	out	0x20, r24	; 32
    DataPin_PullUp;
    66a4:	d4 98       	cbi	0x1a, 4	; 26
    66a6:	dc 9a       	sbi	0x1b, 4	; 27
    66a8:	85 ef       	ldi	r24, 0xF5	; 245
    66aa:	8a 95       	dec	r24
    66ac:	f1 f7       	brne	.-4      	; 0x66aa <DS2401_init+0xc>
    _delay_us(100);   // One time slot for powerup
}
    66ae:	08 95       	ret

000066b0 <DS2401_getSerialNumber>:


// Reads the 32 bit world wide unique serial number
// valid is set to 0 in case of success, -2 in case of family code mismatch, -1 in case of CRC error (tdb)
inline uint32_t DS2401_getSerialNumber(int8_t *valid) {
    66b0:	ef 92       	push	r14
    66b2:	ff 92       	push	r15
    66b4:	0f 93       	push	r16
    66b6:	1f 93       	push	r17
    66b8:	df 93       	push	r29
    66ba:	cf 93       	push	r28
    66bc:	00 d0       	rcall	.+0      	; 0x66be <DS2401_getSerialNumber+0xe>
    66be:	00 d0       	rcall	.+0      	; 0x66c0 <DS2401_getSerialNumber+0x10>
    66c0:	cd b7       	in	r28, 0x3d	; 61
    66c2:	de b7       	in	r29, 0x3e	; 62
    66c4:	7c 01       	movw	r14, r24
    uint32_t serialNumber = 0;
    66c6:	19 82       	std	Y+1, r1	; 0x01
    66c8:	1a 82       	std	Y+2, r1	; 0x02
    66ca:	1b 82       	std	Y+3, r1	; 0x03
    66cc:	1c 82       	std	Y+4, r1	; 0x04
    uint8_t byte;
    signed char returnVal;
    returnVal = Maxim_1Wire_ResetPulse();
    66ce:	0e 94 c7 32 	call	0x658e	; 0x658e <Maxim_1Wire_ResetPulse>
    if (returnVal != 0) return returnVal;
    66d2:	88 23       	and	r24, r24
    66d4:	39 f0       	breq	.+14     	; 0x66e4 <DS2401_getSerialNumber+0x34>
    66d6:	28 2f       	mov	r18, r24
    66d8:	33 27       	eor	r19, r19
    66da:	27 fd       	sbrc	r18, 7
    66dc:	30 95       	com	r19
    66de:	43 2f       	mov	r20, r19
    66e0:	53 2f       	mov	r21, r19
    66e2:	27 c0       	rjmp	.+78     	; 0x6732 <DS2401_getSerialNumber+0x82>
    Maxim_1Wire_CommandReadRom();
    66e4:	0e 94 4b 33 	call	0x6696	; 0x6696 <Maxim_1Wire_CommandReadRom>
    if (Maxim_1Wire_ReadByte() != 0x01) *valid = -2;      //  Read device code
    66e8:	0e 94 32 33 	call	0x6664	; 0x6664 <Maxim_1Wire_ReadByte>
    66ec:	81 30       	cpi	r24, 0x01	; 1
    66ee:	19 f0       	breq	.+6      	; 0x66f6 <DS2401_getSerialNumber+0x46>
    66f0:	8e ef       	ldi	r24, 0xFE	; 254
    66f2:	f7 01       	movw	r30, r14
    66f4:	80 83       	st	Z, r24

    *(uint8_t*)&serialNumber = Maxim_1Wire_ReadByte();          //  Read ID Byte 0 - last significant
    66f6:	8e 01       	movw	r16, r28
    66f8:	0f 5f       	subi	r16, 0xFF	; 255
    66fa:	1f 4f       	sbci	r17, 0xFF	; 255
    66fc:	0e 94 32 33 	call	0x6664	; 0x6664 <Maxim_1Wire_ReadByte>
    6700:	89 83       	std	Y+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 1) = Maxim_1Wire_ReadByte();    //  Read ID Byte 1
    6702:	0e 94 32 33 	call	0x6664	; 0x6664 <Maxim_1Wire_ReadByte>
    6706:	f8 01       	movw	r30, r16
    6708:	81 83       	std	Z+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 2) = Maxim_1Wire_ReadByte();    //  Read ID Byte 2
    670a:	0e 94 32 33 	call	0x6664	; 0x6664 <Maxim_1Wire_ReadByte>
    670e:	f8 01       	movw	r30, r16
    6710:	82 83       	std	Z+2, r24	; 0x02

    *((uint8_t*)&serialNumber + 3) = Maxim_1Wire_ReadByte();    //  Read ID Byte 3
    6712:	0e 94 32 33 	call	0x6664	; 0x6664 <Maxim_1Wire_ReadByte>
    6716:	f8 01       	movw	r30, r16
    6718:	83 83       	std	Z+3, r24	; 0x03

    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 4 = 0
    671a:	0e 94 32 33 	call	0x6664	; 0x6664 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 5 = 0 - most significant
    671e:	0e 94 32 33 	call	0x6664	; 0x6664 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read CRC, tbd.
    6722:	0e 94 32 33 	call	0x6664	; 0x6664 <Maxim_1Wire_ReadByte>
    *valid = 0;
    6726:	f7 01       	movw	r30, r14
    6728:	10 82       	st	Z, r1
    return serialNumber;
    672a:	29 81       	ldd	r18, Y+1	; 0x01
    672c:	3a 81       	ldd	r19, Y+2	; 0x02
    672e:	4b 81       	ldd	r20, Y+3	; 0x03
    6730:	5c 81       	ldd	r21, Y+4	; 0x04
}
    6732:	b9 01       	movw	r22, r18
    6734:	ca 01       	movw	r24, r20
    6736:	0f 90       	pop	r0
    6738:	0f 90       	pop	r0
    673a:	0f 90       	pop	r0
    673c:	0f 90       	pop	r0
    673e:	cf 91       	pop	r28
    6740:	df 91       	pop	r29
    6742:	1f 91       	pop	r17
    6744:	0f 91       	pop	r16
    6746:	ff 90       	pop	r15
    6748:	ef 90       	pop	r14
    674a:	08 95       	ret

0000674c <DOGM128_6_usart1_sendByte>:
	garb = UDR1;
	DisCShigh;
*/


	DisCSlow;
    674c:	aa 98       	cbi	0x15, 2	; 21
	DisSCLlow;
    674e:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x80) DisSOhigh; else DisSOlow;
    6750:	87 ff       	sbrs	r24, 7
    6752:	02 c0       	rjmp	.+4      	; 0x6758 <DOGM128_6_usart1_sendByte+0xc>
    6754:	93 9a       	sbi	0x12, 3	; 18
    6756:	01 c0       	rjmp	.+2      	; 0x675a <DOGM128_6_usart1_sendByte+0xe>
    6758:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    675a:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    675c:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x40) DisSOhigh; else DisSOlow;
    675e:	86 ff       	sbrs	r24, 6
    6760:	02 c0       	rjmp	.+4      	; 0x6766 <DOGM128_6_usart1_sendByte+0x1a>
    6762:	93 9a       	sbi	0x12, 3	; 18
    6764:	01 c0       	rjmp	.+2      	; 0x6768 <DOGM128_6_usart1_sendByte+0x1c>
    6766:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6768:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    676a:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x20) DisSOhigh; else DisSOlow;
    676c:	85 ff       	sbrs	r24, 5
    676e:	02 c0       	rjmp	.+4      	; 0x6774 <DOGM128_6_usart1_sendByte+0x28>
    6770:	93 9a       	sbi	0x12, 3	; 18
    6772:	01 c0       	rjmp	.+2      	; 0x6776 <DOGM128_6_usart1_sendByte+0x2a>
    6774:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6776:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6778:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x10) DisSOhigh; else DisSOlow;
    677a:	84 ff       	sbrs	r24, 4
    677c:	02 c0       	rjmp	.+4      	; 0x6782 <DOGM128_6_usart1_sendByte+0x36>
    677e:	93 9a       	sbi	0x12, 3	; 18
    6780:	01 c0       	rjmp	.+2      	; 0x6784 <DOGM128_6_usart1_sendByte+0x38>
    6782:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6784:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6786:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x08) DisSOhigh; else DisSOlow;
    6788:	83 ff       	sbrs	r24, 3
    678a:	02 c0       	rjmp	.+4      	; 0x6790 <DOGM128_6_usart1_sendByte+0x44>
    678c:	93 9a       	sbi	0x12, 3	; 18
    678e:	01 c0       	rjmp	.+2      	; 0x6792 <DOGM128_6_usart1_sendByte+0x46>
    6790:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6792:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6794:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x04) DisSOhigh; else DisSOlow;
    6796:	82 ff       	sbrs	r24, 2
    6798:	02 c0       	rjmp	.+4      	; 0x679e <DOGM128_6_usart1_sendByte+0x52>
    679a:	93 9a       	sbi	0x12, 3	; 18
    679c:	01 c0       	rjmp	.+2      	; 0x67a0 <DOGM128_6_usart1_sendByte+0x54>
    679e:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    67a0:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    67a2:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x02) DisSOhigh; else DisSOlow;
    67a4:	81 ff       	sbrs	r24, 1
    67a6:	02 c0       	rjmp	.+4      	; 0x67ac <DOGM128_6_usart1_sendByte+0x60>
    67a8:	93 9a       	sbi	0x12, 3	; 18
    67aa:	01 c0       	rjmp	.+2      	; 0x67ae <DOGM128_6_usart1_sendByte+0x62>
    67ac:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    67ae:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    67b0:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x01) DisSOhigh; else DisSOlow;
    67b2:	80 ff       	sbrs	r24, 0
    67b4:	02 c0       	rjmp	.+4      	; 0x67ba <DOGM128_6_usart1_sendByte+0x6e>
    67b6:	93 9a       	sbi	0x12, 3	; 18
    67b8:	01 c0       	rjmp	.+2      	; 0x67bc <DOGM128_6_usart1_sendByte+0x70>
    67ba:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    67bc:	95 9a       	sbi	0x12, 5	; 18
	DisSCLhigh;	//short delay (repeating the last command)
    67be:	95 9a       	sbi	0x12, 5	; 18

	DisCShigh;
    67c0:	aa 9a       	sbi	0x15, 2	; 21
}
    67c2:	08 95       	ret

000067c4 <DOGM128_6_clear_display>:



void DOGM128_6_clear_display(void)
{
    67c4:	df 93       	push	r29
    67c6:	cf 93       	push	r28
    67c8:	00 d0       	rcall	.+0      	; 0x67ca <DOGM128_6_clear_display+0x6>
    67ca:	0f 92       	push	r0
    67cc:	cd b7       	in	r28, 0x3d	; 61
    67ce:	de b7       	in	r29, 0x3e	; 62
  volatile int i;
  volatile char j;

  DisA0high;
    67d0:	a8 9a       	sbi	0x15, 0	; 21

  for(j=0; j<8; j++)
    67d2:	19 82       	std	Y+1, r1	; 0x01
    67d4:	1f c0       	rjmp	.+62     	; 0x6814 <DOGM128_6_clear_display+0x50>
  {
	DisA0low;
    67d6:	a8 98       	cbi	0x15, 0	; 21
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    67d8:	89 81       	ldd	r24, Y+1	; 0x01
    67da:	80 55       	subi	r24, 0x50	; 80
    67dc:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    67e0:	80 e1       	ldi	r24, 0x10	; 16
    67e2:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    67e6:	80 e0       	ldi	r24, 0x00	; 0
    67e8:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
    DisA0high;
    67ec:	a8 9a       	sbi	0x15, 0	; 21

    for(i=0; i<128; i++)
    67ee:	1b 82       	std	Y+3, r1	; 0x03
    67f0:	1a 82       	std	Y+2, r1	; 0x02
    67f2:	08 c0       	rjmp	.+16     	; 0x6804 <DOGM128_6_clear_display+0x40>
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    67f4:	80 e0       	ldi	r24, 0x00	; 0
    67f6:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    DisA0high;

    for(i=0; i<128; i++)
    67fa:	8a 81       	ldd	r24, Y+2	; 0x02
    67fc:	9b 81       	ldd	r25, Y+3	; 0x03
    67fe:	01 96       	adiw	r24, 0x01	; 1
    6800:	9b 83       	std	Y+3, r25	; 0x03
    6802:	8a 83       	std	Y+2, r24	; 0x02
    6804:	8a 81       	ldd	r24, Y+2	; 0x02
    6806:	9b 81       	ldd	r25, Y+3	; 0x03
    6808:	80 38       	cpi	r24, 0x80	; 128
    680a:	91 05       	cpc	r25, r1
    680c:	9c f3       	brlt	.-26     	; 0x67f4 <DOGM128_6_clear_display+0x30>
  volatile int i;
  volatile char j;

  DisA0high;

  for(j=0; j<8; j++)
    680e:	89 81       	ldd	r24, Y+1	; 0x01
    6810:	8f 5f       	subi	r24, 0xFF	; 255
    6812:	89 83       	std	Y+1, r24	; 0x01
    6814:	89 81       	ldd	r24, Y+1	; 0x01
    6816:	88 30       	cpi	r24, 0x08	; 8
    6818:	f0 f2       	brcs	.-68     	; 0x67d6 <DOGM128_6_clear_display+0x12>
    for(i=0; i<128; i++)
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    }
  }
}
    681a:	0f 90       	pop	r0
    681c:	0f 90       	pop	r0
    681e:	0f 90       	pop	r0
    6820:	cf 91       	pop	r28
    6822:	df 91       	pop	r29
    6824:	08 95       	ret

00006826 <DOGM128_6_display_init>:


void DOGM128_6_display_init(void)
{

  	PORTB &= b11101111;		//LED backlight at Port B4
    6826:	c4 98       	cbi	0x18, 4	; 24
  	DDRB  |= b00010000;
    6828:	bc 9a       	sbi	0x17, 4	; 23

  	PORTC |= b00000111;		//A0, Chip select and Reset at Port C0..C2
    682a:	85 b3       	in	r24, 0x15	; 21
    682c:	87 60       	ori	r24, 0x07	; 7
    682e:	85 bb       	out	0x15, r24	; 21
  	DDRC  |= b00000111;
    6830:	84 b3       	in	r24, 0x14	; 20
    6832:	87 60       	ori	r24, 0x07	; 7
    6834:	84 bb       	out	0x14, r24	; 20

  	DDRD  |= b00101000;		//PD5 is XCK output, PD3 is serial data output
    6836:	81 b3       	in	r24, 0x11	; 17
    6838:	88 62       	ori	r24, 0x28	; 40
    683a:	81 bb       	out	0x11, r24	; 17
  	PORTD |= b00001000;
    683c:	93 9a       	sbi	0x12, 3	; 18

	PORTC = b01111000;		//enable pullups for push-buttons
    683e:	88 e7       	ldi	r24, 0x78	; 120
    6840:	85 bb       	out	0x15, r24	; 21
	DDRC &= b10000111;		//pins to push-buttons are inputs
    6842:	84 b3       	in	r24, 0x14	; 20
    6844:	87 78       	andi	r24, 0x87	; 135
    6846:	84 bb       	out	0x14, r24	; 20

//usart doesn't work, so we use an SPI in software
//	usart1_init();

  	DisA0low;
    6848:	a8 98       	cbi	0x15, 0	; 21

  	DisRESETlow;
    684a:	a9 98       	cbi	0x15, 1	; 21
    684c:	88 ee       	ldi	r24, 0xE8	; 232
    684e:	93 e0       	ldi	r25, 0x03	; 3
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    6850:	28 eb       	ldi	r18, 0xB8	; 184
    6852:	30 e0       	ldi	r19, 0x00	; 0
    6854:	f9 01       	movw	r30, r18
    6856:	31 97       	sbiw	r30, 0x01	; 1
    6858:	f1 f7       	brne	.-4      	; 0x6856 <DOGM128_6_display_init+0x30>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    685a:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    685c:	d9 f7       	brne	.-10     	; 0x6854 <DOGM128_6_display_init+0x2e>
  	_delay_ms(100);
  	DisRESEThigh;
    685e:	a9 9a       	sbi	0x15, 1	; 21
    6860:	88 ee       	ldi	r24, 0xE8	; 232
    6862:	93 e0       	ldi	r25, 0x03	; 3
    6864:	28 eb       	ldi	r18, 0xB8	; 184
    6866:	30 e0       	ldi	r19, 0x00	; 0
    6868:	f9 01       	movw	r30, r18
    686a:	31 97       	sbiw	r30, 0x01	; 1
    686c:	f1 f7       	brne	.-4      	; 0x686a <DOGM128_6_display_init+0x44>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    686e:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6870:	d9 f7       	brne	.-10     	; 0x6868 <DOGM128_6_display_init+0x42>
  	_delay_ms(100);

  	DOGM128_6_usart1_sendByte (0x40);
    6872:	80 e4       	ldi	r24, 0x40	; 64
    6874:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA1);
    6878:	81 ea       	ldi	r24, 0xA1	; 161
    687a:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xC0);
    687e:	80 ec       	ldi	r24, 0xC0	; 192
    6880:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA6);
    6884:	86 ea       	ldi	r24, 0xA6	; 166
    6886:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA2);
    688a:	82 ea       	ldi	r24, 0xA2	; 162
    688c:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0x2F);
    6890:	8f e2       	ldi	r24, 0x2F	; 47
    6892:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xF8);
    6896:	88 ef       	ldi	r24, 0xF8	; 248
    6898:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    689c:	80 e0       	ldi	r24, 0x00	; 0
    689e:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x27);
    68a2:	87 e2       	ldi	r24, 0x27	; 39
    68a4:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x81);							//Display contrast
    68a8:	81 e8       	ldi	r24, 0x81	; 129
    68aa:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10);//was 16
    68ae:	80 e1       	ldi	r24, 0x10	; 16
    68b0:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAC);
    68b4:	8c ea       	ldi	r24, 0xAC	; 172
    68b6:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    68ba:	80 e0       	ldi	r24, 0x00	; 0
    68bc:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAF);
    68c0:	8f ea       	ldi	r24, 0xAF	; 175
    68c2:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>

	DOGM128_6_clear_display();
    68c6:	0e 94 e2 33 	call	0x67c4	; 0x67c4 <DOGM128_6_clear_display>
}
    68ca:	08 95       	ret

000068cc <DOGM128_6_display_backlight>:



void DOGM128_6_display_backlight(type_ON_OFF backlight)
{
	if (backlight == ON) DisBLIGHTon;
    68cc:	81 30       	cpi	r24, 0x01	; 1
    68ce:	11 f4       	brne	.+4      	; 0x68d4 <DOGM128_6_display_backlight+0x8>
    68d0:	c4 9a       	sbi	0x18, 4	; 24
    68d2:	08 95       	ret
	else DisBLIGHToff;
    68d4:	c4 98       	cbi	0x18, 4	; 24
    68d6:	08 95       	ret

000068d8 <DOGM128_6_LCD_print>:
}



void DOGM128_6_LCD_print(char text[], unsigned char x, unsigned char y)
{
    68d8:	ff 92       	push	r15
    68da:	0f 93       	push	r16
    68dc:	1f 93       	push	r17
    68de:	cf 93       	push	r28
    68e0:	df 93       	push	r29
    68e2:	08 2f       	mov	r16, r24
    68e4:	f9 2e       	mov	r15, r25
    68e6:	16 2f       	mov	r17, r22
    68e8:	84 2f       	mov	r24, r20
	int charnumber = 0, pixelcolumn;

	DisA0low;
    68ea:	a8 98       	cbi	0x15, 0	; 21

	DOGM128_6_usart1_sendByte (0xB0 + y);					//Set Page Address
    68ec:	80 55       	subi	r24, 0x50	; 80
    68ee:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
    68f2:	81 2f       	mov	r24, r17
    68f4:	82 95       	swap	r24
    68f6:	8f 70       	andi	r24, 0x0F	; 15
    68f8:	80 61       	ori	r24, 0x10	; 16
    68fa:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0
    68fe:	81 2f       	mov	r24, r17
    6900:	8f 70       	andi	r24, 0x0F	; 15
    6902:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>

	DisA0high;
    6906:	a8 9a       	sbi	0x15, 0	; 21
    6908:	20 2f       	mov	r18, r16
    690a:	3f 2d       	mov	r19, r15
    690c:	c9 01       	movw	r24, r18
    690e:	ec 01       	movw	r28, r24

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    6910:	85 e0       	ldi	r24, 0x05	; 5
    6912:	f8 2e       	mov	r15, r24
    6914:	17 c0       	rjmp	.+46     	; 0x6944 <DOGM128_6_LCD_print+0x6c>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    6916:	00 e0       	ldi	r16, 0x00	; 0
    6918:	10 e0       	ldi	r17, 0x00	; 0
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    691a:	e8 81       	ld	r30, Y
    691c:	ef 9d       	mul	r30, r15
    691e:	f0 01       	movw	r30, r0
    6920:	11 24       	eor	r1, r1
    6922:	e0 0f       	add	r30, r16
    6924:	f1 1f       	adc	r31, r17
    6926:	e2 58       	subi	r30, 0x82	; 130
    6928:	fb 4f       	sbci	r31, 0xFB	; 251
    692a:	e4 91       	lpm	r30, Z+
    692c:	8e 2f       	mov	r24, r30
    692e:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>

	DisA0high;

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
    6932:	0f 5f       	subi	r16, 0xFF	; 255
    6934:	1f 4f       	sbci	r17, 0xFF	; 255
    6936:	05 30       	cpi	r16, 0x05	; 5
    6938:	11 05       	cpc	r17, r1
    693a:	79 f7       	brne	.-34     	; 0x691a <DOGM128_6_LCD_print+0x42>
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
    693c:	80 e0       	ldi	r24, 0x00	; 0
    693e:	0e 94 a6 33 	call	0x674c	; 0x674c <DOGM128_6_usart1_sendByte>
    6942:	21 96       	adiw	r28, 0x01	; 1
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    6944:	88 81       	ld	r24, Y
    6946:	88 23       	and	r24, r24
    6948:	31 f7       	brne	.-52     	; 0x6916 <DOGM128_6_LCD_print+0x3e>
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
		charnumber++;
  	}
}
    694a:	df 91       	pop	r29
    694c:	cf 91       	pop	r28
    694e:	1f 91       	pop	r17
    6950:	0f 91       	pop	r16
    6952:	ff 90       	pop	r15
    6954:	08 95       	ret

00006956 <USART0_getchar>:



signed int USART0_getchar()
{
	if (nrk_uart_data_ready(NRK_DEFAULT_UART)!=0)
    6956:	80 e0       	ldi	r24, 0x00	; 0
    6958:	0e 94 77 11 	call	0x22ee	; 0x22ee <nrk_uart_data_ready>
    695c:	88 23       	and	r24, r24
    695e:	19 f4       	brne	.+6      	; 0x6966 <USART0_getchar+0x10>
    6960:	2f ef       	ldi	r18, 0xFF	; 255
    6962:	3f ef       	ldi	r19, 0xFF	; 255
    6964:	08 c0       	rjmp	.+16     	; 0x6976 <USART0_getchar+0x20>
		return (signed int)(unsigned char)getchar();
    6966:	80 91 7f 08 	lds	r24, 0x087F
    696a:	90 91 80 08 	lds	r25, 0x0880
    696e:	0e 94 a3 4c 	call	0x9946	; 0x9946 <fgetc>
    6972:	28 2f       	mov	r18, r24
    6974:	30 e0       	ldi	r19, 0x00	; 0
	else return -1;
}
    6976:	c9 01       	movw	r24, r18
    6978:	08 95       	ret

0000697a <USART0_putchar>:
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    697a:	60 91 81 08 	lds	r22, 0x0881
    697e:	70 91 82 08 	lds	r23, 0x0882
    6982:	90 e0       	ldi	r25, 0x00	; 0
    6984:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
}
    6988:	08 95       	ret

0000698a <eDIP240_7_Display_deselect>:
// Adressierung nur bei RS232/RS485 Betrieb
// Display_deselect will deselect the display with the provided address.
// A deselected display will not listen to data sent over the serial line and will not transmit to the line.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_deselect(unsigned char address)
{
    698a:	1f 93       	push	r17
    698c:	df 93       	push	r29
    698e:	cf 93       	push	r28
    6990:	00 d0       	rcall	.+0      	; 0x6992 <eDIP240_7_Display_deselect+0x8>
    6992:	00 d0       	rcall	.+0      	; 0x6994 <eDIP240_7_Display_deselect+0xa>
    6994:	cd b7       	in	r28, 0x3d	; 61
    6996:	de b7       	in	r29, 0x3e	; 62
    6998:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    699a:	80 e4       	ldi	r24, 0x40	; 64
    699c:	92 e4       	ldi	r25, 0x42	; 66
    699e:	af e0       	ldi	r26, 0x0F	; 15
    69a0:	b0 e0       	ldi	r27, 0x00	; 0
    69a2:	89 83       	std	Y+1, r24	; 0x01
    69a4:	9a 83       	std	Y+2, r25	; 0x02
    69a6:	ab 83       	std	Y+3, r26	; 0x03
    69a8:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    69aa:	60 91 81 08 	lds	r22, 0x0881
    69ae:	70 91 82 08 	lds	r23, 0x0882
    69b2:	82 e1       	ldi	r24, 0x12	; 18
    69b4:	90 e0       	ldi	r25, 0x00	; 0
    69b6:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    69ba:	60 91 81 08 	lds	r22, 0x0881
    69be:	70 91 82 08 	lds	r23, 0x0882
    69c2:	83 e0       	ldi	r24, 0x03	; 3
    69c4:	90 e0       	ldi	r25, 0x00	; 0
    69c6:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    69ca:	60 91 81 08 	lds	r22, 0x0881
    69ce:	70 91 82 08 	lds	r23, 0x0882
    69d2:	81 e4       	ldi	r24, 0x41	; 65
    69d4:	90 e0       	ldi	r25, 0x00	; 0
    69d6:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    69da:	60 91 81 08 	lds	r22, 0x0881
    69de:	70 91 82 08 	lds	r23, 0x0882
    69e2:	84 e4       	ldi	r24, 0x44	; 68
    69e4:	90 e0       	ldi	r25, 0x00	; 0
    69e6:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    69ea:	60 91 81 08 	lds	r22, 0x0881
    69ee:	70 91 82 08 	lds	r23, 0x0882
    69f2:	81 2f       	mov	r24, r17
    69f4:	90 e0       	ldi	r25, 0x00	; 0
    69f6:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    69fa:	60 91 81 08 	lds	r22, 0x0881
    69fe:	70 91 82 08 	lds	r23, 0x0882
    6a02:	81 2f       	mov	r24, r17
    6a04:	86 56       	subi	r24, 0x66	; 102
    6a06:	90 e0       	ldi	r25, 0x00	; 0
    6a08:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
 USART0_putchar('D');
 USART0_putchar(address);
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'D' + address) );                     // Checksum
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6a0c:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
	ack_timeout--;
    6a10:	29 81       	ldd	r18, Y+1	; 0x01
    6a12:	3a 81       	ldd	r19, Y+2	; 0x02
    6a14:	4b 81       	ldd	r20, Y+3	; 0x03
    6a16:	5c 81       	ldd	r21, Y+4	; 0x04
    6a18:	21 50       	subi	r18, 0x01	; 1
    6a1a:	30 40       	sbci	r19, 0x00	; 0
    6a1c:	40 40       	sbci	r20, 0x00	; 0
    6a1e:	50 40       	sbci	r21, 0x00	; 0
    6a20:	29 83       	std	Y+1, r18	; 0x01
    6a22:	3a 83       	std	Y+2, r19	; 0x02
    6a24:	4b 83       	std	Y+3, r20	; 0x03
    6a26:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6a28:	86 30       	cpi	r24, 0x06	; 6
    6a2a:	51 f0       	breq	.+20     	; 0x6a40 <eDIP240_7_Display_deselect+0xb6>
    6a2c:	89 81       	ldd	r24, Y+1	; 0x01
    6a2e:	9a 81       	ldd	r25, Y+2	; 0x02
    6a30:	ab 81       	ldd	r26, Y+3	; 0x03
    6a32:	bc 81       	ldd	r27, Y+4	; 0x04
    6a34:	00 97       	sbiw	r24, 0x00	; 0
    6a36:	a1 05       	cpc	r26, r1
    6a38:	b1 05       	cpc	r27, r1
    6a3a:	41 f7       	brne	.-48     	; 0x6a0c <eDIP240_7_Display_deselect+0x82>
 if (ack != 0x06) return (-1);
    6a3c:	8f ef       	ldi	r24, 0xFF	; 255
    6a3e:	01 c0       	rjmp	.+2      	; 0x6a42 <eDIP240_7_Display_deselect+0xb8>
    6a40:	80 e0       	ldi	r24, 0x00	; 0
 return 0;
}
    6a42:	0f 90       	pop	r0
    6a44:	0f 90       	pop	r0
    6a46:	0f 90       	pop	r0
    6a48:	0f 90       	pop	r0
    6a4a:	cf 91       	pop	r28
    6a4c:	df 91       	pop	r29
    6a4e:	1f 91       	pop	r17
    6a50:	08 95       	ret

00006a52 <eDIP240_7_Display_select>:

// Adressierung nur bei RS232/RS485 Betrieb
// Display_select will select the display with the provided address as bus receiver.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_select(unsigned char address)
{
    6a52:	1f 93       	push	r17
    6a54:	df 93       	push	r29
    6a56:	cf 93       	push	r28
    6a58:	00 d0       	rcall	.+0      	; 0x6a5a <eDIP240_7_Display_select+0x8>
    6a5a:	00 d0       	rcall	.+0      	; 0x6a5c <eDIP240_7_Display_select+0xa>
    6a5c:	cd b7       	in	r28, 0x3d	; 61
    6a5e:	de b7       	in	r29, 0x3e	; 62
    6a60:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    6a62:	80 e4       	ldi	r24, 0x40	; 64
    6a64:	92 e4       	ldi	r25, 0x42	; 66
    6a66:	af e0       	ldi	r26, 0x0F	; 15
    6a68:	b0 e0       	ldi	r27, 0x00	; 0
    6a6a:	89 83       	std	Y+1, r24	; 0x01
    6a6c:	9a 83       	std	Y+2, r25	; 0x02
    6a6e:	ab 83       	std	Y+3, r26	; 0x03
    6a70:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6a72:	60 91 81 08 	lds	r22, 0x0881
    6a76:	70 91 82 08 	lds	r23, 0x0882
    6a7a:	82 e1       	ldi	r24, 0x12	; 18
    6a7c:	90 e0       	ldi	r25, 0x00	; 0
    6a7e:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6a82:	60 91 81 08 	lds	r22, 0x0881
    6a86:	70 91 82 08 	lds	r23, 0x0882
    6a8a:	83 e0       	ldi	r24, 0x03	; 3
    6a8c:	90 e0       	ldi	r25, 0x00	; 0
    6a8e:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6a92:	60 91 81 08 	lds	r22, 0x0881
    6a96:	70 91 82 08 	lds	r23, 0x0882
    6a9a:	81 e4       	ldi	r24, 0x41	; 65
    6a9c:	90 e0       	ldi	r25, 0x00	; 0
    6a9e:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6aa2:	60 91 81 08 	lds	r22, 0x0881
    6aa6:	70 91 82 08 	lds	r23, 0x0882
    6aaa:	83 e5       	ldi	r24, 0x53	; 83
    6aac:	90 e0       	ldi	r25, 0x00	; 0
    6aae:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6ab2:	60 91 81 08 	lds	r22, 0x0881
    6ab6:	70 91 82 08 	lds	r23, 0x0882
    6aba:	81 2f       	mov	r24, r17
    6abc:	90 e0       	ldi	r25, 0x00	; 0
    6abe:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6ac2:	60 91 81 08 	lds	r22, 0x0881
    6ac6:	70 91 82 08 	lds	r23, 0x0882
    6aca:	81 2f       	mov	r24, r17
    6acc:	87 55       	subi	r24, 0x57	; 87
    6ace:	90 e0       	ldi	r25, 0x00	; 0
    6ad0:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
 USART0_putchar('S');
 USART0_putchar(address);
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'S' + address) );                     // Checksum
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6ad4:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
	ack_timeout--;
    6ad8:	29 81       	ldd	r18, Y+1	; 0x01
    6ada:	3a 81       	ldd	r19, Y+2	; 0x02
    6adc:	4b 81       	ldd	r20, Y+3	; 0x03
    6ade:	5c 81       	ldd	r21, Y+4	; 0x04
    6ae0:	21 50       	subi	r18, 0x01	; 1
    6ae2:	30 40       	sbci	r19, 0x00	; 0
    6ae4:	40 40       	sbci	r20, 0x00	; 0
    6ae6:	50 40       	sbci	r21, 0x00	; 0
    6ae8:	29 83       	std	Y+1, r18	; 0x01
    6aea:	3a 83       	std	Y+2, r19	; 0x02
    6aec:	4b 83       	std	Y+3, r20	; 0x03
    6aee:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6af0:	86 30       	cpi	r24, 0x06	; 6
    6af2:	51 f0       	breq	.+20     	; 0x6b08 <eDIP240_7_Display_select+0xb6>
    6af4:	89 81       	ldd	r24, Y+1	; 0x01
    6af6:	9a 81       	ldd	r25, Y+2	; 0x02
    6af8:	ab 81       	ldd	r26, Y+3	; 0x03
    6afa:	bc 81       	ldd	r27, Y+4	; 0x04
    6afc:	00 97       	sbiw	r24, 0x00	; 0
    6afe:	a1 05       	cpc	r26, r1
    6b00:	b1 05       	cpc	r27, r1
    6b02:	41 f7       	brne	.-48     	; 0x6ad4 <eDIP240_7_Display_select+0x82>
 if (ack != 0x06) return (-1);
    6b04:	8f ef       	ldi	r24, 0xFF	; 255
    6b06:	01 c0       	rjmp	.+2      	; 0x6b0a <eDIP240_7_Display_select+0xb8>
    6b08:	80 e0       	ldi	r24, 0x00	; 0
 return 0;
}
    6b0a:	0f 90       	pop	r0
    6b0c:	0f 90       	pop	r0
    6b0e:	0f 90       	pop	r0
    6b10:	0f 90       	pop	r0
    6b12:	cf 91       	pop	r28
    6b14:	df 91       	pop	r29
    6b16:	1f 91       	pop	r17
    6b18:	08 95       	ret

00006b1a <eDIP240_7_Display_repeat_last_packet>:
// Letztes Datenpaket wiederholen
// Display_repeat_last_packet will cause the display to repeat the last packet.
// The user has to provide a block of memory (data) where the received packet payload will be stored.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_repeat_last_packet(unsigned char * data)
{
    6b1a:	ef 92       	push	r14
    6b1c:	ff 92       	push	r15
    6b1e:	0f 93       	push	r16
    6b20:	1f 93       	push	r17
    6b22:	df 93       	push	r29
    6b24:	cf 93       	push	r28
    6b26:	00 d0       	rcall	.+0      	; 0x6b28 <eDIP240_7_Display_repeat_last_packet+0xe>
    6b28:	00 d0       	rcall	.+0      	; 0x6b2a <eDIP240_7_Display_repeat_last_packet+0x10>
    6b2a:	cd b7       	in	r28, 0x3d	; 61
    6b2c:	de b7       	in	r29, 0x3e	; 62
    6b2e:	18 2f       	mov	r17, r24
    6b30:	f9 2e       	mov	r15, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    6b32:	80 e4       	ldi	r24, 0x40	; 64
    6b34:	92 e4       	ldi	r25, 0x42	; 66
    6b36:	af e0       	ldi	r26, 0x0F	; 15
    6b38:	b0 e0       	ldi	r27, 0x00	; 0
    6b3a:	89 83       	std	Y+1, r24	; 0x01
    6b3c:	9a 83       	std	Y+2, r25	; 0x02
    6b3e:	ab 83       	std	Y+3, r26	; 0x03
    6b40:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6b42:	60 91 81 08 	lds	r22, 0x0881
    6b46:	70 91 82 08 	lds	r23, 0x0882
    6b4a:	82 e1       	ldi	r24, 0x12	; 18
    6b4c:	90 e0       	ldi	r25, 0x00	; 0
    6b4e:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6b52:	60 91 81 08 	lds	r22, 0x0881
    6b56:	70 91 82 08 	lds	r23, 0x0882
    6b5a:	81 e0       	ldi	r24, 0x01	; 1
    6b5c:	90 e0       	ldi	r25, 0x00	; 0
    6b5e:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6b62:	60 91 81 08 	lds	r22, 0x0881
    6b66:	70 91 82 08 	lds	r23, 0x0882
    6b6a:	82 e5       	ldi	r24, 0x52	; 82
    6b6c:	90 e0       	ldi	r25, 0x00	; 0
    6b6e:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6b72:	60 91 81 08 	lds	r22, 0x0881
    6b76:	70 91 82 08 	lds	r23, 0x0882
    6b7a:	85 e6       	ldi	r24, 0x65	; 101
    6b7c:	90 e0       	ldi	r25, 0x00	; 0
    6b7e:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
 USART0_putchar(1);
 USART0_putchar('R');
 USART0_putchar( (unsigned char) (0x12 + 1 + 'R') );                     // Checksum
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6b82:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
	ack_timeout--;
    6b86:	29 81       	ldd	r18, Y+1	; 0x01
    6b88:	3a 81       	ldd	r19, Y+2	; 0x02
    6b8a:	4b 81       	ldd	r20, Y+3	; 0x03
    6b8c:	5c 81       	ldd	r21, Y+4	; 0x04
    6b8e:	21 50       	subi	r18, 0x01	; 1
    6b90:	30 40       	sbci	r19, 0x00	; 0
    6b92:	40 40       	sbci	r20, 0x00	; 0
    6b94:	50 40       	sbci	r21, 0x00	; 0
    6b96:	29 83       	std	Y+1, r18	; 0x01
    6b98:	3a 83       	std	Y+2, r19	; 0x02
    6b9a:	4b 83       	std	Y+3, r20	; 0x03
    6b9c:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6b9e:	86 30       	cpi	r24, 0x06	; 6
    6ba0:	51 f0       	breq	.+20     	; 0x6bb6 <eDIP240_7_Display_repeat_last_packet+0x9c>
    6ba2:	89 81       	ldd	r24, Y+1	; 0x01
    6ba4:	9a 81       	ldd	r25, Y+2	; 0x02
    6ba6:	ab 81       	ldd	r26, Y+3	; 0x03
    6ba8:	bc 81       	ldd	r27, Y+4	; 0x04
    6baa:	00 97       	sbiw	r24, 0x00	; 0
    6bac:	a1 05       	cpc	r26, r1
    6bae:	b1 05       	cpc	r27, r1
    6bb0:	41 f7       	brne	.-48     	; 0x6b82 <eDIP240_7_Display_repeat_last_packet+0x68>
 if (ack != 0x06) return (-1);
    6bb2:	8f ef       	ldi	r24, 0xFF	; 255
    6bb4:	27 c0       	rjmp	.+78     	; 0x6c04 <eDIP240_7_Display_repeat_last_packet+0xea>

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6bb6:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    6bba:	2f ef       	ldi	r18, 0xFF	; 255
    6bbc:	8f 3f       	cpi	r24, 0xFF	; 255
    6bbe:	92 07       	cpc	r25, r18
    6bc0:	d1 f3       	breq	.-12     	; 0x6bb6 <eDIP240_7_Display_repeat_last_packet+0x9c>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    6bc2:	41 97       	sbiw	r24, 0x11	; 17
    6bc4:	f1 f4       	brne	.+60     	; 0x6c02 <eDIP240_7_Display_repeat_last_packet+0xe8>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6bc6:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    6bca:	ef ef       	ldi	r30, 0xFF	; 255
    6bcc:	8f 3f       	cpi	r24, 0xFF	; 255
    6bce:	9e 07       	cpc	r25, r30
    6bd0:	d1 f3       	breq	.-12     	; 0x6bc6 <eDIP240_7_Display_repeat_last_packet+0xac>
	length = ch;
    6bd2:	08 2f       	mov	r16, r24
    6bd4:	81 2f       	mov	r24, r17
    6bd6:	9f 2d       	mov	r25, r15
    6bd8:	9c 01       	movw	r18, r24
    6bda:	79 01       	movw	r14, r18
    6bdc:	10 e0       	ldi	r17, 0x00	; 0
    6bde:	0a c0       	rjmp	.+20     	; 0x6bf4 <eDIP240_7_Display_repeat_last_packet+0xda>
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6be0:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    6be4:	ff ef       	ldi	r31, 0xFF	; 255
    6be6:	8f 3f       	cpi	r24, 0xFF	; 255
    6be8:	9f 07       	cpc	r25, r31
    6bea:	d1 f3       	breq	.-12     	; 0x6be0 <eDIP240_7_Display_repeat_last_packet+0xc6>
	  data[i] = ch;
    6bec:	f7 01       	movw	r30, r14
    6bee:	81 93       	st	Z+, r24
    6bf0:	7f 01       	movw	r14, r30
	  checksum += ch;                                 // Calculate checksum
	  i++;
    6bf2:	1f 5f       	subi	r17, 0xFF	; 255
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    6bf4:	10 17       	cp	r17, r16
    6bf6:	a0 f3       	brcs	.-24     	; 0x6be0 <eDIP240_7_Display_repeat_last_packet+0xc6>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6bf8:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    6bfc:	8f 5f       	subi	r24, 0xFF	; 255
    6bfe:	9f 4f       	sbci	r25, 0xFF	; 255
    6c00:	d9 f3       	breq	.-10     	; 0x6bf8 <eDIP240_7_Display_repeat_last_packet+0xde>
    6c02:	80 e0       	ldi	r24, 0x00	; 0
 }
 else error = 1;

 if (ack == 0x06) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
}
    6c04:	0f 90       	pop	r0
    6c06:	0f 90       	pop	r0
    6c08:	0f 90       	pop	r0
    6c0a:	0f 90       	pop	r0
    6c0c:	cf 91       	pop	r28
    6c0e:	df 91       	pop	r29
    6c10:	1f 91       	pop	r17
    6c12:	0f 91       	pop	r16
    6c14:	ff 90       	pop	r15
    6c16:	ef 90       	pop	r14
    6c18:	08 95       	ret

00006c1a <eDIP240_7_Display_get_protocoll_info>:
// Display_get_protocoll_info requests the current sendbuffer_size and timeout settings and the sendbuffer_level.
// sendbuffer_size: current setting of the maimum number of bytes that can be stored in the display-sendbuffer.
// sendbuffer_level: current number of bytes that are stored in the display-sendbuffer.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_get_protocoll_info(unsigned char * sendbuffer_size, unsigned char * sendbuffer_level, unsigned char * timeout)
{
    6c1a:	af 92       	push	r10
    6c1c:	bf 92       	push	r11
    6c1e:	cf 92       	push	r12
    6c20:	df 92       	push	r13
    6c22:	ef 92       	push	r14
    6c24:	ff 92       	push	r15
    6c26:	0f 93       	push	r16
    6c28:	1f 93       	push	r17
    6c2a:	df 93       	push	r29
    6c2c:	cf 93       	push	r28
    6c2e:	00 d0       	rcall	.+0      	; 0x6c30 <eDIP240_7_Display_get_protocoll_info+0x16>
    6c30:	00 d0       	rcall	.+0      	; 0x6c32 <eDIP240_7_Display_get_protocoll_info+0x18>
    6c32:	cd b7       	in	r28, 0x3d	; 61
    6c34:	de b7       	in	r29, 0x3e	; 62
    6c36:	7c 01       	movw	r14, r24
    6c38:	6b 01       	movw	r12, r22
    6c3a:	5a 01       	movw	r10, r20
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    6c3c:	80 e4       	ldi	r24, 0x40	; 64
    6c3e:	92 e4       	ldi	r25, 0x42	; 66
    6c40:	af e0       	ldi	r26, 0x0F	; 15
    6c42:	b0 e0       	ldi	r27, 0x00	; 0
    6c44:	89 83       	std	Y+1, r24	; 0x01
    6c46:	9a 83       	std	Y+2, r25	; 0x02
    6c48:	ab 83       	std	Y+3, r26	; 0x03
    6c4a:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6c4c:	60 91 81 08 	lds	r22, 0x0881
    6c50:	70 91 82 08 	lds	r23, 0x0882
    6c54:	82 e1       	ldi	r24, 0x12	; 18
    6c56:	90 e0       	ldi	r25, 0x00	; 0
    6c58:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6c5c:	60 91 81 08 	lds	r22, 0x0881
    6c60:	70 91 82 08 	lds	r23, 0x0882
    6c64:	81 e0       	ldi	r24, 0x01	; 1
    6c66:	90 e0       	ldi	r25, 0x00	; 0
    6c68:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6c6c:	60 91 81 08 	lds	r22, 0x0881
    6c70:	70 91 82 08 	lds	r23, 0x0882
    6c74:	80 e5       	ldi	r24, 0x50	; 80
    6c76:	90 e0       	ldi	r25, 0x00	; 0
    6c78:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6c7c:	60 91 81 08 	lds	r22, 0x0881
    6c80:	70 91 82 08 	lds	r23, 0x0882
    6c84:	83 e6       	ldi	r24, 0x63	; 99
    6c86:	90 e0       	ldi	r25, 0x00	; 0
    6c88:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
 USART0_putchar(1);
 USART0_putchar('P');
 USART0_putchar( (unsigned char) (0x12 + 1 + 'P') );
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6c8c:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
	ack_timeout--;
    6c90:	29 81       	ldd	r18, Y+1	; 0x01
    6c92:	3a 81       	ldd	r19, Y+2	; 0x02
    6c94:	4b 81       	ldd	r20, Y+3	; 0x03
    6c96:	5c 81       	ldd	r21, Y+4	; 0x04
    6c98:	21 50       	subi	r18, 0x01	; 1
    6c9a:	30 40       	sbci	r19, 0x00	; 0
    6c9c:	40 40       	sbci	r20, 0x00	; 0
    6c9e:	50 40       	sbci	r21, 0x00	; 0
    6ca0:	29 83       	std	Y+1, r18	; 0x01
    6ca2:	3a 83       	std	Y+2, r19	; 0x02
    6ca4:	4b 83       	std	Y+3, r20	; 0x03
    6ca6:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6ca8:	86 30       	cpi	r24, 0x06	; 6
    6caa:	49 f0       	breq	.+18     	; 0x6cbe <eDIP240_7_Display_get_protocoll_info+0xa4>
    6cac:	89 81       	ldd	r24, Y+1	; 0x01
    6cae:	9a 81       	ldd	r25, Y+2	; 0x02
    6cb0:	ab 81       	ldd	r26, Y+3	; 0x03
    6cb2:	bc 81       	ldd	r27, Y+4	; 0x04
    6cb4:	00 97       	sbiw	r24, 0x00	; 0
    6cb6:	a1 05       	cpc	r26, r1
    6cb8:	b1 05       	cpc	r27, r1
    6cba:	41 f7       	brne	.-48     	; 0x6c8c <eDIP240_7_Display_get_protocoll_info+0x72>
    6cbc:	3c c0       	rjmp	.+120    	; 0x6d36 <eDIP240_7_Display_get_protocoll_info+0x11c>
 if (ack != 0x06) return (-1);

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6cbe:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    6cc2:	2f ef       	ldi	r18, 0xFF	; 255
    6cc4:	8f 3f       	cpi	r24, 0xFF	; 255
    6cc6:	92 07       	cpc	r25, r18
    6cc8:	d1 f3       	breq	.-12     	; 0x6cbe <eDIP240_7_Display_get_protocoll_info+0xa4>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    6cca:	42 97       	sbiw	r24, 0x12	; 18
    6ccc:	a1 f5       	brne	.+104    	; 0x6d36 <eDIP240_7_Display_get_protocoll_info+0x11c>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6cce:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    6cd2:	ef ef       	ldi	r30, 0xFF	; 255
    6cd4:	8f 3f       	cpi	r24, 0xFF	; 255
    6cd6:	9e 07       	cpc	r25, r30
    6cd8:	d1 f3       	breq	.-12     	; 0x6cce <eDIP240_7_Display_get_protocoll_info+0xb4>
	length = ch;
	if (length == 3)                                  // Abort if length is incorrect
    6cda:	83 30       	cpi	r24, 0x03	; 3
    6cdc:	61 f5       	brne	.+88     	; 0x6d36 <eDIP240_7_Display_get_protocoll_info+0x11c>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6cde:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    6ce2:	ff ef       	ldi	r31, 0xFF	; 255
    6ce4:	8f 3f       	cpi	r24, 0xFF	; 255
    6ce6:	9f 07       	cpc	r25, r31
    6ce8:	d1 f3       	breq	.-12     	; 0x6cde <eDIP240_7_Display_get_protocoll_info+0xc4>
	  checksum += ch;                                 // Calculate checksum
    6cea:	18 2f       	mov	r17, r24
	  *sendbuffer_size = ch;
    6cec:	f7 01       	movw	r30, r14
    6cee:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6cf0:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    6cf4:	ff ef       	ldi	r31, 0xFF	; 255
    6cf6:	8f 3f       	cpi	r24, 0xFF	; 255
    6cf8:	9f 07       	cpc	r25, r31
    6cfa:	d1 f3       	breq	.-12     	; 0x6cf0 <eDIP240_7_Display_get_protocoll_info+0xd6>
	  checksum += ch;                                 // Calculate checksum
    6cfc:	f8 2e       	mov	r15, r24
	  *sendbuffer_level = ch;
    6cfe:	f6 01       	movw	r30, r12
    6d00:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6d02:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    6d06:	ff ef       	ldi	r31, 0xFF	; 255
    6d08:	8f 3f       	cpi	r24, 0xFF	; 255
    6d0a:	9f 07       	cpc	r25, r31
    6d0c:	d1 f3       	breq	.-12     	; 0x6d02 <eDIP240_7_Display_get_protocoll_info+0xe8>
	  checksum += ch;                                 // Calculate checksum
    6d0e:	08 2f       	mov	r16, r24
	  *timeout = ch;
    6d10:	f5 01       	movw	r30, r10
    6d12:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6d14:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    6d18:	9c 01       	movw	r18, r24
    6d1a:	ff ef       	ldi	r31, 0xFF	; 255
    6d1c:	8f 3f       	cpi	r24, 0xFF	; 255
    6d1e:	9f 07       	cpc	r25, r31
    6d20:	c9 f3       	breq	.-14     	; 0x6d14 <eDIP240_7_Display_get_protocoll_info+0xfa>
	if (length == 3)                                  // Abort if length is incorrect
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
	  checksum += ch;                                 // Calculate checksum
    6d22:	1b 5e       	subi	r17, 0xEB	; 235
	  *sendbuffer_size = ch;

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
	  checksum += ch;                                 // Calculate checksum
    6d24:	1f 0d       	add	r17, r15
	  *timeout = ch;

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    6d26:	10 0f       	add	r17, r16
    6d28:	81 2f       	mov	r24, r17
    6d2a:	90 e0       	ldi	r25, 0x00	; 0
    6d2c:	28 17       	cp	r18, r24
    6d2e:	39 07       	cpc	r19, r25
    6d30:	11 f4       	brne	.+4      	; 0x6d36 <eDIP240_7_Display_get_protocoll_info+0x11c>
    6d32:	80 e0       	ldi	r24, 0x00	; 0
    6d34:	01 c0       	rjmp	.+2      	; 0x6d38 <eDIP240_7_Display_get_protocoll_info+0x11e>
    6d36:	8f ef       	ldi	r24, 0xFF	; 255
 if (error == 0) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet

 return 0;

}
    6d38:	0f 90       	pop	r0
    6d3a:	0f 90       	pop	r0
    6d3c:	0f 90       	pop	r0
    6d3e:	0f 90       	pop	r0
    6d40:	cf 91       	pop	r28
    6d42:	df 91       	pop	r29
    6d44:	1f 91       	pop	r17
    6d46:	0f 91       	pop	r16
    6d48:	ff 90       	pop	r15
    6d4a:	ef 90       	pop	r14
    6d4c:	df 90       	pop	r13
    6d4e:	cf 90       	pop	r12
    6d50:	bf 90       	pop	r11
    6d52:	af 90       	pop	r10
    6d54:	08 95       	ret

00006d56 <eDIP240_7_Display_set_protocol>:
// Display_set_protocol can set the maximum transmission block size and the serial interface data block timeout.
// sendbuffer_size is set in bytes (1 .. 64)
// timeout is set in 1/100 seconds (0 .. 255)
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_set_protocol(unsigned char sendbuffer_size, unsigned char timeout)
{
    6d56:	0f 93       	push	r16
    6d58:	1f 93       	push	r17
    6d5a:	df 93       	push	r29
    6d5c:	cf 93       	push	r28
    6d5e:	00 d0       	rcall	.+0      	; 0x6d60 <eDIP240_7_Display_set_protocol+0xa>
    6d60:	00 d0       	rcall	.+0      	; 0x6d62 <eDIP240_7_Display_set_protocol+0xc>
    6d62:	cd b7       	in	r28, 0x3d	; 61
    6d64:	de b7       	in	r29, 0x3e	; 62
    6d66:	18 2f       	mov	r17, r24
    6d68:	06 2f       	mov	r16, r22
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    6d6a:	80 e4       	ldi	r24, 0x40	; 64
    6d6c:	92 e4       	ldi	r25, 0x42	; 66
    6d6e:	af e0       	ldi	r26, 0x0F	; 15
    6d70:	b0 e0       	ldi	r27, 0x00	; 0
    6d72:	89 83       	std	Y+1, r24	; 0x01
    6d74:	9a 83       	std	Y+2, r25	; 0x02
    6d76:	ab 83       	std	Y+3, r26	; 0x03
    6d78:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6d7a:	60 91 81 08 	lds	r22, 0x0881
    6d7e:	70 91 82 08 	lds	r23, 0x0882
    6d82:	82 e1       	ldi	r24, 0x12	; 18
    6d84:	90 e0       	ldi	r25, 0x00	; 0
    6d86:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6d8a:	60 91 81 08 	lds	r22, 0x0881
    6d8e:	70 91 82 08 	lds	r23, 0x0882
    6d92:	83 e0       	ldi	r24, 0x03	; 3
    6d94:	90 e0       	ldi	r25, 0x00	; 0
    6d96:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6d9a:	60 91 81 08 	lds	r22, 0x0881
    6d9e:	70 91 82 08 	lds	r23, 0x0882
    6da2:	84 e4       	ldi	r24, 0x44	; 68
    6da4:	90 e0       	ldi	r25, 0x00	; 0
    6da6:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6daa:	60 91 81 08 	lds	r22, 0x0881
    6dae:	70 91 82 08 	lds	r23, 0x0882
    6db2:	81 2f       	mov	r24, r17
    6db4:	90 e0       	ldi	r25, 0x00	; 0
    6db6:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6dba:	60 91 81 08 	lds	r22, 0x0881
    6dbe:	70 91 82 08 	lds	r23, 0x0882
    6dc2:	80 2f       	mov	r24, r16
    6dc4:	90 e0       	ldi	r25, 0x00	; 0
    6dc6:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6dca:	17 5a       	subi	r17, 0xA7	; 167
    6dcc:	60 91 81 08 	lds	r22, 0x0881
    6dd0:	70 91 82 08 	lds	r23, 0x0882
    6dd4:	81 2f       	mov	r24, r17
    6dd6:	80 0f       	add	r24, r16
    6dd8:	90 e0       	ldi	r25, 0x00	; 0
    6dda:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
 USART0_putchar(sendbuffer_size);
 USART0_putchar(timeout);
 USART0_putchar( (unsigned char) (0x12 + 3 + 'D' + sendbuffer_size + timeout) );                     // Checksum
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6dde:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
	ack_timeout--;
    6de2:	29 81       	ldd	r18, Y+1	; 0x01
    6de4:	3a 81       	ldd	r19, Y+2	; 0x02
    6de6:	4b 81       	ldd	r20, Y+3	; 0x03
    6de8:	5c 81       	ldd	r21, Y+4	; 0x04
    6dea:	21 50       	subi	r18, 0x01	; 1
    6dec:	30 40       	sbci	r19, 0x00	; 0
    6dee:	40 40       	sbci	r20, 0x00	; 0
    6df0:	50 40       	sbci	r21, 0x00	; 0
    6df2:	29 83       	std	Y+1, r18	; 0x01
    6df4:	3a 83       	std	Y+2, r19	; 0x02
    6df6:	4b 83       	std	Y+3, r20	; 0x03
    6df8:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6dfa:	86 30       	cpi	r24, 0x06	; 6
    6dfc:	51 f0       	breq	.+20     	; 0x6e12 <eDIP240_7_Display_set_protocol+0xbc>
    6dfe:	89 81       	ldd	r24, Y+1	; 0x01
    6e00:	9a 81       	ldd	r25, Y+2	; 0x02
    6e02:	ab 81       	ldd	r26, Y+3	; 0x03
    6e04:	bc 81       	ldd	r27, Y+4	; 0x04
    6e06:	00 97       	sbiw	r24, 0x00	; 0
    6e08:	a1 05       	cpc	r26, r1
    6e0a:	b1 05       	cpc	r27, r1
    6e0c:	41 f7       	brne	.-48     	; 0x6dde <eDIP240_7_Display_set_protocol+0x88>
 if (ack != 0x06) return (-1);
    6e0e:	8f ef       	ldi	r24, 0xFF	; 255
    6e10:	01 c0       	rjmp	.+2      	; 0x6e14 <eDIP240_7_Display_set_protocol+0xbe>
    6e12:	80 e0       	ldi	r24, 0x00	; 0
 return 0;
}
    6e14:	0f 90       	pop	r0
    6e16:	0f 90       	pop	r0
    6e18:	0f 90       	pop	r0
    6e1a:	0f 90       	pop	r0
    6e1c:	cf 91       	pop	r28
    6e1e:	df 91       	pop	r29
    6e20:	1f 91       	pop	r17
    6e22:	0f 91       	pop	r16
    6e24:	08 95       	ret

00006e26 <eDIP240_7_Display_request_buffer_info>:
// Pufferinformationen anfordern
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
    6e26:	af 92       	push	r10
    6e28:	bf 92       	push	r11
    6e2a:	cf 92       	push	r12
    6e2c:	df 92       	push	r13
    6e2e:	ff 92       	push	r15
    6e30:	0f 93       	push	r16
    6e32:	1f 93       	push	r17
    6e34:	df 93       	push	r29
    6e36:	cf 93       	push	r28
    6e38:	00 d0       	rcall	.+0      	; 0x6e3a <eDIP240_7_Display_request_buffer_info+0x14>
    6e3a:	00 d0       	rcall	.+0      	; 0x6e3c <eDIP240_7_Display_request_buffer_info+0x16>
    6e3c:	cd b7       	in	r28, 0x3d	; 61
    6e3e:	de b7       	in	r29, 0x3e	; 62
    6e40:	6c 01       	movw	r12, r24
    6e42:	5b 01       	movw	r10, r22
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    6e44:	80 e4       	ldi	r24, 0x40	; 64
    6e46:	92 e4       	ldi	r25, 0x42	; 66
    6e48:	af e0       	ldi	r26, 0x0F	; 15
    6e4a:	b0 e0       	ldi	r27, 0x00	; 0
    6e4c:	89 83       	std	Y+1, r24	; 0x01
    6e4e:	9a 83       	std	Y+2, r25	; 0x02
    6e50:	ab 83       	std	Y+3, r26	; 0x03
    6e52:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6e54:	60 91 81 08 	lds	r22, 0x0881
    6e58:	70 91 82 08 	lds	r23, 0x0882
    6e5c:	82 e1       	ldi	r24, 0x12	; 18
    6e5e:	90 e0       	ldi	r25, 0x00	; 0
    6e60:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6e64:	60 91 81 08 	lds	r22, 0x0881
    6e68:	70 91 82 08 	lds	r23, 0x0882
    6e6c:	81 e0       	ldi	r24, 0x01	; 1
    6e6e:	90 e0       	ldi	r25, 0x00	; 0
    6e70:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6e74:	60 91 81 08 	lds	r22, 0x0881
    6e78:	70 91 82 08 	lds	r23, 0x0882
    6e7c:	89 e4       	ldi	r24, 0x49	; 73
    6e7e:	90 e0       	ldi	r25, 0x00	; 0
    6e80:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6e84:	60 91 81 08 	lds	r22, 0x0881
    6e88:	70 91 82 08 	lds	r23, 0x0882
    6e8c:	8c e5       	ldi	r24, 0x5C	; 92
    6e8e:	90 e0       	ldi	r25, 0x00	; 0
    6e90:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
 USART0_putchar(0x01);                 // Send payload size to the display
 USART0_putchar(0x49);                 // Payload
 USART0_putchar(0x12 + 0x01 + 0x49);   // Send checksum to the display
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6e94:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
	ack_timeout--;
    6e98:	29 81       	ldd	r18, Y+1	; 0x01
    6e9a:	3a 81       	ldd	r19, Y+2	; 0x02
    6e9c:	4b 81       	ldd	r20, Y+3	; 0x03
    6e9e:	5c 81       	ldd	r21, Y+4	; 0x04
    6ea0:	21 50       	subi	r18, 0x01	; 1
    6ea2:	30 40       	sbci	r19, 0x00	; 0
    6ea4:	40 40       	sbci	r20, 0x00	; 0
    6ea6:	50 40       	sbci	r21, 0x00	; 0
    6ea8:	29 83       	std	Y+1, r18	; 0x01
    6eaa:	3a 83       	std	Y+2, r19	; 0x02
    6eac:	4b 83       	std	Y+3, r20	; 0x03
    6eae:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6eb0:	86 30       	cpi	r24, 0x06	; 6
    6eb2:	11 f4       	brne	.+4      	; 0x6eb8 <eDIP240_7_Display_request_buffer_info+0x92>
    6eb4:	ff 24       	eor	r15, r15
    6eb6:	0a c0       	rjmp	.+20     	; 0x6ecc <eDIP240_7_Display_request_buffer_info+0xa6>
    6eb8:	89 81       	ldd	r24, Y+1	; 0x01
    6eba:	9a 81       	ldd	r25, Y+2	; 0x02
    6ebc:	ab 81       	ldd	r26, Y+3	; 0x03
    6ebe:	bc 81       	ldd	r27, Y+4	; 0x04
    6ec0:	00 97       	sbiw	r24, 0x00	; 0
    6ec2:	a1 05       	cpc	r26, r1
    6ec4:	b1 05       	cpc	r27, r1
    6ec6:	31 f7       	brne	.-52     	; 0x6e94 <eDIP240_7_Display_request_buffer_info+0x6e>
    6ec8:	ff 24       	eor	r15, r15
    6eca:	f3 94       	inc	r15
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6ecc:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    6ed0:	2f ef       	ldi	r18, 0xFF	; 255
    6ed2:	8f 3f       	cpi	r24, 0xFF	; 255
    6ed4:	92 07       	cpc	r25, r18
    6ed6:	d1 f3       	breq	.-12     	; 0x6ecc <eDIP240_7_Display_request_buffer_info+0xa6>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    6ed8:	42 97       	sbiw	r24, 0x12	; 18
    6eda:	61 f5       	brne	.+88     	; 0x6f34 <eDIP240_7_Display_request_buffer_info+0x10e>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6edc:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    6ee0:	ef ef       	ldi	r30, 0xFF	; 255
    6ee2:	8f 3f       	cpi	r24, 0xFF	; 255
    6ee4:	9e 07       	cpc	r25, r30
    6ee6:	d1 f3       	breq	.-12     	; 0x6edc <eDIP240_7_Display_request_buffer_info+0xb6>
	length = ch;
	if (length == 2)                                  // Abort if length is incorrect
    6ee8:	82 30       	cpi	r24, 0x02	; 2
    6eea:	21 f5       	brne	.+72     	; 0x6f34 <eDIP240_7_Display_request_buffer_info+0x10e>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6eec:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    6ef0:	ff ef       	ldi	r31, 0xFF	; 255
    6ef2:	8f 3f       	cpi	r24, 0xFF	; 255
    6ef4:	9f 07       	cpc	r25, r31
    6ef6:	d1 f3       	breq	.-12     	; 0x6eec <eDIP240_7_Display_request_buffer_info+0xc6>
	  checksum += ch;                                 // Calculate checksum
    6ef8:	18 2f       	mov	r17, r24
	  *bytes_ready = ch;
    6efa:	f6 01       	movw	r30, r12
    6efc:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6efe:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    6f02:	ff ef       	ldi	r31, 0xFF	; 255
    6f04:	8f 3f       	cpi	r24, 0xFF	; 255
    6f06:	9f 07       	cpc	r25, r31
    6f08:	d1 f3       	breq	.-12     	; 0x6efe <eDIP240_7_Display_request_buffer_info+0xd8>
	  checksum += ch;                                 // Calculate checksum
    6f0a:	08 2f       	mov	r16, r24
	  *bytes_free = ch;
    6f0c:	f5 01       	movw	r30, r10
    6f0e:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6f10:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    6f14:	9c 01       	movw	r18, r24
    6f16:	ff ef       	ldi	r31, 0xFF	; 255
    6f18:	8f 3f       	cpi	r24, 0xFF	; 255
    6f1a:	9f 07       	cpc	r25, r31
    6f1c:	c9 f3       	breq	.-14     	; 0x6f10 <eDIP240_7_Display_request_buffer_info+0xea>
	if (length == 2)                                  // Abort if length is incorrect
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
	  checksum += ch;                                 // Calculate checksum
    6f1e:	1c 5e       	subi	r17, 0xEC	; 236
	  *bytes_free = ch;

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    6f20:	10 0f       	add	r17, r16
    6f22:	81 2f       	mov	r24, r17
    6f24:	90 e0       	ldi	r25, 0x00	; 0
    6f26:	28 17       	cp	r18, r24
    6f28:	39 07       	cpc	r19, r25
    6f2a:	21 f4       	brne	.+8      	; 0x6f34 <eDIP240_7_Display_request_buffer_info+0x10e>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    6f2c:	ff 20       	and	r15, r15
    6f2e:	11 f4       	brne	.+4      	; 0x6f34 <eDIP240_7_Display_request_buffer_info+0x10e>
    6f30:	80 e0       	ldi	r24, 0x00	; 0
    6f32:	01 c0       	rjmp	.+2      	; 0x6f36 <eDIP240_7_Display_request_buffer_info+0x110>
    6f34:	8f ef       	ldi	r24, 0xFF	; 255
 else return -1;             // No success! User has to repeat the packet
}
    6f36:	0f 90       	pop	r0
    6f38:	0f 90       	pop	r0
    6f3a:	0f 90       	pop	r0
    6f3c:	0f 90       	pop	r0
    6f3e:	cf 91       	pop	r28
    6f40:	df 91       	pop	r29
    6f42:	1f 91       	pop	r17
    6f44:	0f 91       	pop	r16
    6f46:	ff 90       	pop	r15
    6f48:	df 90       	pop	r13
    6f4a:	cf 90       	pop	r12
    6f4c:	bf 90       	pop	r11
    6f4e:	af 90       	pop	r10
    6f50:	08 95       	ret

00006f52 <eDIP240_7_Display_get_buffer>:

// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
    6f52:	cf 92       	push	r12
    6f54:	df 92       	push	r13
    6f56:	ef 92       	push	r14
    6f58:	ff 92       	push	r15
    6f5a:	0f 93       	push	r16
    6f5c:	1f 93       	push	r17
    6f5e:	df 93       	push	r29
    6f60:	cf 93       	push	r28
    6f62:	00 d0       	rcall	.+0      	; 0x6f64 <eDIP240_7_Display_get_buffer+0x12>
    6f64:	00 d0       	rcall	.+0      	; 0x6f66 <eDIP240_7_Display_get_buffer+0x14>
    6f66:	cd b7       	in	r28, 0x3d	; 61
    6f68:	de b7       	in	r29, 0x3e	; 62
    6f6a:	18 2f       	mov	r17, r24
    6f6c:	f9 2e       	mov	r15, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
 signed int ch;
 volatile unsigned long ack_timeout=100000;
    6f6e:	80 ea       	ldi	r24, 0xA0	; 160
    6f70:	96 e8       	ldi	r25, 0x86	; 134
    6f72:	a1 e0       	ldi	r26, 0x01	; 1
    6f74:	b0 e0       	ldi	r27, 0x00	; 0
    6f76:	89 83       	std	Y+1, r24	; 0x01
    6f78:	9a 83       	std	Y+2, r25	; 0x02
    6f7a:	ab 83       	std	Y+3, r26	; 0x03
    6f7c:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6f7e:	60 91 81 08 	lds	r22, 0x0881
    6f82:	70 91 82 08 	lds	r23, 0x0882
    6f86:	82 e1       	ldi	r24, 0x12	; 18
    6f88:	90 e0       	ldi	r25, 0x00	; 0
    6f8a:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6f8e:	60 91 81 08 	lds	r22, 0x0881
    6f92:	70 91 82 08 	lds	r23, 0x0882
    6f96:	81 e0       	ldi	r24, 0x01	; 1
    6f98:	90 e0       	ldi	r25, 0x00	; 0
    6f9a:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6f9e:	60 91 81 08 	lds	r22, 0x0881
    6fa2:	70 91 82 08 	lds	r23, 0x0882
    6fa6:	83 e5       	ldi	r24, 0x53	; 83
    6fa8:	90 e0       	ldi	r25, 0x00	; 0
    6faa:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    6fae:	60 91 81 08 	lds	r22, 0x0881
    6fb2:	70 91 82 08 	lds	r23, 0x0882
    6fb6:	86 e6       	ldi	r24, 0x66	; 102
    6fb8:	90 e0       	ldi	r25, 0x00	; 0
    6fba:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
 USART0_putchar(0x53);                 // Payload
 USART0_putchar(0x12 + 0x01 + 0x53);   // Send checksum to the display
// while (Tx0Empty == 0) {}              // Wait for complete transmission of the packet
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6fbe:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
	ack_timeout--;
    6fc2:	29 81       	ldd	r18, Y+1	; 0x01
    6fc4:	3a 81       	ldd	r19, Y+2	; 0x02
    6fc6:	4b 81       	ldd	r20, Y+3	; 0x03
    6fc8:	5c 81       	ldd	r21, Y+4	; 0x04
    6fca:	21 50       	subi	r18, 0x01	; 1
    6fcc:	30 40       	sbci	r19, 0x00	; 0
    6fce:	40 40       	sbci	r20, 0x00	; 0
    6fd0:	50 40       	sbci	r21, 0x00	; 0
    6fd2:	29 83       	std	Y+1, r18	; 0x01
    6fd4:	3a 83       	std	Y+2, r19	; 0x02
    6fd6:	4b 83       	std	Y+3, r20	; 0x03
    6fd8:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6fda:	86 30       	cpi	r24, 0x06	; 6
    6fdc:	11 f4       	brne	.+4      	; 0x6fe2 <eDIP240_7_Display_get_buffer+0x90>
    6fde:	cc 24       	eor	r12, r12
    6fe0:	0a c0       	rjmp	.+20     	; 0x6ff6 <eDIP240_7_Display_get_buffer+0xa4>
    6fe2:	89 81       	ldd	r24, Y+1	; 0x01
    6fe4:	9a 81       	ldd	r25, Y+2	; 0x02
    6fe6:	ab 81       	ldd	r26, Y+3	; 0x03
    6fe8:	bc 81       	ldd	r27, Y+4	; 0x04
    6fea:	00 97       	sbiw	r24, 0x00	; 0
    6fec:	a1 05       	cpc	r26, r1
    6fee:	b1 05       	cpc	r27, r1
    6ff0:	31 f7       	brne	.-52     	; 0x6fbe <eDIP240_7_Display_get_buffer+0x6c>
    6ff2:	cc 24       	eor	r12, r12
    6ff4:	c3 94       	inc	r12
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6ff6:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    6ffa:	2f ef       	ldi	r18, 0xFF	; 255
    6ffc:	8f 3f       	cpi	r24, 0xFF	; 255
    6ffe:	92 07       	cpc	r25, r18
    7000:	d1 f3       	breq	.-12     	; 0x6ff6 <eDIP240_7_Display_get_buffer+0xa4>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    7002:	41 97       	sbiw	r24, 0x11	; 17
    7004:	61 f5       	brne	.+88     	; 0x705e <eDIP240_7_Display_get_buffer+0x10c>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    7006:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    700a:	ef ef       	ldi	r30, 0xFF	; 255
    700c:	8f 3f       	cpi	r24, 0xFF	; 255
    700e:	9e 07       	cpc	r25, r30
    7010:	d1 f3       	breq	.-12     	; 0x7006 <eDIP240_7_Display_get_buffer+0xb4>
	length = ch;
    7012:	d8 2e       	mov	r13, r24
	checksum = 0x11 + length;                         // Start checksum calculation
    7014:	08 2f       	mov	r16, r24
    7016:	0f 5e       	subi	r16, 0xEF	; 239
    7018:	81 2f       	mov	r24, r17
    701a:	9f 2d       	mov	r25, r15
    701c:	9c 01       	movw	r18, r24
    701e:	79 01       	movw	r14, r18
    7020:	10 e0       	ldi	r17, 0x00	; 0
    7022:	0b c0       	rjmp	.+22     	; 0x703a <eDIP240_7_Display_get_buffer+0xe8>
	while (i < length)
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    7024:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    7028:	ff ef       	ldi	r31, 0xFF	; 255
    702a:	8f 3f       	cpi	r24, 0xFF	; 255
    702c:	9f 07       	cpc	r25, r31
    702e:	d1 f3       	breq	.-12     	; 0x7024 <eDIP240_7_Display_get_buffer+0xd2>
	  data[i] = ch;
    7030:	f7 01       	movw	r30, r14
    7032:	81 93       	st	Z+, r24
    7034:	7f 01       	movw	r14, r30
	  checksum += ch;                                 // Calculate checksum
    7036:	08 0f       	add	r16, r24
	  i++;
    7038:	1f 5f       	subi	r17, 0xFF	; 255
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    703a:	1d 15       	cp	r17, r13
    703c:	98 f3       	brcs	.-26     	; 0x7024 <eDIP240_7_Display_get_buffer+0xd2>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    703e:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
    7042:	9c 01       	movw	r18, r24
    7044:	ff ef       	ldi	r31, 0xFF	; 255
    7046:	8f 3f       	cpi	r24, 0xFF	; 255
    7048:	9f 07       	cpc	r25, r31
    704a:	c9 f3       	breq	.-14     	; 0x703e <eDIP240_7_Display_get_buffer+0xec>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
    704c:	80 2f       	mov	r24, r16
    704e:	90 e0       	ldi	r25, 0x00	; 0
    7050:	28 17       	cp	r18, r24
    7052:	39 07       	cpc	r19, r25
    7054:	21 f4       	brne	.+8      	; 0x705e <eDIP240_7_Display_get_buffer+0x10c>
 }
 else error = 1;

 if (error == 0) return length;   // Success!
    7056:	cc 20       	and	r12, r12
    7058:	11 f4       	brne	.+4      	; 0x705e <eDIP240_7_Display_get_buffer+0x10c>
    705a:	8d 2d       	mov	r24, r13
    705c:	01 c0       	rjmp	.+2      	; 0x7060 <eDIP240_7_Display_get_buffer+0x10e>
    705e:	8f ef       	ldi	r24, 0xFF	; 255
 else return -1;                   // No success! User has to repeat the packet
}
    7060:	0f 90       	pop	r0
    7062:	0f 90       	pop	r0
    7064:	0f 90       	pop	r0
    7066:	0f 90       	pop	r0
    7068:	cf 91       	pop	r28
    706a:	df 91       	pop	r29
    706c:	1f 91       	pop	r17
    706e:	0f 91       	pop	r16
    7070:	ff 90       	pop	r15
    7072:	ef 90       	pop	r14
    7074:	df 90       	pop	r13
    7076:	cf 90       	pop	r12
    7078:	08 95       	ret

0000707a <eDIP240_7_Display_send_packet>:
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
{
    707a:	df 92       	push	r13
    707c:	ef 92       	push	r14
    707e:	ff 92       	push	r15
    7080:	0f 93       	push	r16
    7082:	1f 93       	push	r17
    7084:	df 93       	push	r29
    7086:	cf 93       	push	r28
    7088:	00 d0       	rcall	.+0      	; 0x708a <eDIP240_7_Display_send_packet+0x10>
    708a:	00 d0       	rcall	.+0      	; 0x708c <eDIP240_7_Display_send_packet+0x12>
    708c:	cd b7       	in	r28, 0x3d	; 61
    708e:	de b7       	in	r29, 0x3e	; 62
    7090:	18 2f       	mov	r17, r24
    7092:	09 2f       	mov	r16, r25
    7094:	d6 2e       	mov	r13, r22
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;
    7096:	80 ea       	ldi	r24, 0xA0	; 160
    7098:	96 e8       	ldi	r25, 0x86	; 134
    709a:	a1 e0       	ldi	r26, 0x01	; 1
    709c:	b0 e0       	ldi	r27, 0x00	; 0
    709e:	89 83       	std	Y+1, r24	; 0x01
    70a0:	9a 83       	std	Y+2, r25	; 0x02
    70a2:	ab 83       	std	Y+3, r26	; 0x03
    70a4:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    70a6:	60 91 81 08 	lds	r22, 0x0881
    70aa:	70 91 82 08 	lds	r23, 0x0882
    70ae:	81 e1       	ldi	r24, 0x11	; 17
    70b0:	90 e0       	ldi	r25, 0x00	; 0
    70b2:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    70b6:	60 91 81 08 	lds	r22, 0x0881
    70ba:	70 91 82 08 	lds	r23, 0x0882
    70be:	8d 2d       	mov	r24, r13
    70c0:	90 e0       	ldi	r25, 0x00	; 0
    70c2:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
    70c6:	81 e1       	ldi	r24, 0x11	; 17
    70c8:	e8 2e       	mov	r14, r24
    70ca:	ed 0c       	add	r14, r13
    70cc:	21 2f       	mov	r18, r17
    70ce:	30 2f       	mov	r19, r16
    70d0:	c9 01       	movw	r24, r18
    70d2:	8c 01       	movw	r16, r24
    70d4:	ff 24       	eor	r15, r15
    70d6:	0e c0       	rjmp	.+28     	; 0x70f4 <eDIP240_7_Display_send_packet+0x7a>
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    70d8:	60 91 81 08 	lds	r22, 0x0881
    70dc:	70 91 82 08 	lds	r23, 0x0882
    70e0:	f8 01       	movw	r30, r16
    70e2:	80 81       	ld	r24, Z
    70e4:	90 e0       	ldi	r25, 0x00	; 0
    70e6:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
 {
	USART0_putchar(data[i]);  // Send payload to the display
	checksum += data[i];
    70ea:	f8 01       	movw	r30, r16
    70ec:	81 91       	ld	r24, Z+
    70ee:	8f 01       	movw	r16, r30
    70f0:	e8 0e       	add	r14, r24
	i++;
    70f2:	f3 94       	inc	r15
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
    70f4:	fd 14       	cp	r15, r13
    70f6:	80 f3       	brcs	.-32     	; 0x70d8 <eDIP240_7_Display_send_packet+0x5e>
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    70f8:	60 91 81 08 	lds	r22, 0x0881
    70fc:	70 91 82 08 	lds	r23, 0x0882
    7100:	8e 2d       	mov	r24, r14
    7102:	90 e0       	ldi	r25, 0x00	; 0
    7104:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
 }
 USART0_putchar(checksum);   // Send checksum to the display
// while (Tx0Empty == 0) {}    // Wait for complete transmission of the packet
 do                          // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    7108:	0e 94 ab 34 	call	0x6956	; 0x6956 <USART0_getchar>
	ack_timeout--;
    710c:	29 81       	ldd	r18, Y+1	; 0x01
    710e:	3a 81       	ldd	r19, Y+2	; 0x02
    7110:	4b 81       	ldd	r20, Y+3	; 0x03
    7112:	5c 81       	ldd	r21, Y+4	; 0x04
    7114:	21 50       	subi	r18, 0x01	; 1
    7116:	30 40       	sbci	r19, 0x00	; 0
    7118:	40 40       	sbci	r20, 0x00	; 0
    711a:	50 40       	sbci	r21, 0x00	; 0
    711c:	29 83       	std	Y+1, r18	; 0x01
    711e:	3a 83       	std	Y+2, r19	; 0x02
    7120:	4b 83       	std	Y+3, r20	; 0x03
    7122:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    7124:	86 30       	cpi	r24, 0x06	; 6
    7126:	51 f0       	breq	.+20     	; 0x713c <eDIP240_7_Display_send_packet+0xc2>
    7128:	89 81       	ldd	r24, Y+1	; 0x01
    712a:	9a 81       	ldd	r25, Y+2	; 0x02
    712c:	ab 81       	ldd	r26, Y+3	; 0x03
    712e:	bc 81       	ldd	r27, Y+4	; 0x04
    7130:	00 97       	sbiw	r24, 0x00	; 0
    7132:	a1 05       	cpc	r26, r1
    7134:	b1 05       	cpc	r27, r1
    7136:	41 f7       	brne	.-48     	; 0x7108 <eDIP240_7_Display_send_packet+0x8e>

 if (ack == 0x06) return 0;  // Success!
    7138:	8f ef       	ldi	r24, 0xFF	; 255
    713a:	01 c0       	rjmp	.+2      	; 0x713e <eDIP240_7_Display_send_packet+0xc4>
    713c:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    713e:	0f 90       	pop	r0
    7140:	0f 90       	pop	r0
    7142:	0f 90       	pop	r0
    7144:	0f 90       	pop	r0
    7146:	cf 91       	pop	r28
    7148:	df 91       	pop	r29
    714a:	1f 91       	pop	r17
    714c:	0f 91       	pop	r16
    714e:	ff 90       	pop	r15
    7150:	ef 90       	pop	r14
    7152:	df 90       	pop	r13
    7154:	08 95       	ret

00007156 <eDIP240_7_Display_send_string_with_NULL>:



void eDIP240_7_Display_send_string_with_NULL(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str) + 1);
    7156:	dc 01       	movw	r26, r24
    7158:	0d 90       	ld	r0, X+
    715a:	00 20       	and	r0, r0
    715c:	e9 f7       	brne	.-6      	; 0x7158 <eDIP240_7_Display_send_string_with_NULL+0x2>
    715e:	a8 1b       	sub	r26, r24
    7160:	6a 2f       	mov	r22, r26
    7162:	0e 94 3d 38 	call	0x707a	; 0x707a <eDIP240_7_Display_send_packet>
}
    7166:	08 95       	ret

00007168 <eDIP240_7_Display_send_string>:


// Use this for sending ascii commands to the Display
void eDIP240_7_Display_send_string(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str));
    7168:	dc 01       	movw	r26, r24
    716a:	0d 90       	ld	r0, X+
    716c:	00 20       	and	r0, r0
    716e:	e9 f7       	brne	.-6      	; 0x716a <eDIP240_7_Display_send_string+0x2>
    7170:	11 97       	sbiw	r26, 0x01	; 1
    7172:	a8 1b       	sub	r26, r24
    7174:	b9 0b       	sbc	r27, r25
    7176:	6a 2f       	mov	r22, r26
    7178:	0e 94 3d 38 	call	0x707a	; 0x707a <eDIP240_7_Display_send_packet>
}
    717c:	08 95       	ret

0000717e <setLedMode>:



void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
    717e:	83 70       	andi	r24, 0x03	; 3
	m_ledstate &= ~(0x03 << led);					// reset affected bits
    7180:	88 0f       	add	r24, r24
    7182:	23 e0       	ldi	r18, 0x03	; 3
    7184:	30 e0       	ldi	r19, 0x00	; 0
    7186:	08 2e       	mov	r0, r24
    7188:	01 c0       	rjmp	.+2      	; 0x718c <setLedMode+0xe>
    718a:	22 0f       	add	r18, r18
    718c:	0a 94       	dec	r0
    718e:	ea f7       	brpl	.-6      	; 0x718a <setLedMode+0xc>
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    7190:	92 2f       	mov	r25, r18
    7192:	90 95       	com	r25
    7194:	40 91 85 03 	lds	r20, 0x0385
    7198:	94 23       	and	r25, r20
    719a:	01 c0       	rjmp	.+2      	; 0x719e <setLedMode+0x20>
    719c:	66 0f       	add	r22, r22
    719e:	8a 95       	dec	r24
    71a0:	ea f7       	brpl	.-6      	; 0x719c <setLedMode+0x1e>
    71a2:	26 23       	and	r18, r22
    71a4:	92 2b       	or	r25, r18
    71a6:	90 93 85 03 	sts	0x0385, r25
}
    71aa:	08 95       	ret

000071ac <getLedMode>:



uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
    71ac:	83 70       	andi	r24, 0x03	; 3
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    71ae:	88 0f       	add	r24, r24
    71b0:	23 e0       	ldi	r18, 0x03	; 3
    71b2:	30 e0       	ldi	r19, 0x00	; 0
    71b4:	08 2e       	mov	r0, r24
    71b6:	02 c0       	rjmp	.+4      	; 0x71bc <getLedMode+0x10>
    71b8:	22 0f       	add	r18, r18
    71ba:	33 1f       	adc	r19, r19
    71bc:	0a 94       	dec	r0
    71be:	e2 f7       	brpl	.-8      	; 0x71b8 <getLedMode+0xc>
    71c0:	40 91 85 03 	lds	r20, 0x0385
    71c4:	50 e0       	ldi	r21, 0x00	; 0
    71c6:	24 23       	and	r18, r20
    71c8:	35 23       	and	r19, r21
    71ca:	02 c0       	rjmp	.+4      	; 0x71d0 <getLedMode+0x24>
    71cc:	35 95       	asr	r19
    71ce:	27 95       	ror	r18
    71d0:	8a 95       	dec	r24
    71d2:	e2 f7       	brpl	.-8      	; 0x71cc <getLedMode+0x20>
}
    71d4:	82 2f       	mov	r24, r18
    71d6:	08 95       	ret

000071d8 <S2V>:


// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
    71d8:	90 e0       	ldi	r25, 0x00	; 0
    71da:	a0 e0       	ldi	r26, 0x00	; 0
    71dc:	b0 e0       	ldi	r27, 0x00	; 0
    71de:	bc 01       	movw	r22, r24
    71e0:	cd 01       	movw	r24, r26
    71e2:	0e 94 5f 48 	call	0x90be	; 0x90be <__floatunsisf>
    71e6:	20 91 6b 02 	lds	r18, 0x026B
    71ea:	30 91 6c 02 	lds	r19, 0x026C
    71ee:	40 91 6d 02 	lds	r20, 0x026D
    71f2:	50 91 6e 02 	lds	r21, 0x026E
    71f6:	0e 94 36 49 	call	0x926c	; 0x926c <__mulsf3>
    71fa:	20 e0       	ldi	r18, 0x00	; 0
    71fc:	30 e0       	ldi	r19, 0x00	; 0
    71fe:	40 e8       	ldi	r20, 0x80	; 128
    7200:	5b e3       	ldi	r21, 0x3B	; 59
    7202:	0e 94 36 49 	call	0x926c	; 0x926c <__mulsf3>
    7206:	08 95       	ret

00007208 <V2S>:
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }
    7208:	20 e0       	ldi	r18, 0x00	; 0
    720a:	30 e0       	ldi	r19, 0x00	; 0
    720c:	40 e8       	ldi	r20, 0x80	; 128
    720e:	53 e4       	ldi	r21, 0x43	; 67
    7210:	0e 94 36 49 	call	0x926c	; 0x926c <__mulsf3>
    7214:	20 91 6b 02 	lds	r18, 0x026B
    7218:	30 91 6c 02 	lds	r19, 0x026C
    721c:	40 91 6d 02 	lds	r20, 0x026D
    7220:	50 91 6e 02 	lds	r21, 0x026E
    7224:	0e 94 cb 47 	call	0x8f96	; 0x8f96 <__divsf3>
    7228:	0e 94 33 48 	call	0x9066	; 0x9066 <__fixunssfsi>
    722c:	dc 01       	movw	r26, r24
    722e:	cb 01       	movw	r24, r22
    7230:	08 95       	ret

00007232 <setBits>:

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    7232:	68 23       	and	r22, r24
    7234:	84 2f       	mov	r24, r20
    7236:	86 2b       	or	r24, r22
    7238:	08 95       	ret

0000723a <prescalerSec2Hex>:



// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
    723a:	ef 92       	push	r14
    723c:	ff 92       	push	r15
    723e:	0f 93       	push	r16
    7240:	1f 93       	push	r17
    7242:	7b 01       	movw	r14, r22
    7244:	8c 01       	movw	r16, r24
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    7246:	20 e0       	ldi	r18, 0x00	; 0
    7248:	38 e6       	ldi	r19, 0x68	; 104
    724a:	47 e1       	ldi	r20, 0x17	; 23
    724c:	57 e4       	ldi	r21, 0x47	; 71
    724e:	0e 94 ed 48 	call	0x91da	; 0x91da <__gesf2>
    7252:	18 16       	cp	r1, r24
    7254:	14 f4       	brge	.+4      	; 0x725a <prescalerSec2Hex+0x20>
    7256:	8f ef       	ldi	r24, 0xFF	; 255
    7258:	1d c0       	rjmp	.+58     	; 0x7294 <prescalerSec2Hex+0x5a>
		return( 0xFF );
	else if (t >= 1./152.0)
    725a:	c8 01       	movw	r24, r16
    725c:	b7 01       	movw	r22, r14
    725e:	26 e3       	ldi	r18, 0x36	; 54
    7260:	34 e9       	ldi	r19, 0x94	; 148
    7262:	47 ed       	ldi	r20, 0xD7	; 215
    7264:	5b e3       	ldi	r21, 0x3B	; 59
    7266:	0e 94 ed 48 	call	0x91da	; 0x91da <__gesf2>
    726a:	87 ff       	sbrs	r24, 7
    726c:	02 c0       	rjmp	.+4      	; 0x7272 <prescalerSec2Hex+0x38>
    726e:	80 e0       	ldi	r24, 0x00	; 0
    7270:	11 c0       	rjmp	.+34     	; 0x7294 <prescalerSec2Hex+0x5a>
		return( (uint8_t) (t * 152 - 1) );
    7272:	c8 01       	movw	r24, r16
    7274:	b7 01       	movw	r22, r14
    7276:	20 e0       	ldi	r18, 0x00	; 0
    7278:	30 e0       	ldi	r19, 0x00	; 0
    727a:	48 e1       	ldi	r20, 0x18	; 24
    727c:	53 e4       	ldi	r21, 0x43	; 67
    727e:	0e 94 36 49 	call	0x926c	; 0x926c <__mulsf3>
    7282:	20 e0       	ldi	r18, 0x00	; 0
    7284:	30 e0       	ldi	r19, 0x00	; 0
    7286:	40 e8       	ldi	r20, 0x80	; 128
    7288:	5f e3       	ldi	r21, 0x3F	; 63
    728a:	0e 94 66 47 	call	0x8ecc	; 0x8ecc <__subsf3>
    728e:	0e 94 33 48 	call	0x9066	; 0x9066 <__fixunssfsi>
    7292:	86 2f       	mov	r24, r22
	else
		return( 0x00 );
}
    7294:	1f 91       	pop	r17
    7296:	0f 91       	pop	r16
    7298:	ff 90       	pop	r15
    729a:	ef 90       	pop	r14
    729c:	08 95       	ret

0000729e <pwmFrac2Hex>:



// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
    729e:	ef 92       	push	r14
    72a0:	ff 92       	push	r15
    72a2:	0f 93       	push	r16
    72a4:	1f 93       	push	r17
    72a6:	7b 01       	movw	r14, r22
    72a8:	8c 01       	movw	r16, r24
	if (fraction >= 1.0)
    72aa:	20 e0       	ldi	r18, 0x00	; 0
    72ac:	30 e0       	ldi	r19, 0x00	; 0
    72ae:	40 e8       	ldi	r20, 0x80	; 128
    72b0:	5f e3       	ldi	r21, 0x3F	; 63
    72b2:	0e 94 ed 48 	call	0x91da	; 0x91da <__gesf2>
    72b6:	88 23       	and	r24, r24
    72b8:	14 f0       	brlt	.+4      	; 0x72be <pwmFrac2Hex+0x20>
    72ba:	8f ef       	ldi	r24, 0xFF	; 255
    72bc:	17 c0       	rjmp	.+46     	; 0x72ec <pwmFrac2Hex+0x4e>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    72be:	c8 01       	movw	r24, r16
    72c0:	b7 01       	movw	r22, r14
    72c2:	20 e0       	ldi	r18, 0x00	; 0
    72c4:	30 e0       	ldi	r19, 0x00	; 0
    72c6:	40 e8       	ldi	r20, 0x80	; 128
    72c8:	5b e3       	ldi	r21, 0x3B	; 59
    72ca:	0e 94 ed 48 	call	0x91da	; 0x91da <__gesf2>
    72ce:	87 ff       	sbrs	r24, 7
    72d0:	02 c0       	rjmp	.+4      	; 0x72d6 <pwmFrac2Hex+0x38>
    72d2:	80 e0       	ldi	r24, 0x00	; 0
    72d4:	0b c0       	rjmp	.+22     	; 0x72ec <pwmFrac2Hex+0x4e>
		return( (uint8_t) (fraction * 256) );
    72d6:	c8 01       	movw	r24, r16
    72d8:	b7 01       	movw	r22, r14
    72da:	20 e0       	ldi	r18, 0x00	; 0
    72dc:	30 e0       	ldi	r19, 0x00	; 0
    72de:	40 e8       	ldi	r20, 0x80	; 128
    72e0:	53 e4       	ldi	r21, 0x43	; 67
    72e2:	0e 94 36 49 	call	0x926c	; 0x926c <__mulsf3>
    72e6:	0e 94 33 48 	call	0x9066	; 0x9066 <__fixunssfsi>
    72ea:	86 2f       	mov	r24, r22
	else
		return( 0x00 );
}
    72ec:	1f 91       	pop	r17
    72ee:	0f 91       	pop	r16
    72f0:	ff 90       	pop	r15
    72f2:	ef 90       	pop	r14
    72f4:	08 95       	ret

000072f6 <TUM_LKN_Sensorboard_getCurrentStep>:
	m_currentstep = (m_currentstep + 7) & 0x07;
}



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }
    72f6:	80 91 7b 03 	lds	r24, 0x037B
    72fa:	08 95       	ret

000072fc <TUM_LKN_Sensorboard_setControl0>:


// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
    72fc:	af 92       	push	r10
    72fe:	bf 92       	push	r11
    7300:	cf 92       	push	r12
    7302:	df 92       	push	r13
    7304:	ef 92       	push	r14
    7306:	ff 92       	push	r15
    7308:	0f 93       	push	r16
    730a:	1f 93       	push	r17
    730c:	7b 01       	movw	r14, r22
    730e:	8c 01       	movw	r16, r24
    7310:	59 01       	movw	r10, r18
    7312:	6a 01       	movw	r12, r20


// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    7314:	20 e0       	ldi	r18, 0x00	; 0
    7316:	38 e6       	ldi	r19, 0x68	; 104
    7318:	47 e1       	ldi	r20, 0x17	; 23
    731a:	57 e4       	ldi	r21, 0x47	; 71
    731c:	0e 94 ed 48 	call	0x91da	; 0x91da <__gesf2>
    7320:	18 16       	cp	r1, r24
    7322:	14 f4       	brge	.+4      	; 0x7328 <TUM_LKN_Sensorboard_setControl0+0x2c>
    7324:	6f ef       	ldi	r22, 0xFF	; 255
    7326:	1c c0       	rjmp	.+56     	; 0x7360 <TUM_LKN_Sensorboard_setControl0+0x64>
		return( 0xFF );
	else if (t >= 1./152.0)
    7328:	c8 01       	movw	r24, r16
    732a:	b7 01       	movw	r22, r14
    732c:	26 e3       	ldi	r18, 0x36	; 54
    732e:	34 e9       	ldi	r19, 0x94	; 148
    7330:	47 ed       	ldi	r20, 0xD7	; 215
    7332:	5b e3       	ldi	r21, 0x3B	; 59
    7334:	0e 94 ed 48 	call	0x91da	; 0x91da <__gesf2>
    7338:	87 ff       	sbrs	r24, 7
    733a:	02 c0       	rjmp	.+4      	; 0x7340 <TUM_LKN_Sensorboard_setControl0+0x44>
    733c:	60 e0       	ldi	r22, 0x00	; 0
    733e:	10 c0       	rjmp	.+32     	; 0x7360 <TUM_LKN_Sensorboard_setControl0+0x64>
		return( (uint8_t) (t * 152 - 1) );
    7340:	c8 01       	movw	r24, r16
    7342:	b7 01       	movw	r22, r14
    7344:	20 e0       	ldi	r18, 0x00	; 0
    7346:	30 e0       	ldi	r19, 0x00	; 0
    7348:	48 e1       	ldi	r20, 0x18	; 24
    734a:	53 e4       	ldi	r21, 0x43	; 67
    734c:	0e 94 36 49 	call	0x926c	; 0x926c <__mulsf3>
    7350:	20 e0       	ldi	r18, 0x00	; 0
    7352:	30 e0       	ldi	r19, 0x00	; 0
    7354:	40 e8       	ldi	r20, 0x80	; 128
    7356:	5f e3       	ldi	r21, 0x3F	; 63
    7358:	0e 94 66 47 	call	0x8ecc	; 0x8ecc <__subsf3>
    735c:	0e 94 33 48 	call	0x9066	; 0x9066 <__fixunssfsi>

// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
    7360:	60 93 86 03 	sts	0x0386, r22


// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
    7364:	c6 01       	movw	r24, r12
    7366:	b5 01       	movw	r22, r10
    7368:	20 e0       	ldi	r18, 0x00	; 0
    736a:	30 e0       	ldi	r19, 0x00	; 0
    736c:	40 e8       	ldi	r20, 0x80	; 128
    736e:	5f e3       	ldi	r21, 0x3F	; 63
    7370:	0e 94 ed 48 	call	0x91da	; 0x91da <__gesf2>
    7374:	88 23       	and	r24, r24
    7376:	14 f0       	brlt	.+4      	; 0x737c <TUM_LKN_Sensorboard_setControl0+0x80>
    7378:	6f ef       	ldi	r22, 0xFF	; 255
    737a:	16 c0       	rjmp	.+44     	; 0x73a8 <TUM_LKN_Sensorboard_setControl0+0xac>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    737c:	c6 01       	movw	r24, r12
    737e:	b5 01       	movw	r22, r10
    7380:	20 e0       	ldi	r18, 0x00	; 0
    7382:	30 e0       	ldi	r19, 0x00	; 0
    7384:	40 e8       	ldi	r20, 0x80	; 128
    7386:	5b e3       	ldi	r21, 0x3B	; 59
    7388:	0e 94 ed 48 	call	0x91da	; 0x91da <__gesf2>
    738c:	87 ff       	sbrs	r24, 7
    738e:	02 c0       	rjmp	.+4      	; 0x7394 <TUM_LKN_Sensorboard_setControl0+0x98>
    7390:	60 e0       	ldi	r22, 0x00	; 0
    7392:	0a c0       	rjmp	.+20     	; 0x73a8 <TUM_LKN_Sensorboard_setControl0+0xac>
		return( (uint8_t) (fraction * 256) );
    7394:	c6 01       	movw	r24, r12
    7396:	b5 01       	movw	r22, r10
    7398:	20 e0       	ldi	r18, 0x00	; 0
    739a:	30 e0       	ldi	r19, 0x00	; 0
    739c:	40 e8       	ldi	r20, 0x80	; 128
    739e:	53 e4       	ldi	r21, 0x43	; 67
    73a0:	0e 94 36 49 	call	0x926c	; 0x926c <__mulsf3>
    73a4:	0e 94 33 48 	call	0x9066	; 0x9066 <__fixunssfsi>
// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    73a8:	60 93 6f 02 	sts	0x026F, r22
}
    73ac:	1f 91       	pop	r17
    73ae:	0f 91       	pop	r16
    73b0:	ff 90       	pop	r15
    73b2:	ef 90       	pop	r14
    73b4:	df 90       	pop	r13
    73b6:	cf 90       	pop	r12
    73b8:	bf 90       	pop	r11
    73ba:	af 90       	pop	r10
    73bc:	08 95       	ret

000073be <TUM_LKN_Sensorboard_setControl1>:



void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
    73be:	af 92       	push	r10
    73c0:	bf 92       	push	r11
    73c2:	cf 92       	push	r12
    73c4:	df 92       	push	r13
    73c6:	ef 92       	push	r14
    73c8:	ff 92       	push	r15
    73ca:	0f 93       	push	r16
    73cc:	1f 93       	push	r17
    73ce:	7b 01       	movw	r14, r22
    73d0:	8c 01       	movw	r16, r24
    73d2:	59 01       	movw	r10, r18
    73d4:	6a 01       	movw	r12, r20


// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    73d6:	20 e0       	ldi	r18, 0x00	; 0
    73d8:	38 e6       	ldi	r19, 0x68	; 104
    73da:	47 e1       	ldi	r20, 0x17	; 23
    73dc:	57 e4       	ldi	r21, 0x47	; 71
    73de:	0e 94 ed 48 	call	0x91da	; 0x91da <__gesf2>
    73e2:	18 16       	cp	r1, r24
    73e4:	14 f4       	brge	.+4      	; 0x73ea <TUM_LKN_Sensorboard_setControl1+0x2c>
    73e6:	6f ef       	ldi	r22, 0xFF	; 255
    73e8:	1c c0       	rjmp	.+56     	; 0x7422 <TUM_LKN_Sensorboard_setControl1+0x64>
		return( 0xFF );
	else if (t >= 1./152.0)
    73ea:	c8 01       	movw	r24, r16
    73ec:	b7 01       	movw	r22, r14
    73ee:	26 e3       	ldi	r18, 0x36	; 54
    73f0:	34 e9       	ldi	r19, 0x94	; 148
    73f2:	47 ed       	ldi	r20, 0xD7	; 215
    73f4:	5b e3       	ldi	r21, 0x3B	; 59
    73f6:	0e 94 ed 48 	call	0x91da	; 0x91da <__gesf2>
    73fa:	87 ff       	sbrs	r24, 7
    73fc:	02 c0       	rjmp	.+4      	; 0x7402 <TUM_LKN_Sensorboard_setControl1+0x44>
    73fe:	60 e0       	ldi	r22, 0x00	; 0
    7400:	10 c0       	rjmp	.+32     	; 0x7422 <TUM_LKN_Sensorboard_setControl1+0x64>
		return( (uint8_t) (t * 152 - 1) );
    7402:	c8 01       	movw	r24, r16
    7404:	b7 01       	movw	r22, r14
    7406:	20 e0       	ldi	r18, 0x00	; 0
    7408:	30 e0       	ldi	r19, 0x00	; 0
    740a:	48 e1       	ldi	r20, 0x18	; 24
    740c:	53 e4       	ldi	r21, 0x43	; 67
    740e:	0e 94 36 49 	call	0x926c	; 0x926c <__mulsf3>
    7412:	20 e0       	ldi	r18, 0x00	; 0
    7414:	30 e0       	ldi	r19, 0x00	; 0
    7416:	40 e8       	ldi	r20, 0x80	; 128
    7418:	5f e3       	ldi	r21, 0x3F	; 63
    741a:	0e 94 66 47 	call	0x8ecc	; 0x8ecc <__subsf3>
    741e:	0e 94 33 48 	call	0x9066	; 0x9066 <__fixunssfsi>



void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
    7422:	60 93 87 03 	sts	0x0387, r22


// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
    7426:	c6 01       	movw	r24, r12
    7428:	b5 01       	movw	r22, r10
    742a:	20 e0       	ldi	r18, 0x00	; 0
    742c:	30 e0       	ldi	r19, 0x00	; 0
    742e:	40 e8       	ldi	r20, 0x80	; 128
    7430:	5f e3       	ldi	r21, 0x3F	; 63
    7432:	0e 94 ed 48 	call	0x91da	; 0x91da <__gesf2>
    7436:	88 23       	and	r24, r24
    7438:	14 f0       	brlt	.+4      	; 0x743e <TUM_LKN_Sensorboard_setControl1+0x80>
    743a:	6f ef       	ldi	r22, 0xFF	; 255
    743c:	16 c0       	rjmp	.+44     	; 0x746a <TUM_LKN_Sensorboard_setControl1+0xac>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    743e:	c6 01       	movw	r24, r12
    7440:	b5 01       	movw	r22, r10
    7442:	20 e0       	ldi	r18, 0x00	; 0
    7444:	30 e0       	ldi	r19, 0x00	; 0
    7446:	40 e8       	ldi	r20, 0x80	; 128
    7448:	5b e3       	ldi	r21, 0x3B	; 59
    744a:	0e 94 ed 48 	call	0x91da	; 0x91da <__gesf2>
    744e:	87 ff       	sbrs	r24, 7
    7450:	02 c0       	rjmp	.+4      	; 0x7456 <TUM_LKN_Sensorboard_setControl1+0x98>
    7452:	60 e0       	ldi	r22, 0x00	; 0
    7454:	0a c0       	rjmp	.+20     	; 0x746a <TUM_LKN_Sensorboard_setControl1+0xac>
		return( (uint8_t) (fraction * 256) );
    7456:	c6 01       	movw	r24, r12
    7458:	b5 01       	movw	r22, r10
    745a:	20 e0       	ldi	r18, 0x00	; 0
    745c:	30 e0       	ldi	r19, 0x00	; 0
    745e:	40 e8       	ldi	r20, 0x80	; 128
    7460:	53 e4       	ldi	r21, 0x43	; 67
    7462:	0e 94 36 49 	call	0x926c	; 0x926c <__mulsf3>
    7466:	0e 94 33 48 	call	0x9066	; 0x9066 <__fixunssfsi>


void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    746a:	60 93 70 02 	sts	0x0270, r22
}
    746e:	1f 91       	pop	r17
    7470:	0f 91       	pop	r16
    7472:	ff 90       	pop	r15
    7474:	ef 90       	pop	r14
    7476:	df 90       	pop	r13
    7478:	cf 90       	pop	r12
    747a:	bf 90       	pop	r11
    747c:	af 90       	pop	r10
    747e:	08 95       	ret

00007480 <TUM_LKN_Sensorboard_setBrightness0>:



void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
    7480:	ef 92       	push	r14
    7482:	ff 92       	push	r15
    7484:	0f 93       	push	r16
    7486:	1f 93       	push	r17
    7488:	7b 01       	movw	r14, r22
    748a:	8c 01       	movw	r16, r24
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
    748c:	10 92 86 03 	sts	0x0386, r1


// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
    7490:	20 e0       	ldi	r18, 0x00	; 0
    7492:	30 e0       	ldi	r19, 0x00	; 0
    7494:	40 e8       	ldi	r20, 0x80	; 128
    7496:	5f e3       	ldi	r21, 0x3F	; 63
    7498:	0e 94 ed 48 	call	0x91da	; 0x91da <__gesf2>
    749c:	88 23       	and	r24, r24
    749e:	14 f0       	brlt	.+4      	; 0x74a4 <TUM_LKN_Sensorboard_setBrightness0+0x24>
    74a0:	6f ef       	ldi	r22, 0xFF	; 255
    74a2:	16 c0       	rjmp	.+44     	; 0x74d0 <TUM_LKN_Sensorboard_setBrightness0+0x50>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    74a4:	c8 01       	movw	r24, r16
    74a6:	b7 01       	movw	r22, r14
    74a8:	20 e0       	ldi	r18, 0x00	; 0
    74aa:	30 e0       	ldi	r19, 0x00	; 0
    74ac:	40 e8       	ldi	r20, 0x80	; 128
    74ae:	5b e3       	ldi	r21, 0x3B	; 59
    74b0:	0e 94 ed 48 	call	0x91da	; 0x91da <__gesf2>
    74b4:	87 ff       	sbrs	r24, 7
    74b6:	02 c0       	rjmp	.+4      	; 0x74bc <TUM_LKN_Sensorboard_setBrightness0+0x3c>
    74b8:	60 e0       	ldi	r22, 0x00	; 0
    74ba:	0a c0       	rjmp	.+20     	; 0x74d0 <TUM_LKN_Sensorboard_setBrightness0+0x50>
		return( (uint8_t) (fraction * 256) );
    74bc:	c8 01       	movw	r24, r16
    74be:	b7 01       	movw	r22, r14
    74c0:	20 e0       	ldi	r18, 0x00	; 0
    74c2:	30 e0       	ldi	r19, 0x00	; 0
    74c4:	40 e8       	ldi	r20, 0x80	; 128
    74c6:	53 e4       	ldi	r21, 0x43	; 67
    74c8:	0e 94 36 49 	call	0x926c	; 0x926c <__mulsf3>
    74cc:	0e 94 33 48 	call	0x9066	; 0x9066 <__fixunssfsi>


void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    74d0:	60 93 6f 02 	sts	0x026F, r22
}
    74d4:	1f 91       	pop	r17
    74d6:	0f 91       	pop	r16
    74d8:	ff 90       	pop	r15
    74da:	ef 90       	pop	r14
    74dc:	08 95       	ret

000074de <TUM_LKN_Sensorboard_setBrightness1>:



void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
    74de:	ef 92       	push	r14
    74e0:	ff 92       	push	r15
    74e2:	0f 93       	push	r16
    74e4:	1f 93       	push	r17
    74e6:	7b 01       	movw	r14, r22
    74e8:	8c 01       	movw	r16, r24
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
    74ea:	10 92 87 03 	sts	0x0387, r1


// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
    74ee:	20 e0       	ldi	r18, 0x00	; 0
    74f0:	30 e0       	ldi	r19, 0x00	; 0
    74f2:	40 e8       	ldi	r20, 0x80	; 128
    74f4:	5f e3       	ldi	r21, 0x3F	; 63
    74f6:	0e 94 ed 48 	call	0x91da	; 0x91da <__gesf2>
    74fa:	88 23       	and	r24, r24
    74fc:	14 f0       	brlt	.+4      	; 0x7502 <TUM_LKN_Sensorboard_setBrightness1+0x24>
    74fe:	6f ef       	ldi	r22, 0xFF	; 255
    7500:	16 c0       	rjmp	.+44     	; 0x752e <TUM_LKN_Sensorboard_setBrightness1+0x50>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    7502:	c8 01       	movw	r24, r16
    7504:	b7 01       	movw	r22, r14
    7506:	20 e0       	ldi	r18, 0x00	; 0
    7508:	30 e0       	ldi	r19, 0x00	; 0
    750a:	40 e8       	ldi	r20, 0x80	; 128
    750c:	5b e3       	ldi	r21, 0x3B	; 59
    750e:	0e 94 ed 48 	call	0x91da	; 0x91da <__gesf2>
    7512:	87 ff       	sbrs	r24, 7
    7514:	02 c0       	rjmp	.+4      	; 0x751a <TUM_LKN_Sensorboard_setBrightness1+0x3c>
    7516:	60 e0       	ldi	r22, 0x00	; 0
    7518:	0a c0       	rjmp	.+20     	; 0x752e <TUM_LKN_Sensorboard_setBrightness1+0x50>
		return( (uint8_t) (fraction * 256) );
    751a:	c8 01       	movw	r24, r16
    751c:	b7 01       	movw	r22, r14
    751e:	20 e0       	ldi	r18, 0x00	; 0
    7520:	30 e0       	ldi	r19, 0x00	; 0
    7522:	40 e8       	ldi	r20, 0x80	; 128
    7524:	53 e4       	ldi	r21, 0x43	; 67
    7526:	0e 94 36 49 	call	0x926c	; 0x926c <__mulsf3>
    752a:	0e 94 33 48 	call	0x9066	; 0x9066 <__fixunssfsi>


void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    752e:	60 93 70 02 	sts	0x0270, r22
}
    7532:	1f 91       	pop	r17
    7534:	0f 91       	pop	r16
    7536:	ff 90       	pop	r15
    7538:	ef 90       	pop	r14
    753a:	08 95       	ret

0000753c <TWI_write>:
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }



void TWI_write(unsigned char address, unsigned char length, unsigned char* payload)
{
    753c:	98 2f       	mov	r25, r24
	unsigned char datapointer;

	PORTD |= 0x03;		//enable Portpin pullups
    753e:	82 b3       	in	r24, 0x12	; 18
    7540:	83 60       	ori	r24, 0x03	; 3
    7542:	82 bb       	out	0x12, r24	; 18

	TWSR = 0;                             // set prescaler == 0
    7544:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   // set I2C baud rate
	TWBR = 62;
    7548:	8e e3       	ldi	r24, 0x3E	; 62
    754a:	80 93 70 00 	sts	0x0070, r24
	TWAR = 0;
    754e:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    7552:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    7556:	84 ea       	ldi	r24, 0xA4	; 164
    7558:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));
    755c:	80 91 74 00 	lds	r24, 0x0074
    7560:	87 ff       	sbrs	r24, 7
    7562:	fc cf       	rjmp	.-8      	; 0x755c <TWI_write+0x20>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    7564:	90 93 73 00 	sts	0x0073, r25
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    7568:	84 e8       	ldi	r24, 0x84	; 132
    756a:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    756e:	80 91 74 00 	lds	r24, 0x0074
    7572:	87 ff       	sbrs	r24, 7
    7574:	fc cf       	rjmp	.-8      	; 0x756e <TWI_write+0x32>
    7576:	fa 01       	movw	r30, r20
    7578:	90 e0       	ldi	r25, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    757a:	24 e8       	ldi	r18, 0x84	; 132
    757c:	0b c0       	rjmp	.+22     	; 0x7594 <TWI_write+0x58>
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
    757e:	80 81       	ld	r24, Z
    7580:	80 93 73 00 	sts	0x0073, r24
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    7584:	20 93 74 00 	sts	0x0074, r18
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    7588:	80 91 74 00 	lds	r24, 0x0074
    758c:	87 ff       	sbrs	r24, 7
    758e:	fc cf       	rjmp	.-8      	; 0x7588 <TWI_write+0x4c>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    7590:	9f 5f       	subi	r25, 0xFF	; 255
    7592:	31 96       	adiw	r30, 0x01	; 1
    7594:	96 17       	cp	r25, r22
    7596:	98 f3       	brcs	.-26     	; 0x757e <TWI_write+0x42>
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_DATA_ACK) {} //ERROR
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    7598:	84 e9       	ldi	r24, 0x94	; 148
    759a:	80 93 74 00 	sts	0x0074, r24
}
    759e:	08 95       	ret

000075a0 <TWI_read>:



void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
    75a0:	98 2f       	mov	r25, r24
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c

	PORTD |= 0x03;		//enable Portpin pullups
    75a2:	82 b3       	in	r24, 0x12	; 18
    75a4:	83 60       	ori	r24, 0x03	; 3
    75a6:	82 bb       	out	0x12, r24	; 18

	TWSR = 0;                             				// set prescaler == 0
    75a8:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   				// set I2C baud rate
	TWBR = 62;
    75ac:	8e e3       	ldi	r24, 0x3E	; 62
    75ae:	80 93 70 00 	sts	0x0070, r24
	TWAR = 0;
    75b2:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    75b6:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    75ba:	84 ea       	ldi	r24, 0xA4	; 164
    75bc:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));
    75c0:	80 91 74 00 	lds	r24, 0x0074
    75c4:	87 ff       	sbrs	r24, 7
    75c6:	fc cf       	rjmp	.-8      	; 0x75c0 <TWI_read+0x20>

void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c
    75c8:	91 60       	ori	r25, 0x01	; 1
	TWCR = 0;

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
	while (!(TWCR & (1<<TWINT)));
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    75ca:	90 93 73 00 	sts	0x0073, r25
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    75ce:	84 e8       	ldi	r24, 0x84	; 132
    75d0:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    75d4:	80 91 74 00 	lds	r24, 0x0074
    75d8:	87 ff       	sbrs	r24, 7
    75da:	fc cf       	rjmp	.-8      	; 0x75d4 <TWI_read+0x34>
    75dc:	fa 01       	movw	r30, r20
    75de:	40 e0       	ldi	r20, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    75e0:	26 2f       	mov	r18, r22
    75e2:	30 e0       	ldi	r19, 0x00	; 0
    75e4:	21 50       	subi	r18, 0x01	; 1
    75e6:	30 40       	sbci	r19, 0x00	; 0
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    75e8:	74 e8       	ldi	r23, 0x84	; 132
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    75ea:	54 ec       	ldi	r21, 0xC4	; 196
    75ec:	12 c0       	rjmp	.+36     	; 0x7612 <TWI_read+0x72>
    75ee:	84 2f       	mov	r24, r20
    75f0:	90 e0       	ldi	r25, 0x00	; 0
    75f2:	82 17       	cp	r24, r18
    75f4:	93 07       	cpc	r25, r19
    75f6:	1c f4       	brge	.+6      	; 0x75fe <TWI_read+0x5e>
    75f8:	50 93 74 00 	sts	0x0074, r21
    75fc:	02 c0       	rjmp	.+4      	; 0x7602 <TWI_read+0x62>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    75fe:	70 93 74 00 	sts	0x0074, r23
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    7602:	80 91 74 00 	lds	r24, 0x0074
    7606:	87 ff       	sbrs	r24, 7
    7608:	fc cf       	rjmp	.-8      	; 0x7602 <TWI_read+0x62>
		payload[datapointer] = TWDR;
    760a:	80 91 73 00 	lds	r24, 0x0073
    760e:	81 93       	st	Z+, r24
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    7610:	4f 5f       	subi	r20, 0xFF	; 255
    7612:	46 17       	cp	r20, r22
    7614:	60 f3       	brcs	.-40     	; 0x75ee <TWI_read+0x4e>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
		payload[datapointer] = TWDR;
		//or should be read here???
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    7616:	84 e9       	ldi	r24, 0x94	; 148
    7618:	80 93 74 00 	sts	0x0074, r24
}
    761c:	08 95       	ret

0000761e <i2cAction>:



void i2cAction()
{
	if( i2cDataDirection == i2cWrite )
    761e:	80 91 7b 08 	lds	r24, 0x087B
    7622:	88 23       	and	r24, r24
    7624:	49 f4       	brne	.+18     	; 0x7638 <i2cAction+0x1a>
	{
		TWI_write(i2cDestination, i2cDataLen, i2cData);
    7626:	80 91 7d 08 	lds	r24, 0x087D
    762a:	60 91 7a 08 	lds	r22, 0x087A
    762e:	4c e7       	ldi	r20, 0x7C	; 124
    7630:	53 e0       	ldi	r21, 0x03	; 3
    7632:	0e 94 9e 3a 	call	0x753c	; 0x753c <TWI_write>
    7636:	08 95       	ret
	}
	else
	{
		TWI_read(i2cDestination, i2cDataLen, i2cData);
    7638:	80 91 7d 08 	lds	r24, 0x087D
    763c:	60 91 7a 08 	lds	r22, 0x087A
    7640:	4c e7       	ldi	r20, 0x7C	; 124
    7642:	53 e0       	ldi	r21, 0x03	; 3
    7644:	0e 94 d0 3a 	call	0x75a0	; 0x75a0 <TWI_read>
    7648:	08 95       	ret

0000764a <setLeds>:

// Apply current values of m_led0... m_led3
void setLeds()
{
	// This is setting both prescalers and both PWMs
	i2cDataLen = 6;
    764a:	86 e0       	ldi	r24, 0x06	; 6
    764c:	80 93 7a 08 	sts	0x087A, r24
	i2cData[0] = REG_LED_PSC0 | REG_LED_AUTOINCREMENT;
    7650:	81 e1       	ldi	r24, 0x11	; 17
    7652:	80 93 7c 03 	sts	0x037C, r24
	i2cData[1] = m_prescaler[ 0 ];
    7656:	80 91 86 03 	lds	r24, 0x0386
    765a:	80 93 7d 03 	sts	0x037D, r24
	i2cData[2] = m_pwm[ 0 ];
    765e:	80 91 6f 02 	lds	r24, 0x026F
    7662:	80 93 7e 03 	sts	0x037E, r24
	i2cData[3] = m_prescaler[ 1 ];
    7666:	80 91 87 03 	lds	r24, 0x0387
    766a:	80 93 7f 03 	sts	0x037F, r24
	i2cData[4] = m_pwm[ 1 ];
    766e:	80 91 70 02 	lds	r24, 0x0270
    7672:	80 93 80 03 	sts	0x0380, r24
	i2cData[5] = m_ledstate;
    7676:	80 91 85 03 	lds	r24, 0x0385
    767a:	80 93 81 03 	sts	0x0381, r24
	i2cDataDirection = i2cWrite;
    767e:	10 92 7b 08 	sts	0x087B, r1
	i2cDestination = PCA9533;
    7682:	86 ec       	ldi	r24, 0xC6	; 198
    7684:	90 e0       	ldi	r25, 0x00	; 0
    7686:	90 93 7e 08 	sts	0x087E, r25
    768a:	80 93 7d 08 	sts	0x087D, r24

	i2cAction();
    768e:	0e 94 0f 3b 	call	0x761e	; 0x761e <i2cAction>
}
    7692:	08 95       	ret

00007694 <TUM_LKN_Sensorboard_greenBlink>:

void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
	m_ledstate &= ~(0x03 << led);					// reset affected bits
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    7694:	81 70       	andi	r24, 0x01	; 1
    7696:	82 60       	ori	r24, 0x02	; 2
    7698:	82 95       	swap	r24
    769a:	80 7f       	andi	r24, 0xF0	; 240
    769c:	90 91 85 03 	lds	r25, 0x0385
    76a0:	9f 7c       	andi	r25, 0xCF	; 207
    76a2:	89 2b       	or	r24, r25
    76a4:	80 93 85 03 	sts	0x0385, r24
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }
    76a8:	0e 94 25 3b 	call	0x764a	; 0x764a <setLeds>
    76ac:	08 95       	ret

000076ae <TUM_LKN_Sensorboard_greenToggle>:


uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    76ae:	80 91 85 03 	lds	r24, 0x0385

void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
	m_ledstate &= ~(0x03 << led);					// reset affected bits
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    76b2:	28 2f       	mov	r18, r24
    76b4:	30 e0       	ldi	r19, 0x00	; 0
    76b6:	20 73       	andi	r18, 0x30	; 48
    76b8:	30 70       	andi	r19, 0x00	; 0
    76ba:	94 e0       	ldi	r25, 0x04	; 4
    76bc:	35 95       	asr	r19
    76be:	27 95       	ror	r18
    76c0:	9a 95       	dec	r25
    76c2:	e1 f7       	brne	.-8      	; 0x76bc <TUM_LKN_Sensorboard_greenToggle+0xe>
    76c4:	91 e0       	ldi	r25, 0x01	; 1
    76c6:	92 27       	eor	r25, r18
    76c8:	92 95       	swap	r25
    76ca:	90 7f       	andi	r25, 0xF0	; 240
    76cc:	90 73       	andi	r25, 0x30	; 48
    76ce:	8f 7c       	andi	r24, 0xCF	; 207
    76d0:	98 2b       	or	r25, r24
    76d2:	90 93 85 03 	sts	0x0385, r25
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
    76d6:	0e 94 25 3b 	call	0x764a	; 0x764a <setLeds>
    76da:	08 95       	ret

000076dc <TUM_LKN_Sensorboard_greenOff>:

void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
	m_ledstate &= ~(0x03 << led);					// reset affected bits
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    76dc:	80 91 85 03 	lds	r24, 0x0385
    76e0:	8f 7c       	andi	r24, 0xCF	; 207
    76e2:	80 93 85 03 	sts	0x0385, r24
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
    76e6:	0e 94 25 3b 	call	0x764a	; 0x764a <setLeds>
    76ea:	08 95       	ret

000076ec <TUM_LKN_Sensorboard_greenOn>:

void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
	m_ledstate &= ~(0x03 << led);					// reset affected bits
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    76ec:	80 91 85 03 	lds	r24, 0x0385
    76f0:	8f 7c       	andi	r24, 0xCF	; 207
    76f2:	80 61       	ori	r24, 0x10	; 16
    76f4:	80 93 85 03 	sts	0x0385, r24
void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
    76f8:	0e 94 25 3b 	call	0x764a	; 0x764a <setLeds>
    76fc:	08 95       	ret

000076fe <TUM_LKN_Sensorboard_yellowBlink>:

void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
	m_ledstate &= ~(0x03 << led);					// reset affected bits
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    76fe:	81 70       	andi	r24, 0x01	; 1
    7700:	82 60       	ori	r24, 0x02	; 2
    7702:	88 0f       	add	r24, r24
    7704:	88 0f       	add	r24, r24
    7706:	90 91 85 03 	lds	r25, 0x0385
    770a:	93 7f       	andi	r25, 0xF3	; 243
    770c:	89 2b       	or	r24, r25
    770e:	80 93 85 03 	sts	0x0385, r24
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }
    7712:	0e 94 25 3b 	call	0x764a	; 0x764a <setLeds>
    7716:	08 95       	ret

00007718 <TUM_LKN_Sensorboard_yellowToggle>:


uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    7718:	80 91 85 03 	lds	r24, 0x0385

void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
	m_ledstate &= ~(0x03 << led);					// reset affected bits
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    771c:	28 2f       	mov	r18, r24
    771e:	30 e0       	ldi	r19, 0x00	; 0
    7720:	2c 70       	andi	r18, 0x0C	; 12
    7722:	30 70       	andi	r19, 0x00	; 0
    7724:	35 95       	asr	r19
    7726:	27 95       	ror	r18
    7728:	35 95       	asr	r19
    772a:	27 95       	ror	r18
    772c:	91 e0       	ldi	r25, 0x01	; 1
    772e:	92 27       	eor	r25, r18
    7730:	99 0f       	add	r25, r25
    7732:	99 0f       	add	r25, r25
    7734:	9c 70       	andi	r25, 0x0C	; 12
    7736:	83 7f       	andi	r24, 0xF3	; 243
    7738:	98 2b       	or	r25, r24
    773a:	90 93 85 03 	sts	0x0385, r25
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
    773e:	0e 94 25 3b 	call	0x764a	; 0x764a <setLeds>
    7742:	08 95       	ret

00007744 <TUM_LKN_Sensorboard_yellowOff>:

void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
	m_ledstate &= ~(0x03 << led);					// reset affected bits
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    7744:	80 91 85 03 	lds	r24, 0x0385
    7748:	83 7f       	andi	r24, 0xF3	; 243
    774a:	80 93 85 03 	sts	0x0385, r24
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
    774e:	0e 94 25 3b 	call	0x764a	; 0x764a <setLeds>
    7752:	08 95       	ret

00007754 <TUM_LKN_Sensorboard_yellowOn>:

void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
	m_ledstate &= ~(0x03 << led);					// reset affected bits
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    7754:	80 91 85 03 	lds	r24, 0x0385
    7758:	83 7f       	andi	r24, 0xF3	; 243
    775a:	84 60       	ori	r24, 0x04	; 4
    775c:	80 93 85 03 	sts	0x0385, r24
void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
    7760:	0e 94 25 3b 	call	0x764a	; 0x764a <setLeds>
    7764:	08 95       	ret

00007766 <TUM_LKN_Sensorboard_redBlink>:

void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
	m_ledstate &= ~(0x03 << led);					// reset affected bits
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    7766:	81 70       	andi	r24, 0x01	; 1
    7768:	82 60       	ori	r24, 0x02	; 2
    776a:	90 91 85 03 	lds	r25, 0x0385
    776e:	9c 7f       	andi	r25, 0xFC	; 252
    7770:	89 2b       	or	r24, r25
    7772:	80 93 85 03 	sts	0x0385, r24
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }
    7776:	0e 94 25 3b 	call	0x764a	; 0x764a <setLeds>
    777a:	08 95       	ret

0000777c <TUM_LKN_Sensorboard_redToggle>:


uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    777c:	80 91 85 03 	lds	r24, 0x0385

void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
	m_ledstate &= ~(0x03 << led);					// reset affected bits
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    7780:	98 2f       	mov	r25, r24
    7782:	93 70       	andi	r25, 0x03	; 3
    7784:	21 e0       	ldi	r18, 0x01	; 1
    7786:	92 27       	eor	r25, r18
    7788:	8c 7f       	andi	r24, 0xFC	; 252
    778a:	98 2b       	or	r25, r24
    778c:	90 93 85 03 	sts	0x0385, r25
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
    7790:	0e 94 25 3b 	call	0x764a	; 0x764a <setLeds>
    7794:	08 95       	ret

00007796 <TUM_LKN_Sensorboard_redOff>:

void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
	m_ledstate &= ~(0x03 << led);					// reset affected bits
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    7796:	80 91 85 03 	lds	r24, 0x0385
    779a:	8c 7f       	andi	r24, 0xFC	; 252
    779c:	80 93 85 03 	sts	0x0385, r24
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
    77a0:	0e 94 25 3b 	call	0x764a	; 0x764a <setLeds>
    77a4:	08 95       	ret

000077a6 <TUM_LKN_Sensorboard_redOn>:

void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
	m_ledstate &= ~(0x03 << led);					// reset affected bits
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    77a6:	80 91 85 03 	lds	r24, 0x0385
    77aa:	8c 7f       	andi	r24, 0xFC	; 252
    77ac:	81 60       	ori	r24, 0x01	; 1
    77ae:	80 93 85 03 	sts	0x0385, r24
void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
    77b2:	0e 94 25 3b 	call	0x764a	; 0x764a <setLeds>
    77b6:	08 95       	ret

000077b8 <TUM_LKN_Sensorboard_laserBlink>:

void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
	m_ledstate &= ~(0x03 << led);					// reset affected bits
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    77b8:	81 70       	andi	r24, 0x01	; 1
    77ba:	82 60       	ori	r24, 0x02	; 2
    77bc:	82 95       	swap	r24
    77be:	88 0f       	add	r24, r24
    77c0:	88 0f       	add	r24, r24
    77c2:	80 7c       	andi	r24, 0xC0	; 192
    77c4:	90 91 85 03 	lds	r25, 0x0385
    77c8:	9f 73       	andi	r25, 0x3F	; 63
    77ca:	89 2b       	or	r24, r25
    77cc:	80 93 85 03 	sts	0x0385, r24


void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }
    77d0:	0e 94 25 3b 	call	0x764a	; 0x764a <setLeds>
    77d4:	08 95       	ret

000077d6 <TUM_LKN_Sensorboard_laserToggle>:


uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    77d6:	80 91 85 03 	lds	r24, 0x0385

void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
	m_ledstate &= ~(0x03 << led);					// reset affected bits
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    77da:	98 2f       	mov	r25, r24
    77dc:	92 95       	swap	r25
    77de:	96 95       	lsr	r25
    77e0:	96 95       	lsr	r25
    77e2:	93 70       	andi	r25, 0x03	; 3
    77e4:	21 e0       	ldi	r18, 0x01	; 1
    77e6:	92 27       	eor	r25, r18
    77e8:	92 95       	swap	r25
    77ea:	99 0f       	add	r25, r25
    77ec:	99 0f       	add	r25, r25
    77ee:	90 7c       	andi	r25, 0xC0	; 192
    77f0:	8f 73       	andi	r24, 0x3F	; 63
    77f2:	98 2b       	or	r25, r24
    77f4:	90 93 85 03 	sts	0x0385, r25



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
    77f8:	0e 94 25 3b 	call	0x764a	; 0x764a <setLeds>
    77fc:	08 95       	ret

000077fe <TUM_LKN_Sensorboard_laserOff>:

void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
	m_ledstate &= ~(0x03 << led);					// reset affected bits
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    77fe:	80 91 85 03 	lds	r24, 0x0385
    7802:	8f 73       	andi	r24, 0x3F	; 63
    7804:	80 93 85 03 	sts	0x0385, r24
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
    7808:	0e 94 25 3b 	call	0x764a	; 0x764a <setLeds>
    780c:	08 95       	ret

0000780e <TUM_LKN_Sensorboard_laserOn>:

void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
	m_ledstate &= ~(0x03 << led);					// reset affected bits
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    780e:	80 91 85 03 	lds	r24, 0x0385
    7812:	8f 73       	andi	r24, 0x3F	; 63
    7814:	80 64       	ori	r24, 0x40	; 64
    7816:	80 93 85 03 	sts	0x0385, r24
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
    781a:	0e 94 25 3b 	call	0x764a	; 0x764a <setLeds>
    781e:	08 95       	ret

00007820 <readADC>:
}



void readADC( uint8_t channel )
{
    7820:	ff 92       	push	r15
    7822:	0f 93       	push	r16
    7824:	1f 93       	push	r17
	//set the correct channel first
	channel &= 0x03;
    7826:	83 70       	andi	r24, 0x03	; 3
	m_channel = channel;
    7828:	80 93 7c 08 	sts	0x087C, r24
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    782c:	10 92 7b 08 	sts	0x087B, r1
	i2cDataLen = 1;
    7830:	ff 24       	eor	r15, r15
    7832:	f3 94       	inc	r15
    7834:	f0 92 7a 08 	sts	0x087A, r15
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE | channel;
    7838:	80 64       	ori	r24, 0x40	; 64
    783a:	80 93 7c 03 	sts	0x037C, r24
	i2cDestination = PCF8591;
    783e:	00 e9       	ldi	r16, 0x90	; 144
    7840:	10 e0       	ldi	r17, 0x00	; 0
    7842:	10 93 7e 08 	sts	0x087E, r17
    7846:	00 93 7d 08 	sts	0x087D, r16

	i2cAction();
    784a:	0e 94 0f 3b 	call	0x761e	; 0x761e <i2cAction>

	//and now read the analog input
	i2cDataDirection = i2cRead;	// read from the i2c bus
    784e:	f0 92 7b 08 	sts	0x087B, r15
	i2cDataLen = 2;
    7852:	82 e0       	ldi	r24, 0x02	; 2
    7854:	80 93 7a 08 	sts	0x087A, r24
	i2cDestination = PCF8591;
    7858:	10 93 7e 08 	sts	0x087E, r17
    785c:	00 93 7d 08 	sts	0x087D, r16

	i2cAction();
    7860:	0e 94 0f 3b 	call	0x761e	; 0x761e <i2cAction>
}
    7864:	1f 91       	pop	r17
    7866:	0f 91       	pop	r16
    7868:	ff 90       	pop	r15
    786a:	08 95       	ret

0000786c <TUM_LKN_Sensorboard_readChannel>:

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
    786c:	0e 94 10 3c 	call	0x7820	; 0x7820 <readADC>
    7870:	08 95       	ret

00007872 <TUM_LKN_Sensorboard_readChannel3>:
unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
    7872:	83 e0       	ldi	r24, 0x03	; 3
    7874:	0e 94 10 3c 	call	0x7820	; 0x7820 <readADC>
    7878:	08 95       	ret

0000787a <TUM_LKN_Sensorboard_readChannel2>:

unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
    787a:	82 e0       	ldi	r24, 0x02	; 2
    787c:	0e 94 10 3c 	call	0x7820	; 0x7820 <readADC>
    7880:	08 95       	ret

00007882 <TUM_LKN_Sensorboard_readChannel1>:


unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
    7882:	81 e0       	ldi	r24, 0x01	; 1
    7884:	0e 94 10 3c 	call	0x7820	; 0x7820 <readADC>
    7888:	08 95       	ret

0000788a <TUM_LKN_Sensorboard_readPhotoVoltage>:



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
    788a:	80 e0       	ldi	r24, 0x00	; 0
    788c:	0e 94 10 3c 	call	0x7820	; 0x7820 <readADC>
    7890:	08 95       	ret

00007892 <writeDAC>:



void writeDAC( uint8_t value )
{
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    7892:	10 92 7b 08 	sts	0x087B, r1
	i2cDataLen = 2;
    7896:	92 e0       	ldi	r25, 0x02	; 2
    7898:	90 93 7a 08 	sts	0x087A, r25
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE;
    789c:	90 e4       	ldi	r25, 0x40	; 64
    789e:	90 93 7c 03 	sts	0x037C, r25
	i2cData[ 1 ] = value;
    78a2:	80 93 7d 03 	sts	0x037D, r24
	i2cDestination = PCF8591;
    78a6:	80 e9       	ldi	r24, 0x90	; 144
    78a8:	90 e0       	ldi	r25, 0x00	; 0
    78aa:	90 93 7e 08 	sts	0x087E, r25
    78ae:	80 93 7d 08 	sts	0x087D, r24

	i2cAction();
    78b2:	0e 94 0f 3b 	call	0x761e	; 0x761e <i2cAction>
}
    78b6:	08 95       	ret

000078b8 <TUM_LKN_Sensorboard_writeValue>:
void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
void TUM_LKN_Sensorboard_writeValue( double voltage ) { writeDAC( V2S( voltage ) ); }
    78b8:	20 e0       	ldi	r18, 0x00	; 0
    78ba:	30 e0       	ldi	r19, 0x00	; 0
    78bc:	40 e8       	ldi	r20, 0x80	; 128
    78be:	53 e4       	ldi	r21, 0x43	; 67
    78c0:	0e 94 36 49 	call	0x926c	; 0x926c <__mulsf3>
    78c4:	20 91 6b 02 	lds	r18, 0x026B
    78c8:	30 91 6c 02 	lds	r19, 0x026C
    78cc:	40 91 6d 02 	lds	r20, 0x026D
    78d0:	50 91 6e 02 	lds	r21, 0x026E
    78d4:	0e 94 cb 47 	call	0x8f96	; 0x8f96 <__divsf3>
    78d8:	0e 94 33 48 	call	0x9066	; 0x9066 <__fixunssfsi>
    78dc:	dc 01       	movw	r26, r24
    78de:	cb 01       	movw	r24, r22
    78e0:	0e 94 49 3c 	call	0x7892	; 0x7892 <writeDAC>
    78e4:	08 95       	ret

000078e6 <readIOs>:



void readIOs()
{
	i2cDataDirection = i2cRead;
    78e6:	81 e0       	ldi	r24, 0x01	; 1
    78e8:	80 93 7b 08 	sts	0x087B, r24
	i2cDataLen = 1;
    78ec:	80 93 7a 08 	sts	0x087A, r24
	i2cDestination = PCF8574;
    78f0:	80 e4       	ldi	r24, 0x40	; 64
    78f2:	90 e0       	ldi	r25, 0x00	; 0
    78f4:	90 93 7e 08 	sts	0x087E, r25
    78f8:	80 93 7d 08 	sts	0x087D, r24

	i2cAction();
    78fc:	0e 94 0f 3b 	call	0x761e	; 0x761e <i2cAction>
}
    7900:	08 95       	ret

00007902 <writeIOs>:


//this is ok
void writeIOs( uint8_t data )
{
	i2cData[ 0 ] = m_lastxs = data;
    7902:	80 93 84 03 	sts	0x0384, r24
    7906:	80 93 7c 03 	sts	0x037C, r24
	i2cDataLen = 1;
    790a:	81 e0       	ldi	r24, 0x01	; 1
    790c:	80 93 7a 08 	sts	0x087A, r24
	i2cDataDirection = i2cWrite;
    7910:	10 92 7b 08 	sts	0x087B, r1
	i2cDestination = PCF8574;
    7914:	80 e4       	ldi	r24, 0x40	; 64
    7916:	90 e0       	ldi	r25, 0x00	; 0
    7918:	90 93 7e 08 	sts	0x087E, r25
    791c:	80 93 7d 08 	sts	0x087D, r24

	i2cAction();
    7920:	0e 94 0f 3b 	call	0x761e	; 0x761e <i2cAction>
}
    7924:	08 95       	ret

00007926 <TUM_LKN_Sensorboard_halfStepCW>:



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    7926:	80 91 7b 03 	lds	r24, 0x037B
    792a:	e3 e6       	ldi	r30, 0x63	; 99
    792c:	f2 e0       	ldi	r31, 0x02	; 2
    792e:	e8 0f       	add	r30, r24
    7930:	f1 1d       	adc	r31, r1
    7932:	80 91 84 03 	lds	r24, 0x0384
    7936:	8f 70       	andi	r24, 0x0F	; 15
    7938:	90 81       	ld	r25, Z
    793a:	89 2b       	or	r24, r25
    793c:	0e 94 81 3c 	call	0x7902	; 0x7902 <writeIOs>
	m_currentstep = (m_currentstep + 7) & 0x07;
    7940:	80 91 7b 03 	lds	r24, 0x037B
    7944:	89 5f       	subi	r24, 0xF9	; 249
    7946:	87 70       	andi	r24, 0x07	; 7
    7948:	80 93 7b 03 	sts	0x037B, r24
}
    794c:	08 95       	ret

0000794e <TUM_LKN_Sensorboard_halfStepCCW>:



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    794e:	80 91 7b 03 	lds	r24, 0x037B
    7952:	e3 e6       	ldi	r30, 0x63	; 99
    7954:	f2 e0       	ldi	r31, 0x02	; 2
    7956:	e8 0f       	add	r30, r24
    7958:	f1 1d       	adc	r31, r1
    795a:	80 91 84 03 	lds	r24, 0x0384
    795e:	8f 70       	andi	r24, 0x0F	; 15
    7960:	90 81       	ld	r25, Z
    7962:	89 2b       	or	r24, r25
    7964:	0e 94 81 3c 	call	0x7902	; 0x7902 <writeIOs>
	m_currentstep = (m_currentstep + 1) & 0x07;
    7968:	80 91 7b 03 	lds	r24, 0x037B
    796c:	8f 5f       	subi	r24, 0xFF	; 255
    796e:	87 70       	andi	r24, 0x07	; 7
    7970:	80 93 7b 03 	sts	0x037B, r24
}
    7974:	08 95       	ret

00007976 <TUM_LKN_Sensorboard_stepCW>:



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    7976:	80 91 7b 03 	lds	r24, 0x037B
    797a:	e3 e6       	ldi	r30, 0x63	; 99
    797c:	f2 e0       	ldi	r31, 0x02	; 2
    797e:	e8 0f       	add	r30, r24
    7980:	f1 1d       	adc	r31, r1
    7982:	80 91 84 03 	lds	r24, 0x0384
    7986:	8f 70       	andi	r24, 0x0F	; 15
    7988:	90 81       	ld	r25, Z
    798a:	89 2b       	or	r24, r25
    798c:	0e 94 81 3c 	call	0x7902	; 0x7902 <writeIOs>
	m_currentstep = (m_currentstep + 6) & 0x06;
    7990:	80 91 7b 03 	lds	r24, 0x037B
    7994:	8a 5f       	subi	r24, 0xFA	; 250
    7996:	86 70       	andi	r24, 0x06	; 6
    7998:	80 93 7b 03 	sts	0x037B, r24
}
    799c:	08 95       	ret

0000799e <TUM_LKN_Sensorboard_stepCCW>:
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    799e:	80 91 7b 03 	lds	r24, 0x037B
    79a2:	e3 e6       	ldi	r30, 0x63	; 99
    79a4:	f2 e0       	ldi	r31, 0x02	; 2
    79a6:	e8 0f       	add	r30, r24
    79a8:	f1 1d       	adc	r31, r1
    79aa:	80 91 84 03 	lds	r24, 0x0384
    79ae:	8f 70       	andi	r24, 0x0F	; 15
    79b0:	90 81       	ld	r25, Z
    79b2:	89 2b       	or	r24, r25
    79b4:	0e 94 81 3c 	call	0x7902	; 0x7902 <writeIOs>
	m_currentstep = (m_currentstep + 2) & 0x06;
    79b8:	80 91 7b 03 	lds	r24, 0x037B
    79bc:	8e 5f       	subi	r24, 0xFE	; 254
    79be:	86 70       	andi	r24, 0x06	; 6
    79c0:	80 93 7b 03 	sts	0x037B, r24
}
    79c4:	08 95       	ret

000079c6 <TUM_LKN_Sensorboard_StepperIdle>:
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }


void TUM_LKN_Sensorboard_StepperIdle()
{
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
    79c6:	80 91 84 03 	lds	r24, 0x0384
    79ca:	80 6f       	ori	r24, 0xF0	; 240
    79cc:	0e 94 81 3c 	call	0x7902	; 0x7902 <writeIOs>
}
    79d0:	08 95       	ret

000079d2 <TUM_LKN_Sensorboard_setBeeper>:
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    79d2:	90 91 84 03 	lds	r25, 0x0384
    79d6:	88 23       	and	r24, r24
    79d8:	11 f0       	breq	.+4      	; 0x79de <TUM_LKN_Sensorboard_setBeeper+0xc>
    79da:	80 e0       	ldi	r24, 0x00	; 0
    79dc:	01 c0       	rjmp	.+2      	; 0x79e0 <TUM_LKN_Sensorboard_setBeeper+0xe>
    79de:	88 e0       	ldi	r24, 0x08	; 8
    79e0:	97 7f       	andi	r25, 0xF7	; 247
    79e2:	89 2b       	or	r24, r25
    79e4:	0e 94 81 3c 	call	0x7902	; 0x7902 <writeIOs>
    79e8:	08 95       	ret

000079ea <TUM_LKN_Sensorboard_writeIO>:

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    79ea:	40 91 84 03 	lds	r20, 0x0384
    79ee:	21 e0       	ldi	r18, 0x01	; 1
    79f0:	30 e0       	ldi	r19, 0x00	; 0
    79f2:	02 c0       	rjmp	.+4      	; 0x79f8 <TUM_LKN_Sensorboard_writeIO+0xe>
    79f4:	22 0f       	add	r18, r18
    79f6:	33 1f       	adc	r19, r19
    79f8:	8a 95       	dec	r24
    79fa:	e2 f7       	brpl	.-8      	; 0x79f4 <TUM_LKN_Sensorboard_writeIO+0xa>
    79fc:	66 23       	and	r22, r22
    79fe:	11 f4       	brne	.+4      	; 0x7a04 <TUM_LKN_Sensorboard_writeIO+0x1a>
    7a00:	90 e0       	ldi	r25, 0x00	; 0
    7a02:	01 c0       	rjmp	.+2      	; 0x7a06 <TUM_LKN_Sensorboard_writeIO+0x1c>
    7a04:	92 2f       	mov	r25, r18
    7a06:	82 2f       	mov	r24, r18
    7a08:	80 95       	com	r24
    7a0a:	84 23       	and	r24, r20
    7a0c:	89 2b       	or	r24, r25
    7a0e:	0e 94 81 3c 	call	0x7902	; 0x7902 <writeIOs>
    7a12:	08 95       	ret

00007a14 <TUM_LKN_Sensorboard_writeIOs>:


// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
    7a14:	0e 94 81 3c 	call	0x7902	; 0x7902 <writeIOs>
    7a18:	08 95       	ret

00007a1a <TUM_LKN_Sensorboard_init>:
}



// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
    7a1a:	8f ef       	ldi	r24, 0xFF	; 255
    7a1c:	0e 94 81 3c 	call	0x7902	; 0x7902 <writeIOs>
    7a20:	80 e0       	ldi	r24, 0x00	; 0
    7a22:	0e 94 49 3c 	call	0x7892	; 0x7892 <writeDAC>
    7a26:	08 95       	ret

00007a28 <nrk_start_high_ready_task>:

.global nrk_start_high_ready_task 

nrk_start_high_ready_task:

	lds r26,nrk_high_ready_TCB		
    7a28:	a0 91 08 08 	lds	r26, 0x0808
	lds r27,nrk_high_ready_TCB+1
    7a2c:	b0 91 09 08 	lds	r27, 0x0809

    	;x points to &OSTCB[x]
    
	ld r28,x+
    7a30:	cd 91       	ld	r28, X+
	out __SP_L__, r28
    7a32:	cd bf       	out	0x3d, r28	; 61
	ld r29,x+
    7a34:	dd 91       	ld	r29, X+
	out __SP_H__, r29
    7a36:	de bf       	out	0x3e, r29	; 62
  
	pop r31	
    7a38:	ff 91       	pop	r31
	pop r30
    7a3a:	ef 91       	pop	r30
	pop r29
    7a3c:	df 91       	pop	r29
	pop r28
    7a3e:	cf 91       	pop	r28
	pop r27
    7a40:	bf 91       	pop	r27
	pop r26
    7a42:	af 91       	pop	r26
	pop r25
    7a44:	9f 91       	pop	r25
	pop r24			
    7a46:	8f 91       	pop	r24
	pop r23
    7a48:	7f 91       	pop	r23
	pop r22
    7a4a:	6f 91       	pop	r22
	pop r21
    7a4c:	5f 91       	pop	r21
	pop r20	
    7a4e:	4f 91       	pop	r20
	pop r19
    7a50:	3f 91       	pop	r19
	pop r18	
    7a52:	2f 91       	pop	r18
	pop r17
    7a54:	1f 91       	pop	r17
	pop r16
    7a56:	0f 91       	pop	r16
	pop r15
    7a58:	ff 90       	pop	r15
	pop r14
    7a5a:	ef 90       	pop	r14
	pop r13
    7a5c:	df 90       	pop	r13
	pop r12
    7a5e:	cf 90       	pop	r12
	pop r11
    7a60:	bf 90       	pop	r11
	pop r10
    7a62:	af 90       	pop	r10
	pop r9
    7a64:	9f 90       	pop	r9
	pop r8
    7a66:	8f 90       	pop	r8
	pop r7
    7a68:	7f 90       	pop	r7
	pop r6
    7a6a:	6f 90       	pop	r6
	pop r5
    7a6c:	5f 90       	pop	r5
	pop r4
    7a6e:	4f 90       	pop	r4
	pop r3
    7a70:	3f 90       	pop	r3
	pop r2
    7a72:	2f 90       	pop	r2
	pop r1
    7a74:	1f 90       	pop	r1
	pop r0
    7a76:	0f 90       	pop	r0
	out __SREG__, r0
    7a78:	0f be       	out	0x3f, r0	; 63
	pop r0	
    7a7a:	0f 90       	pop	r0
	   
    	reti 
    7a7c:	18 95       	reti

00007a7e <__udivdi3>:
    7a7e:	ae e5       	ldi	r26, 0x5E	; 94
    7a80:	b0 e0       	ldi	r27, 0x00	; 0
    7a82:	e5 e4       	ldi	r30, 0x45	; 69
    7a84:	fd e3       	ldi	r31, 0x3D	; 61
    7a86:	0c 94 32 4b 	jmp	0x9664	; 0x9664 <__prologue_saves__>
    7a8a:	a8 e0       	ldi	r26, 0x08	; 8
    7a8c:	4e 01       	movw	r8, r28
    7a8e:	08 94       	sec
    7a90:	81 1c       	adc	r8, r1
    7a92:	91 1c       	adc	r9, r1
    7a94:	f4 01       	movw	r30, r8
    7a96:	6a 2e       	mov	r6, r26
    7a98:	11 92       	st	Z+, r1
    7a9a:	6a 94       	dec	r6
    7a9c:	e9 f7       	brne	.-6      	; 0x7a98 <__udivdi3+0x1a>
    7a9e:	29 83       	std	Y+1, r18	; 0x01
    7aa0:	3a 83       	std	Y+2, r19	; 0x02
    7aa2:	4b 83       	std	Y+3, r20	; 0x03
    7aa4:	5c 83       	std	Y+4, r21	; 0x04
    7aa6:	6d 83       	std	Y+5, r22	; 0x05
    7aa8:	7e 83       	std	Y+6, r23	; 0x06
    7aaa:	8f 83       	std	Y+7, r24	; 0x07
    7aac:	98 87       	std	Y+8, r25	; 0x08
    7aae:	ce 01       	movw	r24, r28
    7ab0:	09 96       	adiw	r24, 0x09	; 9
    7ab2:	fc 01       	movw	r30, r24
    7ab4:	11 92       	st	Z+, r1
    7ab6:	aa 95       	dec	r26
    7ab8:	e9 f7       	brne	.-6      	; 0x7ab4 <__udivdi3+0x36>
    7aba:	a9 86       	std	Y+9, r10	; 0x09
    7abc:	ba 86       	std	Y+10, r11	; 0x0a
    7abe:	cb 86       	std	Y+11, r12	; 0x0b
    7ac0:	dc 86       	std	Y+12, r13	; 0x0c
    7ac2:	ed 86       	std	Y+13, r14	; 0x0d
    7ac4:	fe 86       	std	Y+14, r15	; 0x0e
    7ac6:	0f 87       	std	Y+15, r16	; 0x0f
    7ac8:	18 8b       	std	Y+16, r17	; 0x10
    7aca:	29 84       	ldd	r2, Y+9	; 0x09
    7acc:	3a 84       	ldd	r3, Y+10	; 0x0a
    7ace:	4b 84       	ldd	r4, Y+11	; 0x0b
    7ad0:	5c 84       	ldd	r5, Y+12	; 0x0c
    7ad2:	ed 84       	ldd	r14, Y+13	; 0x0d
    7ad4:	fe 84       	ldd	r15, Y+14	; 0x0e
    7ad6:	0f 85       	ldd	r16, Y+15	; 0x0f
    7ad8:	18 89       	ldd	r17, Y+16	; 0x10
    7ada:	69 80       	ldd	r6, Y+1	; 0x01
    7adc:	7a 80       	ldd	r7, Y+2	; 0x02
    7ade:	8b 80       	ldd	r8, Y+3	; 0x03
    7ae0:	9c 80       	ldd	r9, Y+4	; 0x04
    7ae2:	6d a6       	std	Y+45, r6	; 0x2d
    7ae4:	7e a6       	std	Y+46, r7	; 0x2e
    7ae6:	8f a6       	std	Y+47, r8	; 0x2f
    7ae8:	98 aa       	std	Y+48, r9	; 0x30
    7aea:	6d 80       	ldd	r6, Y+5	; 0x05
    7aec:	7e 80       	ldd	r7, Y+6	; 0x06
    7aee:	8f 80       	ldd	r8, Y+7	; 0x07
    7af0:	98 84       	ldd	r9, Y+8	; 0x08
    7af2:	e1 14       	cp	r14, r1
    7af4:	f1 04       	cpc	r15, r1
    7af6:	01 05       	cpc	r16, r1
    7af8:	11 05       	cpc	r17, r1
    7afa:	09 f0       	breq	.+2      	; 0x7afe <__udivdi3+0x80>
    7afc:	b3 c3       	rjmp	.+1894   	; 0x8264 <__udivdi3+0x7e6>
    7afe:	62 14       	cp	r6, r2
    7b00:	73 04       	cpc	r7, r3
    7b02:	84 04       	cpc	r8, r4
    7b04:	95 04       	cpc	r9, r5
    7b06:	08 f0       	brcs	.+2      	; 0x7b0a <__udivdi3+0x8c>
    7b08:	3d c1       	rjmp	.+634    	; 0x7d84 <__udivdi3+0x306>
    7b0a:	00 e0       	ldi	r16, 0x00	; 0
    7b0c:	20 16       	cp	r2, r16
    7b0e:	00 e0       	ldi	r16, 0x00	; 0
    7b10:	30 06       	cpc	r3, r16
    7b12:	01 e0       	ldi	r16, 0x01	; 1
    7b14:	40 06       	cpc	r4, r16
    7b16:	00 e0       	ldi	r16, 0x00	; 0
    7b18:	50 06       	cpc	r5, r16
    7b1a:	88 f4       	brcc	.+34     	; 0x7b3e <__udivdi3+0xc0>
    7b1c:	1f ef       	ldi	r17, 0xFF	; 255
    7b1e:	21 16       	cp	r2, r17
    7b20:	31 04       	cpc	r3, r1
    7b22:	41 04       	cpc	r4, r1
    7b24:	51 04       	cpc	r5, r1
    7b26:	39 f0       	breq	.+14     	; 0x7b36 <__udivdi3+0xb8>
    7b28:	30 f0       	brcs	.+12     	; 0x7b36 <__udivdi3+0xb8>
    7b2a:	48 e0       	ldi	r20, 0x08	; 8
    7b2c:	e4 2e       	mov	r14, r20
    7b2e:	f1 2c       	mov	r15, r1
    7b30:	01 2d       	mov	r16, r1
    7b32:	11 2d       	mov	r17, r1
    7b34:	18 c0       	rjmp	.+48     	; 0x7b66 <__udivdi3+0xe8>
    7b36:	ee 24       	eor	r14, r14
    7b38:	ff 24       	eor	r15, r15
    7b3a:	87 01       	movw	r16, r14
    7b3c:	14 c0       	rjmp	.+40     	; 0x7b66 <__udivdi3+0xe8>
    7b3e:	20 e0       	ldi	r18, 0x00	; 0
    7b40:	22 16       	cp	r2, r18
    7b42:	20 e0       	ldi	r18, 0x00	; 0
    7b44:	32 06       	cpc	r3, r18
    7b46:	20 e0       	ldi	r18, 0x00	; 0
    7b48:	42 06       	cpc	r4, r18
    7b4a:	21 e0       	ldi	r18, 0x01	; 1
    7b4c:	52 06       	cpc	r5, r18
    7b4e:	30 f0       	brcs	.+12     	; 0x7b5c <__udivdi3+0xde>
    7b50:	38 e1       	ldi	r19, 0x18	; 24
    7b52:	e3 2e       	mov	r14, r19
    7b54:	f1 2c       	mov	r15, r1
    7b56:	01 2d       	mov	r16, r1
    7b58:	11 2d       	mov	r17, r1
    7b5a:	05 c0       	rjmp	.+10     	; 0x7b66 <__udivdi3+0xe8>
    7b5c:	20 e1       	ldi	r18, 0x10	; 16
    7b5e:	e2 2e       	mov	r14, r18
    7b60:	f1 2c       	mov	r15, r1
    7b62:	01 2d       	mov	r16, r1
    7b64:	11 2d       	mov	r17, r1
    7b66:	d2 01       	movw	r26, r4
    7b68:	c1 01       	movw	r24, r2
    7b6a:	0e 2c       	mov	r0, r14
    7b6c:	04 c0       	rjmp	.+8      	; 0x7b76 <__udivdi3+0xf8>
    7b6e:	b6 95       	lsr	r27
    7b70:	a7 95       	ror	r26
    7b72:	97 95       	ror	r25
    7b74:	87 95       	ror	r24
    7b76:	0a 94       	dec	r0
    7b78:	d2 f7       	brpl	.-12     	; 0x7b6e <__udivdi3+0xf0>
    7b7a:	8f 58       	subi	r24, 0x8F	; 143
    7b7c:	9d 4f       	sbci	r25, 0xFD	; 253
    7b7e:	dc 01       	movw	r26, r24
    7b80:	2c 91       	ld	r18, X
    7b82:	80 e2       	ldi	r24, 0x20	; 32
    7b84:	90 e0       	ldi	r25, 0x00	; 0
    7b86:	a0 e0       	ldi	r26, 0x00	; 0
    7b88:	b0 e0       	ldi	r27, 0x00	; 0
    7b8a:	8e 19       	sub	r24, r14
    7b8c:	9f 09       	sbc	r25, r15
    7b8e:	a0 0b       	sbc	r26, r16
    7b90:	b1 0b       	sbc	r27, r17
    7b92:	7c 01       	movw	r14, r24
    7b94:	8d 01       	movw	r16, r26
    7b96:	e2 1a       	sub	r14, r18
    7b98:	f1 08       	sbc	r15, r1
    7b9a:	01 09       	sbc	r16, r1
    7b9c:	11 09       	sbc	r17, r1
    7b9e:	e1 14       	cp	r14, r1
    7ba0:	f1 04       	cpc	r15, r1
    7ba2:	01 05       	cpc	r16, r1
    7ba4:	11 05       	cpc	r17, r1
    7ba6:	a1 f1       	breq	.+104    	; 0x7c10 <__udivdi3+0x192>
    7ba8:	0e 2c       	mov	r0, r14
    7baa:	04 c0       	rjmp	.+8      	; 0x7bb4 <__udivdi3+0x136>
    7bac:	22 0c       	add	r2, r2
    7bae:	33 1c       	adc	r3, r3
    7bb0:	44 1c       	adc	r4, r4
    7bb2:	55 1c       	adc	r5, r5
    7bb4:	0a 94       	dec	r0
    7bb6:	d2 f7       	brpl	.-12     	; 0x7bac <__udivdi3+0x12e>
    7bb8:	a4 01       	movw	r20, r8
    7bba:	93 01       	movw	r18, r6
    7bbc:	0e 2c       	mov	r0, r14
    7bbe:	04 c0       	rjmp	.+8      	; 0x7bc8 <__udivdi3+0x14a>
    7bc0:	22 0f       	add	r18, r18
    7bc2:	33 1f       	adc	r19, r19
    7bc4:	44 1f       	adc	r20, r20
    7bc6:	55 1f       	adc	r21, r21
    7bc8:	0a 94       	dec	r0
    7bca:	d2 f7       	brpl	.-12     	; 0x7bc0 <__udivdi3+0x142>
    7bcc:	80 e2       	ldi	r24, 0x20	; 32
    7bce:	90 e0       	ldi	r25, 0x00	; 0
    7bd0:	8e 19       	sub	r24, r14
    7bd2:	9f 09       	sbc	r25, r15
    7bd4:	6d a4       	ldd	r6, Y+45	; 0x2d
    7bd6:	7e a4       	ldd	r7, Y+46	; 0x2e
    7bd8:	8f a4       	ldd	r8, Y+47	; 0x2f
    7bda:	98 a8       	ldd	r9, Y+48	; 0x30
    7bdc:	04 c0       	rjmp	.+8      	; 0x7be6 <__udivdi3+0x168>
    7bde:	96 94       	lsr	r9
    7be0:	87 94       	ror	r8
    7be2:	77 94       	ror	r7
    7be4:	67 94       	ror	r6
    7be6:	8a 95       	dec	r24
    7be8:	d2 f7       	brpl	.-12     	; 0x7bde <__udivdi3+0x160>
    7bea:	62 2a       	or	r6, r18
    7bec:	73 2a       	or	r7, r19
    7bee:	84 2a       	or	r8, r20
    7bf0:	95 2a       	or	r9, r21
    7bf2:	ad a4       	ldd	r10, Y+45	; 0x2d
    7bf4:	be a4       	ldd	r11, Y+46	; 0x2e
    7bf6:	cf a4       	ldd	r12, Y+47	; 0x2f
    7bf8:	d8 a8       	ldd	r13, Y+48	; 0x30
    7bfa:	04 c0       	rjmp	.+8      	; 0x7c04 <__udivdi3+0x186>
    7bfc:	aa 0c       	add	r10, r10
    7bfe:	bb 1c       	adc	r11, r11
    7c00:	cc 1c       	adc	r12, r12
    7c02:	dd 1c       	adc	r13, r13
    7c04:	ea 94       	dec	r14
    7c06:	d2 f7       	brpl	.-12     	; 0x7bfc <__udivdi3+0x17e>
    7c08:	ad a6       	std	Y+45, r10	; 0x2d
    7c0a:	be a6       	std	Y+46, r11	; 0x2e
    7c0c:	cf a6       	std	Y+47, r12	; 0x2f
    7c0e:	d8 aa       	std	Y+48, r13	; 0x30
    7c10:	62 01       	movw	r12, r4
    7c12:	ee 24       	eor	r14, r14
    7c14:	ff 24       	eor	r15, r15
    7c16:	cd aa       	std	Y+53, r12	; 0x35
    7c18:	de aa       	std	Y+54, r13	; 0x36
    7c1a:	ef aa       	std	Y+55, r14	; 0x37
    7c1c:	f8 ae       	std	Y+56, r15	; 0x38
    7c1e:	92 01       	movw	r18, r4
    7c20:	81 01       	movw	r16, r2
    7c22:	20 70       	andi	r18, 0x00	; 0
    7c24:	30 70       	andi	r19, 0x00	; 0
    7c26:	09 af       	std	Y+57, r16	; 0x39
    7c28:	1a af       	std	Y+58, r17	; 0x3a
    7c2a:	2b af       	std	Y+59, r18	; 0x3b
    7c2c:	3c af       	std	Y+60, r19	; 0x3c
    7c2e:	c4 01       	movw	r24, r8
    7c30:	b3 01       	movw	r22, r6
    7c32:	a7 01       	movw	r20, r14
    7c34:	96 01       	movw	r18, r12
    7c36:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    7c3a:	7b 01       	movw	r14, r22
    7c3c:	8c 01       	movw	r16, r24
    7c3e:	c4 01       	movw	r24, r8
    7c40:	b3 01       	movw	r22, r6
    7c42:	2d a9       	ldd	r18, Y+53	; 0x35
    7c44:	3e a9       	ldd	r19, Y+54	; 0x36
    7c46:	4f a9       	ldd	r20, Y+55	; 0x37
    7c48:	58 ad       	ldd	r21, Y+56	; 0x38
    7c4a:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    7c4e:	c9 01       	movw	r24, r18
    7c50:	da 01       	movw	r26, r20
    7c52:	3c 01       	movw	r6, r24
    7c54:	4d 01       	movw	r8, r26
    7c56:	c4 01       	movw	r24, r8
    7c58:	b3 01       	movw	r22, r6
    7c5a:	29 ad       	ldd	r18, Y+57	; 0x39
    7c5c:	3a ad       	ldd	r19, Y+58	; 0x3a
    7c5e:	4b ad       	ldd	r20, Y+59	; 0x3b
    7c60:	5c ad       	ldd	r21, Y+60	; 0x3c
    7c62:	0e 94 dd 4a 	call	0x95ba	; 0x95ba <__mulsi3>
    7c66:	9b 01       	movw	r18, r22
    7c68:	ac 01       	movw	r20, r24
    7c6a:	87 01       	movw	r16, r14
    7c6c:	ff 24       	eor	r15, r15
    7c6e:	ee 24       	eor	r14, r14
    7c70:	ad a4       	ldd	r10, Y+45	; 0x2d
    7c72:	be a4       	ldd	r11, Y+46	; 0x2e
    7c74:	cf a4       	ldd	r12, Y+47	; 0x2f
    7c76:	d8 a8       	ldd	r13, Y+48	; 0x30
    7c78:	c6 01       	movw	r24, r12
    7c7a:	aa 27       	eor	r26, r26
    7c7c:	bb 27       	eor	r27, r27
    7c7e:	57 01       	movw	r10, r14
    7c80:	68 01       	movw	r12, r16
    7c82:	a8 2a       	or	r10, r24
    7c84:	b9 2a       	or	r11, r25
    7c86:	ca 2a       	or	r12, r26
    7c88:	db 2a       	or	r13, r27
    7c8a:	a2 16       	cp	r10, r18
    7c8c:	b3 06       	cpc	r11, r19
    7c8e:	c4 06       	cpc	r12, r20
    7c90:	d5 06       	cpc	r13, r21
    7c92:	e0 f4       	brcc	.+56     	; 0x7ccc <__udivdi3+0x24e>
    7c94:	08 94       	sec
    7c96:	61 08       	sbc	r6, r1
    7c98:	71 08       	sbc	r7, r1
    7c9a:	81 08       	sbc	r8, r1
    7c9c:	91 08       	sbc	r9, r1
    7c9e:	a2 0c       	add	r10, r2
    7ca0:	b3 1c       	adc	r11, r3
    7ca2:	c4 1c       	adc	r12, r4
    7ca4:	d5 1c       	adc	r13, r5
    7ca6:	a2 14       	cp	r10, r2
    7ca8:	b3 04       	cpc	r11, r3
    7caa:	c4 04       	cpc	r12, r4
    7cac:	d5 04       	cpc	r13, r5
    7cae:	70 f0       	brcs	.+28     	; 0x7ccc <__udivdi3+0x24e>
    7cb0:	a2 16       	cp	r10, r18
    7cb2:	b3 06       	cpc	r11, r19
    7cb4:	c4 06       	cpc	r12, r20
    7cb6:	d5 06       	cpc	r13, r21
    7cb8:	48 f4       	brcc	.+18     	; 0x7ccc <__udivdi3+0x24e>
    7cba:	08 94       	sec
    7cbc:	61 08       	sbc	r6, r1
    7cbe:	71 08       	sbc	r7, r1
    7cc0:	81 08       	sbc	r8, r1
    7cc2:	91 08       	sbc	r9, r1
    7cc4:	a2 0c       	add	r10, r2
    7cc6:	b3 1c       	adc	r11, r3
    7cc8:	c4 1c       	adc	r12, r4
    7cca:	d5 1c       	adc	r13, r5
    7ccc:	a2 1a       	sub	r10, r18
    7cce:	b3 0a       	sbc	r11, r19
    7cd0:	c4 0a       	sbc	r12, r20
    7cd2:	d5 0a       	sbc	r13, r21
    7cd4:	c6 01       	movw	r24, r12
    7cd6:	b5 01       	movw	r22, r10
    7cd8:	2d a9       	ldd	r18, Y+53	; 0x35
    7cda:	3e a9       	ldd	r19, Y+54	; 0x36
    7cdc:	4f a9       	ldd	r20, Y+55	; 0x37
    7cde:	58 ad       	ldd	r21, Y+56	; 0x38
    7ce0:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    7ce4:	7b 01       	movw	r14, r22
    7ce6:	8c 01       	movw	r16, r24
    7ce8:	c6 01       	movw	r24, r12
    7cea:	b5 01       	movw	r22, r10
    7cec:	2d a9       	ldd	r18, Y+53	; 0x35
    7cee:	3e a9       	ldd	r19, Y+54	; 0x36
    7cf0:	4f a9       	ldd	r20, Y+55	; 0x37
    7cf2:	58 ad       	ldd	r21, Y+56	; 0x38
    7cf4:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    7cf8:	c9 01       	movw	r24, r18
    7cfa:	da 01       	movw	r26, r20
    7cfc:	5c 01       	movw	r10, r24
    7cfe:	6d 01       	movw	r12, r26
    7d00:	c6 01       	movw	r24, r12
    7d02:	b5 01       	movw	r22, r10
    7d04:	29 ad       	ldd	r18, Y+57	; 0x39
    7d06:	3a ad       	ldd	r19, Y+58	; 0x3a
    7d08:	4b ad       	ldd	r20, Y+59	; 0x3b
    7d0a:	5c ad       	ldd	r21, Y+60	; 0x3c
    7d0c:	0e 94 dd 4a 	call	0x95ba	; 0x95ba <__mulsi3>
    7d10:	9b 01       	movw	r18, r22
    7d12:	ac 01       	movw	r20, r24
    7d14:	87 01       	movw	r16, r14
    7d16:	ff 24       	eor	r15, r15
    7d18:	ee 24       	eor	r14, r14
    7d1a:	8d a5       	ldd	r24, Y+45	; 0x2d
    7d1c:	9e a5       	ldd	r25, Y+46	; 0x2e
    7d1e:	af a5       	ldd	r26, Y+47	; 0x2f
    7d20:	b8 a9       	ldd	r27, Y+48	; 0x30
    7d22:	a0 70       	andi	r26, 0x00	; 0
    7d24:	b0 70       	andi	r27, 0x00	; 0
    7d26:	e8 2a       	or	r14, r24
    7d28:	f9 2a       	or	r15, r25
    7d2a:	0a 2b       	or	r16, r26
    7d2c:	1b 2b       	or	r17, r27
    7d2e:	e2 16       	cp	r14, r18
    7d30:	f3 06       	cpc	r15, r19
    7d32:	04 07       	cpc	r16, r20
    7d34:	15 07       	cpc	r17, r21
    7d36:	c0 f4       	brcc	.+48     	; 0x7d68 <__udivdi3+0x2ea>
    7d38:	08 94       	sec
    7d3a:	a1 08       	sbc	r10, r1
    7d3c:	b1 08       	sbc	r11, r1
    7d3e:	c1 08       	sbc	r12, r1
    7d40:	d1 08       	sbc	r13, r1
    7d42:	e2 0c       	add	r14, r2
    7d44:	f3 1c       	adc	r15, r3
    7d46:	04 1d       	adc	r16, r4
    7d48:	15 1d       	adc	r17, r5
    7d4a:	e2 14       	cp	r14, r2
    7d4c:	f3 04       	cpc	r15, r3
    7d4e:	04 05       	cpc	r16, r4
    7d50:	15 05       	cpc	r17, r5
    7d52:	50 f0       	brcs	.+20     	; 0x7d68 <__udivdi3+0x2ea>
    7d54:	e2 16       	cp	r14, r18
    7d56:	f3 06       	cpc	r15, r19
    7d58:	04 07       	cpc	r16, r20
    7d5a:	15 07       	cpc	r17, r21
    7d5c:	28 f4       	brcc	.+10     	; 0x7d68 <__udivdi3+0x2ea>
    7d5e:	08 94       	sec
    7d60:	a1 08       	sbc	r10, r1
    7d62:	b1 08       	sbc	r11, r1
    7d64:	c1 08       	sbc	r12, r1
    7d66:	d1 08       	sbc	r13, r1
    7d68:	d3 01       	movw	r26, r6
    7d6a:	99 27       	eor	r25, r25
    7d6c:	88 27       	eor	r24, r24
    7d6e:	86 01       	movw	r16, r12
    7d70:	75 01       	movw	r14, r10
    7d72:	e8 2a       	or	r14, r24
    7d74:	f9 2a       	or	r15, r25
    7d76:	0a 2b       	or	r16, r26
    7d78:	1b 2b       	or	r17, r27
    7d7a:	e9 aa       	std	Y+49, r14	; 0x31
    7d7c:	fa aa       	std	Y+50, r15	; 0x32
    7d7e:	0b ab       	std	Y+51, r16	; 0x33
    7d80:	1c ab       	std	Y+52, r17	; 0x34
    7d82:	cf c4       	rjmp	.+2462   	; 0x8722 <__udivdi3+0xca4>
    7d84:	21 14       	cp	r2, r1
    7d86:	31 04       	cpc	r3, r1
    7d88:	41 04       	cpc	r4, r1
    7d8a:	51 04       	cpc	r5, r1
    7d8c:	71 f4       	brne	.+28     	; 0x7daa <__udivdi3+0x32c>
    7d8e:	61 e0       	ldi	r22, 0x01	; 1
    7d90:	70 e0       	ldi	r23, 0x00	; 0
    7d92:	80 e0       	ldi	r24, 0x00	; 0
    7d94:	90 e0       	ldi	r25, 0x00	; 0
    7d96:	20 e0       	ldi	r18, 0x00	; 0
    7d98:	30 e0       	ldi	r19, 0x00	; 0
    7d9a:	40 e0       	ldi	r20, 0x00	; 0
    7d9c:	50 e0       	ldi	r21, 0x00	; 0
    7d9e:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    7da2:	c9 01       	movw	r24, r18
    7da4:	da 01       	movw	r26, r20
    7da6:	1c 01       	movw	r2, r24
    7da8:	2d 01       	movw	r4, r26
    7daa:	00 e0       	ldi	r16, 0x00	; 0
    7dac:	20 16       	cp	r2, r16
    7dae:	00 e0       	ldi	r16, 0x00	; 0
    7db0:	30 06       	cpc	r3, r16
    7db2:	01 e0       	ldi	r16, 0x01	; 1
    7db4:	40 06       	cpc	r4, r16
    7db6:	00 e0       	ldi	r16, 0x00	; 0
    7db8:	50 06       	cpc	r5, r16
    7dba:	88 f4       	brcc	.+34     	; 0x7dde <__udivdi3+0x360>
    7dbc:	1f ef       	ldi	r17, 0xFF	; 255
    7dbe:	21 16       	cp	r2, r17
    7dc0:	31 04       	cpc	r3, r1
    7dc2:	41 04       	cpc	r4, r1
    7dc4:	51 04       	cpc	r5, r1
    7dc6:	31 f0       	breq	.+12     	; 0x7dd4 <__udivdi3+0x356>
    7dc8:	28 f0       	brcs	.+10     	; 0x7dd4 <__udivdi3+0x356>
    7dca:	48 e0       	ldi	r20, 0x08	; 8
    7dcc:	50 e0       	ldi	r21, 0x00	; 0
    7dce:	60 e0       	ldi	r22, 0x00	; 0
    7dd0:	70 e0       	ldi	r23, 0x00	; 0
    7dd2:	17 c0       	rjmp	.+46     	; 0x7e02 <__udivdi3+0x384>
    7dd4:	40 e0       	ldi	r20, 0x00	; 0
    7dd6:	50 e0       	ldi	r21, 0x00	; 0
    7dd8:	60 e0       	ldi	r22, 0x00	; 0
    7dda:	70 e0       	ldi	r23, 0x00	; 0
    7ddc:	12 c0       	rjmp	.+36     	; 0x7e02 <__udivdi3+0x384>
    7dde:	20 e0       	ldi	r18, 0x00	; 0
    7de0:	22 16       	cp	r2, r18
    7de2:	20 e0       	ldi	r18, 0x00	; 0
    7de4:	32 06       	cpc	r3, r18
    7de6:	20 e0       	ldi	r18, 0x00	; 0
    7de8:	42 06       	cpc	r4, r18
    7dea:	21 e0       	ldi	r18, 0x01	; 1
    7dec:	52 06       	cpc	r5, r18
    7dee:	28 f0       	brcs	.+10     	; 0x7dfa <__udivdi3+0x37c>
    7df0:	48 e1       	ldi	r20, 0x18	; 24
    7df2:	50 e0       	ldi	r21, 0x00	; 0
    7df4:	60 e0       	ldi	r22, 0x00	; 0
    7df6:	70 e0       	ldi	r23, 0x00	; 0
    7df8:	04 c0       	rjmp	.+8      	; 0x7e02 <__udivdi3+0x384>
    7dfa:	40 e1       	ldi	r20, 0x10	; 16
    7dfc:	50 e0       	ldi	r21, 0x00	; 0
    7dfe:	60 e0       	ldi	r22, 0x00	; 0
    7e00:	70 e0       	ldi	r23, 0x00	; 0
    7e02:	d2 01       	movw	r26, r4
    7e04:	c1 01       	movw	r24, r2
    7e06:	04 2e       	mov	r0, r20
    7e08:	04 c0       	rjmp	.+8      	; 0x7e12 <__udivdi3+0x394>
    7e0a:	b6 95       	lsr	r27
    7e0c:	a7 95       	ror	r26
    7e0e:	97 95       	ror	r25
    7e10:	87 95       	ror	r24
    7e12:	0a 94       	dec	r0
    7e14:	d2 f7       	brpl	.-12     	; 0x7e0a <__udivdi3+0x38c>
    7e16:	8f 58       	subi	r24, 0x8F	; 143
    7e18:	9d 4f       	sbci	r25, 0xFD	; 253
    7e1a:	dc 01       	movw	r26, r24
    7e1c:	2c 91       	ld	r18, X
    7e1e:	e0 e2       	ldi	r30, 0x20	; 32
    7e20:	ee 2e       	mov	r14, r30
    7e22:	f1 2c       	mov	r15, r1
    7e24:	01 2d       	mov	r16, r1
    7e26:	11 2d       	mov	r17, r1
    7e28:	d8 01       	movw	r26, r16
    7e2a:	c7 01       	movw	r24, r14
    7e2c:	84 1b       	sub	r24, r20
    7e2e:	95 0b       	sbc	r25, r21
    7e30:	a6 0b       	sbc	r26, r22
    7e32:	b7 0b       	sbc	r27, r23
    7e34:	82 1b       	sub	r24, r18
    7e36:	91 09       	sbc	r25, r1
    7e38:	a1 09       	sbc	r26, r1
    7e3a:	b1 09       	sbc	r27, r1
    7e3c:	00 97       	sbiw	r24, 0x00	; 0
    7e3e:	a1 05       	cpc	r26, r1
    7e40:	b1 05       	cpc	r27, r1
    7e42:	61 f4       	brne	.+24     	; 0x7e5c <__udivdi3+0x3de>
    7e44:	64 01       	movw	r12, r8
    7e46:	53 01       	movw	r10, r6
    7e48:	a2 18       	sub	r10, r2
    7e4a:	b3 08       	sbc	r11, r3
    7e4c:	c4 08       	sbc	r12, r4
    7e4e:	d5 08       	sbc	r13, r5
    7e50:	31 e0       	ldi	r19, 0x01	; 1
    7e52:	63 2e       	mov	r6, r19
    7e54:	71 2c       	mov	r7, r1
    7e56:	81 2c       	mov	r8, r1
    7e58:	91 2c       	mov	r9, r1
    7e5a:	1e c1       	rjmp	.+572    	; 0x8098 <__udivdi3+0x61a>
    7e5c:	6f 96       	adiw	r28, 0x1f	; 31
    7e5e:	8f af       	std	Y+63, r24	; 0x3f
    7e60:	6f 97       	sbiw	r28, 0x1f	; 31
    7e62:	08 2e       	mov	r0, r24
    7e64:	04 c0       	rjmp	.+8      	; 0x7e6e <__udivdi3+0x3f0>
    7e66:	22 0c       	add	r2, r2
    7e68:	33 1c       	adc	r3, r3
    7e6a:	44 1c       	adc	r4, r4
    7e6c:	55 1c       	adc	r5, r5
    7e6e:	0a 94       	dec	r0
    7e70:	d2 f7       	brpl	.-12     	; 0x7e66 <__udivdi3+0x3e8>
    7e72:	ee 2d       	mov	r30, r14
    7e74:	e8 1b       	sub	r30, r24
    7e76:	64 01       	movw	r12, r8
    7e78:	53 01       	movw	r10, r6
    7e7a:	0e 2e       	mov	r0, r30
    7e7c:	04 c0       	rjmp	.+8      	; 0x7e86 <__udivdi3+0x408>
    7e7e:	d6 94       	lsr	r13
    7e80:	c7 94       	ror	r12
    7e82:	b7 94       	ror	r11
    7e84:	a7 94       	ror	r10
    7e86:	0a 94       	dec	r0
    7e88:	d2 f7       	brpl	.-12     	; 0x7e7e <__udivdi3+0x400>
    7e8a:	a4 01       	movw	r20, r8
    7e8c:	93 01       	movw	r18, r6
    7e8e:	6f 96       	adiw	r28, 0x1f	; 31
    7e90:	0f ac       	ldd	r0, Y+63	; 0x3f
    7e92:	6f 97       	sbiw	r28, 0x1f	; 31
    7e94:	04 c0       	rjmp	.+8      	; 0x7e9e <__udivdi3+0x420>
    7e96:	22 0f       	add	r18, r18
    7e98:	33 1f       	adc	r19, r19
    7e9a:	44 1f       	adc	r20, r20
    7e9c:	55 1f       	adc	r21, r21
    7e9e:	0a 94       	dec	r0
    7ea0:	d2 f7       	brpl	.-12     	; 0x7e96 <__udivdi3+0x418>
    7ea2:	6d a4       	ldd	r6, Y+45	; 0x2d
    7ea4:	7e a4       	ldd	r7, Y+46	; 0x2e
    7ea6:	8f a4       	ldd	r8, Y+47	; 0x2f
    7ea8:	98 a8       	ldd	r9, Y+48	; 0x30
    7eaa:	0e 2e       	mov	r0, r30
    7eac:	04 c0       	rjmp	.+8      	; 0x7eb6 <__udivdi3+0x438>
    7eae:	96 94       	lsr	r9
    7eb0:	87 94       	ror	r8
    7eb2:	77 94       	ror	r7
    7eb4:	67 94       	ror	r6
    7eb6:	0a 94       	dec	r0
    7eb8:	d2 f7       	brpl	.-12     	; 0x7eae <__udivdi3+0x430>
    7eba:	84 01       	movw	r16, r8
    7ebc:	73 01       	movw	r14, r6
    7ebe:	e2 2a       	or	r14, r18
    7ec0:	f3 2a       	or	r15, r19
    7ec2:	04 2b       	or	r16, r20
    7ec4:	15 2b       	or	r17, r21
    7ec6:	e9 a6       	std	Y+41, r14	; 0x29
    7ec8:	fa a6       	std	Y+42, r15	; 0x2a
    7eca:	0b a7       	std	Y+43, r16	; 0x2b
    7ecc:	1c a7       	std	Y+44, r17	; 0x2c
    7ece:	32 01       	movw	r6, r4
    7ed0:	88 24       	eor	r8, r8
    7ed2:	99 24       	eor	r9, r9
    7ed4:	92 01       	movw	r18, r4
    7ed6:	81 01       	movw	r16, r2
    7ed8:	20 70       	andi	r18, 0x00	; 0
    7eda:	30 70       	andi	r19, 0x00	; 0
    7edc:	21 96       	adiw	r28, 0x01	; 1
    7ede:	0c af       	std	Y+60, r16	; 0x3c
    7ee0:	1d af       	std	Y+61, r17	; 0x3d
    7ee2:	2e af       	std	Y+62, r18	; 0x3e
    7ee4:	3f af       	std	Y+63, r19	; 0x3f
    7ee6:	21 97       	sbiw	r28, 0x01	; 1
    7ee8:	c6 01       	movw	r24, r12
    7eea:	b5 01       	movw	r22, r10
    7eec:	a4 01       	movw	r20, r8
    7eee:	93 01       	movw	r18, r6
    7ef0:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    7ef4:	7b 01       	movw	r14, r22
    7ef6:	8c 01       	movw	r16, r24
    7ef8:	c6 01       	movw	r24, r12
    7efa:	b5 01       	movw	r22, r10
    7efc:	a4 01       	movw	r20, r8
    7efe:	93 01       	movw	r18, r6
    7f00:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    7f04:	c9 01       	movw	r24, r18
    7f06:	da 01       	movw	r26, r20
    7f08:	25 96       	adiw	r28, 0x05	; 5
    7f0a:	8c af       	std	Y+60, r24	; 0x3c
    7f0c:	9d af       	std	Y+61, r25	; 0x3d
    7f0e:	ae af       	std	Y+62, r26	; 0x3e
    7f10:	bf af       	std	Y+63, r27	; 0x3f
    7f12:	25 97       	sbiw	r28, 0x05	; 5
    7f14:	bc 01       	movw	r22, r24
    7f16:	cd 01       	movw	r24, r26
    7f18:	21 96       	adiw	r28, 0x01	; 1
    7f1a:	2c ad       	ldd	r18, Y+60	; 0x3c
    7f1c:	3d ad       	ldd	r19, Y+61	; 0x3d
    7f1e:	4e ad       	ldd	r20, Y+62	; 0x3e
    7f20:	5f ad       	ldd	r21, Y+63	; 0x3f
    7f22:	21 97       	sbiw	r28, 0x01	; 1
    7f24:	0e 94 dd 4a 	call	0x95ba	; 0x95ba <__mulsi3>
    7f28:	9b 01       	movw	r18, r22
    7f2a:	ac 01       	movw	r20, r24
    7f2c:	87 01       	movw	r16, r14
    7f2e:	ff 24       	eor	r15, r15
    7f30:	ee 24       	eor	r14, r14
    7f32:	a9 a4       	ldd	r10, Y+41	; 0x29
    7f34:	ba a4       	ldd	r11, Y+42	; 0x2a
    7f36:	cb a4       	ldd	r12, Y+43	; 0x2b
    7f38:	dc a4       	ldd	r13, Y+44	; 0x2c
    7f3a:	c6 01       	movw	r24, r12
    7f3c:	aa 27       	eor	r26, r26
    7f3e:	bb 27       	eor	r27, r27
    7f40:	5c 01       	movw	r10, r24
    7f42:	6d 01       	movw	r12, r26
    7f44:	ae 28       	or	r10, r14
    7f46:	bf 28       	or	r11, r15
    7f48:	c0 2a       	or	r12, r16
    7f4a:	d1 2a       	or	r13, r17
    7f4c:	a2 16       	cp	r10, r18
    7f4e:	b3 06       	cpc	r11, r19
    7f50:	c4 06       	cpc	r12, r20
    7f52:	d5 06       	cpc	r13, r21
    7f54:	60 f5       	brcc	.+88     	; 0x7fae <__udivdi3+0x530>
    7f56:	25 96       	adiw	r28, 0x05	; 5
    7f58:	6c ad       	ldd	r22, Y+60	; 0x3c
    7f5a:	7d ad       	ldd	r23, Y+61	; 0x3d
    7f5c:	8e ad       	ldd	r24, Y+62	; 0x3e
    7f5e:	9f ad       	ldd	r25, Y+63	; 0x3f
    7f60:	25 97       	sbiw	r28, 0x05	; 5
    7f62:	61 50       	subi	r22, 0x01	; 1
    7f64:	70 40       	sbci	r23, 0x00	; 0
    7f66:	80 40       	sbci	r24, 0x00	; 0
    7f68:	90 40       	sbci	r25, 0x00	; 0
    7f6a:	25 96       	adiw	r28, 0x05	; 5
    7f6c:	6c af       	std	Y+60, r22	; 0x3c
    7f6e:	7d af       	std	Y+61, r23	; 0x3d
    7f70:	8e af       	std	Y+62, r24	; 0x3e
    7f72:	9f af       	std	Y+63, r25	; 0x3f
    7f74:	25 97       	sbiw	r28, 0x05	; 5
    7f76:	a2 0c       	add	r10, r2
    7f78:	b3 1c       	adc	r11, r3
    7f7a:	c4 1c       	adc	r12, r4
    7f7c:	d5 1c       	adc	r13, r5
    7f7e:	a2 14       	cp	r10, r2
    7f80:	b3 04       	cpc	r11, r3
    7f82:	c4 04       	cpc	r12, r4
    7f84:	d5 04       	cpc	r13, r5
    7f86:	98 f0       	brcs	.+38     	; 0x7fae <__udivdi3+0x530>
    7f88:	a2 16       	cp	r10, r18
    7f8a:	b3 06       	cpc	r11, r19
    7f8c:	c4 06       	cpc	r12, r20
    7f8e:	d5 06       	cpc	r13, r21
    7f90:	70 f4       	brcc	.+28     	; 0x7fae <__udivdi3+0x530>
    7f92:	61 50       	subi	r22, 0x01	; 1
    7f94:	70 40       	sbci	r23, 0x00	; 0
    7f96:	80 40       	sbci	r24, 0x00	; 0
    7f98:	90 40       	sbci	r25, 0x00	; 0
    7f9a:	25 96       	adiw	r28, 0x05	; 5
    7f9c:	6c af       	std	Y+60, r22	; 0x3c
    7f9e:	7d af       	std	Y+61, r23	; 0x3d
    7fa0:	8e af       	std	Y+62, r24	; 0x3e
    7fa2:	9f af       	std	Y+63, r25	; 0x3f
    7fa4:	25 97       	sbiw	r28, 0x05	; 5
    7fa6:	a2 0c       	add	r10, r2
    7fa8:	b3 1c       	adc	r11, r3
    7faa:	c4 1c       	adc	r12, r4
    7fac:	d5 1c       	adc	r13, r5
    7fae:	a2 1a       	sub	r10, r18
    7fb0:	b3 0a       	sbc	r11, r19
    7fb2:	c4 0a       	sbc	r12, r20
    7fb4:	d5 0a       	sbc	r13, r21
    7fb6:	c6 01       	movw	r24, r12
    7fb8:	b5 01       	movw	r22, r10
    7fba:	a4 01       	movw	r20, r8
    7fbc:	93 01       	movw	r18, r6
    7fbe:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    7fc2:	7b 01       	movw	r14, r22
    7fc4:	8c 01       	movw	r16, r24
    7fc6:	c6 01       	movw	r24, r12
    7fc8:	b5 01       	movw	r22, r10
    7fca:	a4 01       	movw	r20, r8
    7fcc:	93 01       	movw	r18, r6
    7fce:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    7fd2:	c9 01       	movw	r24, r18
    7fd4:	da 01       	movw	r26, r20
    7fd6:	3c 01       	movw	r6, r24
    7fd8:	4d 01       	movw	r8, r26
    7fda:	c4 01       	movw	r24, r8
    7fdc:	b3 01       	movw	r22, r6
    7fde:	21 96       	adiw	r28, 0x01	; 1
    7fe0:	2c ad       	ldd	r18, Y+60	; 0x3c
    7fe2:	3d ad       	ldd	r19, Y+61	; 0x3d
    7fe4:	4e ad       	ldd	r20, Y+62	; 0x3e
    7fe6:	5f ad       	ldd	r21, Y+63	; 0x3f
    7fe8:	21 97       	sbiw	r28, 0x01	; 1
    7fea:	0e 94 dd 4a 	call	0x95ba	; 0x95ba <__mulsi3>
    7fee:	9b 01       	movw	r18, r22
    7ff0:	ac 01       	movw	r20, r24
    7ff2:	87 01       	movw	r16, r14
    7ff4:	ff 24       	eor	r15, r15
    7ff6:	ee 24       	eor	r14, r14
    7ff8:	89 a5       	ldd	r24, Y+41	; 0x29
    7ffa:	9a a5       	ldd	r25, Y+42	; 0x2a
    7ffc:	ab a5       	ldd	r26, Y+43	; 0x2b
    7ffe:	bc a5       	ldd	r27, Y+44	; 0x2c
    8000:	a0 70       	andi	r26, 0x00	; 0
    8002:	b0 70       	andi	r27, 0x00	; 0
    8004:	57 01       	movw	r10, r14
    8006:	68 01       	movw	r12, r16
    8008:	a8 2a       	or	r10, r24
    800a:	b9 2a       	or	r11, r25
    800c:	ca 2a       	or	r12, r26
    800e:	db 2a       	or	r13, r27
    8010:	a2 16       	cp	r10, r18
    8012:	b3 06       	cpc	r11, r19
    8014:	c4 06       	cpc	r12, r20
    8016:	d5 06       	cpc	r13, r21
    8018:	e0 f4       	brcc	.+56     	; 0x8052 <__udivdi3+0x5d4>
    801a:	08 94       	sec
    801c:	61 08       	sbc	r6, r1
    801e:	71 08       	sbc	r7, r1
    8020:	81 08       	sbc	r8, r1
    8022:	91 08       	sbc	r9, r1
    8024:	a2 0c       	add	r10, r2
    8026:	b3 1c       	adc	r11, r3
    8028:	c4 1c       	adc	r12, r4
    802a:	d5 1c       	adc	r13, r5
    802c:	a2 14       	cp	r10, r2
    802e:	b3 04       	cpc	r11, r3
    8030:	c4 04       	cpc	r12, r4
    8032:	d5 04       	cpc	r13, r5
    8034:	70 f0       	brcs	.+28     	; 0x8052 <__udivdi3+0x5d4>
    8036:	a2 16       	cp	r10, r18
    8038:	b3 06       	cpc	r11, r19
    803a:	c4 06       	cpc	r12, r20
    803c:	d5 06       	cpc	r13, r21
    803e:	48 f4       	brcc	.+18     	; 0x8052 <__udivdi3+0x5d4>
    8040:	08 94       	sec
    8042:	61 08       	sbc	r6, r1
    8044:	71 08       	sbc	r7, r1
    8046:	81 08       	sbc	r8, r1
    8048:	91 08       	sbc	r9, r1
    804a:	a2 0c       	add	r10, r2
    804c:	b3 1c       	adc	r11, r3
    804e:	c4 1c       	adc	r12, r4
    8050:	d5 1c       	adc	r13, r5
    8052:	8d a5       	ldd	r24, Y+45	; 0x2d
    8054:	9e a5       	ldd	r25, Y+46	; 0x2e
    8056:	af a5       	ldd	r26, Y+47	; 0x2f
    8058:	b8 a9       	ldd	r27, Y+48	; 0x30
    805a:	6f 96       	adiw	r28, 0x1f	; 31
    805c:	0f ac       	ldd	r0, Y+63	; 0x3f
    805e:	6f 97       	sbiw	r28, 0x1f	; 31
    8060:	04 c0       	rjmp	.+8      	; 0x806a <__udivdi3+0x5ec>
    8062:	88 0f       	add	r24, r24
    8064:	99 1f       	adc	r25, r25
    8066:	aa 1f       	adc	r26, r26
    8068:	bb 1f       	adc	r27, r27
    806a:	0a 94       	dec	r0
    806c:	d2 f7       	brpl	.-12     	; 0x8062 <__udivdi3+0x5e4>
    806e:	8d a7       	std	Y+45, r24	; 0x2d
    8070:	9e a7       	std	Y+46, r25	; 0x2e
    8072:	af a7       	std	Y+47, r26	; 0x2f
    8074:	b8 ab       	std	Y+48, r27	; 0x30
    8076:	a2 1a       	sub	r10, r18
    8078:	b3 0a       	sbc	r11, r19
    807a:	c4 0a       	sbc	r12, r20
    807c:	d5 0a       	sbc	r13, r21
    807e:	25 96       	adiw	r28, 0x05	; 5
    8080:	ec ac       	ldd	r14, Y+60	; 0x3c
    8082:	fd ac       	ldd	r15, Y+61	; 0x3d
    8084:	0e ad       	ldd	r16, Y+62	; 0x3e
    8086:	1f ad       	ldd	r17, Y+63	; 0x3f
    8088:	25 97       	sbiw	r28, 0x05	; 5
    808a:	d7 01       	movw	r26, r14
    808c:	99 27       	eor	r25, r25
    808e:	88 27       	eor	r24, r24
    8090:	68 2a       	or	r6, r24
    8092:	79 2a       	or	r7, r25
    8094:	8a 2a       	or	r8, r26
    8096:	9b 2a       	or	r9, r27
    8098:	82 01       	movw	r16, r4
    809a:	22 27       	eor	r18, r18
    809c:	33 27       	eor	r19, r19
    809e:	29 96       	adiw	r28, 0x09	; 9
    80a0:	0c af       	std	Y+60, r16	; 0x3c
    80a2:	1d af       	std	Y+61, r17	; 0x3d
    80a4:	2e af       	std	Y+62, r18	; 0x3e
    80a6:	3f af       	std	Y+63, r19	; 0x3f
    80a8:	29 97       	sbiw	r28, 0x09	; 9
    80aa:	a2 01       	movw	r20, r4
    80ac:	91 01       	movw	r18, r2
    80ae:	40 70       	andi	r20, 0x00	; 0
    80b0:	50 70       	andi	r21, 0x00	; 0
    80b2:	2d 96       	adiw	r28, 0x0d	; 13
    80b4:	2c af       	std	Y+60, r18	; 0x3c
    80b6:	3d af       	std	Y+61, r19	; 0x3d
    80b8:	4e af       	std	Y+62, r20	; 0x3e
    80ba:	5f af       	std	Y+63, r21	; 0x3f
    80bc:	2d 97       	sbiw	r28, 0x0d	; 13
    80be:	c6 01       	movw	r24, r12
    80c0:	b5 01       	movw	r22, r10
    80c2:	29 96       	adiw	r28, 0x09	; 9
    80c4:	2c ad       	ldd	r18, Y+60	; 0x3c
    80c6:	3d ad       	ldd	r19, Y+61	; 0x3d
    80c8:	4e ad       	ldd	r20, Y+62	; 0x3e
    80ca:	5f ad       	ldd	r21, Y+63	; 0x3f
    80cc:	29 97       	sbiw	r28, 0x09	; 9
    80ce:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    80d2:	7b 01       	movw	r14, r22
    80d4:	8c 01       	movw	r16, r24
    80d6:	c6 01       	movw	r24, r12
    80d8:	b5 01       	movw	r22, r10
    80da:	29 96       	adiw	r28, 0x09	; 9
    80dc:	2c ad       	ldd	r18, Y+60	; 0x3c
    80de:	3d ad       	ldd	r19, Y+61	; 0x3d
    80e0:	4e ad       	ldd	r20, Y+62	; 0x3e
    80e2:	5f ad       	ldd	r21, Y+63	; 0x3f
    80e4:	29 97       	sbiw	r28, 0x09	; 9
    80e6:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    80ea:	c9 01       	movw	r24, r18
    80ec:	da 01       	movw	r26, r20
    80ee:	61 96       	adiw	r28, 0x11	; 17
    80f0:	8c af       	std	Y+60, r24	; 0x3c
    80f2:	9d af       	std	Y+61, r25	; 0x3d
    80f4:	ae af       	std	Y+62, r26	; 0x3e
    80f6:	bf af       	std	Y+63, r27	; 0x3f
    80f8:	61 97       	sbiw	r28, 0x11	; 17
    80fa:	bc 01       	movw	r22, r24
    80fc:	cd 01       	movw	r24, r26
    80fe:	2d 96       	adiw	r28, 0x0d	; 13
    8100:	2c ad       	ldd	r18, Y+60	; 0x3c
    8102:	3d ad       	ldd	r19, Y+61	; 0x3d
    8104:	4e ad       	ldd	r20, Y+62	; 0x3e
    8106:	5f ad       	ldd	r21, Y+63	; 0x3f
    8108:	2d 97       	sbiw	r28, 0x0d	; 13
    810a:	0e 94 dd 4a 	call	0x95ba	; 0x95ba <__mulsi3>
    810e:	9b 01       	movw	r18, r22
    8110:	ac 01       	movw	r20, r24
    8112:	87 01       	movw	r16, r14
    8114:	ff 24       	eor	r15, r15
    8116:	ee 24       	eor	r14, r14
    8118:	ad a4       	ldd	r10, Y+45	; 0x2d
    811a:	be a4       	ldd	r11, Y+46	; 0x2e
    811c:	cf a4       	ldd	r12, Y+47	; 0x2f
    811e:	d8 a8       	ldd	r13, Y+48	; 0x30
    8120:	c6 01       	movw	r24, r12
    8122:	aa 27       	eor	r26, r26
    8124:	bb 27       	eor	r27, r27
    8126:	57 01       	movw	r10, r14
    8128:	68 01       	movw	r12, r16
    812a:	a8 2a       	or	r10, r24
    812c:	b9 2a       	or	r11, r25
    812e:	ca 2a       	or	r12, r26
    8130:	db 2a       	or	r13, r27
    8132:	a2 16       	cp	r10, r18
    8134:	b3 06       	cpc	r11, r19
    8136:	c4 06       	cpc	r12, r20
    8138:	d5 06       	cpc	r13, r21
    813a:	60 f5       	brcc	.+88     	; 0x8194 <__udivdi3+0x716>
    813c:	61 96       	adiw	r28, 0x11	; 17
    813e:	6c ad       	ldd	r22, Y+60	; 0x3c
    8140:	7d ad       	ldd	r23, Y+61	; 0x3d
    8142:	8e ad       	ldd	r24, Y+62	; 0x3e
    8144:	9f ad       	ldd	r25, Y+63	; 0x3f
    8146:	61 97       	sbiw	r28, 0x11	; 17
    8148:	61 50       	subi	r22, 0x01	; 1
    814a:	70 40       	sbci	r23, 0x00	; 0
    814c:	80 40       	sbci	r24, 0x00	; 0
    814e:	90 40       	sbci	r25, 0x00	; 0
    8150:	61 96       	adiw	r28, 0x11	; 17
    8152:	6c af       	std	Y+60, r22	; 0x3c
    8154:	7d af       	std	Y+61, r23	; 0x3d
    8156:	8e af       	std	Y+62, r24	; 0x3e
    8158:	9f af       	std	Y+63, r25	; 0x3f
    815a:	61 97       	sbiw	r28, 0x11	; 17
    815c:	a2 0c       	add	r10, r2
    815e:	b3 1c       	adc	r11, r3
    8160:	c4 1c       	adc	r12, r4
    8162:	d5 1c       	adc	r13, r5
    8164:	a2 14       	cp	r10, r2
    8166:	b3 04       	cpc	r11, r3
    8168:	c4 04       	cpc	r12, r4
    816a:	d5 04       	cpc	r13, r5
    816c:	98 f0       	brcs	.+38     	; 0x8194 <__udivdi3+0x716>
    816e:	a2 16       	cp	r10, r18
    8170:	b3 06       	cpc	r11, r19
    8172:	c4 06       	cpc	r12, r20
    8174:	d5 06       	cpc	r13, r21
    8176:	70 f4       	brcc	.+28     	; 0x8194 <__udivdi3+0x716>
    8178:	61 50       	subi	r22, 0x01	; 1
    817a:	70 40       	sbci	r23, 0x00	; 0
    817c:	80 40       	sbci	r24, 0x00	; 0
    817e:	90 40       	sbci	r25, 0x00	; 0
    8180:	61 96       	adiw	r28, 0x11	; 17
    8182:	6c af       	std	Y+60, r22	; 0x3c
    8184:	7d af       	std	Y+61, r23	; 0x3d
    8186:	8e af       	std	Y+62, r24	; 0x3e
    8188:	9f af       	std	Y+63, r25	; 0x3f
    818a:	61 97       	sbiw	r28, 0x11	; 17
    818c:	a2 0c       	add	r10, r2
    818e:	b3 1c       	adc	r11, r3
    8190:	c4 1c       	adc	r12, r4
    8192:	d5 1c       	adc	r13, r5
    8194:	a2 1a       	sub	r10, r18
    8196:	b3 0a       	sbc	r11, r19
    8198:	c4 0a       	sbc	r12, r20
    819a:	d5 0a       	sbc	r13, r21
    819c:	c6 01       	movw	r24, r12
    819e:	b5 01       	movw	r22, r10
    81a0:	29 96       	adiw	r28, 0x09	; 9
    81a2:	2c ad       	ldd	r18, Y+60	; 0x3c
    81a4:	3d ad       	ldd	r19, Y+61	; 0x3d
    81a6:	4e ad       	ldd	r20, Y+62	; 0x3e
    81a8:	5f ad       	ldd	r21, Y+63	; 0x3f
    81aa:	29 97       	sbiw	r28, 0x09	; 9
    81ac:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    81b0:	7b 01       	movw	r14, r22
    81b2:	8c 01       	movw	r16, r24
    81b4:	c6 01       	movw	r24, r12
    81b6:	b5 01       	movw	r22, r10
    81b8:	29 96       	adiw	r28, 0x09	; 9
    81ba:	2c ad       	ldd	r18, Y+60	; 0x3c
    81bc:	3d ad       	ldd	r19, Y+61	; 0x3d
    81be:	4e ad       	ldd	r20, Y+62	; 0x3e
    81c0:	5f ad       	ldd	r21, Y+63	; 0x3f
    81c2:	29 97       	sbiw	r28, 0x09	; 9
    81c4:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    81c8:	c9 01       	movw	r24, r18
    81ca:	da 01       	movw	r26, r20
    81cc:	5c 01       	movw	r10, r24
    81ce:	6d 01       	movw	r12, r26
    81d0:	c6 01       	movw	r24, r12
    81d2:	b5 01       	movw	r22, r10
    81d4:	2d 96       	adiw	r28, 0x0d	; 13
    81d6:	2c ad       	ldd	r18, Y+60	; 0x3c
    81d8:	3d ad       	ldd	r19, Y+61	; 0x3d
    81da:	4e ad       	ldd	r20, Y+62	; 0x3e
    81dc:	5f ad       	ldd	r21, Y+63	; 0x3f
    81de:	2d 97       	sbiw	r28, 0x0d	; 13
    81e0:	0e 94 dd 4a 	call	0x95ba	; 0x95ba <__mulsi3>
    81e4:	9b 01       	movw	r18, r22
    81e6:	ac 01       	movw	r20, r24
    81e8:	87 01       	movw	r16, r14
    81ea:	ff 24       	eor	r15, r15
    81ec:	ee 24       	eor	r14, r14
    81ee:	8d a5       	ldd	r24, Y+45	; 0x2d
    81f0:	9e a5       	ldd	r25, Y+46	; 0x2e
    81f2:	af a5       	ldd	r26, Y+47	; 0x2f
    81f4:	b8 a9       	ldd	r27, Y+48	; 0x30
    81f6:	a0 70       	andi	r26, 0x00	; 0
    81f8:	b0 70       	andi	r27, 0x00	; 0
    81fa:	e8 2a       	or	r14, r24
    81fc:	f9 2a       	or	r15, r25
    81fe:	0a 2b       	or	r16, r26
    8200:	1b 2b       	or	r17, r27
    8202:	e2 16       	cp	r14, r18
    8204:	f3 06       	cpc	r15, r19
    8206:	04 07       	cpc	r16, r20
    8208:	15 07       	cpc	r17, r21
    820a:	c0 f4       	brcc	.+48     	; 0x823c <__udivdi3+0x7be>
    820c:	08 94       	sec
    820e:	a1 08       	sbc	r10, r1
    8210:	b1 08       	sbc	r11, r1
    8212:	c1 08       	sbc	r12, r1
    8214:	d1 08       	sbc	r13, r1
    8216:	e2 0c       	add	r14, r2
    8218:	f3 1c       	adc	r15, r3
    821a:	04 1d       	adc	r16, r4
    821c:	15 1d       	adc	r17, r5
    821e:	e2 14       	cp	r14, r2
    8220:	f3 04       	cpc	r15, r3
    8222:	04 05       	cpc	r16, r4
    8224:	15 05       	cpc	r17, r5
    8226:	50 f0       	brcs	.+20     	; 0x823c <__udivdi3+0x7be>
    8228:	e2 16       	cp	r14, r18
    822a:	f3 06       	cpc	r15, r19
    822c:	04 07       	cpc	r16, r20
    822e:	15 07       	cpc	r17, r21
    8230:	28 f4       	brcc	.+10     	; 0x823c <__udivdi3+0x7be>
    8232:	08 94       	sec
    8234:	a1 08       	sbc	r10, r1
    8236:	b1 08       	sbc	r11, r1
    8238:	c1 08       	sbc	r12, r1
    823a:	d1 08       	sbc	r13, r1
    823c:	61 96       	adiw	r28, 0x11	; 17
    823e:	ec ac       	ldd	r14, Y+60	; 0x3c
    8240:	fd ac       	ldd	r15, Y+61	; 0x3d
    8242:	0e ad       	ldd	r16, Y+62	; 0x3e
    8244:	1f ad       	ldd	r17, Y+63	; 0x3f
    8246:	61 97       	sbiw	r28, 0x11	; 17
    8248:	d7 01       	movw	r26, r14
    824a:	99 27       	eor	r25, r25
    824c:	88 27       	eor	r24, r24
    824e:	96 01       	movw	r18, r12
    8250:	85 01       	movw	r16, r10
    8252:	08 2b       	or	r16, r24
    8254:	19 2b       	or	r17, r25
    8256:	2a 2b       	or	r18, r26
    8258:	3b 2b       	or	r19, r27
    825a:	09 ab       	std	Y+49, r16	; 0x31
    825c:	1a ab       	std	Y+50, r17	; 0x32
    825e:	2b ab       	std	Y+51, r18	; 0x33
    8260:	3c ab       	std	Y+52, r19	; 0x34
    8262:	62 c2       	rjmp	.+1220   	; 0x8728 <__udivdi3+0xcaa>
    8264:	6e 14       	cp	r6, r14
    8266:	7f 04       	cpc	r7, r15
    8268:	80 06       	cpc	r8, r16
    826a:	91 06       	cpc	r9, r17
    826c:	08 f4       	brcc	.+2      	; 0x8270 <__udivdi3+0x7f2>
    826e:	51 c2       	rjmp	.+1186   	; 0x8712 <__udivdi3+0xc94>
    8270:	20 e0       	ldi	r18, 0x00	; 0
    8272:	e2 16       	cp	r14, r18
    8274:	20 e0       	ldi	r18, 0x00	; 0
    8276:	f2 06       	cpc	r15, r18
    8278:	21 e0       	ldi	r18, 0x01	; 1
    827a:	02 07       	cpc	r16, r18
    827c:	20 e0       	ldi	r18, 0x00	; 0
    827e:	12 07       	cpc	r17, r18
    8280:	88 f4       	brcc	.+34     	; 0x82a4 <__udivdi3+0x826>
    8282:	3f ef       	ldi	r19, 0xFF	; 255
    8284:	e3 16       	cp	r14, r19
    8286:	f1 04       	cpc	r15, r1
    8288:	01 05       	cpc	r16, r1
    828a:	11 05       	cpc	r17, r1
    828c:	31 f0       	breq	.+12     	; 0x829a <__udivdi3+0x81c>
    828e:	28 f0       	brcs	.+10     	; 0x829a <__udivdi3+0x81c>
    8290:	48 e0       	ldi	r20, 0x08	; 8
    8292:	50 e0       	ldi	r21, 0x00	; 0
    8294:	60 e0       	ldi	r22, 0x00	; 0
    8296:	70 e0       	ldi	r23, 0x00	; 0
    8298:	17 c0       	rjmp	.+46     	; 0x82c8 <__udivdi3+0x84a>
    829a:	40 e0       	ldi	r20, 0x00	; 0
    829c:	50 e0       	ldi	r21, 0x00	; 0
    829e:	60 e0       	ldi	r22, 0x00	; 0
    82a0:	70 e0       	ldi	r23, 0x00	; 0
    82a2:	12 c0       	rjmp	.+36     	; 0x82c8 <__udivdi3+0x84a>
    82a4:	40 e0       	ldi	r20, 0x00	; 0
    82a6:	e4 16       	cp	r14, r20
    82a8:	40 e0       	ldi	r20, 0x00	; 0
    82aa:	f4 06       	cpc	r15, r20
    82ac:	40 e0       	ldi	r20, 0x00	; 0
    82ae:	04 07       	cpc	r16, r20
    82b0:	41 e0       	ldi	r20, 0x01	; 1
    82b2:	14 07       	cpc	r17, r20
    82b4:	28 f0       	brcs	.+10     	; 0x82c0 <__udivdi3+0x842>
    82b6:	48 e1       	ldi	r20, 0x18	; 24
    82b8:	50 e0       	ldi	r21, 0x00	; 0
    82ba:	60 e0       	ldi	r22, 0x00	; 0
    82bc:	70 e0       	ldi	r23, 0x00	; 0
    82be:	04 c0       	rjmp	.+8      	; 0x82c8 <__udivdi3+0x84a>
    82c0:	40 e1       	ldi	r20, 0x10	; 16
    82c2:	50 e0       	ldi	r21, 0x00	; 0
    82c4:	60 e0       	ldi	r22, 0x00	; 0
    82c6:	70 e0       	ldi	r23, 0x00	; 0
    82c8:	d8 01       	movw	r26, r16
    82ca:	c7 01       	movw	r24, r14
    82cc:	04 2e       	mov	r0, r20
    82ce:	04 c0       	rjmp	.+8      	; 0x82d8 <__udivdi3+0x85a>
    82d0:	b6 95       	lsr	r27
    82d2:	a7 95       	ror	r26
    82d4:	97 95       	ror	r25
    82d6:	87 95       	ror	r24
    82d8:	0a 94       	dec	r0
    82da:	d2 f7       	brpl	.-12     	; 0x82d0 <__udivdi3+0x852>
    82dc:	8f 58       	subi	r24, 0x8F	; 143
    82de:	9d 4f       	sbci	r25, 0xFD	; 253
    82e0:	dc 01       	movw	r26, r24
    82e2:	2c 91       	ld	r18, X
    82e4:	30 e2       	ldi	r19, 0x20	; 32
    82e6:	a3 2e       	mov	r10, r19
    82e8:	b1 2c       	mov	r11, r1
    82ea:	c1 2c       	mov	r12, r1
    82ec:	d1 2c       	mov	r13, r1
    82ee:	d6 01       	movw	r26, r12
    82f0:	c5 01       	movw	r24, r10
    82f2:	84 1b       	sub	r24, r20
    82f4:	95 0b       	sbc	r25, r21
    82f6:	a6 0b       	sbc	r26, r22
    82f8:	b7 0b       	sbc	r27, r23
    82fa:	82 1b       	sub	r24, r18
    82fc:	91 09       	sbc	r25, r1
    82fe:	a1 09       	sbc	r26, r1
    8300:	b1 09       	sbc	r27, r1
    8302:	00 97       	sbiw	r24, 0x00	; 0
    8304:	a1 05       	cpc	r26, r1
    8306:	b1 05       	cpc	r27, r1
    8308:	89 f4       	brne	.+34     	; 0x832c <__udivdi3+0x8ae>
    830a:	e6 14       	cp	r14, r6
    830c:	f7 04       	cpc	r15, r7
    830e:	08 05       	cpc	r16, r8
    8310:	19 05       	cpc	r17, r9
    8312:	08 f4       	brcc	.+2      	; 0x8316 <__udivdi3+0x898>
    8314:	f2 c1       	rjmp	.+996    	; 0x86fa <__udivdi3+0xc7c>
    8316:	6d a4       	ldd	r6, Y+45	; 0x2d
    8318:	7e a4       	ldd	r7, Y+46	; 0x2e
    831a:	8f a4       	ldd	r8, Y+47	; 0x2f
    831c:	98 a8       	ldd	r9, Y+48	; 0x30
    831e:	62 14       	cp	r6, r2
    8320:	73 04       	cpc	r7, r3
    8322:	84 04       	cpc	r8, r4
    8324:	95 04       	cpc	r9, r5
    8326:	08 f0       	brcs	.+2      	; 0x832a <__udivdi3+0x8ac>
    8328:	e8 c1       	rjmp	.+976    	; 0x86fa <__udivdi3+0xc7c>
    832a:	f3 c1       	rjmp	.+998    	; 0x8712 <__udivdi3+0xc94>
    832c:	6e 96       	adiw	r28, 0x1e	; 30
    832e:	8f af       	std	Y+63, r24	; 0x3f
    8330:	6e 97       	sbiw	r28, 0x1e	; 30
    8332:	08 2e       	mov	r0, r24
    8334:	04 c0       	rjmp	.+8      	; 0x833e <__udivdi3+0x8c0>
    8336:	ee 0c       	add	r14, r14
    8338:	ff 1c       	adc	r15, r15
    833a:	00 1f       	adc	r16, r16
    833c:	11 1f       	adc	r17, r17
    833e:	0a 94       	dec	r0
    8340:	d2 f7       	brpl	.-12     	; 0x8336 <__udivdi3+0x8b8>
    8342:	6a 2d       	mov	r22, r10
    8344:	68 1b       	sub	r22, r24
    8346:	d2 01       	movw	r26, r4
    8348:	c1 01       	movw	r24, r2
    834a:	06 2e       	mov	r0, r22
    834c:	04 c0       	rjmp	.+8      	; 0x8356 <__udivdi3+0x8d8>
    834e:	b6 95       	lsr	r27
    8350:	a7 95       	ror	r26
    8352:	97 95       	ror	r25
    8354:	87 95       	ror	r24
    8356:	0a 94       	dec	r0
    8358:	d2 f7       	brpl	.-12     	; 0x834e <__udivdi3+0x8d0>
    835a:	5c 01       	movw	r10, r24
    835c:	6d 01       	movw	r12, r26
    835e:	ae 28       	or	r10, r14
    8360:	bf 28       	or	r11, r15
    8362:	c0 2a       	or	r12, r16
    8364:	d1 2a       	or	r13, r17
    8366:	ad a2       	std	Y+37, r10	; 0x25
    8368:	be a2       	std	Y+38, r11	; 0x26
    836a:	cf a2       	std	Y+39, r12	; 0x27
    836c:	d8 a6       	std	Y+40, r13	; 0x28
    836e:	72 01       	movw	r14, r4
    8370:	61 01       	movw	r12, r2
    8372:	6e 96       	adiw	r28, 0x1e	; 30
    8374:	0f ac       	ldd	r0, Y+63	; 0x3f
    8376:	6e 97       	sbiw	r28, 0x1e	; 30
    8378:	04 c0       	rjmp	.+8      	; 0x8382 <__udivdi3+0x904>
    837a:	cc 0c       	add	r12, r12
    837c:	dd 1c       	adc	r13, r13
    837e:	ee 1c       	adc	r14, r14
    8380:	ff 1c       	adc	r15, r15
    8382:	0a 94       	dec	r0
    8384:	d2 f7       	brpl	.-12     	; 0x837a <__udivdi3+0x8fc>
    8386:	c9 a2       	std	Y+33, r12	; 0x21
    8388:	da a2       	std	Y+34, r13	; 0x22
    838a:	eb a2       	std	Y+35, r14	; 0x23
    838c:	fc a2       	std	Y+36, r15	; 0x24
    838e:	64 01       	movw	r12, r8
    8390:	53 01       	movw	r10, r6
    8392:	06 2e       	mov	r0, r22
    8394:	04 c0       	rjmp	.+8      	; 0x839e <__udivdi3+0x920>
    8396:	d6 94       	lsr	r13
    8398:	c7 94       	ror	r12
    839a:	b7 94       	ror	r11
    839c:	a7 94       	ror	r10
    839e:	0a 94       	dec	r0
    83a0:	d2 f7       	brpl	.-12     	; 0x8396 <__udivdi3+0x918>
    83a2:	d4 01       	movw	r26, r8
    83a4:	c3 01       	movw	r24, r6
    83a6:	6e 96       	adiw	r28, 0x1e	; 30
    83a8:	0f ac       	ldd	r0, Y+63	; 0x3f
    83aa:	6e 97       	sbiw	r28, 0x1e	; 30
    83ac:	04 c0       	rjmp	.+8      	; 0x83b6 <__udivdi3+0x938>
    83ae:	88 0f       	add	r24, r24
    83b0:	99 1f       	adc	r25, r25
    83b2:	aa 1f       	adc	r26, r26
    83b4:	bb 1f       	adc	r27, r27
    83b6:	0a 94       	dec	r0
    83b8:	d2 f7       	brpl	.-12     	; 0x83ae <__udivdi3+0x930>
    83ba:	ed a4       	ldd	r14, Y+45	; 0x2d
    83bc:	fe a4       	ldd	r15, Y+46	; 0x2e
    83be:	0f a5       	ldd	r16, Y+47	; 0x2f
    83c0:	18 a9       	ldd	r17, Y+48	; 0x30
    83c2:	04 c0       	rjmp	.+8      	; 0x83cc <__udivdi3+0x94e>
    83c4:	16 95       	lsr	r17
    83c6:	07 95       	ror	r16
    83c8:	f7 94       	ror	r15
    83ca:	e7 94       	ror	r14
    83cc:	6a 95       	dec	r22
    83ce:	d2 f7       	brpl	.-12     	; 0x83c4 <__udivdi3+0x946>
    83d0:	37 01       	movw	r6, r14
    83d2:	48 01       	movw	r8, r16
    83d4:	68 2a       	or	r6, r24
    83d6:	79 2a       	or	r7, r25
    83d8:	8a 2a       	or	r8, r26
    83da:	9b 2a       	or	r9, r27
    83dc:	6d 8e       	std	Y+29, r6	; 0x1d
    83de:	7e 8e       	std	Y+30, r7	; 0x1e
    83e0:	8f 8e       	std	Y+31, r8	; 0x1f
    83e2:	98 a2       	std	Y+32, r9	; 0x20
    83e4:	ed a0       	ldd	r14, Y+37	; 0x25
    83e6:	fe a0       	ldd	r15, Y+38	; 0x26
    83e8:	0f a1       	ldd	r16, Y+39	; 0x27
    83ea:	18 a5       	ldd	r17, Y+40	; 0x28
    83ec:	38 01       	movw	r6, r16
    83ee:	88 24       	eor	r8, r8
    83f0:	99 24       	eor	r9, r9
    83f2:	98 01       	movw	r18, r16
    83f4:	87 01       	movw	r16, r14
    83f6:	20 70       	andi	r18, 0x00	; 0
    83f8:	30 70       	andi	r19, 0x00	; 0
    83fa:	65 96       	adiw	r28, 0x15	; 21
    83fc:	0c af       	std	Y+60, r16	; 0x3c
    83fe:	1d af       	std	Y+61, r17	; 0x3d
    8400:	2e af       	std	Y+62, r18	; 0x3e
    8402:	3f af       	std	Y+63, r19	; 0x3f
    8404:	65 97       	sbiw	r28, 0x15	; 21
    8406:	c6 01       	movw	r24, r12
    8408:	b5 01       	movw	r22, r10
    840a:	a4 01       	movw	r20, r8
    840c:	93 01       	movw	r18, r6
    840e:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    8412:	7b 01       	movw	r14, r22
    8414:	8c 01       	movw	r16, r24
    8416:	c6 01       	movw	r24, r12
    8418:	b5 01       	movw	r22, r10
    841a:	a4 01       	movw	r20, r8
    841c:	93 01       	movw	r18, r6
    841e:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    8422:	c9 01       	movw	r24, r18
    8424:	da 01       	movw	r26, r20
    8426:	1c 01       	movw	r2, r24
    8428:	2d 01       	movw	r4, r26
    842a:	c2 01       	movw	r24, r4
    842c:	b1 01       	movw	r22, r2
    842e:	65 96       	adiw	r28, 0x15	; 21
    8430:	2c ad       	ldd	r18, Y+60	; 0x3c
    8432:	3d ad       	ldd	r19, Y+61	; 0x3d
    8434:	4e ad       	ldd	r20, Y+62	; 0x3e
    8436:	5f ad       	ldd	r21, Y+63	; 0x3f
    8438:	65 97       	sbiw	r28, 0x15	; 21
    843a:	0e 94 dd 4a 	call	0x95ba	; 0x95ba <__mulsi3>
    843e:	9b 01       	movw	r18, r22
    8440:	ac 01       	movw	r20, r24
    8442:	87 01       	movw	r16, r14
    8444:	ff 24       	eor	r15, r15
    8446:	ee 24       	eor	r14, r14
    8448:	ad 8c       	ldd	r10, Y+29	; 0x1d
    844a:	be 8c       	ldd	r11, Y+30	; 0x1e
    844c:	cf 8c       	ldd	r12, Y+31	; 0x1f
    844e:	d8 a0       	ldd	r13, Y+32	; 0x20
    8450:	c6 01       	movw	r24, r12
    8452:	aa 27       	eor	r26, r26
    8454:	bb 27       	eor	r27, r27
    8456:	57 01       	movw	r10, r14
    8458:	68 01       	movw	r12, r16
    845a:	a8 2a       	or	r10, r24
    845c:	b9 2a       	or	r11, r25
    845e:	ca 2a       	or	r12, r26
    8460:	db 2a       	or	r13, r27
    8462:	a2 16       	cp	r10, r18
    8464:	b3 06       	cpc	r11, r19
    8466:	c4 06       	cpc	r12, r20
    8468:	d5 06       	cpc	r13, r21
    846a:	00 f5       	brcc	.+64     	; 0x84ac <__udivdi3+0xa2e>
    846c:	08 94       	sec
    846e:	21 08       	sbc	r2, r1
    8470:	31 08       	sbc	r3, r1
    8472:	41 08       	sbc	r4, r1
    8474:	51 08       	sbc	r5, r1
    8476:	ed a0       	ldd	r14, Y+37	; 0x25
    8478:	fe a0       	ldd	r15, Y+38	; 0x26
    847a:	0f a1       	ldd	r16, Y+39	; 0x27
    847c:	18 a5       	ldd	r17, Y+40	; 0x28
    847e:	ae 0c       	add	r10, r14
    8480:	bf 1c       	adc	r11, r15
    8482:	c0 1e       	adc	r12, r16
    8484:	d1 1e       	adc	r13, r17
    8486:	ae 14       	cp	r10, r14
    8488:	bf 04       	cpc	r11, r15
    848a:	c0 06       	cpc	r12, r16
    848c:	d1 06       	cpc	r13, r17
    848e:	70 f0       	brcs	.+28     	; 0x84ac <__udivdi3+0xa2e>
    8490:	a2 16       	cp	r10, r18
    8492:	b3 06       	cpc	r11, r19
    8494:	c4 06       	cpc	r12, r20
    8496:	d5 06       	cpc	r13, r21
    8498:	48 f4       	brcc	.+18     	; 0x84ac <__udivdi3+0xa2e>
    849a:	08 94       	sec
    849c:	21 08       	sbc	r2, r1
    849e:	31 08       	sbc	r3, r1
    84a0:	41 08       	sbc	r4, r1
    84a2:	51 08       	sbc	r5, r1
    84a4:	ae 0c       	add	r10, r14
    84a6:	bf 1c       	adc	r11, r15
    84a8:	c0 1e       	adc	r12, r16
    84aa:	d1 1e       	adc	r13, r17
    84ac:	a2 1a       	sub	r10, r18
    84ae:	b3 0a       	sbc	r11, r19
    84b0:	c4 0a       	sbc	r12, r20
    84b2:	d5 0a       	sbc	r13, r21
    84b4:	c6 01       	movw	r24, r12
    84b6:	b5 01       	movw	r22, r10
    84b8:	a4 01       	movw	r20, r8
    84ba:	93 01       	movw	r18, r6
    84bc:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    84c0:	7b 01       	movw	r14, r22
    84c2:	8c 01       	movw	r16, r24
    84c4:	c6 01       	movw	r24, r12
    84c6:	b5 01       	movw	r22, r10
    84c8:	a4 01       	movw	r20, r8
    84ca:	93 01       	movw	r18, r6
    84cc:	0e 94 10 4b 	call	0x9620	; 0x9620 <__udivmodsi4>
    84d0:	c9 01       	movw	r24, r18
    84d2:	da 01       	movw	r26, r20
    84d4:	3c 01       	movw	r6, r24
    84d6:	4d 01       	movw	r8, r26
    84d8:	c4 01       	movw	r24, r8
    84da:	b3 01       	movw	r22, r6
    84dc:	65 96       	adiw	r28, 0x15	; 21
    84de:	2c ad       	ldd	r18, Y+60	; 0x3c
    84e0:	3d ad       	ldd	r19, Y+61	; 0x3d
    84e2:	4e ad       	ldd	r20, Y+62	; 0x3e
    84e4:	5f ad       	ldd	r21, Y+63	; 0x3f
    84e6:	65 97       	sbiw	r28, 0x15	; 21
    84e8:	0e 94 dd 4a 	call	0x95ba	; 0x95ba <__mulsi3>
    84ec:	9b 01       	movw	r18, r22
    84ee:	ac 01       	movw	r20, r24
    84f0:	87 01       	movw	r16, r14
    84f2:	ff 24       	eor	r15, r15
    84f4:	ee 24       	eor	r14, r14
    84f6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    84f8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    84fa:	af 8d       	ldd	r26, Y+31	; 0x1f
    84fc:	b8 a1       	ldd	r27, Y+32	; 0x20
    84fe:	a0 70       	andi	r26, 0x00	; 0
    8500:	b0 70       	andi	r27, 0x00	; 0
    8502:	57 01       	movw	r10, r14
    8504:	68 01       	movw	r12, r16
    8506:	a8 2a       	or	r10, r24
    8508:	b9 2a       	or	r11, r25
    850a:	ca 2a       	or	r12, r26
    850c:	db 2a       	or	r13, r27
    850e:	a2 16       	cp	r10, r18
    8510:	b3 06       	cpc	r11, r19
    8512:	c4 06       	cpc	r12, r20
    8514:	d5 06       	cpc	r13, r21
    8516:	00 f5       	brcc	.+64     	; 0x8558 <__udivdi3+0xada>
    8518:	08 94       	sec
    851a:	61 08       	sbc	r6, r1
    851c:	71 08       	sbc	r7, r1
    851e:	81 08       	sbc	r8, r1
    8520:	91 08       	sbc	r9, r1
    8522:	6d a1       	ldd	r22, Y+37	; 0x25
    8524:	7e a1       	ldd	r23, Y+38	; 0x26
    8526:	8f a1       	ldd	r24, Y+39	; 0x27
    8528:	98 a5       	ldd	r25, Y+40	; 0x28
    852a:	a6 0e       	add	r10, r22
    852c:	b7 1e       	adc	r11, r23
    852e:	c8 1e       	adc	r12, r24
    8530:	d9 1e       	adc	r13, r25
    8532:	a6 16       	cp	r10, r22
    8534:	b7 06       	cpc	r11, r23
    8536:	c8 06       	cpc	r12, r24
    8538:	d9 06       	cpc	r13, r25
    853a:	70 f0       	brcs	.+28     	; 0x8558 <__udivdi3+0xada>
    853c:	a2 16       	cp	r10, r18
    853e:	b3 06       	cpc	r11, r19
    8540:	c4 06       	cpc	r12, r20
    8542:	d5 06       	cpc	r13, r21
    8544:	48 f4       	brcc	.+18     	; 0x8558 <__udivdi3+0xada>
    8546:	08 94       	sec
    8548:	61 08       	sbc	r6, r1
    854a:	71 08       	sbc	r7, r1
    854c:	81 08       	sbc	r8, r1
    854e:	91 08       	sbc	r9, r1
    8550:	a6 0e       	add	r10, r22
    8552:	b7 1e       	adc	r11, r23
    8554:	c8 1e       	adc	r12, r24
    8556:	d9 1e       	adc	r13, r25
    8558:	d6 01       	movw	r26, r12
    855a:	c5 01       	movw	r24, r10
    855c:	82 1b       	sub	r24, r18
    855e:	93 0b       	sbc	r25, r19
    8560:	a4 0b       	sbc	r26, r20
    8562:	b5 0b       	sbc	r27, r21
    8564:	89 8f       	std	Y+25, r24	; 0x19
    8566:	9a 8f       	std	Y+26, r25	; 0x1a
    8568:	ab 8f       	std	Y+27, r26	; 0x1b
    856a:	bc 8f       	std	Y+28, r27	; 0x1c
    856c:	d1 01       	movw	r26, r2
    856e:	99 27       	eor	r25, r25
    8570:	88 27       	eor	r24, r24
    8572:	64 01       	movw	r12, r8
    8574:	53 01       	movw	r10, r6
    8576:	a8 2a       	or	r10, r24
    8578:	b9 2a       	or	r11, r25
    857a:	ca 2a       	or	r12, r26
    857c:	db 2a       	or	r13, r27
    857e:	a9 aa       	std	Y+49, r10	; 0x31
    8580:	ba aa       	std	Y+50, r11	; 0x32
    8582:	cb aa       	std	Y+51, r12	; 0x33
    8584:	dc aa       	std	Y+52, r13	; 0x34
    8586:	86 01       	movw	r16, r12
    8588:	75 01       	movw	r14, r10
    858a:	2f ef       	ldi	r18, 0xFF	; 255
    858c:	3f ef       	ldi	r19, 0xFF	; 255
    858e:	40 e0       	ldi	r20, 0x00	; 0
    8590:	50 e0       	ldi	r21, 0x00	; 0
    8592:	e2 22       	and	r14, r18
    8594:	f3 22       	and	r15, r19
    8596:	04 23       	and	r16, r20
    8598:	15 23       	and	r17, r21
    859a:	a6 01       	movw	r20, r12
    859c:	66 27       	eor	r22, r22
    859e:	77 27       	eor	r23, r23
    85a0:	6d 96       	adiw	r28, 0x1d	; 29
    85a2:	4c af       	std	Y+60, r20	; 0x3c
    85a4:	5d af       	std	Y+61, r21	; 0x3d
    85a6:	6e af       	std	Y+62, r22	; 0x3e
    85a8:	7f af       	std	Y+63, r23	; 0x3f
    85aa:	6d 97       	sbiw	r28, 0x1d	; 29
    85ac:	a9 a0       	ldd	r10, Y+33	; 0x21
    85ae:	ba a0       	ldd	r11, Y+34	; 0x22
    85b0:	cb a0       	ldd	r12, Y+35	; 0x23
    85b2:	dc a0       	ldd	r13, Y+36	; 0x24
    85b4:	6f ef       	ldi	r22, 0xFF	; 255
    85b6:	7f ef       	ldi	r23, 0xFF	; 255
    85b8:	80 e0       	ldi	r24, 0x00	; 0
    85ba:	90 e0       	ldi	r25, 0x00	; 0
    85bc:	a6 22       	and	r10, r22
    85be:	b7 22       	and	r11, r23
    85c0:	c8 22       	and	r12, r24
    85c2:	d9 22       	and	r13, r25
    85c4:	89 a1       	ldd	r24, Y+33	; 0x21
    85c6:	9a a1       	ldd	r25, Y+34	; 0x22
    85c8:	ab a1       	ldd	r26, Y+35	; 0x23
    85ca:	bc a1       	ldd	r27, Y+36	; 0x24
    85cc:	1d 01       	movw	r2, r26
    85ce:	44 24       	eor	r4, r4
    85d0:	55 24       	eor	r5, r5
    85d2:	c8 01       	movw	r24, r16
    85d4:	b7 01       	movw	r22, r14
    85d6:	a6 01       	movw	r20, r12
    85d8:	95 01       	movw	r18, r10
    85da:	0e 94 dd 4a 	call	0x95ba	; 0x95ba <__mulsi3>
    85de:	69 96       	adiw	r28, 0x19	; 25
    85e0:	6c af       	std	Y+60, r22	; 0x3c
    85e2:	7d af       	std	Y+61, r23	; 0x3d
    85e4:	8e af       	std	Y+62, r24	; 0x3e
    85e6:	9f af       	std	Y+63, r25	; 0x3f
    85e8:	69 97       	sbiw	r28, 0x19	; 25
    85ea:	c8 01       	movw	r24, r16
    85ec:	b7 01       	movw	r22, r14
    85ee:	a2 01       	movw	r20, r4
    85f0:	91 01       	movw	r18, r2
    85f2:	0e 94 dd 4a 	call	0x95ba	; 0x95ba <__mulsi3>
    85f6:	3b 01       	movw	r6, r22
    85f8:	4c 01       	movw	r8, r24
    85fa:	6d 96       	adiw	r28, 0x1d	; 29
    85fc:	6c ad       	ldd	r22, Y+60	; 0x3c
    85fe:	7d ad       	ldd	r23, Y+61	; 0x3d
    8600:	8e ad       	ldd	r24, Y+62	; 0x3e
    8602:	9f ad       	ldd	r25, Y+63	; 0x3f
    8604:	6d 97       	sbiw	r28, 0x1d	; 29
    8606:	a6 01       	movw	r20, r12
    8608:	95 01       	movw	r18, r10
    860a:	0e 94 dd 4a 	call	0x95ba	; 0x95ba <__mulsi3>
    860e:	7b 01       	movw	r14, r22
    8610:	8c 01       	movw	r16, r24
    8612:	6d 96       	adiw	r28, 0x1d	; 29
    8614:	6c ad       	ldd	r22, Y+60	; 0x3c
    8616:	7d ad       	ldd	r23, Y+61	; 0x3d
    8618:	8e ad       	ldd	r24, Y+62	; 0x3e
    861a:	9f ad       	ldd	r25, Y+63	; 0x3f
    861c:	6d 97       	sbiw	r28, 0x1d	; 29
    861e:	a2 01       	movw	r20, r4
    8620:	91 01       	movw	r18, r2
    8622:	0e 94 dd 4a 	call	0x95ba	; 0x95ba <__mulsi3>
    8626:	5b 01       	movw	r10, r22
    8628:	6c 01       	movw	r12, r24
    862a:	a8 01       	movw	r20, r16
    862c:	97 01       	movw	r18, r14
    862e:	26 0d       	add	r18, r6
    8630:	37 1d       	adc	r19, r7
    8632:	48 1d       	adc	r20, r8
    8634:	59 1d       	adc	r21, r9
    8636:	69 96       	adiw	r28, 0x19	; 25
    8638:	6c ac       	ldd	r6, Y+60	; 0x3c
    863a:	7d ac       	ldd	r7, Y+61	; 0x3d
    863c:	8e ac       	ldd	r8, Y+62	; 0x3e
    863e:	9f ac       	ldd	r9, Y+63	; 0x3f
    8640:	69 97       	sbiw	r28, 0x19	; 25
    8642:	c4 01       	movw	r24, r8
    8644:	aa 27       	eor	r26, r26
    8646:	bb 27       	eor	r27, r27
    8648:	28 0f       	add	r18, r24
    864a:	39 1f       	adc	r19, r25
    864c:	4a 1f       	adc	r20, r26
    864e:	5b 1f       	adc	r21, r27
    8650:	2e 15       	cp	r18, r14
    8652:	3f 05       	cpc	r19, r15
    8654:	40 07       	cpc	r20, r16
    8656:	51 07       	cpc	r21, r17
    8658:	48 f4       	brcc	.+18     	; 0x866c <__udivdi3+0xbee>
    865a:	e1 2c       	mov	r14, r1
    865c:	f1 2c       	mov	r15, r1
    865e:	61 e0       	ldi	r22, 0x01	; 1
    8660:	06 2f       	mov	r16, r22
    8662:	11 2d       	mov	r17, r1
    8664:	ae 0c       	add	r10, r14
    8666:	bf 1c       	adc	r11, r15
    8668:	c0 1e       	adc	r12, r16
    866a:	d1 1e       	adc	r13, r17
    866c:	ca 01       	movw	r24, r20
    866e:	aa 27       	eor	r26, r26
    8670:	bb 27       	eor	r27, r27
    8672:	bc 01       	movw	r22, r24
    8674:	cd 01       	movw	r24, r26
    8676:	6a 0d       	add	r22, r10
    8678:	7b 1d       	adc	r23, r11
    867a:	8c 1d       	adc	r24, r12
    867c:	9d 1d       	adc	r25, r13
    867e:	69 8c       	ldd	r6, Y+25	; 0x19
    8680:	7a 8c       	ldd	r7, Y+26	; 0x1a
    8682:	8b 8c       	ldd	r8, Y+27	; 0x1b
    8684:	9c 8c       	ldd	r9, Y+28	; 0x1c
    8686:	66 16       	cp	r6, r22
    8688:	77 06       	cpc	r7, r23
    868a:	88 06       	cpc	r8, r24
    868c:	99 06       	cpc	r9, r25
    868e:	40 f1       	brcs	.+80     	; 0x86e0 <__udivdi3+0xc62>
    8690:	66 15       	cp	r22, r6
    8692:	77 05       	cpc	r23, r7
    8694:	88 05       	cpc	r24, r8
    8696:	99 05       	cpc	r25, r9
    8698:	09 f0       	breq	.+2      	; 0x869c <__udivdi3+0xc1e>
    869a:	43 c0       	rjmp	.+134    	; 0x8722 <__udivdi3+0xca4>
    869c:	d9 01       	movw	r26, r18
    869e:	99 27       	eor	r25, r25
    86a0:	88 27       	eor	r24, r24
    86a2:	69 96       	adiw	r28, 0x19	; 25
    86a4:	2c ad       	ldd	r18, Y+60	; 0x3c
    86a6:	3d ad       	ldd	r19, Y+61	; 0x3d
    86a8:	4e ad       	ldd	r20, Y+62	; 0x3e
    86aa:	5f ad       	ldd	r21, Y+63	; 0x3f
    86ac:	69 97       	sbiw	r28, 0x19	; 25
    86ae:	40 70       	andi	r20, 0x00	; 0
    86b0:	50 70       	andi	r21, 0x00	; 0
    86b2:	82 0f       	add	r24, r18
    86b4:	93 1f       	adc	r25, r19
    86b6:	a4 1f       	adc	r26, r20
    86b8:	b5 1f       	adc	r27, r21
    86ba:	2d a5       	ldd	r18, Y+45	; 0x2d
    86bc:	3e a5       	ldd	r19, Y+46	; 0x2e
    86be:	4f a5       	ldd	r20, Y+47	; 0x2f
    86c0:	58 a9       	ldd	r21, Y+48	; 0x30
    86c2:	6e 96       	adiw	r28, 0x1e	; 30
    86c4:	0f ac       	ldd	r0, Y+63	; 0x3f
    86c6:	6e 97       	sbiw	r28, 0x1e	; 30
    86c8:	04 c0       	rjmp	.+8      	; 0x86d2 <__udivdi3+0xc54>
    86ca:	22 0f       	add	r18, r18
    86cc:	33 1f       	adc	r19, r19
    86ce:	44 1f       	adc	r20, r20
    86d0:	55 1f       	adc	r21, r21
    86d2:	0a 94       	dec	r0
    86d4:	d2 f7       	brpl	.-12     	; 0x86ca <__udivdi3+0xc4c>
    86d6:	28 17       	cp	r18, r24
    86d8:	39 07       	cpc	r19, r25
    86da:	4a 07       	cpc	r20, r26
    86dc:	5b 07       	cpc	r21, r27
    86de:	08 f5       	brcc	.+66     	; 0x8722 <__udivdi3+0xca4>
    86e0:	09 a9       	ldd	r16, Y+49	; 0x31
    86e2:	1a a9       	ldd	r17, Y+50	; 0x32
    86e4:	2b a9       	ldd	r18, Y+51	; 0x33
    86e6:	3c a9       	ldd	r19, Y+52	; 0x34
    86e8:	01 50       	subi	r16, 0x01	; 1
    86ea:	10 40       	sbci	r17, 0x00	; 0
    86ec:	20 40       	sbci	r18, 0x00	; 0
    86ee:	30 40       	sbci	r19, 0x00	; 0
    86f0:	09 ab       	std	Y+49, r16	; 0x31
    86f2:	1a ab       	std	Y+50, r17	; 0x32
    86f4:	2b ab       	std	Y+51, r18	; 0x33
    86f6:	3c ab       	std	Y+52, r19	; 0x34
    86f8:	14 c0       	rjmp	.+40     	; 0x8722 <__udivdi3+0xca4>
    86fa:	66 24       	eor	r6, r6
    86fc:	77 24       	eor	r7, r7
    86fe:	43 01       	movw	r8, r6
    8700:	21 e0       	ldi	r18, 0x01	; 1
    8702:	30 e0       	ldi	r19, 0x00	; 0
    8704:	40 e0       	ldi	r20, 0x00	; 0
    8706:	50 e0       	ldi	r21, 0x00	; 0
    8708:	29 ab       	std	Y+49, r18	; 0x31
    870a:	3a ab       	std	Y+50, r19	; 0x32
    870c:	4b ab       	std	Y+51, r20	; 0x33
    870e:	5c ab       	std	Y+52, r21	; 0x34
    8710:	0b c0       	rjmp	.+22     	; 0x8728 <__udivdi3+0xcaa>
    8712:	66 24       	eor	r6, r6
    8714:	77 24       	eor	r7, r7
    8716:	43 01       	movw	r8, r6
    8718:	19 aa       	std	Y+49, r1	; 0x31
    871a:	1a aa       	std	Y+50, r1	; 0x32
    871c:	1b aa       	std	Y+51, r1	; 0x33
    871e:	1c aa       	std	Y+52, r1	; 0x34
    8720:	03 c0       	rjmp	.+6      	; 0x8728 <__udivdi3+0xcaa>
    8722:	66 24       	eor	r6, r6
    8724:	77 24       	eor	r7, r7
    8726:	43 01       	movw	r8, r6
    8728:	fe 01       	movw	r30, r28
    872a:	71 96       	adiw	r30, 0x11	; 17
    872c:	88 e0       	ldi	r24, 0x08	; 8
    872e:	df 01       	movw	r26, r30
    8730:	1d 92       	st	X+, r1
    8732:	8a 95       	dec	r24
    8734:	e9 f7       	brne	.-6      	; 0x8730 <__udivdi3+0xcb2>
    8736:	a9 a8       	ldd	r10, Y+49	; 0x31
    8738:	ba a8       	ldd	r11, Y+50	; 0x32
    873a:	cb a8       	ldd	r12, Y+51	; 0x33
    873c:	dc a8       	ldd	r13, Y+52	; 0x34
    873e:	a9 8a       	std	Y+17, r10	; 0x11
    8740:	ba 8a       	std	Y+18, r11	; 0x12
    8742:	cb 8a       	std	Y+19, r12	; 0x13
    8744:	dc 8a       	std	Y+20, r13	; 0x14
    8746:	6d 8a       	std	Y+21, r6	; 0x15
    8748:	7e 8a       	std	Y+22, r7	; 0x16
    874a:	8f 8a       	std	Y+23, r8	; 0x17
    874c:	98 8e       	std	Y+24, r9	; 0x18
    874e:	29 a9       	ldd	r18, Y+49	; 0x31
    8750:	3a 89       	ldd	r19, Y+18	; 0x12
    8752:	4b 89       	ldd	r20, Y+19	; 0x13
    8754:	5c 89       	ldd	r21, Y+20	; 0x14
    8756:	66 2d       	mov	r22, r6
    8758:	7e 89       	ldd	r23, Y+22	; 0x16
    875a:	8f 89       	ldd	r24, Y+23	; 0x17
    875c:	98 8d       	ldd	r25, Y+24	; 0x18
    875e:	c2 5a       	subi	r28, 0xA2	; 162
    8760:	df 4f       	sbci	r29, 0xFF	; 255
    8762:	e2 e1       	ldi	r30, 0x12	; 18
    8764:	0c 94 4e 4b 	jmp	0x969c	; 0x969c <__epilogue_restores__>

00008768 <vfprintf>:
    8768:	2f 92       	push	r2
    876a:	3f 92       	push	r3
    876c:	4f 92       	push	r4
    876e:	5f 92       	push	r5
    8770:	6f 92       	push	r6
    8772:	7f 92       	push	r7
    8774:	8f 92       	push	r8
    8776:	9f 92       	push	r9
    8778:	af 92       	push	r10
    877a:	bf 92       	push	r11
    877c:	cf 92       	push	r12
    877e:	df 92       	push	r13
    8780:	ef 92       	push	r14
    8782:	ff 92       	push	r15
    8784:	0f 93       	push	r16
    8786:	1f 93       	push	r17
    8788:	df 93       	push	r29
    878a:	cf 93       	push	r28
    878c:	cd b7       	in	r28, 0x3d	; 61
    878e:	de b7       	in	r29, 0x3e	; 62
    8790:	61 97       	sbiw	r28, 0x11	; 17
    8792:	0f b6       	in	r0, 0x3f	; 63
    8794:	f8 94       	cli
    8796:	de bf       	out	0x3e, r29	; 62
    8798:	0f be       	out	0x3f, r0	; 63
    879a:	cd bf       	out	0x3d, r28	; 61
    879c:	3c 01       	movw	r6, r24
    879e:	7f 87       	std	Y+15, r23	; 0x0f
    87a0:	6e 87       	std	Y+14, r22	; 0x0e
    87a2:	6a 01       	movw	r12, r20
    87a4:	fc 01       	movw	r30, r24
    87a6:	17 82       	std	Z+7, r1	; 0x07
    87a8:	16 82       	std	Z+6, r1	; 0x06
    87aa:	83 81       	ldd	r24, Z+3	; 0x03
    87ac:	81 fd       	sbrc	r24, 1
    87ae:	03 c0       	rjmp	.+6      	; 0x87b6 <vfprintf+0x4e>
    87b0:	6f ef       	ldi	r22, 0xFF	; 255
    87b2:	7f ef       	ldi	r23, 0xFF	; 255
    87b4:	71 c3       	rjmp	.+1762   	; 0x8e98 <vfprintf+0x730>
    87b6:	9e 01       	movw	r18, r28
    87b8:	2f 5f       	subi	r18, 0xFF	; 255
    87ba:	3f 4f       	sbci	r19, 0xFF	; 255
    87bc:	39 8b       	std	Y+17, r19	; 0x11
    87be:	28 8b       	std	Y+16, r18	; 0x10
    87c0:	f3 01       	movw	r30, r6
    87c2:	23 81       	ldd	r18, Z+3	; 0x03
    87c4:	ee 85       	ldd	r30, Y+14	; 0x0e
    87c6:	ff 85       	ldd	r31, Y+15	; 0x0f
    87c8:	23 fd       	sbrc	r18, 3
    87ca:	85 91       	lpm	r24, Z+
    87cc:	23 ff       	sbrs	r18, 3
    87ce:	81 91       	ld	r24, Z+
    87d0:	ff 87       	std	Y+15, r31	; 0x0f
    87d2:	ee 87       	std	Y+14, r30	; 0x0e
    87d4:	88 23       	and	r24, r24
    87d6:	09 f4       	brne	.+2      	; 0x87da <vfprintf+0x72>
    87d8:	5c c3       	rjmp	.+1720   	; 0x8e92 <vfprintf+0x72a>
    87da:	85 32       	cpi	r24, 0x25	; 37
    87dc:	51 f4       	brne	.+20     	; 0x87f2 <vfprintf+0x8a>
    87de:	ee 85       	ldd	r30, Y+14	; 0x0e
    87e0:	ff 85       	ldd	r31, Y+15	; 0x0f
    87e2:	23 fd       	sbrc	r18, 3
    87e4:	85 91       	lpm	r24, Z+
    87e6:	23 ff       	sbrs	r18, 3
    87e8:	81 91       	ld	r24, Z+
    87ea:	ff 87       	std	Y+15, r31	; 0x0f
    87ec:	ee 87       	std	Y+14, r30	; 0x0e
    87ee:	85 32       	cpi	r24, 0x25	; 37
    87f0:	29 f4       	brne	.+10     	; 0x87fc <vfprintf+0x94>
    87f2:	90 e0       	ldi	r25, 0x00	; 0
    87f4:	b3 01       	movw	r22, r6
    87f6:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    87fa:	e2 cf       	rjmp	.-60     	; 0x87c0 <vfprintf+0x58>
    87fc:	98 2f       	mov	r25, r24
    87fe:	10 e0       	ldi	r17, 0x00	; 0
    8800:	88 24       	eor	r8, r8
    8802:	99 24       	eor	r9, r9
    8804:	10 32       	cpi	r17, 0x20	; 32
    8806:	b0 f4       	brcc	.+44     	; 0x8834 <vfprintf+0xcc>
    8808:	9b 32       	cpi	r25, 0x2B	; 43
    880a:	69 f0       	breq	.+26     	; 0x8826 <vfprintf+0xbe>
    880c:	9c 32       	cpi	r25, 0x2C	; 44
    880e:	28 f4       	brcc	.+10     	; 0x881a <vfprintf+0xb2>
    8810:	90 32       	cpi	r25, 0x20	; 32
    8812:	51 f0       	breq	.+20     	; 0x8828 <vfprintf+0xc0>
    8814:	93 32       	cpi	r25, 0x23	; 35
    8816:	71 f4       	brne	.+28     	; 0x8834 <vfprintf+0xcc>
    8818:	0b c0       	rjmp	.+22     	; 0x8830 <vfprintf+0xc8>
    881a:	9d 32       	cpi	r25, 0x2D	; 45
    881c:	39 f0       	breq	.+14     	; 0x882c <vfprintf+0xc4>
    881e:	90 33       	cpi	r25, 0x30	; 48
    8820:	49 f4       	brne	.+18     	; 0x8834 <vfprintf+0xcc>
    8822:	11 60       	ori	r17, 0x01	; 1
    8824:	28 c0       	rjmp	.+80     	; 0x8876 <vfprintf+0x10e>
    8826:	12 60       	ori	r17, 0x02	; 2
    8828:	14 60       	ori	r17, 0x04	; 4
    882a:	25 c0       	rjmp	.+74     	; 0x8876 <vfprintf+0x10e>
    882c:	18 60       	ori	r17, 0x08	; 8
    882e:	23 c0       	rjmp	.+70     	; 0x8876 <vfprintf+0x10e>
    8830:	10 61       	ori	r17, 0x10	; 16
    8832:	21 c0       	rjmp	.+66     	; 0x8876 <vfprintf+0x10e>
    8834:	17 fd       	sbrc	r17, 7
    8836:	2a c0       	rjmp	.+84     	; 0x888c <vfprintf+0x124>
    8838:	89 2f       	mov	r24, r25
    883a:	80 53       	subi	r24, 0x30	; 48
    883c:	8a 30       	cpi	r24, 0x0A	; 10
    883e:	78 f4       	brcc	.+30     	; 0x885e <vfprintf+0xf6>
    8840:	16 ff       	sbrs	r17, 6
    8842:	06 c0       	rjmp	.+12     	; 0x8850 <vfprintf+0xe8>
    8844:	fa e0       	ldi	r31, 0x0A	; 10
    8846:	9f 9e       	mul	r9, r31
    8848:	90 2c       	mov	r9, r0
    884a:	11 24       	eor	r1, r1
    884c:	98 0e       	add	r9, r24
    884e:	13 c0       	rjmp	.+38     	; 0x8876 <vfprintf+0x10e>
    8850:	3a e0       	ldi	r19, 0x0A	; 10
    8852:	83 9e       	mul	r8, r19
    8854:	80 2c       	mov	r8, r0
    8856:	11 24       	eor	r1, r1
    8858:	88 0e       	add	r8, r24
    885a:	10 62       	ori	r17, 0x20	; 32
    885c:	0c c0       	rjmp	.+24     	; 0x8876 <vfprintf+0x10e>
    885e:	9e 32       	cpi	r25, 0x2E	; 46
    8860:	21 f4       	brne	.+8      	; 0x886a <vfprintf+0x102>
    8862:	16 fd       	sbrc	r17, 6
    8864:	16 c3       	rjmp	.+1580   	; 0x8e92 <vfprintf+0x72a>
    8866:	10 64       	ori	r17, 0x40	; 64
    8868:	06 c0       	rjmp	.+12     	; 0x8876 <vfprintf+0x10e>
    886a:	9c 36       	cpi	r25, 0x6C	; 108
    886c:	11 f4       	brne	.+4      	; 0x8872 <vfprintf+0x10a>
    886e:	10 68       	ori	r17, 0x80	; 128
    8870:	02 c0       	rjmp	.+4      	; 0x8876 <vfprintf+0x10e>
    8872:	98 36       	cpi	r25, 0x68	; 104
    8874:	59 f4       	brne	.+22     	; 0x888c <vfprintf+0x124>
    8876:	ee 85       	ldd	r30, Y+14	; 0x0e
    8878:	ff 85       	ldd	r31, Y+15	; 0x0f
    887a:	23 fd       	sbrc	r18, 3
    887c:	95 91       	lpm	r25, Z+
    887e:	23 ff       	sbrs	r18, 3
    8880:	91 91       	ld	r25, Z+
    8882:	ff 87       	std	Y+15, r31	; 0x0f
    8884:	ee 87       	std	Y+14, r30	; 0x0e
    8886:	99 23       	and	r25, r25
    8888:	09 f0       	breq	.+2      	; 0x888c <vfprintf+0x124>
    888a:	bc cf       	rjmp	.-136    	; 0x8804 <vfprintf+0x9c>
    888c:	89 2f       	mov	r24, r25
    888e:	85 54       	subi	r24, 0x45	; 69
    8890:	83 30       	cpi	r24, 0x03	; 3
    8892:	20 f4       	brcc	.+8      	; 0x889c <vfprintf+0x134>
    8894:	81 2f       	mov	r24, r17
    8896:	80 61       	ori	r24, 0x10	; 16
    8898:	90 5e       	subi	r25, 0xE0	; 224
    889a:	07 c0       	rjmp	.+14     	; 0x88aa <vfprintf+0x142>
    889c:	89 2f       	mov	r24, r25
    889e:	85 56       	subi	r24, 0x65	; 101
    88a0:	83 30       	cpi	r24, 0x03	; 3
    88a2:	08 f0       	brcs	.+2      	; 0x88a6 <vfprintf+0x13e>
    88a4:	a1 c1       	rjmp	.+834    	; 0x8be8 <vfprintf+0x480>
    88a6:	81 2f       	mov	r24, r17
    88a8:	8f 7e       	andi	r24, 0xEF	; 239
    88aa:	86 fd       	sbrc	r24, 6
    88ac:	02 c0       	rjmp	.+4      	; 0x88b2 <vfprintf+0x14a>
    88ae:	76 e0       	ldi	r23, 0x06	; 6
    88b0:	97 2e       	mov	r9, r23
    88b2:	6f e3       	ldi	r22, 0x3F	; 63
    88b4:	f6 2e       	mov	r15, r22
    88b6:	f8 22       	and	r15, r24
    88b8:	95 36       	cpi	r25, 0x65	; 101
    88ba:	19 f4       	brne	.+6      	; 0x88c2 <vfprintf+0x15a>
    88bc:	f0 e4       	ldi	r31, 0x40	; 64
    88be:	ff 2a       	or	r15, r31
    88c0:	07 c0       	rjmp	.+14     	; 0x88d0 <vfprintf+0x168>
    88c2:	96 36       	cpi	r25, 0x66	; 102
    88c4:	19 f4       	brne	.+6      	; 0x88cc <vfprintf+0x164>
    88c6:	20 e8       	ldi	r18, 0x80	; 128
    88c8:	f2 2a       	or	r15, r18
    88ca:	02 c0       	rjmp	.+4      	; 0x88d0 <vfprintf+0x168>
    88cc:	91 10       	cpse	r9, r1
    88ce:	9a 94       	dec	r9
    88d0:	f7 fe       	sbrs	r15, 7
    88d2:	0b c0       	rjmp	.+22     	; 0x88ea <vfprintf+0x182>
    88d4:	3b e3       	ldi	r19, 0x3B	; 59
    88d6:	39 15       	cp	r19, r9
    88d8:	20 f4       	brcc	.+8      	; 0x88e2 <vfprintf+0x17a>
    88da:	27 e0       	ldi	r18, 0x07	; 7
    88dc:	5c e3       	ldi	r21, 0x3C	; 60
    88de:	b5 2e       	mov	r11, r21
    88e0:	0e c0       	rjmp	.+28     	; 0x88fe <vfprintf+0x196>
    88e2:	b9 2c       	mov	r11, r9
    88e4:	b3 94       	inc	r11
    88e6:	27 e0       	ldi	r18, 0x07	; 7
    88e8:	0a c0       	rjmp	.+20     	; 0x88fe <vfprintf+0x196>
    88ea:	47 e0       	ldi	r20, 0x07	; 7
    88ec:	49 15       	cp	r20, r9
    88ee:	28 f4       	brcc	.+10     	; 0x88fa <vfprintf+0x192>
    88f0:	27 e0       	ldi	r18, 0x07	; 7
    88f2:	bb 24       	eor	r11, r11
    88f4:	47 e0       	ldi	r20, 0x07	; 7
    88f6:	94 2e       	mov	r9, r20
    88f8:	02 c0       	rjmp	.+4      	; 0x88fe <vfprintf+0x196>
    88fa:	29 2d       	mov	r18, r9
    88fc:	bb 24       	eor	r11, r11
    88fe:	c6 01       	movw	r24, r12
    8900:	04 96       	adiw	r24, 0x04	; 4
    8902:	9d 87       	std	Y+13, r25	; 0x0d
    8904:	8c 87       	std	Y+12, r24	; 0x0c
    8906:	f6 01       	movw	r30, r12
    8908:	60 81       	ld	r22, Z
    890a:	71 81       	ldd	r23, Z+1	; 0x01
    890c:	82 81       	ldd	r24, Z+2	; 0x02
    890e:	93 81       	ldd	r25, Z+3	; 0x03
    8910:	ae 01       	movw	r20, r28
    8912:	4f 5f       	subi	r20, 0xFF	; 255
    8914:	5f 4f       	sbci	r21, 0xFF	; 255
    8916:	0b 2d       	mov	r16, r11
    8918:	0e 94 69 4b 	call	0x96d2	; 0x96d2 <__ftoa_engine>
    891c:	6c 01       	movw	r12, r24
    891e:	09 81       	ldd	r16, Y+1	; 0x01
    8920:	20 2e       	mov	r2, r16
    8922:	33 24       	eor	r3, r3
    8924:	00 ff       	sbrs	r16, 0
    8926:	04 c0       	rjmp	.+8      	; 0x8930 <vfprintf+0x1c8>
    8928:	03 fd       	sbrc	r16, 3
    892a:	02 c0       	rjmp	.+4      	; 0x8930 <vfprintf+0x1c8>
    892c:	1d e2       	ldi	r17, 0x2D	; 45
    892e:	09 c0       	rjmp	.+18     	; 0x8942 <vfprintf+0x1da>
    8930:	f1 fe       	sbrs	r15, 1
    8932:	02 c0       	rjmp	.+4      	; 0x8938 <vfprintf+0x1d0>
    8934:	1b e2       	ldi	r17, 0x2B	; 43
    8936:	05 c0       	rjmp	.+10     	; 0x8942 <vfprintf+0x1da>
    8938:	f2 fc       	sbrc	r15, 2
    893a:	02 c0       	rjmp	.+4      	; 0x8940 <vfprintf+0x1d8>
    893c:	10 e0       	ldi	r17, 0x00	; 0
    893e:	01 c0       	rjmp	.+2      	; 0x8942 <vfprintf+0x1da>
    8940:	10 e2       	ldi	r17, 0x20	; 32
    8942:	c1 01       	movw	r24, r2
    8944:	8c 70       	andi	r24, 0x0C	; 12
    8946:	90 70       	andi	r25, 0x00	; 0
    8948:	89 2b       	or	r24, r25
    894a:	b9 f1       	breq	.+110    	; 0x89ba <vfprintf+0x252>
    894c:	11 23       	and	r17, r17
    894e:	11 f4       	brne	.+4      	; 0x8954 <vfprintf+0x1ec>
    8950:	83 e0       	ldi	r24, 0x03	; 3
    8952:	01 c0       	rjmp	.+2      	; 0x8956 <vfprintf+0x1ee>
    8954:	84 e0       	ldi	r24, 0x04	; 4
    8956:	88 15       	cp	r24, r8
    8958:	10 f0       	brcs	.+4      	; 0x895e <vfprintf+0x1f6>
    895a:	88 24       	eor	r8, r8
    895c:	0a c0       	rjmp	.+20     	; 0x8972 <vfprintf+0x20a>
    895e:	88 1a       	sub	r8, r24
    8960:	f3 fc       	sbrc	r15, 3
    8962:	07 c0       	rjmp	.+14     	; 0x8972 <vfprintf+0x20a>
    8964:	80 e2       	ldi	r24, 0x20	; 32
    8966:	90 e0       	ldi	r25, 0x00	; 0
    8968:	b3 01       	movw	r22, r6
    896a:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    896e:	8a 94       	dec	r8
    8970:	c9 f7       	brne	.-14     	; 0x8964 <vfprintf+0x1fc>
    8972:	11 23       	and	r17, r17
    8974:	29 f0       	breq	.+10     	; 0x8980 <vfprintf+0x218>
    8976:	81 2f       	mov	r24, r17
    8978:	90 e0       	ldi	r25, 0x00	; 0
    897a:	b3 01       	movw	r22, r6
    897c:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8980:	23 fe       	sbrs	r2, 3
    8982:	03 c0       	rjmp	.+6      	; 0x898a <vfprintf+0x222>
    8984:	0e e7       	ldi	r16, 0x7E	; 126
    8986:	19 e0       	ldi	r17, 0x09	; 9
    8988:	0e c0       	rjmp	.+28     	; 0x89a6 <vfprintf+0x23e>
    898a:	02 e8       	ldi	r16, 0x82	; 130
    898c:	19 e0       	ldi	r17, 0x09	; 9
    898e:	0b c0       	rjmp	.+22     	; 0x89a6 <vfprintf+0x23e>
    8990:	e1 14       	cp	r14, r1
    8992:	f1 04       	cpc	r15, r1
    8994:	09 f0       	breq	.+2      	; 0x8998 <vfprintf+0x230>
    8996:	80 52       	subi	r24, 0x20	; 32
    8998:	90 e0       	ldi	r25, 0x00	; 0
    899a:	b3 01       	movw	r22, r6
    899c:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    89a0:	0f 5f       	subi	r16, 0xFF	; 255
    89a2:	1f 4f       	sbci	r17, 0xFF	; 255
    89a4:	05 c0       	rjmp	.+10     	; 0x89b0 <vfprintf+0x248>
    89a6:	ef 2c       	mov	r14, r15
    89a8:	ff 24       	eor	r15, r15
    89aa:	f0 e1       	ldi	r31, 0x10	; 16
    89ac:	ef 22       	and	r14, r31
    89ae:	ff 24       	eor	r15, r15
    89b0:	f8 01       	movw	r30, r16
    89b2:	84 91       	lpm	r24, Z+
    89b4:	88 23       	and	r24, r24
    89b6:	61 f7       	brne	.-40     	; 0x8990 <vfprintf+0x228>
    89b8:	14 c1       	rjmp	.+552    	; 0x8be2 <vfprintf+0x47a>
    89ba:	f7 fe       	sbrs	r15, 7
    89bc:	12 c0       	rjmp	.+36     	; 0x89e2 <vfprintf+0x27a>
    89be:	bc 0c       	add	r11, r12
    89c0:	24 fe       	sbrs	r2, 4
    89c2:	04 c0       	rjmp	.+8      	; 0x89cc <vfprintf+0x264>
    89c4:	8a 81       	ldd	r24, Y+2	; 0x02
    89c6:	81 33       	cpi	r24, 0x31	; 49
    89c8:	09 f4       	brne	.+2      	; 0x89cc <vfprintf+0x264>
    89ca:	ba 94       	dec	r11
    89cc:	1b 14       	cp	r1, r11
    89ce:	1c f0       	brlt	.+6      	; 0x89d6 <vfprintf+0x26e>
    89d0:	bb 24       	eor	r11, r11
    89d2:	b3 94       	inc	r11
    89d4:	2d c0       	rjmp	.+90     	; 0x8a30 <vfprintf+0x2c8>
    89d6:	f8 e0       	ldi	r31, 0x08	; 8
    89d8:	fb 15       	cp	r31, r11
    89da:	50 f5       	brcc	.+84     	; 0x8a30 <vfprintf+0x2c8>
    89dc:	38 e0       	ldi	r19, 0x08	; 8
    89de:	b3 2e       	mov	r11, r19
    89e0:	27 c0       	rjmp	.+78     	; 0x8a30 <vfprintf+0x2c8>
    89e2:	f6 fc       	sbrc	r15, 6
    89e4:	25 c0       	rjmp	.+74     	; 0x8a30 <vfprintf+0x2c8>
    89e6:	89 2d       	mov	r24, r9
    89e8:	90 e0       	ldi	r25, 0x00	; 0
    89ea:	8c 15       	cp	r24, r12
    89ec:	9d 05       	cpc	r25, r13
    89ee:	4c f0       	brlt	.+18     	; 0x8a02 <vfprintf+0x29a>
    89f0:	2c ef       	ldi	r18, 0xFC	; 252
    89f2:	c2 16       	cp	r12, r18
    89f4:	2f ef       	ldi	r18, 0xFF	; 255
    89f6:	d2 06       	cpc	r13, r18
    89f8:	24 f0       	brlt	.+8      	; 0x8a02 <vfprintf+0x29a>
    89fa:	30 e8       	ldi	r19, 0x80	; 128
    89fc:	f3 2a       	or	r15, r19
    89fe:	01 c0       	rjmp	.+2      	; 0x8a02 <vfprintf+0x29a>
    8a00:	9a 94       	dec	r9
    8a02:	99 20       	and	r9, r9
    8a04:	49 f0       	breq	.+18     	; 0x8a18 <vfprintf+0x2b0>
    8a06:	e2 e0       	ldi	r30, 0x02	; 2
    8a08:	f0 e0       	ldi	r31, 0x00	; 0
    8a0a:	ec 0f       	add	r30, r28
    8a0c:	fd 1f       	adc	r31, r29
    8a0e:	e9 0d       	add	r30, r9
    8a10:	f1 1d       	adc	r31, r1
    8a12:	80 81       	ld	r24, Z
    8a14:	80 33       	cpi	r24, 0x30	; 48
    8a16:	a1 f3       	breq	.-24     	; 0x8a00 <vfprintf+0x298>
    8a18:	f7 fe       	sbrs	r15, 7
    8a1a:	0a c0       	rjmp	.+20     	; 0x8a30 <vfprintf+0x2c8>
    8a1c:	b9 2c       	mov	r11, r9
    8a1e:	b3 94       	inc	r11
    8a20:	89 2d       	mov	r24, r9
    8a22:	90 e0       	ldi	r25, 0x00	; 0
    8a24:	c8 16       	cp	r12, r24
    8a26:	d9 06       	cpc	r13, r25
    8a28:	14 f0       	brlt	.+4      	; 0x8a2e <vfprintf+0x2c6>
    8a2a:	99 24       	eor	r9, r9
    8a2c:	01 c0       	rjmp	.+2      	; 0x8a30 <vfprintf+0x2c8>
    8a2e:	9c 18       	sub	r9, r12
    8a30:	f7 fc       	sbrc	r15, 7
    8a32:	03 c0       	rjmp	.+6      	; 0x8a3a <vfprintf+0x2d2>
    8a34:	25 e0       	ldi	r18, 0x05	; 5
    8a36:	30 e0       	ldi	r19, 0x00	; 0
    8a38:	09 c0       	rjmp	.+18     	; 0x8a4c <vfprintf+0x2e4>
    8a3a:	1c 14       	cp	r1, r12
    8a3c:	1d 04       	cpc	r1, r13
    8a3e:	1c f0       	brlt	.+6      	; 0x8a46 <vfprintf+0x2de>
    8a40:	21 e0       	ldi	r18, 0x01	; 1
    8a42:	30 e0       	ldi	r19, 0x00	; 0
    8a44:	03 c0       	rjmp	.+6      	; 0x8a4c <vfprintf+0x2e4>
    8a46:	96 01       	movw	r18, r12
    8a48:	2f 5f       	subi	r18, 0xFF	; 255
    8a4a:	3f 4f       	sbci	r19, 0xFF	; 255
    8a4c:	11 23       	and	r17, r17
    8a4e:	11 f0       	breq	.+4      	; 0x8a54 <vfprintf+0x2ec>
    8a50:	2f 5f       	subi	r18, 0xFF	; 255
    8a52:	3f 4f       	sbci	r19, 0xFF	; 255
    8a54:	99 20       	and	r9, r9
    8a56:	29 f0       	breq	.+10     	; 0x8a62 <vfprintf+0x2fa>
    8a58:	89 2d       	mov	r24, r9
    8a5a:	90 e0       	ldi	r25, 0x00	; 0
    8a5c:	01 96       	adiw	r24, 0x01	; 1
    8a5e:	28 0f       	add	r18, r24
    8a60:	39 1f       	adc	r19, r25
    8a62:	88 2d       	mov	r24, r8
    8a64:	90 e0       	ldi	r25, 0x00	; 0
    8a66:	28 17       	cp	r18, r24
    8a68:	39 07       	cpc	r19, r25
    8a6a:	14 f0       	brlt	.+4      	; 0x8a70 <vfprintf+0x308>
    8a6c:	88 24       	eor	r8, r8
    8a6e:	01 c0       	rjmp	.+2      	; 0x8a72 <vfprintf+0x30a>
    8a70:	82 1a       	sub	r8, r18
    8a72:	4f 2c       	mov	r4, r15
    8a74:	55 24       	eor	r5, r5
    8a76:	c2 01       	movw	r24, r4
    8a78:	89 70       	andi	r24, 0x09	; 9
    8a7a:	90 70       	andi	r25, 0x00	; 0
    8a7c:	89 2b       	or	r24, r25
    8a7e:	39 f0       	breq	.+14     	; 0x8a8e <vfprintf+0x326>
    8a80:	08 c0       	rjmp	.+16     	; 0x8a92 <vfprintf+0x32a>
    8a82:	80 e2       	ldi	r24, 0x20	; 32
    8a84:	90 e0       	ldi	r25, 0x00	; 0
    8a86:	b3 01       	movw	r22, r6
    8a88:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8a8c:	8a 94       	dec	r8
    8a8e:	88 20       	and	r8, r8
    8a90:	c1 f7       	brne	.-16     	; 0x8a82 <vfprintf+0x31a>
    8a92:	11 23       	and	r17, r17
    8a94:	29 f0       	breq	.+10     	; 0x8aa0 <vfprintf+0x338>
    8a96:	81 2f       	mov	r24, r17
    8a98:	90 e0       	ldi	r25, 0x00	; 0
    8a9a:	b3 01       	movw	r22, r6
    8a9c:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8aa0:	43 fe       	sbrs	r4, 3
    8aa2:	07 c0       	rjmp	.+14     	; 0x8ab2 <vfprintf+0x34a>
    8aa4:	08 c0       	rjmp	.+16     	; 0x8ab6 <vfprintf+0x34e>
    8aa6:	80 e3       	ldi	r24, 0x30	; 48
    8aa8:	90 e0       	ldi	r25, 0x00	; 0
    8aaa:	b3 01       	movw	r22, r6
    8aac:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8ab0:	8a 94       	dec	r8
    8ab2:	88 20       	and	r8, r8
    8ab4:	c1 f7       	brne	.-16     	; 0x8aa6 <vfprintf+0x33e>
    8ab6:	f7 fe       	sbrs	r15, 7
    8ab8:	46 c0       	rjmp	.+140    	; 0x8b46 <vfprintf+0x3de>
    8aba:	86 01       	movw	r16, r12
    8abc:	d7 fe       	sbrs	r13, 7
    8abe:	02 c0       	rjmp	.+4      	; 0x8ac4 <vfprintf+0x35c>
    8ac0:	00 e0       	ldi	r16, 0x00	; 0
    8ac2:	10 e0       	ldi	r17, 0x00	; 0
    8ac4:	76 01       	movw	r14, r12
    8ac6:	08 94       	sec
    8ac8:	e1 1c       	adc	r14, r1
    8aca:	f1 1c       	adc	r15, r1
    8acc:	e0 1a       	sub	r14, r16
    8ace:	f1 0a       	sbc	r15, r17
    8ad0:	41 e0       	ldi	r20, 0x01	; 1
    8ad2:	50 e0       	ldi	r21, 0x00	; 0
    8ad4:	4c 0f       	add	r20, r28
    8ad6:	5d 1f       	adc	r21, r29
    8ad8:	e4 0e       	add	r14, r20
    8ada:	f5 1e       	adc	r15, r21
    8adc:	26 01       	movw	r4, r12
    8ade:	4b 18       	sub	r4, r11
    8ae0:	51 08       	sbc	r5, r1
    8ae2:	89 2d       	mov	r24, r9
    8ae4:	90 e0       	ldi	r25, 0x00	; 0
    8ae6:	aa 24       	eor	r10, r10
    8ae8:	bb 24       	eor	r11, r11
    8aea:	a8 1a       	sub	r10, r24
    8aec:	b9 0a       	sbc	r11, r25
    8aee:	5f ef       	ldi	r21, 0xFF	; 255
    8af0:	0f 3f       	cpi	r16, 0xFF	; 255
    8af2:	15 07       	cpc	r17, r21
    8af4:	29 f4       	brne	.+10     	; 0x8b00 <vfprintf+0x398>
    8af6:	8e e2       	ldi	r24, 0x2E	; 46
    8af8:	90 e0       	ldi	r25, 0x00	; 0
    8afa:	b3 01       	movw	r22, r6
    8afc:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8b00:	c0 16       	cp	r12, r16
    8b02:	d1 06       	cpc	r13, r17
    8b04:	34 f0       	brlt	.+12     	; 0x8b12 <vfprintf+0x3aa>
    8b06:	40 16       	cp	r4, r16
    8b08:	51 06       	cpc	r5, r17
    8b0a:	1c f4       	brge	.+6      	; 0x8b12 <vfprintf+0x3aa>
    8b0c:	f7 01       	movw	r30, r14
    8b0e:	80 81       	ld	r24, Z
    8b10:	01 c0       	rjmp	.+2      	; 0x8b14 <vfprintf+0x3ac>
    8b12:	80 e3       	ldi	r24, 0x30	; 48
    8b14:	01 50       	subi	r16, 0x01	; 1
    8b16:	10 40       	sbci	r17, 0x00	; 0
    8b18:	08 94       	sec
    8b1a:	e1 1c       	adc	r14, r1
    8b1c:	f1 1c       	adc	r15, r1
    8b1e:	0a 15       	cp	r16, r10
    8b20:	1b 05       	cpc	r17, r11
    8b22:	2c f0       	brlt	.+10     	; 0x8b2e <vfprintf+0x3c6>
    8b24:	90 e0       	ldi	r25, 0x00	; 0
    8b26:	b3 01       	movw	r22, r6
    8b28:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8b2c:	e0 cf       	rjmp	.-64     	; 0x8aee <vfprintf+0x386>
    8b2e:	0c 15       	cp	r16, r12
    8b30:	1d 05       	cpc	r17, r13
    8b32:	39 f4       	brne	.+14     	; 0x8b42 <vfprintf+0x3da>
    8b34:	9a 81       	ldd	r25, Y+2	; 0x02
    8b36:	96 33       	cpi	r25, 0x36	; 54
    8b38:	18 f4       	brcc	.+6      	; 0x8b40 <vfprintf+0x3d8>
    8b3a:	95 33       	cpi	r25, 0x35	; 53
    8b3c:	11 f4       	brne	.+4      	; 0x8b42 <vfprintf+0x3da>
    8b3e:	24 fe       	sbrs	r2, 4
    8b40:	81 e3       	ldi	r24, 0x31	; 49
    8b42:	90 e0       	ldi	r25, 0x00	; 0
    8b44:	4b c0       	rjmp	.+150    	; 0x8bdc <vfprintf+0x474>
    8b46:	8a 81       	ldd	r24, Y+2	; 0x02
    8b48:	81 33       	cpi	r24, 0x31	; 49
    8b4a:	09 f0       	breq	.+2      	; 0x8b4e <vfprintf+0x3e6>
    8b4c:	0f 7e       	andi	r16, 0xEF	; 239
    8b4e:	90 e0       	ldi	r25, 0x00	; 0
    8b50:	b3 01       	movw	r22, r6
    8b52:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8b56:	99 20       	and	r9, r9
    8b58:	a1 f0       	breq	.+40     	; 0x8b82 <vfprintf+0x41a>
    8b5a:	8e e2       	ldi	r24, 0x2E	; 46
    8b5c:	90 e0       	ldi	r25, 0x00	; 0
    8b5e:	b3 01       	movw	r22, r6
    8b60:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8b64:	12 e0       	ldi	r17, 0x02	; 2
    8b66:	e1 e0       	ldi	r30, 0x01	; 1
    8b68:	f0 e0       	ldi	r31, 0x00	; 0
    8b6a:	ec 0f       	add	r30, r28
    8b6c:	fd 1f       	adc	r31, r29
    8b6e:	e1 0f       	add	r30, r17
    8b70:	f1 1d       	adc	r31, r1
    8b72:	1f 5f       	subi	r17, 0xFF	; 255
    8b74:	80 81       	ld	r24, Z
    8b76:	90 e0       	ldi	r25, 0x00	; 0
    8b78:	b3 01       	movw	r22, r6
    8b7a:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8b7e:	9a 94       	dec	r9
    8b80:	91 f7       	brne	.-28     	; 0x8b66 <vfprintf+0x3fe>
    8b82:	44 fc       	sbrc	r4, 4
    8b84:	03 c0       	rjmp	.+6      	; 0x8b8c <vfprintf+0x424>
    8b86:	85 e6       	ldi	r24, 0x65	; 101
    8b88:	90 e0       	ldi	r25, 0x00	; 0
    8b8a:	02 c0       	rjmp	.+4      	; 0x8b90 <vfprintf+0x428>
    8b8c:	85 e4       	ldi	r24, 0x45	; 69
    8b8e:	90 e0       	ldi	r25, 0x00	; 0
    8b90:	b3 01       	movw	r22, r6
    8b92:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8b96:	d7 fc       	sbrc	r13, 7
    8b98:	05 c0       	rjmp	.+10     	; 0x8ba4 <vfprintf+0x43c>
    8b9a:	c1 14       	cp	r12, r1
    8b9c:	d1 04       	cpc	r13, r1
    8b9e:	41 f4       	brne	.+16     	; 0x8bb0 <vfprintf+0x448>
    8ba0:	04 ff       	sbrs	r16, 4
    8ba2:	06 c0       	rjmp	.+12     	; 0x8bb0 <vfprintf+0x448>
    8ba4:	d0 94       	com	r13
    8ba6:	c1 94       	neg	r12
    8ba8:	d1 08       	sbc	r13, r1
    8baa:	d3 94       	inc	r13
    8bac:	8d e2       	ldi	r24, 0x2D	; 45
    8bae:	01 c0       	rjmp	.+2      	; 0x8bb2 <vfprintf+0x44a>
    8bb0:	8b e2       	ldi	r24, 0x2B	; 43
    8bb2:	90 e0       	ldi	r25, 0x00	; 0
    8bb4:	b3 01       	movw	r22, r6
    8bb6:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8bba:	80 e3       	ldi	r24, 0x30	; 48
    8bbc:	05 c0       	rjmp	.+10     	; 0x8bc8 <vfprintf+0x460>
    8bbe:	8f 5f       	subi	r24, 0xFF	; 255
    8bc0:	26 ef       	ldi	r18, 0xF6	; 246
    8bc2:	3f ef       	ldi	r19, 0xFF	; 255
    8bc4:	c2 0e       	add	r12, r18
    8bc6:	d3 1e       	adc	r13, r19
    8bc8:	3a e0       	ldi	r19, 0x0A	; 10
    8bca:	c3 16       	cp	r12, r19
    8bcc:	d1 04       	cpc	r13, r1
    8bce:	bc f7       	brge	.-18     	; 0x8bbe <vfprintf+0x456>
    8bd0:	90 e0       	ldi	r25, 0x00	; 0
    8bd2:	b3 01       	movw	r22, r6
    8bd4:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8bd8:	c6 01       	movw	r24, r12
    8bda:	c0 96       	adiw	r24, 0x30	; 48
    8bdc:	b3 01       	movw	r22, r6
    8bde:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8be2:	cc 84       	ldd	r12, Y+12	; 0x0c
    8be4:	dd 84       	ldd	r13, Y+13	; 0x0d
    8be6:	52 c1       	rjmp	.+676    	; 0x8e8c <vfprintf+0x724>
    8be8:	93 36       	cpi	r25, 0x63	; 99
    8bea:	31 f0       	breq	.+12     	; 0x8bf8 <vfprintf+0x490>
    8bec:	93 37       	cpi	r25, 0x73	; 115
    8bee:	99 f0       	breq	.+38     	; 0x8c16 <vfprintf+0x4ae>
    8bf0:	93 35       	cpi	r25, 0x53	; 83
    8bf2:	09 f0       	breq	.+2      	; 0x8bf6 <vfprintf+0x48e>
    8bf4:	59 c0       	rjmp	.+178    	; 0x8ca8 <vfprintf+0x540>
    8bf6:	23 c0       	rjmp	.+70     	; 0x8c3e <vfprintf+0x4d6>
    8bf8:	f6 01       	movw	r30, r12
    8bfa:	80 81       	ld	r24, Z
    8bfc:	89 83       	std	Y+1, r24	; 0x01
    8bfe:	5e 01       	movw	r10, r28
    8c00:	08 94       	sec
    8c02:	a1 1c       	adc	r10, r1
    8c04:	b1 1c       	adc	r11, r1
    8c06:	22 e0       	ldi	r18, 0x02	; 2
    8c08:	30 e0       	ldi	r19, 0x00	; 0
    8c0a:	c2 0e       	add	r12, r18
    8c0c:	d3 1e       	adc	r13, r19
    8c0e:	21 e0       	ldi	r18, 0x01	; 1
    8c10:	e2 2e       	mov	r14, r18
    8c12:	f1 2c       	mov	r15, r1
    8c14:	12 c0       	rjmp	.+36     	; 0x8c3a <vfprintf+0x4d2>
    8c16:	f6 01       	movw	r30, r12
    8c18:	a0 80       	ld	r10, Z
    8c1a:	b1 80       	ldd	r11, Z+1	; 0x01
    8c1c:	16 fd       	sbrc	r17, 6
    8c1e:	03 c0       	rjmp	.+6      	; 0x8c26 <vfprintf+0x4be>
    8c20:	6f ef       	ldi	r22, 0xFF	; 255
    8c22:	7f ef       	ldi	r23, 0xFF	; 255
    8c24:	02 c0       	rjmp	.+4      	; 0x8c2a <vfprintf+0x4c2>
    8c26:	69 2d       	mov	r22, r9
    8c28:	70 e0       	ldi	r23, 0x00	; 0
    8c2a:	22 e0       	ldi	r18, 0x02	; 2
    8c2c:	30 e0       	ldi	r19, 0x00	; 0
    8c2e:	c2 0e       	add	r12, r18
    8c30:	d3 1e       	adc	r13, r19
    8c32:	c5 01       	movw	r24, r10
    8c34:	0e 94 4c 4c 	call	0x9898	; 0x9898 <strnlen>
    8c38:	7c 01       	movw	r14, r24
    8c3a:	1f 77       	andi	r17, 0x7F	; 127
    8c3c:	13 c0       	rjmp	.+38     	; 0x8c64 <vfprintf+0x4fc>
    8c3e:	f6 01       	movw	r30, r12
    8c40:	a0 80       	ld	r10, Z
    8c42:	b1 80       	ldd	r11, Z+1	; 0x01
    8c44:	16 fd       	sbrc	r17, 6
    8c46:	03 c0       	rjmp	.+6      	; 0x8c4e <vfprintf+0x4e6>
    8c48:	6f ef       	ldi	r22, 0xFF	; 255
    8c4a:	7f ef       	ldi	r23, 0xFF	; 255
    8c4c:	02 c0       	rjmp	.+4      	; 0x8c52 <vfprintf+0x4ea>
    8c4e:	69 2d       	mov	r22, r9
    8c50:	70 e0       	ldi	r23, 0x00	; 0
    8c52:	22 e0       	ldi	r18, 0x02	; 2
    8c54:	30 e0       	ldi	r19, 0x00	; 0
    8c56:	c2 0e       	add	r12, r18
    8c58:	d3 1e       	adc	r13, r19
    8c5a:	c5 01       	movw	r24, r10
    8c5c:	0e 94 41 4c 	call	0x9882	; 0x9882 <strnlen_P>
    8c60:	7c 01       	movw	r14, r24
    8c62:	10 68       	ori	r17, 0x80	; 128
    8c64:	13 ff       	sbrs	r17, 3
    8c66:	07 c0       	rjmp	.+14     	; 0x8c76 <vfprintf+0x50e>
    8c68:	1b c0       	rjmp	.+54     	; 0x8ca0 <vfprintf+0x538>
    8c6a:	80 e2       	ldi	r24, 0x20	; 32
    8c6c:	90 e0       	ldi	r25, 0x00	; 0
    8c6e:	b3 01       	movw	r22, r6
    8c70:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8c74:	8a 94       	dec	r8
    8c76:	88 2d       	mov	r24, r8
    8c78:	90 e0       	ldi	r25, 0x00	; 0
    8c7a:	e8 16       	cp	r14, r24
    8c7c:	f9 06       	cpc	r15, r25
    8c7e:	a8 f3       	brcs	.-22     	; 0x8c6a <vfprintf+0x502>
    8c80:	0f c0       	rjmp	.+30     	; 0x8ca0 <vfprintf+0x538>
    8c82:	f5 01       	movw	r30, r10
    8c84:	17 fd       	sbrc	r17, 7
    8c86:	85 91       	lpm	r24, Z+
    8c88:	17 ff       	sbrs	r17, 7
    8c8a:	81 91       	ld	r24, Z+
    8c8c:	5f 01       	movw	r10, r30
    8c8e:	90 e0       	ldi	r25, 0x00	; 0
    8c90:	b3 01       	movw	r22, r6
    8c92:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8c96:	81 10       	cpse	r8, r1
    8c98:	8a 94       	dec	r8
    8c9a:	08 94       	sec
    8c9c:	e1 08       	sbc	r14, r1
    8c9e:	f1 08       	sbc	r15, r1
    8ca0:	e1 14       	cp	r14, r1
    8ca2:	f1 04       	cpc	r15, r1
    8ca4:	71 f7       	brne	.-36     	; 0x8c82 <vfprintf+0x51a>
    8ca6:	f2 c0       	rjmp	.+484    	; 0x8e8c <vfprintf+0x724>
    8ca8:	94 36       	cpi	r25, 0x64	; 100
    8caa:	11 f0       	breq	.+4      	; 0x8cb0 <vfprintf+0x548>
    8cac:	99 36       	cpi	r25, 0x69	; 105
    8cae:	89 f5       	brne	.+98     	; 0x8d12 <vfprintf+0x5aa>
    8cb0:	17 ff       	sbrs	r17, 7
    8cb2:	08 c0       	rjmp	.+16     	; 0x8cc4 <vfprintf+0x55c>
    8cb4:	f6 01       	movw	r30, r12
    8cb6:	20 81       	ld	r18, Z
    8cb8:	31 81       	ldd	r19, Z+1	; 0x01
    8cba:	42 81       	ldd	r20, Z+2	; 0x02
    8cbc:	53 81       	ldd	r21, Z+3	; 0x03
    8cbe:	84 e0       	ldi	r24, 0x04	; 4
    8cc0:	90 e0       	ldi	r25, 0x00	; 0
    8cc2:	0a c0       	rjmp	.+20     	; 0x8cd8 <vfprintf+0x570>
    8cc4:	f6 01       	movw	r30, r12
    8cc6:	80 81       	ld	r24, Z
    8cc8:	91 81       	ldd	r25, Z+1	; 0x01
    8cca:	9c 01       	movw	r18, r24
    8ccc:	44 27       	eor	r20, r20
    8cce:	37 fd       	sbrc	r19, 7
    8cd0:	40 95       	com	r20
    8cd2:	54 2f       	mov	r21, r20
    8cd4:	82 e0       	ldi	r24, 0x02	; 2
    8cd6:	90 e0       	ldi	r25, 0x00	; 0
    8cd8:	c8 0e       	add	r12, r24
    8cda:	d9 1e       	adc	r13, r25
    8cdc:	9f e6       	ldi	r25, 0x6F	; 111
    8cde:	f9 2e       	mov	r15, r25
    8ce0:	f1 22       	and	r15, r17
    8ce2:	57 ff       	sbrs	r21, 7
    8ce4:	09 c0       	rjmp	.+18     	; 0x8cf8 <vfprintf+0x590>
    8ce6:	50 95       	com	r21
    8ce8:	40 95       	com	r20
    8cea:	30 95       	com	r19
    8cec:	21 95       	neg	r18
    8cee:	3f 4f       	sbci	r19, 0xFF	; 255
    8cf0:	4f 4f       	sbci	r20, 0xFF	; 255
    8cf2:	5f 4f       	sbci	r21, 0xFF	; 255
    8cf4:	90 e8       	ldi	r25, 0x80	; 128
    8cf6:	f9 2a       	or	r15, r25
    8cf8:	ca 01       	movw	r24, r20
    8cfa:	b9 01       	movw	r22, r18
    8cfc:	ae 01       	movw	r20, r28
    8cfe:	4f 5f       	subi	r20, 0xFF	; 255
    8d00:	5f 4f       	sbci	r21, 0xFF	; 255
    8d02:	2a e0       	ldi	r18, 0x0A	; 10
    8d04:	30 e0       	ldi	r19, 0x00	; 0
    8d06:	0e 94 54 4d 	call	0x9aa8	; 0x9aa8 <__ultoa_invert>
    8d0a:	e8 2e       	mov	r14, r24
    8d0c:	e8 89       	ldd	r30, Y+16	; 0x10
    8d0e:	ee 1a       	sub	r14, r30
    8d10:	41 c0       	rjmp	.+130    	; 0x8d94 <vfprintf+0x62c>
    8d12:	95 37       	cpi	r25, 0x75	; 117
    8d14:	21 f4       	brne	.+8      	; 0x8d1e <vfprintf+0x5b6>
    8d16:	1f 7e       	andi	r17, 0xEF	; 239
    8d18:	2a e0       	ldi	r18, 0x0A	; 10
    8d1a:	30 e0       	ldi	r19, 0x00	; 0
    8d1c:	1c c0       	rjmp	.+56     	; 0x8d56 <vfprintf+0x5ee>
    8d1e:	19 7f       	andi	r17, 0xF9	; 249
    8d20:	9f 36       	cpi	r25, 0x6F	; 111
    8d22:	61 f0       	breq	.+24     	; 0x8d3c <vfprintf+0x5d4>
    8d24:	90 37       	cpi	r25, 0x70	; 112
    8d26:	20 f4       	brcc	.+8      	; 0x8d30 <vfprintf+0x5c8>
    8d28:	98 35       	cpi	r25, 0x58	; 88
    8d2a:	09 f0       	breq	.+2      	; 0x8d2e <vfprintf+0x5c6>
    8d2c:	b2 c0       	rjmp	.+356    	; 0x8e92 <vfprintf+0x72a>
    8d2e:	0f c0       	rjmp	.+30     	; 0x8d4e <vfprintf+0x5e6>
    8d30:	90 37       	cpi	r25, 0x70	; 112
    8d32:	39 f0       	breq	.+14     	; 0x8d42 <vfprintf+0x5da>
    8d34:	98 37       	cpi	r25, 0x78	; 120
    8d36:	09 f0       	breq	.+2      	; 0x8d3a <vfprintf+0x5d2>
    8d38:	ac c0       	rjmp	.+344    	; 0x8e92 <vfprintf+0x72a>
    8d3a:	04 c0       	rjmp	.+8      	; 0x8d44 <vfprintf+0x5dc>
    8d3c:	28 e0       	ldi	r18, 0x08	; 8
    8d3e:	30 e0       	ldi	r19, 0x00	; 0
    8d40:	0a c0       	rjmp	.+20     	; 0x8d56 <vfprintf+0x5ee>
    8d42:	10 61       	ori	r17, 0x10	; 16
    8d44:	14 fd       	sbrc	r17, 4
    8d46:	14 60       	ori	r17, 0x04	; 4
    8d48:	20 e1       	ldi	r18, 0x10	; 16
    8d4a:	30 e0       	ldi	r19, 0x00	; 0
    8d4c:	04 c0       	rjmp	.+8      	; 0x8d56 <vfprintf+0x5ee>
    8d4e:	14 fd       	sbrc	r17, 4
    8d50:	16 60       	ori	r17, 0x06	; 6
    8d52:	20 e1       	ldi	r18, 0x10	; 16
    8d54:	32 e0       	ldi	r19, 0x02	; 2
    8d56:	17 ff       	sbrs	r17, 7
    8d58:	08 c0       	rjmp	.+16     	; 0x8d6a <vfprintf+0x602>
    8d5a:	f6 01       	movw	r30, r12
    8d5c:	60 81       	ld	r22, Z
    8d5e:	71 81       	ldd	r23, Z+1	; 0x01
    8d60:	82 81       	ldd	r24, Z+2	; 0x02
    8d62:	93 81       	ldd	r25, Z+3	; 0x03
    8d64:	44 e0       	ldi	r20, 0x04	; 4
    8d66:	50 e0       	ldi	r21, 0x00	; 0
    8d68:	08 c0       	rjmp	.+16     	; 0x8d7a <vfprintf+0x612>
    8d6a:	f6 01       	movw	r30, r12
    8d6c:	80 81       	ld	r24, Z
    8d6e:	91 81       	ldd	r25, Z+1	; 0x01
    8d70:	bc 01       	movw	r22, r24
    8d72:	80 e0       	ldi	r24, 0x00	; 0
    8d74:	90 e0       	ldi	r25, 0x00	; 0
    8d76:	42 e0       	ldi	r20, 0x02	; 2
    8d78:	50 e0       	ldi	r21, 0x00	; 0
    8d7a:	c4 0e       	add	r12, r20
    8d7c:	d5 1e       	adc	r13, r21
    8d7e:	ae 01       	movw	r20, r28
    8d80:	4f 5f       	subi	r20, 0xFF	; 255
    8d82:	5f 4f       	sbci	r21, 0xFF	; 255
    8d84:	0e 94 54 4d 	call	0x9aa8	; 0x9aa8 <__ultoa_invert>
    8d88:	e8 2e       	mov	r14, r24
    8d8a:	58 89       	ldd	r21, Y+16	; 0x10
    8d8c:	e5 1a       	sub	r14, r21
    8d8e:	8f e7       	ldi	r24, 0x7F	; 127
    8d90:	f8 2e       	mov	r15, r24
    8d92:	f1 22       	and	r15, r17
    8d94:	f6 fe       	sbrs	r15, 6
    8d96:	0b c0       	rjmp	.+22     	; 0x8dae <vfprintf+0x646>
    8d98:	8e ef       	ldi	r24, 0xFE	; 254
    8d9a:	f8 22       	and	r15, r24
    8d9c:	e9 14       	cp	r14, r9
    8d9e:	38 f4       	brcc	.+14     	; 0x8dae <vfprintf+0x646>
    8da0:	f4 fe       	sbrs	r15, 4
    8da2:	07 c0       	rjmp	.+14     	; 0x8db2 <vfprintf+0x64a>
    8da4:	f2 fc       	sbrc	r15, 2
    8da6:	05 c0       	rjmp	.+10     	; 0x8db2 <vfprintf+0x64a>
    8da8:	9f ee       	ldi	r25, 0xEF	; 239
    8daa:	f9 22       	and	r15, r25
    8dac:	02 c0       	rjmp	.+4      	; 0x8db2 <vfprintf+0x64a>
    8dae:	1e 2d       	mov	r17, r14
    8db0:	01 c0       	rjmp	.+2      	; 0x8db4 <vfprintf+0x64c>
    8db2:	19 2d       	mov	r17, r9
    8db4:	f4 fe       	sbrs	r15, 4
    8db6:	0d c0       	rjmp	.+26     	; 0x8dd2 <vfprintf+0x66a>
    8db8:	fe 01       	movw	r30, r28
    8dba:	ee 0d       	add	r30, r14
    8dbc:	f1 1d       	adc	r31, r1
    8dbe:	80 81       	ld	r24, Z
    8dc0:	80 33       	cpi	r24, 0x30	; 48
    8dc2:	19 f4       	brne	.+6      	; 0x8dca <vfprintf+0x662>
    8dc4:	e9 ee       	ldi	r30, 0xE9	; 233
    8dc6:	fe 22       	and	r15, r30
    8dc8:	08 c0       	rjmp	.+16     	; 0x8dda <vfprintf+0x672>
    8dca:	1f 5f       	subi	r17, 0xFF	; 255
    8dcc:	f2 fe       	sbrs	r15, 2
    8dce:	05 c0       	rjmp	.+10     	; 0x8dda <vfprintf+0x672>
    8dd0:	03 c0       	rjmp	.+6      	; 0x8dd8 <vfprintf+0x670>
    8dd2:	8f 2d       	mov	r24, r15
    8dd4:	86 78       	andi	r24, 0x86	; 134
    8dd6:	09 f0       	breq	.+2      	; 0x8dda <vfprintf+0x672>
    8dd8:	1f 5f       	subi	r17, 0xFF	; 255
    8dda:	0f 2d       	mov	r16, r15
    8ddc:	f3 fc       	sbrc	r15, 3
    8dde:	14 c0       	rjmp	.+40     	; 0x8e08 <vfprintf+0x6a0>
    8de0:	f0 fe       	sbrs	r15, 0
    8de2:	0f c0       	rjmp	.+30     	; 0x8e02 <vfprintf+0x69a>
    8de4:	18 15       	cp	r17, r8
    8de6:	10 f0       	brcs	.+4      	; 0x8dec <vfprintf+0x684>
    8de8:	9e 2c       	mov	r9, r14
    8dea:	0b c0       	rjmp	.+22     	; 0x8e02 <vfprintf+0x69a>
    8dec:	9e 2c       	mov	r9, r14
    8dee:	98 0c       	add	r9, r8
    8df0:	91 1a       	sub	r9, r17
    8df2:	18 2d       	mov	r17, r8
    8df4:	06 c0       	rjmp	.+12     	; 0x8e02 <vfprintf+0x69a>
    8df6:	80 e2       	ldi	r24, 0x20	; 32
    8df8:	90 e0       	ldi	r25, 0x00	; 0
    8dfa:	b3 01       	movw	r22, r6
    8dfc:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8e00:	1f 5f       	subi	r17, 0xFF	; 255
    8e02:	18 15       	cp	r17, r8
    8e04:	c0 f3       	brcs	.-16     	; 0x8df6 <vfprintf+0x68e>
    8e06:	04 c0       	rjmp	.+8      	; 0x8e10 <vfprintf+0x6a8>
    8e08:	18 15       	cp	r17, r8
    8e0a:	10 f4       	brcc	.+4      	; 0x8e10 <vfprintf+0x6a8>
    8e0c:	81 1a       	sub	r8, r17
    8e0e:	01 c0       	rjmp	.+2      	; 0x8e12 <vfprintf+0x6aa>
    8e10:	88 24       	eor	r8, r8
    8e12:	04 ff       	sbrs	r16, 4
    8e14:	0f c0       	rjmp	.+30     	; 0x8e34 <vfprintf+0x6cc>
    8e16:	80 e3       	ldi	r24, 0x30	; 48
    8e18:	90 e0       	ldi	r25, 0x00	; 0
    8e1a:	b3 01       	movw	r22, r6
    8e1c:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8e20:	02 ff       	sbrs	r16, 2
    8e22:	1d c0       	rjmp	.+58     	; 0x8e5e <vfprintf+0x6f6>
    8e24:	01 fd       	sbrc	r16, 1
    8e26:	03 c0       	rjmp	.+6      	; 0x8e2e <vfprintf+0x6c6>
    8e28:	88 e7       	ldi	r24, 0x78	; 120
    8e2a:	90 e0       	ldi	r25, 0x00	; 0
    8e2c:	0e c0       	rjmp	.+28     	; 0x8e4a <vfprintf+0x6e2>
    8e2e:	88 e5       	ldi	r24, 0x58	; 88
    8e30:	90 e0       	ldi	r25, 0x00	; 0
    8e32:	0b c0       	rjmp	.+22     	; 0x8e4a <vfprintf+0x6e2>
    8e34:	80 2f       	mov	r24, r16
    8e36:	86 78       	andi	r24, 0x86	; 134
    8e38:	91 f0       	breq	.+36     	; 0x8e5e <vfprintf+0x6f6>
    8e3a:	01 ff       	sbrs	r16, 1
    8e3c:	02 c0       	rjmp	.+4      	; 0x8e42 <vfprintf+0x6da>
    8e3e:	8b e2       	ldi	r24, 0x2B	; 43
    8e40:	01 c0       	rjmp	.+2      	; 0x8e44 <vfprintf+0x6dc>
    8e42:	80 e2       	ldi	r24, 0x20	; 32
    8e44:	f7 fc       	sbrc	r15, 7
    8e46:	8d e2       	ldi	r24, 0x2D	; 45
    8e48:	90 e0       	ldi	r25, 0x00	; 0
    8e4a:	b3 01       	movw	r22, r6
    8e4c:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8e50:	06 c0       	rjmp	.+12     	; 0x8e5e <vfprintf+0x6f6>
    8e52:	80 e3       	ldi	r24, 0x30	; 48
    8e54:	90 e0       	ldi	r25, 0x00	; 0
    8e56:	b3 01       	movw	r22, r6
    8e58:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8e5c:	9a 94       	dec	r9
    8e5e:	e9 14       	cp	r14, r9
    8e60:	c0 f3       	brcs	.-16     	; 0x8e52 <vfprintf+0x6ea>
    8e62:	ea 94       	dec	r14
    8e64:	e1 e0       	ldi	r30, 0x01	; 1
    8e66:	f0 e0       	ldi	r31, 0x00	; 0
    8e68:	ec 0f       	add	r30, r28
    8e6a:	fd 1f       	adc	r31, r29
    8e6c:	ee 0d       	add	r30, r14
    8e6e:	f1 1d       	adc	r31, r1
    8e70:	80 81       	ld	r24, Z
    8e72:	90 e0       	ldi	r25, 0x00	; 0
    8e74:	b3 01       	movw	r22, r6
    8e76:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8e7a:	ee 20       	and	r14, r14
    8e7c:	91 f7       	brne	.-28     	; 0x8e62 <vfprintf+0x6fa>
    8e7e:	06 c0       	rjmp	.+12     	; 0x8e8c <vfprintf+0x724>
    8e80:	80 e2       	ldi	r24, 0x20	; 32
    8e82:	90 e0       	ldi	r25, 0x00	; 0
    8e84:	b3 01       	movw	r22, r6
    8e86:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <fputc>
    8e8a:	8a 94       	dec	r8
    8e8c:	88 20       	and	r8, r8
    8e8e:	c1 f7       	brne	.-16     	; 0x8e80 <vfprintf+0x718>
    8e90:	97 cc       	rjmp	.-1746   	; 0x87c0 <vfprintf+0x58>
    8e92:	f3 01       	movw	r30, r6
    8e94:	66 81       	ldd	r22, Z+6	; 0x06
    8e96:	77 81       	ldd	r23, Z+7	; 0x07
    8e98:	cb 01       	movw	r24, r22
    8e9a:	61 96       	adiw	r28, 0x11	; 17
    8e9c:	0f b6       	in	r0, 0x3f	; 63
    8e9e:	f8 94       	cli
    8ea0:	de bf       	out	0x3e, r29	; 62
    8ea2:	0f be       	out	0x3f, r0	; 63
    8ea4:	cd bf       	out	0x3d, r28	; 61
    8ea6:	cf 91       	pop	r28
    8ea8:	df 91       	pop	r29
    8eaa:	1f 91       	pop	r17
    8eac:	0f 91       	pop	r16
    8eae:	ff 90       	pop	r15
    8eb0:	ef 90       	pop	r14
    8eb2:	df 90       	pop	r13
    8eb4:	cf 90       	pop	r12
    8eb6:	bf 90       	pop	r11
    8eb8:	af 90       	pop	r10
    8eba:	9f 90       	pop	r9
    8ebc:	8f 90       	pop	r8
    8ebe:	7f 90       	pop	r7
    8ec0:	6f 90       	pop	r6
    8ec2:	5f 90       	pop	r5
    8ec4:	4f 90       	pop	r4
    8ec6:	3f 90       	pop	r3
    8ec8:	2f 90       	pop	r2
    8eca:	08 95       	ret

00008ecc <__subsf3>:
    8ecc:	50 58       	subi	r21, 0x80	; 128

00008ece <__addsf3>:
    8ece:	bb 27       	eor	r27, r27
    8ed0:	aa 27       	eor	r26, r26
    8ed2:	0e d0       	rcall	.+28     	; 0x8ef0 <__addsf3x>
    8ed4:	48 c1       	rjmp	.+656    	; 0x9166 <__fp_round>
    8ed6:	39 d1       	rcall	.+626    	; 0x914a <__fp_pscA>
    8ed8:	30 f0       	brcs	.+12     	; 0x8ee6 <__addsf3+0x18>
    8eda:	3e d1       	rcall	.+636    	; 0x9158 <__fp_pscB>
    8edc:	20 f0       	brcs	.+8      	; 0x8ee6 <__addsf3+0x18>
    8ede:	31 f4       	brne	.+12     	; 0x8eec <__addsf3+0x1e>
    8ee0:	9f 3f       	cpi	r25, 0xFF	; 255
    8ee2:	11 f4       	brne	.+4      	; 0x8ee8 <__addsf3+0x1a>
    8ee4:	1e f4       	brtc	.+6      	; 0x8eec <__addsf3+0x1e>
    8ee6:	2e c1       	rjmp	.+604    	; 0x9144 <__fp_nan>
    8ee8:	0e f4       	brtc	.+2      	; 0x8eec <__addsf3+0x1e>
    8eea:	e0 95       	com	r30
    8eec:	e7 fb       	bst	r30, 7
    8eee:	24 c1       	rjmp	.+584    	; 0x9138 <__fp_inf>

00008ef0 <__addsf3x>:
    8ef0:	e9 2f       	mov	r30, r25
    8ef2:	4a d1       	rcall	.+660    	; 0x9188 <__fp_split3>
    8ef4:	80 f3       	brcs	.-32     	; 0x8ed6 <__addsf3+0x8>
    8ef6:	ba 17       	cp	r27, r26
    8ef8:	62 07       	cpc	r22, r18
    8efa:	73 07       	cpc	r23, r19
    8efc:	84 07       	cpc	r24, r20
    8efe:	95 07       	cpc	r25, r21
    8f00:	18 f0       	brcs	.+6      	; 0x8f08 <__addsf3x+0x18>
    8f02:	71 f4       	brne	.+28     	; 0x8f20 <__addsf3x+0x30>
    8f04:	9e f5       	brtc	.+102    	; 0x8f6c <__addsf3x+0x7c>
    8f06:	62 c1       	rjmp	.+708    	; 0x91cc <__fp_zero>
    8f08:	0e f4       	brtc	.+2      	; 0x8f0c <__addsf3x+0x1c>
    8f0a:	e0 95       	com	r30
    8f0c:	0b 2e       	mov	r0, r27
    8f0e:	ba 2f       	mov	r27, r26
    8f10:	a0 2d       	mov	r26, r0
    8f12:	0b 01       	movw	r0, r22
    8f14:	b9 01       	movw	r22, r18
    8f16:	90 01       	movw	r18, r0
    8f18:	0c 01       	movw	r0, r24
    8f1a:	ca 01       	movw	r24, r20
    8f1c:	a0 01       	movw	r20, r0
    8f1e:	11 24       	eor	r1, r1
    8f20:	ff 27       	eor	r31, r31
    8f22:	59 1b       	sub	r21, r25
    8f24:	99 f0       	breq	.+38     	; 0x8f4c <__addsf3x+0x5c>
    8f26:	59 3f       	cpi	r21, 0xF9	; 249
    8f28:	50 f4       	brcc	.+20     	; 0x8f3e <__addsf3x+0x4e>
    8f2a:	50 3e       	cpi	r21, 0xE0	; 224
    8f2c:	68 f1       	brcs	.+90     	; 0x8f88 <__addsf3x+0x98>
    8f2e:	1a 16       	cp	r1, r26
    8f30:	f0 40       	sbci	r31, 0x00	; 0
    8f32:	a2 2f       	mov	r26, r18
    8f34:	23 2f       	mov	r18, r19
    8f36:	34 2f       	mov	r19, r20
    8f38:	44 27       	eor	r20, r20
    8f3a:	58 5f       	subi	r21, 0xF8	; 248
    8f3c:	f3 cf       	rjmp	.-26     	; 0x8f24 <__addsf3x+0x34>
    8f3e:	46 95       	lsr	r20
    8f40:	37 95       	ror	r19
    8f42:	27 95       	ror	r18
    8f44:	a7 95       	ror	r26
    8f46:	f0 40       	sbci	r31, 0x00	; 0
    8f48:	53 95       	inc	r21
    8f4a:	c9 f7       	brne	.-14     	; 0x8f3e <__addsf3x+0x4e>
    8f4c:	7e f4       	brtc	.+30     	; 0x8f6c <__addsf3x+0x7c>
    8f4e:	1f 16       	cp	r1, r31
    8f50:	ba 0b       	sbc	r27, r26
    8f52:	62 0b       	sbc	r22, r18
    8f54:	73 0b       	sbc	r23, r19
    8f56:	84 0b       	sbc	r24, r20
    8f58:	ba f0       	brmi	.+46     	; 0x8f88 <__addsf3x+0x98>
    8f5a:	91 50       	subi	r25, 0x01	; 1
    8f5c:	a1 f0       	breq	.+40     	; 0x8f86 <__addsf3x+0x96>
    8f5e:	ff 0f       	add	r31, r31
    8f60:	bb 1f       	adc	r27, r27
    8f62:	66 1f       	adc	r22, r22
    8f64:	77 1f       	adc	r23, r23
    8f66:	88 1f       	adc	r24, r24
    8f68:	c2 f7       	brpl	.-16     	; 0x8f5a <__addsf3x+0x6a>
    8f6a:	0e c0       	rjmp	.+28     	; 0x8f88 <__addsf3x+0x98>
    8f6c:	ba 0f       	add	r27, r26
    8f6e:	62 1f       	adc	r22, r18
    8f70:	73 1f       	adc	r23, r19
    8f72:	84 1f       	adc	r24, r20
    8f74:	48 f4       	brcc	.+18     	; 0x8f88 <__addsf3x+0x98>
    8f76:	87 95       	ror	r24
    8f78:	77 95       	ror	r23
    8f7a:	67 95       	ror	r22
    8f7c:	b7 95       	ror	r27
    8f7e:	f7 95       	ror	r31
    8f80:	9e 3f       	cpi	r25, 0xFE	; 254
    8f82:	08 f0       	brcs	.+2      	; 0x8f86 <__addsf3x+0x96>
    8f84:	b3 cf       	rjmp	.-154    	; 0x8eec <__addsf3+0x1e>
    8f86:	93 95       	inc	r25
    8f88:	88 0f       	add	r24, r24
    8f8a:	08 f0       	brcs	.+2      	; 0x8f8e <__addsf3x+0x9e>
    8f8c:	99 27       	eor	r25, r25
    8f8e:	ee 0f       	add	r30, r30
    8f90:	97 95       	ror	r25
    8f92:	87 95       	ror	r24
    8f94:	08 95       	ret

00008f96 <__divsf3>:
    8f96:	0c d0       	rcall	.+24     	; 0x8fb0 <__divsf3x>
    8f98:	e6 c0       	rjmp	.+460    	; 0x9166 <__fp_round>
    8f9a:	de d0       	rcall	.+444    	; 0x9158 <__fp_pscB>
    8f9c:	40 f0       	brcs	.+16     	; 0x8fae <__divsf3+0x18>
    8f9e:	d5 d0       	rcall	.+426    	; 0x914a <__fp_pscA>
    8fa0:	30 f0       	brcs	.+12     	; 0x8fae <__divsf3+0x18>
    8fa2:	21 f4       	brne	.+8      	; 0x8fac <__divsf3+0x16>
    8fa4:	5f 3f       	cpi	r21, 0xFF	; 255
    8fa6:	19 f0       	breq	.+6      	; 0x8fae <__divsf3+0x18>
    8fa8:	c7 c0       	rjmp	.+398    	; 0x9138 <__fp_inf>
    8faa:	51 11       	cpse	r21, r1
    8fac:	10 c1       	rjmp	.+544    	; 0x91ce <__fp_szero>
    8fae:	ca c0       	rjmp	.+404    	; 0x9144 <__fp_nan>

00008fb0 <__divsf3x>:
    8fb0:	eb d0       	rcall	.+470    	; 0x9188 <__fp_split3>
    8fb2:	98 f3       	brcs	.-26     	; 0x8f9a <__divsf3+0x4>

00008fb4 <__divsf3_pse>:
    8fb4:	99 23       	and	r25, r25
    8fb6:	c9 f3       	breq	.-14     	; 0x8faa <__divsf3+0x14>
    8fb8:	55 23       	and	r21, r21
    8fba:	b1 f3       	breq	.-20     	; 0x8fa8 <__divsf3+0x12>
    8fbc:	95 1b       	sub	r25, r21
    8fbe:	55 0b       	sbc	r21, r21
    8fc0:	bb 27       	eor	r27, r27
    8fc2:	aa 27       	eor	r26, r26
    8fc4:	62 17       	cp	r22, r18
    8fc6:	73 07       	cpc	r23, r19
    8fc8:	84 07       	cpc	r24, r20
    8fca:	38 f0       	brcs	.+14     	; 0x8fda <__divsf3_pse+0x26>
    8fcc:	9f 5f       	subi	r25, 0xFF	; 255
    8fce:	5f 4f       	sbci	r21, 0xFF	; 255
    8fd0:	22 0f       	add	r18, r18
    8fd2:	33 1f       	adc	r19, r19
    8fd4:	44 1f       	adc	r20, r20
    8fd6:	aa 1f       	adc	r26, r26
    8fd8:	a9 f3       	breq	.-22     	; 0x8fc4 <__divsf3_pse+0x10>
    8fda:	33 d0       	rcall	.+102    	; 0x9042 <__divsf3_pse+0x8e>
    8fdc:	0e 2e       	mov	r0, r30
    8fde:	3a f0       	brmi	.+14     	; 0x8fee <__divsf3_pse+0x3a>
    8fe0:	e0 e8       	ldi	r30, 0x80	; 128
    8fe2:	30 d0       	rcall	.+96     	; 0x9044 <__divsf3_pse+0x90>
    8fe4:	91 50       	subi	r25, 0x01	; 1
    8fe6:	50 40       	sbci	r21, 0x00	; 0
    8fe8:	e6 95       	lsr	r30
    8fea:	00 1c       	adc	r0, r0
    8fec:	ca f7       	brpl	.-14     	; 0x8fe0 <__divsf3_pse+0x2c>
    8fee:	29 d0       	rcall	.+82     	; 0x9042 <__divsf3_pse+0x8e>
    8ff0:	fe 2f       	mov	r31, r30
    8ff2:	27 d0       	rcall	.+78     	; 0x9042 <__divsf3_pse+0x8e>
    8ff4:	66 0f       	add	r22, r22
    8ff6:	77 1f       	adc	r23, r23
    8ff8:	88 1f       	adc	r24, r24
    8ffa:	bb 1f       	adc	r27, r27
    8ffc:	26 17       	cp	r18, r22
    8ffe:	37 07       	cpc	r19, r23
    9000:	48 07       	cpc	r20, r24
    9002:	ab 07       	cpc	r26, r27
    9004:	b0 e8       	ldi	r27, 0x80	; 128
    9006:	09 f0       	breq	.+2      	; 0x900a <__divsf3_pse+0x56>
    9008:	bb 0b       	sbc	r27, r27
    900a:	80 2d       	mov	r24, r0
    900c:	bf 01       	movw	r22, r30
    900e:	ff 27       	eor	r31, r31
    9010:	93 58       	subi	r25, 0x83	; 131
    9012:	5f 4f       	sbci	r21, 0xFF	; 255
    9014:	2a f0       	brmi	.+10     	; 0x9020 <__divsf3_pse+0x6c>
    9016:	9e 3f       	cpi	r25, 0xFE	; 254
    9018:	51 05       	cpc	r21, r1
    901a:	68 f0       	brcs	.+26     	; 0x9036 <__divsf3_pse+0x82>
    901c:	8d c0       	rjmp	.+282    	; 0x9138 <__fp_inf>
    901e:	d7 c0       	rjmp	.+430    	; 0x91ce <__fp_szero>
    9020:	5f 3f       	cpi	r21, 0xFF	; 255
    9022:	ec f3       	brlt	.-6      	; 0x901e <__divsf3_pse+0x6a>
    9024:	98 3e       	cpi	r25, 0xE8	; 232
    9026:	dc f3       	brlt	.-10     	; 0x901e <__divsf3_pse+0x6a>
    9028:	86 95       	lsr	r24
    902a:	77 95       	ror	r23
    902c:	67 95       	ror	r22
    902e:	b7 95       	ror	r27
    9030:	f7 95       	ror	r31
    9032:	9f 5f       	subi	r25, 0xFF	; 255
    9034:	c9 f7       	brne	.-14     	; 0x9028 <__divsf3_pse+0x74>
    9036:	88 0f       	add	r24, r24
    9038:	91 1d       	adc	r25, r1
    903a:	96 95       	lsr	r25
    903c:	87 95       	ror	r24
    903e:	97 f9       	bld	r25, 7
    9040:	08 95       	ret
    9042:	e1 e0       	ldi	r30, 0x01	; 1
    9044:	66 0f       	add	r22, r22
    9046:	77 1f       	adc	r23, r23
    9048:	88 1f       	adc	r24, r24
    904a:	bb 1f       	adc	r27, r27
    904c:	62 17       	cp	r22, r18
    904e:	73 07       	cpc	r23, r19
    9050:	84 07       	cpc	r24, r20
    9052:	ba 07       	cpc	r27, r26
    9054:	20 f0       	brcs	.+8      	; 0x905e <__divsf3_pse+0xaa>
    9056:	62 1b       	sub	r22, r18
    9058:	73 0b       	sbc	r23, r19
    905a:	84 0b       	sbc	r24, r20
    905c:	ba 0b       	sbc	r27, r26
    905e:	ee 1f       	adc	r30, r30
    9060:	88 f7       	brcc	.-30     	; 0x9044 <__divsf3_pse+0x90>
    9062:	e0 95       	com	r30
    9064:	08 95       	ret

00009066 <__fixunssfsi>:
    9066:	98 d0       	rcall	.+304    	; 0x9198 <__fp_splitA>
    9068:	88 f0       	brcs	.+34     	; 0x908c <__fixunssfsi+0x26>
    906a:	9f 57       	subi	r25, 0x7F	; 127
    906c:	90 f0       	brcs	.+36     	; 0x9092 <__fixunssfsi+0x2c>
    906e:	b9 2f       	mov	r27, r25
    9070:	99 27       	eor	r25, r25
    9072:	b7 51       	subi	r27, 0x17	; 23
    9074:	a0 f0       	brcs	.+40     	; 0x909e <__fixunssfsi+0x38>
    9076:	d1 f0       	breq	.+52     	; 0x90ac <__fixunssfsi+0x46>
    9078:	66 0f       	add	r22, r22
    907a:	77 1f       	adc	r23, r23
    907c:	88 1f       	adc	r24, r24
    907e:	99 1f       	adc	r25, r25
    9080:	1a f0       	brmi	.+6      	; 0x9088 <__fixunssfsi+0x22>
    9082:	ba 95       	dec	r27
    9084:	c9 f7       	brne	.-14     	; 0x9078 <__fixunssfsi+0x12>
    9086:	12 c0       	rjmp	.+36     	; 0x90ac <__fixunssfsi+0x46>
    9088:	b1 30       	cpi	r27, 0x01	; 1
    908a:	81 f0       	breq	.+32     	; 0x90ac <__fixunssfsi+0x46>
    908c:	9f d0       	rcall	.+318    	; 0x91cc <__fp_zero>
    908e:	b1 e0       	ldi	r27, 0x01	; 1
    9090:	08 95       	ret
    9092:	9c c0       	rjmp	.+312    	; 0x91cc <__fp_zero>
    9094:	67 2f       	mov	r22, r23
    9096:	78 2f       	mov	r23, r24
    9098:	88 27       	eor	r24, r24
    909a:	b8 5f       	subi	r27, 0xF8	; 248
    909c:	39 f0       	breq	.+14     	; 0x90ac <__fixunssfsi+0x46>
    909e:	b9 3f       	cpi	r27, 0xF9	; 249
    90a0:	cc f3       	brlt	.-14     	; 0x9094 <__fixunssfsi+0x2e>
    90a2:	86 95       	lsr	r24
    90a4:	77 95       	ror	r23
    90a6:	67 95       	ror	r22
    90a8:	b3 95       	inc	r27
    90aa:	d9 f7       	brne	.-10     	; 0x90a2 <__fixunssfsi+0x3c>
    90ac:	3e f4       	brtc	.+14     	; 0x90bc <__fixunssfsi+0x56>
    90ae:	90 95       	com	r25
    90b0:	80 95       	com	r24
    90b2:	70 95       	com	r23
    90b4:	61 95       	neg	r22
    90b6:	7f 4f       	sbci	r23, 0xFF	; 255
    90b8:	8f 4f       	sbci	r24, 0xFF	; 255
    90ba:	9f 4f       	sbci	r25, 0xFF	; 255
    90bc:	08 95       	ret

000090be <__floatunsisf>:
    90be:	e8 94       	clt
    90c0:	09 c0       	rjmp	.+18     	; 0x90d4 <__floatsisf+0x12>

000090c2 <__floatsisf>:
    90c2:	97 fb       	bst	r25, 7
    90c4:	3e f4       	brtc	.+14     	; 0x90d4 <__floatsisf+0x12>
    90c6:	90 95       	com	r25
    90c8:	80 95       	com	r24
    90ca:	70 95       	com	r23
    90cc:	61 95       	neg	r22
    90ce:	7f 4f       	sbci	r23, 0xFF	; 255
    90d0:	8f 4f       	sbci	r24, 0xFF	; 255
    90d2:	9f 4f       	sbci	r25, 0xFF	; 255
    90d4:	99 23       	and	r25, r25
    90d6:	a9 f0       	breq	.+42     	; 0x9102 <__floatsisf+0x40>
    90d8:	f9 2f       	mov	r31, r25
    90da:	96 e9       	ldi	r25, 0x96	; 150
    90dc:	bb 27       	eor	r27, r27
    90de:	93 95       	inc	r25
    90e0:	f6 95       	lsr	r31
    90e2:	87 95       	ror	r24
    90e4:	77 95       	ror	r23
    90e6:	67 95       	ror	r22
    90e8:	b7 95       	ror	r27
    90ea:	f1 11       	cpse	r31, r1
    90ec:	f8 cf       	rjmp	.-16     	; 0x90de <__floatsisf+0x1c>
    90ee:	fa f4       	brpl	.+62     	; 0x912e <__floatsisf+0x6c>
    90f0:	bb 0f       	add	r27, r27
    90f2:	11 f4       	brne	.+4      	; 0x90f8 <__floatsisf+0x36>
    90f4:	60 ff       	sbrs	r22, 0
    90f6:	1b c0       	rjmp	.+54     	; 0x912e <__floatsisf+0x6c>
    90f8:	6f 5f       	subi	r22, 0xFF	; 255
    90fa:	7f 4f       	sbci	r23, 0xFF	; 255
    90fc:	8f 4f       	sbci	r24, 0xFF	; 255
    90fe:	9f 4f       	sbci	r25, 0xFF	; 255
    9100:	16 c0       	rjmp	.+44     	; 0x912e <__floatsisf+0x6c>
    9102:	88 23       	and	r24, r24
    9104:	11 f0       	breq	.+4      	; 0x910a <__floatsisf+0x48>
    9106:	96 e9       	ldi	r25, 0x96	; 150
    9108:	11 c0       	rjmp	.+34     	; 0x912c <__floatsisf+0x6a>
    910a:	77 23       	and	r23, r23
    910c:	21 f0       	breq	.+8      	; 0x9116 <__floatsisf+0x54>
    910e:	9e e8       	ldi	r25, 0x8E	; 142
    9110:	87 2f       	mov	r24, r23
    9112:	76 2f       	mov	r23, r22
    9114:	05 c0       	rjmp	.+10     	; 0x9120 <__floatsisf+0x5e>
    9116:	66 23       	and	r22, r22
    9118:	71 f0       	breq	.+28     	; 0x9136 <__floatsisf+0x74>
    911a:	96 e8       	ldi	r25, 0x86	; 134
    911c:	86 2f       	mov	r24, r22
    911e:	70 e0       	ldi	r23, 0x00	; 0
    9120:	60 e0       	ldi	r22, 0x00	; 0
    9122:	2a f0       	brmi	.+10     	; 0x912e <__floatsisf+0x6c>
    9124:	9a 95       	dec	r25
    9126:	66 0f       	add	r22, r22
    9128:	77 1f       	adc	r23, r23
    912a:	88 1f       	adc	r24, r24
    912c:	da f7       	brpl	.-10     	; 0x9124 <__floatsisf+0x62>
    912e:	88 0f       	add	r24, r24
    9130:	96 95       	lsr	r25
    9132:	87 95       	ror	r24
    9134:	97 f9       	bld	r25, 7
    9136:	08 95       	ret

00009138 <__fp_inf>:
    9138:	97 f9       	bld	r25, 7
    913a:	9f 67       	ori	r25, 0x7F	; 127
    913c:	80 e8       	ldi	r24, 0x80	; 128
    913e:	70 e0       	ldi	r23, 0x00	; 0
    9140:	60 e0       	ldi	r22, 0x00	; 0
    9142:	08 95       	ret

00009144 <__fp_nan>:
    9144:	9f ef       	ldi	r25, 0xFF	; 255
    9146:	80 ec       	ldi	r24, 0xC0	; 192
    9148:	08 95       	ret

0000914a <__fp_pscA>:
    914a:	00 24       	eor	r0, r0
    914c:	0a 94       	dec	r0
    914e:	16 16       	cp	r1, r22
    9150:	17 06       	cpc	r1, r23
    9152:	18 06       	cpc	r1, r24
    9154:	09 06       	cpc	r0, r25
    9156:	08 95       	ret

00009158 <__fp_pscB>:
    9158:	00 24       	eor	r0, r0
    915a:	0a 94       	dec	r0
    915c:	12 16       	cp	r1, r18
    915e:	13 06       	cpc	r1, r19
    9160:	14 06       	cpc	r1, r20
    9162:	05 06       	cpc	r0, r21
    9164:	08 95       	ret

00009166 <__fp_round>:
    9166:	09 2e       	mov	r0, r25
    9168:	03 94       	inc	r0
    916a:	00 0c       	add	r0, r0
    916c:	11 f4       	brne	.+4      	; 0x9172 <__fp_round+0xc>
    916e:	88 23       	and	r24, r24
    9170:	52 f0       	brmi	.+20     	; 0x9186 <__fp_round+0x20>
    9172:	bb 0f       	add	r27, r27
    9174:	40 f4       	brcc	.+16     	; 0x9186 <__fp_round+0x20>
    9176:	bf 2b       	or	r27, r31
    9178:	11 f4       	brne	.+4      	; 0x917e <__fp_round+0x18>
    917a:	60 ff       	sbrs	r22, 0
    917c:	04 c0       	rjmp	.+8      	; 0x9186 <__fp_round+0x20>
    917e:	6f 5f       	subi	r22, 0xFF	; 255
    9180:	7f 4f       	sbci	r23, 0xFF	; 255
    9182:	8f 4f       	sbci	r24, 0xFF	; 255
    9184:	9f 4f       	sbci	r25, 0xFF	; 255
    9186:	08 95       	ret

00009188 <__fp_split3>:
    9188:	57 fd       	sbrc	r21, 7
    918a:	90 58       	subi	r25, 0x80	; 128
    918c:	44 0f       	add	r20, r20
    918e:	55 1f       	adc	r21, r21
    9190:	59 f0       	breq	.+22     	; 0x91a8 <__fp_splitA+0x10>
    9192:	5f 3f       	cpi	r21, 0xFF	; 255
    9194:	71 f0       	breq	.+28     	; 0x91b2 <__fp_splitA+0x1a>
    9196:	47 95       	ror	r20

00009198 <__fp_splitA>:
    9198:	88 0f       	add	r24, r24
    919a:	97 fb       	bst	r25, 7
    919c:	99 1f       	adc	r25, r25
    919e:	61 f0       	breq	.+24     	; 0x91b8 <__fp_splitA+0x20>
    91a0:	9f 3f       	cpi	r25, 0xFF	; 255
    91a2:	79 f0       	breq	.+30     	; 0x91c2 <__fp_splitA+0x2a>
    91a4:	87 95       	ror	r24
    91a6:	08 95       	ret
    91a8:	12 16       	cp	r1, r18
    91aa:	13 06       	cpc	r1, r19
    91ac:	14 06       	cpc	r1, r20
    91ae:	55 1f       	adc	r21, r21
    91b0:	f2 cf       	rjmp	.-28     	; 0x9196 <__fp_split3+0xe>
    91b2:	46 95       	lsr	r20
    91b4:	f1 df       	rcall	.-30     	; 0x9198 <__fp_splitA>
    91b6:	08 c0       	rjmp	.+16     	; 0x91c8 <__fp_splitA+0x30>
    91b8:	16 16       	cp	r1, r22
    91ba:	17 06       	cpc	r1, r23
    91bc:	18 06       	cpc	r1, r24
    91be:	99 1f       	adc	r25, r25
    91c0:	f1 cf       	rjmp	.-30     	; 0x91a4 <__fp_splitA+0xc>
    91c2:	86 95       	lsr	r24
    91c4:	71 05       	cpc	r23, r1
    91c6:	61 05       	cpc	r22, r1
    91c8:	08 94       	sec
    91ca:	08 95       	ret

000091cc <__fp_zero>:
    91cc:	e8 94       	clt

000091ce <__fp_szero>:
    91ce:	bb 27       	eor	r27, r27
    91d0:	66 27       	eor	r22, r22
    91d2:	77 27       	eor	r23, r23
    91d4:	cb 01       	movw	r24, r22
    91d6:	97 f9       	bld	r25, 7
    91d8:	08 95       	ret

000091da <__gesf2>:
    91da:	28 d1       	rcall	.+592    	; 0x942c <__fp_cmp>
    91dc:	08 f4       	brcc	.+2      	; 0x91e0 <__gesf2+0x6>
    91de:	8f ef       	ldi	r24, 0xFF	; 255
    91e0:	08 95       	ret
    91e2:	0e f0       	brts	.+2      	; 0x91e6 <__gesf2+0xc>
    91e4:	47 c1       	rjmp	.+654    	; 0x9474 <__fp_mpack>
    91e6:	ae cf       	rjmp	.-164    	; 0x9144 <__fp_nan>
    91e8:	68 94       	set
    91ea:	a6 cf       	rjmp	.-180    	; 0x9138 <__fp_inf>

000091ec <log>:
    91ec:	d5 df       	rcall	.-86     	; 0x9198 <__fp_splitA>
    91ee:	c8 f3       	brcs	.-14     	; 0x91e2 <__gesf2+0x8>
    91f0:	99 23       	and	r25, r25
    91f2:	d1 f3       	breq	.-12     	; 0x91e8 <__gesf2+0xe>
    91f4:	c6 f3       	brts	.-16     	; 0x91e6 <__gesf2+0xc>
    91f6:	df 93       	push	r29
    91f8:	cf 93       	push	r28
    91fa:	1f 93       	push	r17
    91fc:	0f 93       	push	r16
    91fe:	ff 92       	push	r15
    9200:	c9 2f       	mov	r28, r25
    9202:	dd 27       	eor	r29, r29
    9204:	88 23       	and	r24, r24
    9206:	2a f0       	brmi	.+10     	; 0x9212 <log+0x26>
    9208:	21 97       	sbiw	r28, 0x01	; 1
    920a:	66 0f       	add	r22, r22
    920c:	77 1f       	adc	r23, r23
    920e:	88 1f       	adc	r24, r24
    9210:	da f7       	brpl	.-10     	; 0x9208 <log+0x1c>
    9212:	20 e0       	ldi	r18, 0x00	; 0
    9214:	30 e0       	ldi	r19, 0x00	; 0
    9216:	40 e8       	ldi	r20, 0x80	; 128
    9218:	5f eb       	ldi	r21, 0xBF	; 191
    921a:	9f e3       	ldi	r25, 0x3F	; 63
    921c:	88 39       	cpi	r24, 0x98	; 152
    921e:	20 f0       	brcs	.+8      	; 0x9228 <log+0x3c>
    9220:	80 3e       	cpi	r24, 0xE0	; 224
    9222:	30 f0       	brcs	.+12     	; 0x9230 <log+0x44>
    9224:	21 96       	adiw	r28, 0x01	; 1
    9226:	8f 77       	andi	r24, 0x7F	; 127
    9228:	52 de       	rcall	.-860    	; 0x8ece <__addsf3>
    922a:	e8 eb       	ldi	r30, 0xB8	; 184
    922c:	f0 e0       	ldi	r31, 0x00	; 0
    922e:	03 c0       	rjmp	.+6      	; 0x9236 <log+0x4a>
    9230:	4e de       	rcall	.-868    	; 0x8ece <__addsf3>
    9232:	e5 ee       	ldi	r30, 0xE5	; 229
    9234:	f0 e0       	ldi	r31, 0x00	; 0
    9236:	2c d1       	rcall	.+600    	; 0x9490 <__fp_powser>
    9238:	8b 01       	movw	r16, r22
    923a:	be 01       	movw	r22, r28
    923c:	ec 01       	movw	r28, r24
    923e:	fb 2e       	mov	r15, r27
    9240:	6f 57       	subi	r22, 0x7F	; 127
    9242:	71 09       	sbc	r23, r1
    9244:	75 95       	asr	r23
    9246:	77 1f       	adc	r23, r23
    9248:	88 0b       	sbc	r24, r24
    924a:	99 0b       	sbc	r25, r25
    924c:	3a df       	rcall	.-396    	; 0x90c2 <__floatsisf>
    924e:	28 e1       	ldi	r18, 0x18	; 24
    9250:	32 e7       	ldi	r19, 0x72	; 114
    9252:	41 e3       	ldi	r20, 0x31	; 49
    9254:	5f e3       	ldi	r21, 0x3F	; 63
    9256:	16 d0       	rcall	.+44     	; 0x9284 <__mulsf3x>
    9258:	af 2d       	mov	r26, r15
    925a:	98 01       	movw	r18, r16
    925c:	ae 01       	movw	r20, r28
    925e:	ff 90       	pop	r15
    9260:	0f 91       	pop	r16
    9262:	1f 91       	pop	r17
    9264:	cf 91       	pop	r28
    9266:	df 91       	pop	r29
    9268:	43 de       	rcall	.-890    	; 0x8ef0 <__addsf3x>
    926a:	7d cf       	rjmp	.-262    	; 0x9166 <__fp_round>

0000926c <__mulsf3>:
    926c:	0b d0       	rcall	.+22     	; 0x9284 <__mulsf3x>
    926e:	7b cf       	rjmp	.-266    	; 0x9166 <__fp_round>
    9270:	6c df       	rcall	.-296    	; 0x914a <__fp_pscA>
    9272:	28 f0       	brcs	.+10     	; 0x927e <__mulsf3+0x12>
    9274:	71 df       	rcall	.-286    	; 0x9158 <__fp_pscB>
    9276:	18 f0       	brcs	.+6      	; 0x927e <__mulsf3+0x12>
    9278:	95 23       	and	r25, r21
    927a:	09 f0       	breq	.+2      	; 0x927e <__mulsf3+0x12>
    927c:	5d cf       	rjmp	.-326    	; 0x9138 <__fp_inf>
    927e:	62 cf       	rjmp	.-316    	; 0x9144 <__fp_nan>
    9280:	11 24       	eor	r1, r1
    9282:	a5 cf       	rjmp	.-182    	; 0x91ce <__fp_szero>

00009284 <__mulsf3x>:
    9284:	81 df       	rcall	.-254    	; 0x9188 <__fp_split3>
    9286:	a0 f3       	brcs	.-24     	; 0x9270 <__mulsf3+0x4>

00009288 <__mulsf3_pse>:
    9288:	95 9f       	mul	r25, r21
    928a:	d1 f3       	breq	.-12     	; 0x9280 <__mulsf3+0x14>
    928c:	95 0f       	add	r25, r21
    928e:	50 e0       	ldi	r21, 0x00	; 0
    9290:	55 1f       	adc	r21, r21
    9292:	62 9f       	mul	r22, r18
    9294:	f0 01       	movw	r30, r0
    9296:	72 9f       	mul	r23, r18
    9298:	bb 27       	eor	r27, r27
    929a:	f0 0d       	add	r31, r0
    929c:	b1 1d       	adc	r27, r1
    929e:	63 9f       	mul	r22, r19
    92a0:	aa 27       	eor	r26, r26
    92a2:	f0 0d       	add	r31, r0
    92a4:	b1 1d       	adc	r27, r1
    92a6:	aa 1f       	adc	r26, r26
    92a8:	64 9f       	mul	r22, r20
    92aa:	66 27       	eor	r22, r22
    92ac:	b0 0d       	add	r27, r0
    92ae:	a1 1d       	adc	r26, r1
    92b0:	66 1f       	adc	r22, r22
    92b2:	82 9f       	mul	r24, r18
    92b4:	22 27       	eor	r18, r18
    92b6:	b0 0d       	add	r27, r0
    92b8:	a1 1d       	adc	r26, r1
    92ba:	62 1f       	adc	r22, r18
    92bc:	73 9f       	mul	r23, r19
    92be:	b0 0d       	add	r27, r0
    92c0:	a1 1d       	adc	r26, r1
    92c2:	62 1f       	adc	r22, r18
    92c4:	83 9f       	mul	r24, r19
    92c6:	a0 0d       	add	r26, r0
    92c8:	61 1d       	adc	r22, r1
    92ca:	22 1f       	adc	r18, r18
    92cc:	74 9f       	mul	r23, r20
    92ce:	33 27       	eor	r19, r19
    92d0:	a0 0d       	add	r26, r0
    92d2:	61 1d       	adc	r22, r1
    92d4:	23 1f       	adc	r18, r19
    92d6:	84 9f       	mul	r24, r20
    92d8:	60 0d       	add	r22, r0
    92da:	21 1d       	adc	r18, r1
    92dc:	82 2f       	mov	r24, r18
    92de:	76 2f       	mov	r23, r22
    92e0:	6a 2f       	mov	r22, r26
    92e2:	11 24       	eor	r1, r1
    92e4:	9f 57       	subi	r25, 0x7F	; 127
    92e6:	50 40       	sbci	r21, 0x00	; 0
    92e8:	8a f0       	brmi	.+34     	; 0x930c <__mulsf3_pse+0x84>
    92ea:	e1 f0       	breq	.+56     	; 0x9324 <__mulsf3_pse+0x9c>
    92ec:	88 23       	and	r24, r24
    92ee:	4a f0       	brmi	.+18     	; 0x9302 <__mulsf3_pse+0x7a>
    92f0:	ee 0f       	add	r30, r30
    92f2:	ff 1f       	adc	r31, r31
    92f4:	bb 1f       	adc	r27, r27
    92f6:	66 1f       	adc	r22, r22
    92f8:	77 1f       	adc	r23, r23
    92fa:	88 1f       	adc	r24, r24
    92fc:	91 50       	subi	r25, 0x01	; 1
    92fe:	50 40       	sbci	r21, 0x00	; 0
    9300:	a9 f7       	brne	.-22     	; 0x92ec <__mulsf3_pse+0x64>
    9302:	9e 3f       	cpi	r25, 0xFE	; 254
    9304:	51 05       	cpc	r21, r1
    9306:	70 f0       	brcs	.+28     	; 0x9324 <__mulsf3_pse+0x9c>
    9308:	17 cf       	rjmp	.-466    	; 0x9138 <__fp_inf>
    930a:	61 cf       	rjmp	.-318    	; 0x91ce <__fp_szero>
    930c:	5f 3f       	cpi	r21, 0xFF	; 255
    930e:	ec f3       	brlt	.-6      	; 0x930a <__mulsf3_pse+0x82>
    9310:	98 3e       	cpi	r25, 0xE8	; 232
    9312:	dc f3       	brlt	.-10     	; 0x930a <__mulsf3_pse+0x82>
    9314:	86 95       	lsr	r24
    9316:	77 95       	ror	r23
    9318:	67 95       	ror	r22
    931a:	b7 95       	ror	r27
    931c:	f7 95       	ror	r31
    931e:	e7 95       	ror	r30
    9320:	9f 5f       	subi	r25, 0xFF	; 255
    9322:	c1 f7       	brne	.-16     	; 0x9314 <__mulsf3_pse+0x8c>
    9324:	fe 2b       	or	r31, r30
    9326:	88 0f       	add	r24, r24
    9328:	91 1d       	adc	r25, r1
    932a:	96 95       	lsr	r25
    932c:	87 95       	ror	r24
    932e:	97 f9       	bld	r25, 7
    9330:	08 95       	ret

00009332 <pow>:
    9332:	fa 01       	movw	r30, r20
    9334:	ee 0f       	add	r30, r30
    9336:	ff 1f       	adc	r31, r31
    9338:	30 96       	adiw	r30, 0x00	; 0
    933a:	21 05       	cpc	r18, r1
    933c:	31 05       	cpc	r19, r1
    933e:	99 f1       	breq	.+102    	; 0x93a6 <pow+0x74>
    9340:	61 15       	cp	r22, r1
    9342:	71 05       	cpc	r23, r1
    9344:	61 f4       	brne	.+24     	; 0x935e <pow+0x2c>
    9346:	80 38       	cpi	r24, 0x80	; 128
    9348:	bf e3       	ldi	r27, 0x3F	; 63
    934a:	9b 07       	cpc	r25, r27
    934c:	49 f1       	breq	.+82     	; 0x93a0 <pow+0x6e>
    934e:	68 94       	set
    9350:	90 38       	cpi	r25, 0x80	; 128
    9352:	81 05       	cpc	r24, r1
    9354:	61 f0       	breq	.+24     	; 0x936e <pow+0x3c>
    9356:	80 38       	cpi	r24, 0x80	; 128
    9358:	bf ef       	ldi	r27, 0xFF	; 255
    935a:	9b 07       	cpc	r25, r27
    935c:	41 f0       	breq	.+16     	; 0x936e <pow+0x3c>
    935e:	99 23       	and	r25, r25
    9360:	42 f5       	brpl	.+80     	; 0x93b2 <pow+0x80>
    9362:	ff 3f       	cpi	r31, 0xFF	; 255
    9364:	e1 05       	cpc	r30, r1
    9366:	31 05       	cpc	r19, r1
    9368:	21 05       	cpc	r18, r1
    936a:	11 f1       	breq	.+68     	; 0x93b0 <pow+0x7e>
    936c:	e8 94       	clt
    936e:	08 94       	sec
    9370:	e7 95       	ror	r30
    9372:	d9 01       	movw	r26, r18
    9374:	aa 23       	and	r26, r26
    9376:	29 f4       	brne	.+10     	; 0x9382 <pow+0x50>
    9378:	ab 2f       	mov	r26, r27
    937a:	be 2f       	mov	r27, r30
    937c:	f8 5f       	subi	r31, 0xF8	; 248
    937e:	d0 f3       	brcs	.-12     	; 0x9374 <pow+0x42>
    9380:	10 c0       	rjmp	.+32     	; 0x93a2 <pow+0x70>
    9382:	ff 5f       	subi	r31, 0xFF	; 255
    9384:	70 f4       	brcc	.+28     	; 0x93a2 <pow+0x70>
    9386:	a6 95       	lsr	r26
    9388:	e0 f7       	brcc	.-8      	; 0x9382 <pow+0x50>
    938a:	f7 39       	cpi	r31, 0x97	; 151
    938c:	50 f0       	brcs	.+20     	; 0x93a2 <pow+0x70>
    938e:	19 f0       	breq	.+6      	; 0x9396 <pow+0x64>
    9390:	ff 3a       	cpi	r31, 0xAF	; 175
    9392:	38 f4       	brcc	.+14     	; 0x93a2 <pow+0x70>
    9394:	9f 77       	andi	r25, 0x7F	; 127
    9396:	9f 93       	push	r25
    9398:	0c d0       	rcall	.+24     	; 0x93b2 <pow+0x80>
    939a:	0f 90       	pop	r0
    939c:	07 fc       	sbrc	r0, 7
    939e:	90 58       	subi	r25, 0x80	; 128
    93a0:	08 95       	ret
    93a2:	3e f0       	brts	.+14     	; 0x93b2 <pow+0x80>
    93a4:	cf ce       	rjmp	.-610    	; 0x9144 <__fp_nan>
    93a6:	60 e0       	ldi	r22, 0x00	; 0
    93a8:	70 e0       	ldi	r23, 0x00	; 0
    93aa:	80 e8       	ldi	r24, 0x80	; 128
    93ac:	9f e3       	ldi	r25, 0x3F	; 63
    93ae:	08 95       	ret
    93b0:	4f e7       	ldi	r20, 0x7F	; 127
    93b2:	9f 77       	andi	r25, 0x7F	; 127
    93b4:	5f 93       	push	r21
    93b6:	4f 93       	push	r20
    93b8:	3f 93       	push	r19
    93ba:	2f 93       	push	r18
    93bc:	17 df       	rcall	.-466    	; 0x91ec <log>
    93be:	2f 91       	pop	r18
    93c0:	3f 91       	pop	r19
    93c2:	4f 91       	pop	r20
    93c4:	5f 91       	pop	r21
    93c6:	52 df       	rcall	.-348    	; 0x926c <__mulsf3>
    93c8:	05 c0       	rjmp	.+10     	; 0x93d4 <exp>
    93ca:	19 f4       	brne	.+6      	; 0x93d2 <pow+0xa0>
    93cc:	0e f0       	brts	.+2      	; 0x93d0 <pow+0x9e>
    93ce:	b4 ce       	rjmp	.-664    	; 0x9138 <__fp_inf>
    93d0:	fd ce       	rjmp	.-518    	; 0x91cc <__fp_zero>
    93d2:	b8 ce       	rjmp	.-656    	; 0x9144 <__fp_nan>

000093d4 <exp>:
    93d4:	e1 de       	rcall	.-574    	; 0x9198 <__fp_splitA>
    93d6:	c8 f3       	brcs	.-14     	; 0x93ca <pow+0x98>
    93d8:	96 38       	cpi	r25, 0x86	; 134
    93da:	c0 f7       	brcc	.-16     	; 0x93cc <pow+0x9a>
    93dc:	07 f8       	bld	r0, 7
    93de:	0f 92       	push	r0
    93e0:	e8 94       	clt
    93e2:	2b e3       	ldi	r18, 0x3B	; 59
    93e4:	3a ea       	ldi	r19, 0xAA	; 170
    93e6:	48 eb       	ldi	r20, 0xB8	; 184
    93e8:	5f e7       	ldi	r21, 0x7F	; 127
    93ea:	4e df       	rcall	.-356    	; 0x9288 <__mulsf3_pse>
    93ec:	0f 92       	push	r0
    93ee:	0f 92       	push	r0
    93f0:	0f 92       	push	r0
    93f2:	4d b7       	in	r20, 0x3d	; 61
    93f4:	5e b7       	in	r21, 0x3e	; 62
    93f6:	0f 92       	push	r0
    93f8:	ad d0       	rcall	.+346    	; 0x9554 <modf>
    93fa:	e2 e1       	ldi	r30, 0x12	; 18
    93fc:	f1 e0       	ldi	r31, 0x01	; 1
    93fe:	48 d0       	rcall	.+144    	; 0x9490 <__fp_powser>
    9400:	4f 91       	pop	r20
    9402:	5f 91       	pop	r21
    9404:	ef 91       	pop	r30
    9406:	ff 91       	pop	r31
    9408:	e5 95       	asr	r30
    940a:	ee 1f       	adc	r30, r30
    940c:	ff 1f       	adc	r31, r31
    940e:	49 f0       	breq	.+18     	; 0x9422 <exp+0x4e>
    9410:	fe 57       	subi	r31, 0x7E	; 126
    9412:	e0 68       	ori	r30, 0x80	; 128
    9414:	44 27       	eor	r20, r20
    9416:	ee 0f       	add	r30, r30
    9418:	44 1f       	adc	r20, r20
    941a:	fa 95       	dec	r31
    941c:	e1 f7       	brne	.-8      	; 0x9416 <exp+0x42>
    941e:	41 95       	neg	r20
    9420:	55 0b       	sbc	r21, r21
    9422:	64 d0       	rcall	.+200    	; 0x94ec <ldexp>
    9424:	0f 90       	pop	r0
    9426:	07 fe       	sbrs	r0, 7
    9428:	58 c0       	rjmp	.+176    	; 0x94da <inverse>
    942a:	08 95       	ret

0000942c <__fp_cmp>:
    942c:	99 0f       	add	r25, r25
    942e:	00 08       	sbc	r0, r0
    9430:	55 0f       	add	r21, r21
    9432:	aa 0b       	sbc	r26, r26
    9434:	e0 e8       	ldi	r30, 0x80	; 128
    9436:	fe ef       	ldi	r31, 0xFE	; 254
    9438:	16 16       	cp	r1, r22
    943a:	17 06       	cpc	r1, r23
    943c:	e8 07       	cpc	r30, r24
    943e:	f9 07       	cpc	r31, r25
    9440:	c0 f0       	brcs	.+48     	; 0x9472 <__fp_cmp+0x46>
    9442:	12 16       	cp	r1, r18
    9444:	13 06       	cpc	r1, r19
    9446:	e4 07       	cpc	r30, r20
    9448:	f5 07       	cpc	r31, r21
    944a:	98 f0       	brcs	.+38     	; 0x9472 <__fp_cmp+0x46>
    944c:	62 1b       	sub	r22, r18
    944e:	73 0b       	sbc	r23, r19
    9450:	84 0b       	sbc	r24, r20
    9452:	95 0b       	sbc	r25, r21
    9454:	39 f4       	brne	.+14     	; 0x9464 <__fp_cmp+0x38>
    9456:	0a 26       	eor	r0, r26
    9458:	61 f0       	breq	.+24     	; 0x9472 <__fp_cmp+0x46>
    945a:	23 2b       	or	r18, r19
    945c:	24 2b       	or	r18, r20
    945e:	25 2b       	or	r18, r21
    9460:	21 f4       	brne	.+8      	; 0x946a <__fp_cmp+0x3e>
    9462:	08 95       	ret
    9464:	0a 26       	eor	r0, r26
    9466:	09 f4       	brne	.+2      	; 0x946a <__fp_cmp+0x3e>
    9468:	a1 40       	sbci	r26, 0x01	; 1
    946a:	a6 95       	lsr	r26
    946c:	8f ef       	ldi	r24, 0xFF	; 255
    946e:	81 1d       	adc	r24, r1
    9470:	81 1d       	adc	r24, r1
    9472:	08 95       	ret

00009474 <__fp_mpack>:
    9474:	9f 3f       	cpi	r25, 0xFF	; 255
    9476:	31 f0       	breq	.+12     	; 0x9484 <__fp_mpack_finite+0xc>

00009478 <__fp_mpack_finite>:
    9478:	91 50       	subi	r25, 0x01	; 1
    947a:	20 f4       	brcc	.+8      	; 0x9484 <__fp_mpack_finite+0xc>
    947c:	87 95       	ror	r24
    947e:	77 95       	ror	r23
    9480:	67 95       	ror	r22
    9482:	b7 95       	ror	r27
    9484:	88 0f       	add	r24, r24
    9486:	91 1d       	adc	r25, r1
    9488:	96 95       	lsr	r25
    948a:	87 95       	ror	r24
    948c:	97 f9       	bld	r25, 7
    948e:	08 95       	ret

00009490 <__fp_powser>:
    9490:	df 93       	push	r29
    9492:	cf 93       	push	r28
    9494:	1f 93       	push	r17
    9496:	0f 93       	push	r16
    9498:	ff 92       	push	r15
    949a:	ef 92       	push	r14
    949c:	df 92       	push	r13
    949e:	7b 01       	movw	r14, r22
    94a0:	8c 01       	movw	r16, r24
    94a2:	68 94       	set
    94a4:	05 c0       	rjmp	.+10     	; 0x94b0 <__fp_powser+0x20>
    94a6:	da 2e       	mov	r13, r26
    94a8:	ef 01       	movw	r28, r30
    94aa:	ec de       	rcall	.-552    	; 0x9284 <__mulsf3x>
    94ac:	fe 01       	movw	r30, r28
    94ae:	e8 94       	clt
    94b0:	a5 91       	lpm	r26, Z+
    94b2:	25 91       	lpm	r18, Z+
    94b4:	35 91       	lpm	r19, Z+
    94b6:	45 91       	lpm	r20, Z+
    94b8:	55 91       	lpm	r21, Z+
    94ba:	ae f3       	brts	.-22     	; 0x94a6 <__fp_powser+0x16>
    94bc:	ef 01       	movw	r28, r30
    94be:	18 dd       	rcall	.-1488   	; 0x8ef0 <__addsf3x>
    94c0:	fe 01       	movw	r30, r28
    94c2:	97 01       	movw	r18, r14
    94c4:	a8 01       	movw	r20, r16
    94c6:	da 94       	dec	r13
    94c8:	79 f7       	brne	.-34     	; 0x94a8 <__fp_powser+0x18>
    94ca:	df 90       	pop	r13
    94cc:	ef 90       	pop	r14
    94ce:	ff 90       	pop	r15
    94d0:	0f 91       	pop	r16
    94d2:	1f 91       	pop	r17
    94d4:	cf 91       	pop	r28
    94d6:	df 91       	pop	r29
    94d8:	08 95       	ret

000094da <inverse>:
    94da:	9b 01       	movw	r18, r22
    94dc:	ac 01       	movw	r20, r24
    94de:	60 e0       	ldi	r22, 0x00	; 0
    94e0:	70 e0       	ldi	r23, 0x00	; 0
    94e2:	80 e8       	ldi	r24, 0x80	; 128
    94e4:	9f e3       	ldi	r25, 0x3F	; 63
    94e6:	57 cd       	rjmp	.-1362   	; 0x8f96 <__divsf3>
    94e8:	27 ce       	rjmp	.-946    	; 0x9138 <__fp_inf>
    94ea:	c4 cf       	rjmp	.-120    	; 0x9474 <__fp_mpack>

000094ec <ldexp>:
    94ec:	55 de       	rcall	.-854    	; 0x9198 <__fp_splitA>
    94ee:	e8 f3       	brcs	.-6      	; 0x94ea <inverse+0x10>
    94f0:	99 23       	and	r25, r25
    94f2:	d9 f3       	breq	.-10     	; 0x94ea <inverse+0x10>
    94f4:	94 0f       	add	r25, r20
    94f6:	51 1d       	adc	r21, r1
    94f8:	bb f3       	brvs	.-18     	; 0x94e8 <inverse+0xe>
    94fa:	91 50       	subi	r25, 0x01	; 1
    94fc:	50 40       	sbci	r21, 0x00	; 0
    94fe:	94 f0       	brlt	.+36     	; 0x9524 <ldexp+0x38>
    9500:	59 f0       	breq	.+22     	; 0x9518 <ldexp+0x2c>
    9502:	88 23       	and	r24, r24
    9504:	32 f0       	brmi	.+12     	; 0x9512 <ldexp+0x26>
    9506:	66 0f       	add	r22, r22
    9508:	77 1f       	adc	r23, r23
    950a:	88 1f       	adc	r24, r24
    950c:	91 50       	subi	r25, 0x01	; 1
    950e:	50 40       	sbci	r21, 0x00	; 0
    9510:	c1 f7       	brne	.-16     	; 0x9502 <ldexp+0x16>
    9512:	9e 3f       	cpi	r25, 0xFE	; 254
    9514:	51 05       	cpc	r21, r1
    9516:	44 f7       	brge	.-48     	; 0x94e8 <inverse+0xe>
    9518:	88 0f       	add	r24, r24
    951a:	91 1d       	adc	r25, r1
    951c:	96 95       	lsr	r25
    951e:	87 95       	ror	r24
    9520:	97 f9       	bld	r25, 7
    9522:	08 95       	ret
    9524:	5f 3f       	cpi	r21, 0xFF	; 255
    9526:	ac f0       	brlt	.+42     	; 0x9552 <ldexp+0x66>
    9528:	98 3e       	cpi	r25, 0xE8	; 232
    952a:	9c f0       	brlt	.+38     	; 0x9552 <ldexp+0x66>
    952c:	bb 27       	eor	r27, r27
    952e:	86 95       	lsr	r24
    9530:	77 95       	ror	r23
    9532:	67 95       	ror	r22
    9534:	b7 95       	ror	r27
    9536:	08 f4       	brcc	.+2      	; 0x953a <ldexp+0x4e>
    9538:	b1 60       	ori	r27, 0x01	; 1
    953a:	93 95       	inc	r25
    953c:	c1 f7       	brne	.-16     	; 0x952e <ldexp+0x42>
    953e:	bb 0f       	add	r27, r27
    9540:	58 f7       	brcc	.-42     	; 0x9518 <ldexp+0x2c>
    9542:	11 f4       	brne	.+4      	; 0x9548 <ldexp+0x5c>
    9544:	60 ff       	sbrs	r22, 0
    9546:	e8 cf       	rjmp	.-48     	; 0x9518 <ldexp+0x2c>
    9548:	6f 5f       	subi	r22, 0xFF	; 255
    954a:	7f 4f       	sbci	r23, 0xFF	; 255
    954c:	8f 4f       	sbci	r24, 0xFF	; 255
    954e:	9f 4f       	sbci	r25, 0xFF	; 255
    9550:	e3 cf       	rjmp	.-58     	; 0x9518 <ldexp+0x2c>
    9552:	3d ce       	rjmp	.-902    	; 0x91ce <__fp_szero>

00009554 <modf>:
    9554:	fa 01       	movw	r30, r20
    9556:	dc 01       	movw	r26, r24
    9558:	aa 0f       	add	r26, r26
    955a:	bb 1f       	adc	r27, r27
    955c:	9b 01       	movw	r18, r22
    955e:	ac 01       	movw	r20, r24
    9560:	bf 57       	subi	r27, 0x7F	; 127
    9562:	28 f4       	brcc	.+10     	; 0x956e <modf+0x1a>
    9564:	22 27       	eor	r18, r18
    9566:	33 27       	eor	r19, r19
    9568:	44 27       	eor	r20, r20
    956a:	50 78       	andi	r21, 0x80	; 128
    956c:	1f c0       	rjmp	.+62     	; 0x95ac <modf+0x58>
    956e:	b7 51       	subi	r27, 0x17	; 23
    9570:	88 f4       	brcc	.+34     	; 0x9594 <modf+0x40>
    9572:	ab 2f       	mov	r26, r27
    9574:	00 24       	eor	r0, r0
    9576:	46 95       	lsr	r20
    9578:	37 95       	ror	r19
    957a:	27 95       	ror	r18
    957c:	01 1c       	adc	r0, r1
    957e:	a3 95       	inc	r26
    9580:	d2 f3       	brmi	.-12     	; 0x9576 <modf+0x22>
    9582:	00 20       	and	r0, r0
    9584:	69 f0       	breq	.+26     	; 0x95a0 <modf+0x4c>
    9586:	22 0f       	add	r18, r18
    9588:	33 1f       	adc	r19, r19
    958a:	44 1f       	adc	r20, r20
    958c:	b3 95       	inc	r27
    958e:	da f3       	brmi	.-10     	; 0x9586 <modf+0x32>
    9590:	0d d0       	rcall	.+26     	; 0x95ac <modf+0x58>
    9592:	9c cc       	rjmp	.-1736   	; 0x8ecc <__subsf3>
    9594:	61 30       	cpi	r22, 0x01	; 1
    9596:	71 05       	cpc	r23, r1
    9598:	a0 e8       	ldi	r26, 0x80	; 128
    959a:	8a 07       	cpc	r24, r26
    959c:	b9 46       	sbci	r27, 0x69	; 105
    959e:	30 f4       	brcc	.+12     	; 0x95ac <modf+0x58>
    95a0:	9b 01       	movw	r18, r22
    95a2:	ac 01       	movw	r20, r24
    95a4:	66 27       	eor	r22, r22
    95a6:	77 27       	eor	r23, r23
    95a8:	88 27       	eor	r24, r24
    95aa:	90 78       	andi	r25, 0x80	; 128
    95ac:	30 96       	adiw	r30, 0x00	; 0
    95ae:	21 f0       	breq	.+8      	; 0x95b8 <modf+0x64>
    95b0:	20 83       	st	Z, r18
    95b2:	31 83       	std	Z+1, r19	; 0x01
    95b4:	42 83       	std	Z+2, r20	; 0x02
    95b6:	53 83       	std	Z+3, r21	; 0x03
    95b8:	08 95       	ret

000095ba <__mulsi3>:
    95ba:	62 9f       	mul	r22, r18
    95bc:	d0 01       	movw	r26, r0
    95be:	73 9f       	mul	r23, r19
    95c0:	f0 01       	movw	r30, r0
    95c2:	82 9f       	mul	r24, r18
    95c4:	e0 0d       	add	r30, r0
    95c6:	f1 1d       	adc	r31, r1
    95c8:	64 9f       	mul	r22, r20
    95ca:	e0 0d       	add	r30, r0
    95cc:	f1 1d       	adc	r31, r1
    95ce:	92 9f       	mul	r25, r18
    95d0:	f0 0d       	add	r31, r0
    95d2:	83 9f       	mul	r24, r19
    95d4:	f0 0d       	add	r31, r0
    95d6:	74 9f       	mul	r23, r20
    95d8:	f0 0d       	add	r31, r0
    95da:	65 9f       	mul	r22, r21
    95dc:	f0 0d       	add	r31, r0
    95de:	99 27       	eor	r25, r25
    95e0:	72 9f       	mul	r23, r18
    95e2:	b0 0d       	add	r27, r0
    95e4:	e1 1d       	adc	r30, r1
    95e6:	f9 1f       	adc	r31, r25
    95e8:	63 9f       	mul	r22, r19
    95ea:	b0 0d       	add	r27, r0
    95ec:	e1 1d       	adc	r30, r1
    95ee:	f9 1f       	adc	r31, r25
    95f0:	bd 01       	movw	r22, r26
    95f2:	cf 01       	movw	r24, r30
    95f4:	11 24       	eor	r1, r1
    95f6:	08 95       	ret

000095f8 <__udivmodhi4>:
    95f8:	aa 1b       	sub	r26, r26
    95fa:	bb 1b       	sub	r27, r27
    95fc:	51 e1       	ldi	r21, 0x11	; 17
    95fe:	07 c0       	rjmp	.+14     	; 0x960e <__udivmodhi4_ep>

00009600 <__udivmodhi4_loop>:
    9600:	aa 1f       	adc	r26, r26
    9602:	bb 1f       	adc	r27, r27
    9604:	a6 17       	cp	r26, r22
    9606:	b7 07       	cpc	r27, r23
    9608:	10 f0       	brcs	.+4      	; 0x960e <__udivmodhi4_ep>
    960a:	a6 1b       	sub	r26, r22
    960c:	b7 0b       	sbc	r27, r23

0000960e <__udivmodhi4_ep>:
    960e:	88 1f       	adc	r24, r24
    9610:	99 1f       	adc	r25, r25
    9612:	5a 95       	dec	r21
    9614:	a9 f7       	brne	.-22     	; 0x9600 <__udivmodhi4_loop>
    9616:	80 95       	com	r24
    9618:	90 95       	com	r25
    961a:	bc 01       	movw	r22, r24
    961c:	cd 01       	movw	r24, r26
    961e:	08 95       	ret

00009620 <__udivmodsi4>:
    9620:	a1 e2       	ldi	r26, 0x21	; 33
    9622:	1a 2e       	mov	r1, r26
    9624:	aa 1b       	sub	r26, r26
    9626:	bb 1b       	sub	r27, r27
    9628:	fd 01       	movw	r30, r26
    962a:	0d c0       	rjmp	.+26     	; 0x9646 <__udivmodsi4_ep>

0000962c <__udivmodsi4_loop>:
    962c:	aa 1f       	adc	r26, r26
    962e:	bb 1f       	adc	r27, r27
    9630:	ee 1f       	adc	r30, r30
    9632:	ff 1f       	adc	r31, r31
    9634:	a2 17       	cp	r26, r18
    9636:	b3 07       	cpc	r27, r19
    9638:	e4 07       	cpc	r30, r20
    963a:	f5 07       	cpc	r31, r21
    963c:	20 f0       	brcs	.+8      	; 0x9646 <__udivmodsi4_ep>
    963e:	a2 1b       	sub	r26, r18
    9640:	b3 0b       	sbc	r27, r19
    9642:	e4 0b       	sbc	r30, r20
    9644:	f5 0b       	sbc	r31, r21

00009646 <__udivmodsi4_ep>:
    9646:	66 1f       	adc	r22, r22
    9648:	77 1f       	adc	r23, r23
    964a:	88 1f       	adc	r24, r24
    964c:	99 1f       	adc	r25, r25
    964e:	1a 94       	dec	r1
    9650:	69 f7       	brne	.-38     	; 0x962c <__udivmodsi4_loop>
    9652:	60 95       	com	r22
    9654:	70 95       	com	r23
    9656:	80 95       	com	r24
    9658:	90 95       	com	r25
    965a:	9b 01       	movw	r18, r22
    965c:	ac 01       	movw	r20, r24
    965e:	bd 01       	movw	r22, r26
    9660:	cf 01       	movw	r24, r30
    9662:	08 95       	ret

00009664 <__prologue_saves__>:
    9664:	2f 92       	push	r2
    9666:	3f 92       	push	r3
    9668:	4f 92       	push	r4
    966a:	5f 92       	push	r5
    966c:	6f 92       	push	r6
    966e:	7f 92       	push	r7
    9670:	8f 92       	push	r8
    9672:	9f 92       	push	r9
    9674:	af 92       	push	r10
    9676:	bf 92       	push	r11
    9678:	cf 92       	push	r12
    967a:	df 92       	push	r13
    967c:	ef 92       	push	r14
    967e:	ff 92       	push	r15
    9680:	0f 93       	push	r16
    9682:	1f 93       	push	r17
    9684:	cf 93       	push	r28
    9686:	df 93       	push	r29
    9688:	cd b7       	in	r28, 0x3d	; 61
    968a:	de b7       	in	r29, 0x3e	; 62
    968c:	ca 1b       	sub	r28, r26
    968e:	db 0b       	sbc	r29, r27
    9690:	0f b6       	in	r0, 0x3f	; 63
    9692:	f8 94       	cli
    9694:	de bf       	out	0x3e, r29	; 62
    9696:	0f be       	out	0x3f, r0	; 63
    9698:	cd bf       	out	0x3d, r28	; 61
    969a:	09 94       	ijmp

0000969c <__epilogue_restores__>:
    969c:	2a 88       	ldd	r2, Y+18	; 0x12
    969e:	39 88       	ldd	r3, Y+17	; 0x11
    96a0:	48 88       	ldd	r4, Y+16	; 0x10
    96a2:	5f 84       	ldd	r5, Y+15	; 0x0f
    96a4:	6e 84       	ldd	r6, Y+14	; 0x0e
    96a6:	7d 84       	ldd	r7, Y+13	; 0x0d
    96a8:	8c 84       	ldd	r8, Y+12	; 0x0c
    96aa:	9b 84       	ldd	r9, Y+11	; 0x0b
    96ac:	aa 84       	ldd	r10, Y+10	; 0x0a
    96ae:	b9 84       	ldd	r11, Y+9	; 0x09
    96b0:	c8 84       	ldd	r12, Y+8	; 0x08
    96b2:	df 80       	ldd	r13, Y+7	; 0x07
    96b4:	ee 80       	ldd	r14, Y+6	; 0x06
    96b6:	fd 80       	ldd	r15, Y+5	; 0x05
    96b8:	0c 81       	ldd	r16, Y+4	; 0x04
    96ba:	1b 81       	ldd	r17, Y+3	; 0x03
    96bc:	aa 81       	ldd	r26, Y+2	; 0x02
    96be:	b9 81       	ldd	r27, Y+1	; 0x01
    96c0:	ce 0f       	add	r28, r30
    96c2:	d1 1d       	adc	r29, r1
    96c4:	0f b6       	in	r0, 0x3f	; 63
    96c6:	f8 94       	cli
    96c8:	de bf       	out	0x3e, r29	; 62
    96ca:	0f be       	out	0x3f, r0	; 63
    96cc:	cd bf       	out	0x3d, r28	; 61
    96ce:	ed 01       	movw	r28, r26
    96d0:	08 95       	ret

000096d2 <__ftoa_engine>:
    96d2:	28 30       	cpi	r18, 0x08	; 8
    96d4:	08 f0       	brcs	.+2      	; 0x96d8 <__ftoa_engine+0x6>
    96d6:	27 e0       	ldi	r18, 0x07	; 7
    96d8:	33 27       	eor	r19, r19
    96da:	da 01       	movw	r26, r20
    96dc:	99 0f       	add	r25, r25
    96de:	31 1d       	adc	r19, r1
    96e0:	87 fd       	sbrc	r24, 7
    96e2:	91 60       	ori	r25, 0x01	; 1
    96e4:	00 96       	adiw	r24, 0x00	; 0
    96e6:	61 05       	cpc	r22, r1
    96e8:	71 05       	cpc	r23, r1
    96ea:	39 f4       	brne	.+14     	; 0x96fa <__ftoa_engine+0x28>
    96ec:	32 60       	ori	r19, 0x02	; 2
    96ee:	2e 5f       	subi	r18, 0xFE	; 254
    96f0:	3d 93       	st	X+, r19
    96f2:	30 e3       	ldi	r19, 0x30	; 48
    96f4:	2a 95       	dec	r18
    96f6:	e1 f7       	brne	.-8      	; 0x96f0 <__ftoa_engine+0x1e>
    96f8:	08 95       	ret
    96fa:	9f 3f       	cpi	r25, 0xFF	; 255
    96fc:	30 f0       	brcs	.+12     	; 0x970a <__ftoa_engine+0x38>
    96fe:	80 38       	cpi	r24, 0x80	; 128
    9700:	71 05       	cpc	r23, r1
    9702:	61 05       	cpc	r22, r1
    9704:	09 f0       	breq	.+2      	; 0x9708 <__ftoa_engine+0x36>
    9706:	3c 5f       	subi	r19, 0xFC	; 252
    9708:	3c 5f       	subi	r19, 0xFC	; 252
    970a:	3d 93       	st	X+, r19
    970c:	91 30       	cpi	r25, 0x01	; 1
    970e:	08 f0       	brcs	.+2      	; 0x9712 <__ftoa_engine+0x40>
    9710:	80 68       	ori	r24, 0x80	; 128
    9712:	91 1d       	adc	r25, r1
    9714:	df 93       	push	r29
    9716:	cf 93       	push	r28
    9718:	1f 93       	push	r17
    971a:	0f 93       	push	r16
    971c:	ff 92       	push	r15
    971e:	ef 92       	push	r14
    9720:	19 2f       	mov	r17, r25
    9722:	98 7f       	andi	r25, 0xF8	; 248
    9724:	96 95       	lsr	r25
    9726:	e9 2f       	mov	r30, r25
    9728:	96 95       	lsr	r25
    972a:	96 95       	lsr	r25
    972c:	e9 0f       	add	r30, r25
    972e:	ff 27       	eor	r31, r31
    9730:	e0 52       	subi	r30, 0x20	; 32
    9732:	f6 4f       	sbci	r31, 0xF6	; 246
    9734:	99 27       	eor	r25, r25
    9736:	33 27       	eor	r19, r19
    9738:	ee 24       	eor	r14, r14
    973a:	ff 24       	eor	r15, r15
    973c:	a7 01       	movw	r20, r14
    973e:	e7 01       	movw	r28, r14
    9740:	05 90       	lpm	r0, Z+
    9742:	08 94       	sec
    9744:	07 94       	ror	r0
    9746:	28 f4       	brcc	.+10     	; 0x9752 <__ftoa_engine+0x80>
    9748:	36 0f       	add	r19, r22
    974a:	e7 1e       	adc	r14, r23
    974c:	f8 1e       	adc	r15, r24
    974e:	49 1f       	adc	r20, r25
    9750:	51 1d       	adc	r21, r1
    9752:	66 0f       	add	r22, r22
    9754:	77 1f       	adc	r23, r23
    9756:	88 1f       	adc	r24, r24
    9758:	99 1f       	adc	r25, r25
    975a:	06 94       	lsr	r0
    975c:	a1 f7       	brne	.-24     	; 0x9746 <__ftoa_engine+0x74>
    975e:	05 90       	lpm	r0, Z+
    9760:	07 94       	ror	r0
    9762:	28 f4       	brcc	.+10     	; 0x976e <__ftoa_engine+0x9c>
    9764:	e7 0e       	add	r14, r23
    9766:	f8 1e       	adc	r15, r24
    9768:	49 1f       	adc	r20, r25
    976a:	56 1f       	adc	r21, r22
    976c:	c1 1d       	adc	r28, r1
    976e:	77 0f       	add	r23, r23
    9770:	88 1f       	adc	r24, r24
    9772:	99 1f       	adc	r25, r25
    9774:	66 1f       	adc	r22, r22
    9776:	06 94       	lsr	r0
    9778:	a1 f7       	brne	.-24     	; 0x9762 <__ftoa_engine+0x90>
    977a:	05 90       	lpm	r0, Z+
    977c:	07 94       	ror	r0
    977e:	28 f4       	brcc	.+10     	; 0x978a <__ftoa_engine+0xb8>
    9780:	f8 0e       	add	r15, r24
    9782:	49 1f       	adc	r20, r25
    9784:	56 1f       	adc	r21, r22
    9786:	c7 1f       	adc	r28, r23
    9788:	d1 1d       	adc	r29, r1
    978a:	88 0f       	add	r24, r24
    978c:	99 1f       	adc	r25, r25
    978e:	66 1f       	adc	r22, r22
    9790:	77 1f       	adc	r23, r23
    9792:	06 94       	lsr	r0
    9794:	a1 f7       	brne	.-24     	; 0x977e <__ftoa_engine+0xac>
    9796:	05 90       	lpm	r0, Z+
    9798:	07 94       	ror	r0
    979a:	20 f4       	brcc	.+8      	; 0x97a4 <__ftoa_engine+0xd2>
    979c:	49 0f       	add	r20, r25
    979e:	56 1f       	adc	r21, r22
    97a0:	c7 1f       	adc	r28, r23
    97a2:	d8 1f       	adc	r29, r24
    97a4:	99 0f       	add	r25, r25
    97a6:	66 1f       	adc	r22, r22
    97a8:	77 1f       	adc	r23, r23
    97aa:	88 1f       	adc	r24, r24
    97ac:	06 94       	lsr	r0
    97ae:	a9 f7       	brne	.-22     	; 0x979a <__ftoa_engine+0xc8>
    97b0:	84 91       	lpm	r24, Z+
    97b2:	10 95       	com	r17
    97b4:	17 70       	andi	r17, 0x07	; 7
    97b6:	41 f0       	breq	.+16     	; 0x97c8 <__ftoa_engine+0xf6>
    97b8:	d6 95       	lsr	r29
    97ba:	c7 95       	ror	r28
    97bc:	57 95       	ror	r21
    97be:	47 95       	ror	r20
    97c0:	f7 94       	ror	r15
    97c2:	e7 94       	ror	r14
    97c4:	1a 95       	dec	r17
    97c6:	c1 f7       	brne	.-16     	; 0x97b8 <__ftoa_engine+0xe6>
    97c8:	e6 e8       	ldi	r30, 0x86	; 134
    97ca:	f9 e0       	ldi	r31, 0x09	; 9
    97cc:	68 94       	set
    97ce:	15 90       	lpm	r1, Z+
    97d0:	15 91       	lpm	r17, Z+
    97d2:	35 91       	lpm	r19, Z+
    97d4:	65 91       	lpm	r22, Z+
    97d6:	95 91       	lpm	r25, Z+
    97d8:	05 90       	lpm	r0, Z+
    97da:	7f e2       	ldi	r23, 0x2F	; 47
    97dc:	73 95       	inc	r23
    97de:	e1 18       	sub	r14, r1
    97e0:	f1 0a       	sbc	r15, r17
    97e2:	43 0b       	sbc	r20, r19
    97e4:	56 0b       	sbc	r21, r22
    97e6:	c9 0b       	sbc	r28, r25
    97e8:	d0 09       	sbc	r29, r0
    97ea:	c0 f7       	brcc	.-16     	; 0x97dc <__ftoa_engine+0x10a>
    97ec:	e1 0c       	add	r14, r1
    97ee:	f1 1e       	adc	r15, r17
    97f0:	43 1f       	adc	r20, r19
    97f2:	56 1f       	adc	r21, r22
    97f4:	c9 1f       	adc	r28, r25
    97f6:	d0 1d       	adc	r29, r0
    97f8:	7e f4       	brtc	.+30     	; 0x9818 <__ftoa_engine+0x146>
    97fa:	70 33       	cpi	r23, 0x30	; 48
    97fc:	11 f4       	brne	.+4      	; 0x9802 <__ftoa_engine+0x130>
    97fe:	8a 95       	dec	r24
    9800:	e6 cf       	rjmp	.-52     	; 0x97ce <__ftoa_engine+0xfc>
    9802:	e8 94       	clt
    9804:	01 50       	subi	r16, 0x01	; 1
    9806:	30 f0       	brcs	.+12     	; 0x9814 <__ftoa_engine+0x142>
    9808:	08 0f       	add	r16, r24
    980a:	0a f4       	brpl	.+2      	; 0x980e <__ftoa_engine+0x13c>
    980c:	00 27       	eor	r16, r16
    980e:	02 17       	cp	r16, r18
    9810:	08 f4       	brcc	.+2      	; 0x9814 <__ftoa_engine+0x142>
    9812:	20 2f       	mov	r18, r16
    9814:	23 95       	inc	r18
    9816:	02 2f       	mov	r16, r18
    9818:	7a 33       	cpi	r23, 0x3A	; 58
    981a:	28 f0       	brcs	.+10     	; 0x9826 <__ftoa_engine+0x154>
    981c:	79 e3       	ldi	r23, 0x39	; 57
    981e:	7d 93       	st	X+, r23
    9820:	2a 95       	dec	r18
    9822:	e9 f7       	brne	.-6      	; 0x981e <__ftoa_engine+0x14c>
    9824:	10 c0       	rjmp	.+32     	; 0x9846 <__ftoa_engine+0x174>
    9826:	7d 93       	st	X+, r23
    9828:	2a 95       	dec	r18
    982a:	89 f6       	brne	.-94     	; 0x97ce <__ftoa_engine+0xfc>
    982c:	06 94       	lsr	r0
    982e:	97 95       	ror	r25
    9830:	67 95       	ror	r22
    9832:	37 95       	ror	r19
    9834:	17 95       	ror	r17
    9836:	17 94       	ror	r1
    9838:	e1 18       	sub	r14, r1
    983a:	f1 0a       	sbc	r15, r17
    983c:	43 0b       	sbc	r20, r19
    983e:	56 0b       	sbc	r21, r22
    9840:	c9 0b       	sbc	r28, r25
    9842:	d0 09       	sbc	r29, r0
    9844:	98 f0       	brcs	.+38     	; 0x986c <__ftoa_engine+0x19a>
    9846:	23 95       	inc	r18
    9848:	7e 91       	ld	r23, -X
    984a:	73 95       	inc	r23
    984c:	7a 33       	cpi	r23, 0x3A	; 58
    984e:	08 f0       	brcs	.+2      	; 0x9852 <__ftoa_engine+0x180>
    9850:	70 e3       	ldi	r23, 0x30	; 48
    9852:	7c 93       	st	X, r23
    9854:	20 13       	cpse	r18, r16
    9856:	b8 f7       	brcc	.-18     	; 0x9846 <__ftoa_engine+0x174>
    9858:	7e 91       	ld	r23, -X
    985a:	70 61       	ori	r23, 0x10	; 16
    985c:	7d 93       	st	X+, r23
    985e:	30 f0       	brcs	.+12     	; 0x986c <__ftoa_engine+0x19a>
    9860:	83 95       	inc	r24
    9862:	71 e3       	ldi	r23, 0x31	; 49
    9864:	7d 93       	st	X+, r23
    9866:	70 e3       	ldi	r23, 0x30	; 48
    9868:	2a 95       	dec	r18
    986a:	e1 f7       	brne	.-8      	; 0x9864 <__ftoa_engine+0x192>
    986c:	11 24       	eor	r1, r1
    986e:	ef 90       	pop	r14
    9870:	ff 90       	pop	r15
    9872:	0f 91       	pop	r16
    9874:	1f 91       	pop	r17
    9876:	cf 91       	pop	r28
    9878:	df 91       	pop	r29
    987a:	99 27       	eor	r25, r25
    987c:	87 fd       	sbrc	r24, 7
    987e:	90 95       	com	r25
    9880:	08 95       	ret

00009882 <strnlen_P>:
    9882:	fc 01       	movw	r30, r24
    9884:	05 90       	lpm	r0, Z+
    9886:	61 50       	subi	r22, 0x01	; 1
    9888:	70 40       	sbci	r23, 0x00	; 0
    988a:	01 10       	cpse	r0, r1
    988c:	d8 f7       	brcc	.-10     	; 0x9884 <strnlen_P+0x2>
    988e:	80 95       	com	r24
    9890:	90 95       	com	r25
    9892:	8e 0f       	add	r24, r30
    9894:	9f 1f       	adc	r25, r31
    9896:	08 95       	ret

00009898 <strnlen>:
    9898:	fc 01       	movw	r30, r24
    989a:	61 50       	subi	r22, 0x01	; 1
    989c:	70 40       	sbci	r23, 0x00	; 0
    989e:	01 90       	ld	r0, Z+
    98a0:	01 10       	cpse	r0, r1
    98a2:	d8 f7       	brcc	.-10     	; 0x989a <strnlen+0x2>
    98a4:	80 95       	com	r24
    98a6:	90 95       	com	r25
    98a8:	8e 0f       	add	r24, r30
    98aa:	9f 1f       	adc	r25, r31
    98ac:	08 95       	ret

000098ae <fdevopen>:
    98ae:	0f 93       	push	r16
    98b0:	1f 93       	push	r17
    98b2:	cf 93       	push	r28
    98b4:	df 93       	push	r29
    98b6:	8c 01       	movw	r16, r24
    98b8:	eb 01       	movw	r28, r22
    98ba:	00 97       	sbiw	r24, 0x00	; 0
    98bc:	31 f4       	brne	.+12     	; 0x98ca <fdevopen+0x1c>
    98be:	61 15       	cp	r22, r1
    98c0:	71 05       	cpc	r23, r1
    98c2:	19 f4       	brne	.+6      	; 0x98ca <fdevopen+0x1c>
    98c4:	20 e0       	ldi	r18, 0x00	; 0
    98c6:	30 e0       	ldi	r19, 0x00	; 0
    98c8:	38 c0       	rjmp	.+112    	; 0x993a <fdevopen+0x8c>
    98ca:	81 e0       	ldi	r24, 0x01	; 1
    98cc:	90 e0       	ldi	r25, 0x00	; 0
    98ce:	6e e0       	ldi	r22, 0x0E	; 14
    98d0:	70 e0       	ldi	r23, 0x00	; 0
    98d2:	0e 94 c7 4d 	call	0x9b8e	; 0x9b8e <calloc>
    98d6:	fc 01       	movw	r30, r24
    98d8:	9c 01       	movw	r18, r24
    98da:	00 97       	sbiw	r24, 0x00	; 0
    98dc:	71 f1       	breq	.+92     	; 0x993a <fdevopen+0x8c>
    98de:	80 e8       	ldi	r24, 0x80	; 128
    98e0:	83 83       	std	Z+3, r24	; 0x03
    98e2:	20 97       	sbiw	r28, 0x00	; 0
    98e4:	71 f0       	breq	.+28     	; 0x9902 <fdevopen+0x54>
    98e6:	d3 87       	std	Z+11, r29	; 0x0b
    98e8:	c2 87       	std	Z+10, r28	; 0x0a
    98ea:	81 e8       	ldi	r24, 0x81	; 129
    98ec:	83 83       	std	Z+3, r24	; 0x03
    98ee:	80 91 7f 08 	lds	r24, 0x087F
    98f2:	90 91 80 08 	lds	r25, 0x0880
    98f6:	89 2b       	or	r24, r25
    98f8:	21 f4       	brne	.+8      	; 0x9902 <fdevopen+0x54>
    98fa:	f0 93 80 08 	sts	0x0880, r31
    98fe:	e0 93 7f 08 	sts	0x087F, r30
    9902:	01 15       	cp	r16, r1
    9904:	11 05       	cpc	r17, r1
    9906:	c9 f0       	breq	.+50     	; 0x993a <fdevopen+0x8c>
    9908:	11 87       	std	Z+9, r17	; 0x09
    990a:	00 87       	std	Z+8, r16	; 0x08
    990c:	83 81       	ldd	r24, Z+3	; 0x03
    990e:	82 60       	ori	r24, 0x02	; 2
    9910:	83 83       	std	Z+3, r24	; 0x03
    9912:	80 91 81 08 	lds	r24, 0x0881
    9916:	90 91 82 08 	lds	r25, 0x0882
    991a:	89 2b       	or	r24, r25
    991c:	71 f4       	brne	.+28     	; 0x993a <fdevopen+0x8c>
    991e:	f0 93 82 08 	sts	0x0882, r31
    9922:	e0 93 81 08 	sts	0x0881, r30
    9926:	80 91 83 08 	lds	r24, 0x0883
    992a:	90 91 84 08 	lds	r25, 0x0884
    992e:	89 2b       	or	r24, r25
    9930:	21 f4       	brne	.+8      	; 0x993a <fdevopen+0x8c>
    9932:	f0 93 84 08 	sts	0x0884, r31
    9936:	e0 93 83 08 	sts	0x0883, r30
    993a:	c9 01       	movw	r24, r18
    993c:	df 91       	pop	r29
    993e:	cf 91       	pop	r28
    9940:	1f 91       	pop	r17
    9942:	0f 91       	pop	r16
    9944:	08 95       	ret

00009946 <fgetc>:
    9946:	cf 93       	push	r28
    9948:	df 93       	push	r29
    994a:	ec 01       	movw	r28, r24
    994c:	4b 81       	ldd	r20, Y+3	; 0x03
    994e:	40 ff       	sbrs	r20, 0
    9950:	1a c0       	rjmp	.+52     	; 0x9986 <fgetc+0x40>
    9952:	46 ff       	sbrs	r20, 6
    9954:	0a c0       	rjmp	.+20     	; 0x996a <fgetc+0x24>
    9956:	4f 7b       	andi	r20, 0xBF	; 191
    9958:	4b 83       	std	Y+3, r20	; 0x03
    995a:	8e 81       	ldd	r24, Y+6	; 0x06
    995c:	9f 81       	ldd	r25, Y+7	; 0x07
    995e:	01 96       	adiw	r24, 0x01	; 1
    9960:	9f 83       	std	Y+7, r25	; 0x07
    9962:	8e 83       	std	Y+6, r24	; 0x06
    9964:	8a 81       	ldd	r24, Y+2	; 0x02
    9966:	28 2f       	mov	r18, r24
    9968:	2b c0       	rjmp	.+86     	; 0x99c0 <fgetc+0x7a>
    996a:	42 ff       	sbrs	r20, 2
    996c:	13 c0       	rjmp	.+38     	; 0x9994 <fgetc+0x4e>
    996e:	e8 81       	ld	r30, Y
    9970:	f9 81       	ldd	r31, Y+1	; 0x01
    9972:	80 81       	ld	r24, Z
    9974:	28 2f       	mov	r18, r24
    9976:	33 27       	eor	r19, r19
    9978:	27 fd       	sbrc	r18, 7
    997a:	30 95       	com	r19
    997c:	21 15       	cp	r18, r1
    997e:	31 05       	cpc	r19, r1
    9980:	29 f4       	brne	.+10     	; 0x998c <fgetc+0x46>
    9982:	40 62       	ori	r20, 0x20	; 32
    9984:	4b 83       	std	Y+3, r20	; 0x03
    9986:	2f ef       	ldi	r18, 0xFF	; 255
    9988:	3f ef       	ldi	r19, 0xFF	; 255
    998a:	1b c0       	rjmp	.+54     	; 0x99c2 <fgetc+0x7c>
    998c:	31 96       	adiw	r30, 0x01	; 1
    998e:	f9 83       	std	Y+1, r31	; 0x01
    9990:	e8 83       	st	Y, r30
    9992:	11 c0       	rjmp	.+34     	; 0x99b6 <fgetc+0x70>
    9994:	ea 85       	ldd	r30, Y+10	; 0x0a
    9996:	fb 85       	ldd	r31, Y+11	; 0x0b
    9998:	ce 01       	movw	r24, r28
    999a:	09 95       	icall
    999c:	9c 01       	movw	r18, r24
    999e:	97 ff       	sbrs	r25, 7
    99a0:	0a c0       	rjmp	.+20     	; 0x99b6 <fgetc+0x70>
    99a2:	9b 81       	ldd	r25, Y+3	; 0x03
    99a4:	2f 5f       	subi	r18, 0xFF	; 255
    99a6:	3f 4f       	sbci	r19, 0xFF	; 255
    99a8:	11 f0       	breq	.+4      	; 0x99ae <fgetc+0x68>
    99aa:	80 e2       	ldi	r24, 0x20	; 32
    99ac:	01 c0       	rjmp	.+2      	; 0x99b0 <fgetc+0x6a>
    99ae:	80 e1       	ldi	r24, 0x10	; 16
    99b0:	89 2b       	or	r24, r25
    99b2:	8b 83       	std	Y+3, r24	; 0x03
    99b4:	e8 cf       	rjmp	.-48     	; 0x9986 <fgetc+0x40>
    99b6:	8e 81       	ldd	r24, Y+6	; 0x06
    99b8:	9f 81       	ldd	r25, Y+7	; 0x07
    99ba:	01 96       	adiw	r24, 0x01	; 1
    99bc:	9f 83       	std	Y+7, r25	; 0x07
    99be:	8e 83       	std	Y+6, r24	; 0x06
    99c0:	30 e0       	ldi	r19, 0x00	; 0
    99c2:	c9 01       	movw	r24, r18
    99c4:	df 91       	pop	r29
    99c6:	cf 91       	pop	r28
    99c8:	08 95       	ret

000099ca <fputc>:
    99ca:	0f 93       	push	r16
    99cc:	1f 93       	push	r17
    99ce:	cf 93       	push	r28
    99d0:	df 93       	push	r29
    99d2:	8c 01       	movw	r16, r24
    99d4:	eb 01       	movw	r28, r22
    99d6:	8b 81       	ldd	r24, Y+3	; 0x03
    99d8:	81 ff       	sbrs	r24, 1
    99da:	1b c0       	rjmp	.+54     	; 0x9a12 <fputc+0x48>
    99dc:	82 ff       	sbrs	r24, 2
    99de:	0d c0       	rjmp	.+26     	; 0x99fa <fputc+0x30>
    99e0:	2e 81       	ldd	r18, Y+6	; 0x06
    99e2:	3f 81       	ldd	r19, Y+7	; 0x07
    99e4:	8c 81       	ldd	r24, Y+4	; 0x04
    99e6:	9d 81       	ldd	r25, Y+5	; 0x05
    99e8:	28 17       	cp	r18, r24
    99ea:	39 07       	cpc	r19, r25
    99ec:	64 f4       	brge	.+24     	; 0x9a06 <fputc+0x3c>
    99ee:	e8 81       	ld	r30, Y
    99f0:	f9 81       	ldd	r31, Y+1	; 0x01
    99f2:	01 93       	st	Z+, r16
    99f4:	f9 83       	std	Y+1, r31	; 0x01
    99f6:	e8 83       	st	Y, r30
    99f8:	06 c0       	rjmp	.+12     	; 0x9a06 <fputc+0x3c>
    99fa:	e8 85       	ldd	r30, Y+8	; 0x08
    99fc:	f9 85       	ldd	r31, Y+9	; 0x09
    99fe:	80 2f       	mov	r24, r16
    9a00:	09 95       	icall
    9a02:	89 2b       	or	r24, r25
    9a04:	31 f4       	brne	.+12     	; 0x9a12 <fputc+0x48>
    9a06:	8e 81       	ldd	r24, Y+6	; 0x06
    9a08:	9f 81       	ldd	r25, Y+7	; 0x07
    9a0a:	01 96       	adiw	r24, 0x01	; 1
    9a0c:	9f 83       	std	Y+7, r25	; 0x07
    9a0e:	8e 83       	std	Y+6, r24	; 0x06
    9a10:	02 c0       	rjmp	.+4      	; 0x9a16 <fputc+0x4c>
    9a12:	0f ef       	ldi	r16, 0xFF	; 255
    9a14:	1f ef       	ldi	r17, 0xFF	; 255
    9a16:	c8 01       	movw	r24, r16
    9a18:	df 91       	pop	r29
    9a1a:	cf 91       	pop	r28
    9a1c:	1f 91       	pop	r17
    9a1e:	0f 91       	pop	r16
    9a20:	08 95       	ret

00009a22 <printf>:
    9a22:	df 93       	push	r29
    9a24:	cf 93       	push	r28
    9a26:	cd b7       	in	r28, 0x3d	; 61
    9a28:	de b7       	in	r29, 0x3e	; 62
    9a2a:	fe 01       	movw	r30, r28
    9a2c:	35 96       	adiw	r30, 0x05	; 5
    9a2e:	61 91       	ld	r22, Z+
    9a30:	71 91       	ld	r23, Z+
    9a32:	80 91 81 08 	lds	r24, 0x0881
    9a36:	90 91 82 08 	lds	r25, 0x0882
    9a3a:	af 01       	movw	r20, r30
    9a3c:	0e 94 b4 43 	call	0x8768	; 0x8768 <vfprintf>
    9a40:	cf 91       	pop	r28
    9a42:	df 91       	pop	r29
    9a44:	08 95       	ret

00009a46 <sprintf>:
    9a46:	0f 93       	push	r16
    9a48:	1f 93       	push	r17
    9a4a:	df 93       	push	r29
    9a4c:	cf 93       	push	r28
    9a4e:	cd b7       	in	r28, 0x3d	; 61
    9a50:	de b7       	in	r29, 0x3e	; 62
    9a52:	2e 97       	sbiw	r28, 0x0e	; 14
    9a54:	0f b6       	in	r0, 0x3f	; 63
    9a56:	f8 94       	cli
    9a58:	de bf       	out	0x3e, r29	; 62
    9a5a:	0f be       	out	0x3f, r0	; 63
    9a5c:	cd bf       	out	0x3d, r28	; 61
    9a5e:	0d 89       	ldd	r16, Y+21	; 0x15
    9a60:	1e 89       	ldd	r17, Y+22	; 0x16
    9a62:	86 e0       	ldi	r24, 0x06	; 6
    9a64:	8c 83       	std	Y+4, r24	; 0x04
    9a66:	1a 83       	std	Y+2, r17	; 0x02
    9a68:	09 83       	std	Y+1, r16	; 0x01
    9a6a:	8f ef       	ldi	r24, 0xFF	; 255
    9a6c:	9f e7       	ldi	r25, 0x7F	; 127
    9a6e:	9e 83       	std	Y+6, r25	; 0x06
    9a70:	8d 83       	std	Y+5, r24	; 0x05
    9a72:	9e 01       	movw	r18, r28
    9a74:	27 5e       	subi	r18, 0xE7	; 231
    9a76:	3f 4f       	sbci	r19, 0xFF	; 255
    9a78:	ce 01       	movw	r24, r28
    9a7a:	01 96       	adiw	r24, 0x01	; 1
    9a7c:	6f 89       	ldd	r22, Y+23	; 0x17
    9a7e:	78 8d       	ldd	r23, Y+24	; 0x18
    9a80:	a9 01       	movw	r20, r18
    9a82:	0e 94 b4 43 	call	0x8768	; 0x8768 <vfprintf>
    9a86:	2f 81       	ldd	r18, Y+7	; 0x07
    9a88:	38 85       	ldd	r19, Y+8	; 0x08
    9a8a:	02 0f       	add	r16, r18
    9a8c:	13 1f       	adc	r17, r19
    9a8e:	f8 01       	movw	r30, r16
    9a90:	10 82       	st	Z, r1
    9a92:	2e 96       	adiw	r28, 0x0e	; 14
    9a94:	0f b6       	in	r0, 0x3f	; 63
    9a96:	f8 94       	cli
    9a98:	de bf       	out	0x3e, r29	; 62
    9a9a:	0f be       	out	0x3f, r0	; 63
    9a9c:	cd bf       	out	0x3d, r28	; 61
    9a9e:	cf 91       	pop	r28
    9aa0:	df 91       	pop	r29
    9aa2:	1f 91       	pop	r17
    9aa4:	0f 91       	pop	r16
    9aa6:	08 95       	ret

00009aa8 <__ultoa_invert>:
    9aa8:	fa 01       	movw	r30, r20
    9aaa:	aa 27       	eor	r26, r26
    9aac:	28 30       	cpi	r18, 0x08	; 8
    9aae:	51 f1       	breq	.+84     	; 0x9b04 <__ultoa_invert+0x5c>
    9ab0:	20 31       	cpi	r18, 0x10	; 16
    9ab2:	81 f1       	breq	.+96     	; 0x9b14 <__ultoa_invert+0x6c>
    9ab4:	e8 94       	clt
    9ab6:	6f 93       	push	r22
    9ab8:	6e 7f       	andi	r22, 0xFE	; 254
    9aba:	6e 5f       	subi	r22, 0xFE	; 254
    9abc:	7f 4f       	sbci	r23, 0xFF	; 255
    9abe:	8f 4f       	sbci	r24, 0xFF	; 255
    9ac0:	9f 4f       	sbci	r25, 0xFF	; 255
    9ac2:	af 4f       	sbci	r26, 0xFF	; 255
    9ac4:	b1 e0       	ldi	r27, 0x01	; 1
    9ac6:	3e d0       	rcall	.+124    	; 0x9b44 <__ultoa_invert+0x9c>
    9ac8:	b4 e0       	ldi	r27, 0x04	; 4
    9aca:	3c d0       	rcall	.+120    	; 0x9b44 <__ultoa_invert+0x9c>
    9acc:	67 0f       	add	r22, r23
    9ace:	78 1f       	adc	r23, r24
    9ad0:	89 1f       	adc	r24, r25
    9ad2:	9a 1f       	adc	r25, r26
    9ad4:	a1 1d       	adc	r26, r1
    9ad6:	68 0f       	add	r22, r24
    9ad8:	79 1f       	adc	r23, r25
    9ada:	8a 1f       	adc	r24, r26
    9adc:	91 1d       	adc	r25, r1
    9ade:	a1 1d       	adc	r26, r1
    9ae0:	6a 0f       	add	r22, r26
    9ae2:	71 1d       	adc	r23, r1
    9ae4:	81 1d       	adc	r24, r1
    9ae6:	91 1d       	adc	r25, r1
    9ae8:	a1 1d       	adc	r26, r1
    9aea:	20 d0       	rcall	.+64     	; 0x9b2c <__ultoa_invert+0x84>
    9aec:	09 f4       	brne	.+2      	; 0x9af0 <__ultoa_invert+0x48>
    9aee:	68 94       	set
    9af0:	3f 91       	pop	r19
    9af2:	2a e0       	ldi	r18, 0x0A	; 10
    9af4:	26 9f       	mul	r18, r22
    9af6:	11 24       	eor	r1, r1
    9af8:	30 19       	sub	r19, r0
    9afa:	30 5d       	subi	r19, 0xD0	; 208
    9afc:	31 93       	st	Z+, r19
    9afe:	de f6       	brtc	.-74     	; 0x9ab6 <__ultoa_invert+0xe>
    9b00:	cf 01       	movw	r24, r30
    9b02:	08 95       	ret
    9b04:	46 2f       	mov	r20, r22
    9b06:	47 70       	andi	r20, 0x07	; 7
    9b08:	40 5d       	subi	r20, 0xD0	; 208
    9b0a:	41 93       	st	Z+, r20
    9b0c:	b3 e0       	ldi	r27, 0x03	; 3
    9b0e:	0f d0       	rcall	.+30     	; 0x9b2e <__ultoa_invert+0x86>
    9b10:	c9 f7       	brne	.-14     	; 0x9b04 <__ultoa_invert+0x5c>
    9b12:	f6 cf       	rjmp	.-20     	; 0x9b00 <__ultoa_invert+0x58>
    9b14:	46 2f       	mov	r20, r22
    9b16:	4f 70       	andi	r20, 0x0F	; 15
    9b18:	40 5d       	subi	r20, 0xD0	; 208
    9b1a:	4a 33       	cpi	r20, 0x3A	; 58
    9b1c:	18 f0       	brcs	.+6      	; 0x9b24 <__ultoa_invert+0x7c>
    9b1e:	49 5d       	subi	r20, 0xD9	; 217
    9b20:	31 fd       	sbrc	r19, 1
    9b22:	40 52       	subi	r20, 0x20	; 32
    9b24:	41 93       	st	Z+, r20
    9b26:	02 d0       	rcall	.+4      	; 0x9b2c <__ultoa_invert+0x84>
    9b28:	a9 f7       	brne	.-22     	; 0x9b14 <__ultoa_invert+0x6c>
    9b2a:	ea cf       	rjmp	.-44     	; 0x9b00 <__ultoa_invert+0x58>
    9b2c:	b4 e0       	ldi	r27, 0x04	; 4
    9b2e:	a6 95       	lsr	r26
    9b30:	97 95       	ror	r25
    9b32:	87 95       	ror	r24
    9b34:	77 95       	ror	r23
    9b36:	67 95       	ror	r22
    9b38:	ba 95       	dec	r27
    9b3a:	c9 f7       	brne	.-14     	; 0x9b2e <__ultoa_invert+0x86>
    9b3c:	00 97       	sbiw	r24, 0x00	; 0
    9b3e:	61 05       	cpc	r22, r1
    9b40:	71 05       	cpc	r23, r1
    9b42:	08 95       	ret
    9b44:	9b 01       	movw	r18, r22
    9b46:	ac 01       	movw	r20, r24
    9b48:	0a 2e       	mov	r0, r26
    9b4a:	06 94       	lsr	r0
    9b4c:	57 95       	ror	r21
    9b4e:	47 95       	ror	r20
    9b50:	37 95       	ror	r19
    9b52:	27 95       	ror	r18
    9b54:	ba 95       	dec	r27
    9b56:	c9 f7       	brne	.-14     	; 0x9b4a <__ultoa_invert+0xa2>
    9b58:	62 0f       	add	r22, r18
    9b5a:	73 1f       	adc	r23, r19
    9b5c:	84 1f       	adc	r24, r20
    9b5e:	95 1f       	adc	r25, r21
    9b60:	a0 1d       	adc	r26, r0
    9b62:	08 95       	ret

00009b64 <__eerd_byte_m128>:
    9b64:	e1 99       	sbic	0x1c, 1	; 28
    9b66:	fe cf       	rjmp	.-4      	; 0x9b64 <__eerd_byte_m128>
    9b68:	9f bb       	out	0x1f, r25	; 31
    9b6a:	8e bb       	out	0x1e, r24	; 30
    9b6c:	e0 9a       	sbi	0x1c, 0	; 28
    9b6e:	99 27       	eor	r25, r25
    9b70:	8d b3       	in	r24, 0x1d	; 29
    9b72:	08 95       	ret

00009b74 <__eewr_byte_m128>:
    9b74:	26 2f       	mov	r18, r22

00009b76 <__eewr_r18_m128>:
    9b76:	e1 99       	sbic	0x1c, 1	; 28
    9b78:	fe cf       	rjmp	.-4      	; 0x9b76 <__eewr_r18_m128>
    9b7a:	9f bb       	out	0x1f, r25	; 31
    9b7c:	8e bb       	out	0x1e, r24	; 30
    9b7e:	2d bb       	out	0x1d, r18	; 29
    9b80:	0f b6       	in	r0, 0x3f	; 63
    9b82:	f8 94       	cli
    9b84:	e2 9a       	sbi	0x1c, 2	; 28
    9b86:	e1 9a       	sbi	0x1c, 1	; 28
    9b88:	0f be       	out	0x3f, r0	; 63
    9b8a:	01 96       	adiw	r24, 0x01	; 1
    9b8c:	08 95       	ret

00009b8e <calloc>:
    9b8e:	0f 93       	push	r16
    9b90:	1f 93       	push	r17
    9b92:	cf 93       	push	r28
    9b94:	df 93       	push	r29
    9b96:	68 9f       	mul	r22, r24
    9b98:	80 01       	movw	r16, r0
    9b9a:	69 9f       	mul	r22, r25
    9b9c:	10 0d       	add	r17, r0
    9b9e:	78 9f       	mul	r23, r24
    9ba0:	10 0d       	add	r17, r0
    9ba2:	11 24       	eor	r1, r1
    9ba4:	c8 01       	movw	r24, r16
    9ba6:	0e 94 e3 4d 	call	0x9bc6	; 0x9bc6 <malloc>
    9baa:	ec 01       	movw	r28, r24
    9bac:	00 97       	sbiw	r24, 0x00	; 0
    9bae:	29 f0       	breq	.+10     	; 0x9bba <calloc+0x2c>
    9bb0:	60 e0       	ldi	r22, 0x00	; 0
    9bb2:	70 e0       	ldi	r23, 0x00	; 0
    9bb4:	a8 01       	movw	r20, r16
    9bb6:	0e 94 e8 4e 	call	0x9dd0	; 0x9dd0 <memset>
    9bba:	ce 01       	movw	r24, r28
    9bbc:	df 91       	pop	r29
    9bbe:	cf 91       	pop	r28
    9bc0:	1f 91       	pop	r17
    9bc2:	0f 91       	pop	r16
    9bc4:	08 95       	ret

00009bc6 <malloc>:
    9bc6:	cf 93       	push	r28
    9bc8:	df 93       	push	r29
    9bca:	bc 01       	movw	r22, r24
    9bcc:	82 30       	cpi	r24, 0x02	; 2
    9bce:	91 05       	cpc	r25, r1
    9bd0:	10 f4       	brcc	.+4      	; 0x9bd6 <malloc+0x10>
    9bd2:	62 e0       	ldi	r22, 0x02	; 2
    9bd4:	70 e0       	ldi	r23, 0x00	; 0
    9bd6:	a0 91 87 08 	lds	r26, 0x0887
    9bda:	b0 91 88 08 	lds	r27, 0x0888
    9bde:	ed 01       	movw	r28, r26
    9be0:	e0 e0       	ldi	r30, 0x00	; 0
    9be2:	f0 e0       	ldi	r31, 0x00	; 0
    9be4:	40 e0       	ldi	r20, 0x00	; 0
    9be6:	50 e0       	ldi	r21, 0x00	; 0
    9be8:	21 c0       	rjmp	.+66     	; 0x9c2c <malloc+0x66>
    9bea:	88 81       	ld	r24, Y
    9bec:	99 81       	ldd	r25, Y+1	; 0x01
    9bee:	86 17       	cp	r24, r22
    9bf0:	97 07       	cpc	r25, r23
    9bf2:	69 f4       	brne	.+26     	; 0x9c0e <malloc+0x48>
    9bf4:	8a 81       	ldd	r24, Y+2	; 0x02
    9bf6:	9b 81       	ldd	r25, Y+3	; 0x03
    9bf8:	30 97       	sbiw	r30, 0x00	; 0
    9bfa:	19 f0       	breq	.+6      	; 0x9c02 <malloc+0x3c>
    9bfc:	93 83       	std	Z+3, r25	; 0x03
    9bfe:	82 83       	std	Z+2, r24	; 0x02
    9c00:	04 c0       	rjmp	.+8      	; 0x9c0a <malloc+0x44>
    9c02:	90 93 88 08 	sts	0x0888, r25
    9c06:	80 93 87 08 	sts	0x0887, r24
    9c0a:	fe 01       	movw	r30, r28
    9c0c:	34 c0       	rjmp	.+104    	; 0x9c76 <malloc+0xb0>
    9c0e:	68 17       	cp	r22, r24
    9c10:	79 07       	cpc	r23, r25
    9c12:	38 f4       	brcc	.+14     	; 0x9c22 <malloc+0x5c>
    9c14:	41 15       	cp	r20, r1
    9c16:	51 05       	cpc	r21, r1
    9c18:	19 f0       	breq	.+6      	; 0x9c20 <malloc+0x5a>
    9c1a:	84 17       	cp	r24, r20
    9c1c:	95 07       	cpc	r25, r21
    9c1e:	08 f4       	brcc	.+2      	; 0x9c22 <malloc+0x5c>
    9c20:	ac 01       	movw	r20, r24
    9c22:	fe 01       	movw	r30, r28
    9c24:	8a 81       	ldd	r24, Y+2	; 0x02
    9c26:	9b 81       	ldd	r25, Y+3	; 0x03
    9c28:	9c 01       	movw	r18, r24
    9c2a:	e9 01       	movw	r28, r18
    9c2c:	20 97       	sbiw	r28, 0x00	; 0
    9c2e:	e9 f6       	brne	.-70     	; 0x9bea <malloc+0x24>
    9c30:	41 15       	cp	r20, r1
    9c32:	51 05       	cpc	r21, r1
    9c34:	a9 f1       	breq	.+106    	; 0x9ca0 <malloc+0xda>
    9c36:	ca 01       	movw	r24, r20
    9c38:	86 1b       	sub	r24, r22
    9c3a:	97 0b       	sbc	r25, r23
    9c3c:	04 97       	sbiw	r24, 0x04	; 4
    9c3e:	08 f4       	brcc	.+2      	; 0x9c42 <malloc+0x7c>
    9c40:	ba 01       	movw	r22, r20
    9c42:	e0 e0       	ldi	r30, 0x00	; 0
    9c44:	f0 e0       	ldi	r31, 0x00	; 0
    9c46:	2a c0       	rjmp	.+84     	; 0x9c9c <malloc+0xd6>
    9c48:	8d 91       	ld	r24, X+
    9c4a:	9c 91       	ld	r25, X
    9c4c:	11 97       	sbiw	r26, 0x01	; 1
    9c4e:	84 17       	cp	r24, r20
    9c50:	95 07       	cpc	r25, r21
    9c52:	f9 f4       	brne	.+62     	; 0x9c92 <malloc+0xcc>
    9c54:	64 17       	cp	r22, r20
    9c56:	75 07       	cpc	r23, r21
    9c58:	81 f4       	brne	.+32     	; 0x9c7a <malloc+0xb4>
    9c5a:	12 96       	adiw	r26, 0x02	; 2
    9c5c:	8d 91       	ld	r24, X+
    9c5e:	9c 91       	ld	r25, X
    9c60:	13 97       	sbiw	r26, 0x03	; 3
    9c62:	30 97       	sbiw	r30, 0x00	; 0
    9c64:	19 f0       	breq	.+6      	; 0x9c6c <malloc+0xa6>
    9c66:	93 83       	std	Z+3, r25	; 0x03
    9c68:	82 83       	std	Z+2, r24	; 0x02
    9c6a:	04 c0       	rjmp	.+8      	; 0x9c74 <malloc+0xae>
    9c6c:	90 93 88 08 	sts	0x0888, r25
    9c70:	80 93 87 08 	sts	0x0887, r24
    9c74:	fd 01       	movw	r30, r26
    9c76:	32 96       	adiw	r30, 0x02	; 2
    9c78:	4f c0       	rjmp	.+158    	; 0x9d18 <malloc+0x152>
    9c7a:	ca 01       	movw	r24, r20
    9c7c:	86 1b       	sub	r24, r22
    9c7e:	97 0b       	sbc	r25, r23
    9c80:	fd 01       	movw	r30, r26
    9c82:	e8 0f       	add	r30, r24
    9c84:	f9 1f       	adc	r31, r25
    9c86:	61 93       	st	Z+, r22
    9c88:	71 93       	st	Z+, r23
    9c8a:	02 97       	sbiw	r24, 0x02	; 2
    9c8c:	8d 93       	st	X+, r24
    9c8e:	9c 93       	st	X, r25
    9c90:	43 c0       	rjmp	.+134    	; 0x9d18 <malloc+0x152>
    9c92:	fd 01       	movw	r30, r26
    9c94:	82 81       	ldd	r24, Z+2	; 0x02
    9c96:	93 81       	ldd	r25, Z+3	; 0x03
    9c98:	9c 01       	movw	r18, r24
    9c9a:	d9 01       	movw	r26, r18
    9c9c:	10 97       	sbiw	r26, 0x00	; 0
    9c9e:	a1 f6       	brne	.-88     	; 0x9c48 <malloc+0x82>
    9ca0:	80 91 85 08 	lds	r24, 0x0885
    9ca4:	90 91 86 08 	lds	r25, 0x0886
    9ca8:	89 2b       	or	r24, r25
    9caa:	41 f4       	brne	.+16     	; 0x9cbc <malloc+0xf6>
    9cac:	80 91 73 03 	lds	r24, 0x0373
    9cb0:	90 91 74 03 	lds	r25, 0x0374
    9cb4:	90 93 86 08 	sts	0x0886, r25
    9cb8:	80 93 85 08 	sts	0x0885, r24
    9cbc:	40 91 75 03 	lds	r20, 0x0375
    9cc0:	50 91 76 03 	lds	r21, 0x0376
    9cc4:	41 15       	cp	r20, r1
    9cc6:	51 05       	cpc	r21, r1
    9cc8:	41 f4       	brne	.+16     	; 0x9cda <malloc+0x114>
    9cca:	4d b7       	in	r20, 0x3d	; 61
    9ccc:	5e b7       	in	r21, 0x3e	; 62
    9cce:	80 91 71 03 	lds	r24, 0x0371
    9cd2:	90 91 72 03 	lds	r25, 0x0372
    9cd6:	48 1b       	sub	r20, r24
    9cd8:	59 0b       	sbc	r21, r25
    9cda:	20 91 85 08 	lds	r18, 0x0885
    9cde:	30 91 86 08 	lds	r19, 0x0886
    9ce2:	24 17       	cp	r18, r20
    9ce4:	35 07       	cpc	r19, r21
    9ce6:	b0 f4       	brcc	.+44     	; 0x9d14 <malloc+0x14e>
    9ce8:	ca 01       	movw	r24, r20
    9cea:	82 1b       	sub	r24, r18
    9cec:	93 0b       	sbc	r25, r19
    9cee:	86 17       	cp	r24, r22
    9cf0:	97 07       	cpc	r25, r23
    9cf2:	80 f0       	brcs	.+32     	; 0x9d14 <malloc+0x14e>
    9cf4:	ab 01       	movw	r20, r22
    9cf6:	4e 5f       	subi	r20, 0xFE	; 254
    9cf8:	5f 4f       	sbci	r21, 0xFF	; 255
    9cfa:	84 17       	cp	r24, r20
    9cfc:	95 07       	cpc	r25, r21
    9cfe:	50 f0       	brcs	.+20     	; 0x9d14 <malloc+0x14e>
    9d00:	42 0f       	add	r20, r18
    9d02:	53 1f       	adc	r21, r19
    9d04:	50 93 86 08 	sts	0x0886, r21
    9d08:	40 93 85 08 	sts	0x0885, r20
    9d0c:	f9 01       	movw	r30, r18
    9d0e:	61 93       	st	Z+, r22
    9d10:	71 93       	st	Z+, r23
    9d12:	02 c0       	rjmp	.+4      	; 0x9d18 <malloc+0x152>
    9d14:	e0 e0       	ldi	r30, 0x00	; 0
    9d16:	f0 e0       	ldi	r31, 0x00	; 0
    9d18:	cf 01       	movw	r24, r30
    9d1a:	df 91       	pop	r29
    9d1c:	cf 91       	pop	r28
    9d1e:	08 95       	ret

00009d20 <free>:
    9d20:	cf 93       	push	r28
    9d22:	df 93       	push	r29
    9d24:	00 97       	sbiw	r24, 0x00	; 0
    9d26:	09 f4       	brne	.+2      	; 0x9d2a <free+0xa>
    9d28:	50 c0       	rjmp	.+160    	; 0x9dca <free+0xaa>
    9d2a:	ec 01       	movw	r28, r24
    9d2c:	22 97       	sbiw	r28, 0x02	; 2
    9d2e:	1b 82       	std	Y+3, r1	; 0x03
    9d30:	1a 82       	std	Y+2, r1	; 0x02
    9d32:	a0 91 87 08 	lds	r26, 0x0887
    9d36:	b0 91 88 08 	lds	r27, 0x0888
    9d3a:	10 97       	sbiw	r26, 0x00	; 0
    9d3c:	09 f1       	breq	.+66     	; 0x9d80 <free+0x60>
    9d3e:	40 e0       	ldi	r20, 0x00	; 0
    9d40:	50 e0       	ldi	r21, 0x00	; 0
    9d42:	ac 17       	cp	r26, r28
    9d44:	bd 07       	cpc	r27, r29
    9d46:	08 f1       	brcs	.+66     	; 0x9d8a <free+0x6a>
    9d48:	bb 83       	std	Y+3, r27	; 0x03
    9d4a:	aa 83       	std	Y+2, r26	; 0x02
    9d4c:	fe 01       	movw	r30, r28
    9d4e:	21 91       	ld	r18, Z+
    9d50:	31 91       	ld	r19, Z+
    9d52:	e2 0f       	add	r30, r18
    9d54:	f3 1f       	adc	r31, r19
    9d56:	ae 17       	cp	r26, r30
    9d58:	bf 07       	cpc	r27, r31
    9d5a:	79 f4       	brne	.+30     	; 0x9d7a <free+0x5a>
    9d5c:	8d 91       	ld	r24, X+
    9d5e:	9c 91       	ld	r25, X
    9d60:	11 97       	sbiw	r26, 0x01	; 1
    9d62:	28 0f       	add	r18, r24
    9d64:	39 1f       	adc	r19, r25
    9d66:	2e 5f       	subi	r18, 0xFE	; 254
    9d68:	3f 4f       	sbci	r19, 0xFF	; 255
    9d6a:	39 83       	std	Y+1, r19	; 0x01
    9d6c:	28 83       	st	Y, r18
    9d6e:	12 96       	adiw	r26, 0x02	; 2
    9d70:	8d 91       	ld	r24, X+
    9d72:	9c 91       	ld	r25, X
    9d74:	13 97       	sbiw	r26, 0x03	; 3
    9d76:	9b 83       	std	Y+3, r25	; 0x03
    9d78:	8a 83       	std	Y+2, r24	; 0x02
    9d7a:	41 15       	cp	r20, r1
    9d7c:	51 05       	cpc	r21, r1
    9d7e:	71 f4       	brne	.+28     	; 0x9d9c <free+0x7c>
    9d80:	d0 93 88 08 	sts	0x0888, r29
    9d84:	c0 93 87 08 	sts	0x0887, r28
    9d88:	20 c0       	rjmp	.+64     	; 0x9dca <free+0xaa>
    9d8a:	12 96       	adiw	r26, 0x02	; 2
    9d8c:	8d 91       	ld	r24, X+
    9d8e:	9c 91       	ld	r25, X
    9d90:	13 97       	sbiw	r26, 0x03	; 3
    9d92:	ad 01       	movw	r20, r26
    9d94:	00 97       	sbiw	r24, 0x00	; 0
    9d96:	11 f0       	breq	.+4      	; 0x9d9c <free+0x7c>
    9d98:	dc 01       	movw	r26, r24
    9d9a:	d3 cf       	rjmp	.-90     	; 0x9d42 <free+0x22>
    9d9c:	fa 01       	movw	r30, r20
    9d9e:	d3 83       	std	Z+3, r29	; 0x03
    9da0:	c2 83       	std	Z+2, r28	; 0x02
    9da2:	21 91       	ld	r18, Z+
    9da4:	31 91       	ld	r19, Z+
    9da6:	e2 0f       	add	r30, r18
    9da8:	f3 1f       	adc	r31, r19
    9daa:	ce 17       	cp	r28, r30
    9dac:	df 07       	cpc	r29, r31
    9dae:	69 f4       	brne	.+26     	; 0x9dca <free+0xaa>
    9db0:	88 81       	ld	r24, Y
    9db2:	99 81       	ldd	r25, Y+1	; 0x01
    9db4:	28 0f       	add	r18, r24
    9db6:	39 1f       	adc	r19, r25
    9db8:	2e 5f       	subi	r18, 0xFE	; 254
    9dba:	3f 4f       	sbci	r19, 0xFF	; 255
    9dbc:	fa 01       	movw	r30, r20
    9dbe:	31 83       	std	Z+1, r19	; 0x01
    9dc0:	20 83       	st	Z, r18
    9dc2:	8a 81       	ldd	r24, Y+2	; 0x02
    9dc4:	9b 81       	ldd	r25, Y+3	; 0x03
    9dc6:	93 83       	std	Z+3, r25	; 0x03
    9dc8:	82 83       	std	Z+2, r24	; 0x02
    9dca:	df 91       	pop	r29
    9dcc:	cf 91       	pop	r28
    9dce:	08 95       	ret

00009dd0 <memset>:
    9dd0:	dc 01       	movw	r26, r24
    9dd2:	01 c0       	rjmp	.+2      	; 0x9dd6 <memset+0x6>
    9dd4:	6d 93       	st	X+, r22
    9dd6:	41 50       	subi	r20, 0x01	; 1
    9dd8:	50 40       	sbci	r21, 0x00	; 0
    9dda:	e0 f7       	brcc	.-8      	; 0x9dd4 <memset+0x4>
    9ddc:	08 95       	ret

00009dde <_exit>:
    9dde:	f8 94       	cli

00009de0 <__stop_program>:
    9de0:	ff cf       	rjmp	.-2      	; 0x9de0 <__stop_program>
