ftableid sdc_id
//SDC setting+++++++++++++++++++++++++++++++++++++++++++++++++
//echo SDC reg init
//echo \r\n
//set variable $arg_pcie_sdc_reg_start = $arg_reg_pos

//#fill SDC related reg entry
//
//#Forces PHY to use GEN1 only
//#p/x *($arg_reg_list_addr+$arg_reg_pos)=$arg_opt_reg_set
//#set $arg_reg_pos = $arg_reg_pos+4
//#p/x *($arg_reg_list_addr+$arg_reg_pos)=($arg_reg_base+0x0804)
//#set $arg_reg_pos = $arg_reg_pos+4
//#p/x *($arg_reg_list_addr+$arg_reg_pos)=0xFFFFFFFF
//#set $arg_reg_pos = $arg_reg_pos+4
//#p/x *($arg_reg_list_addr+$arg_reg_pos)=0x18000000
//#set $arg_reg_pos = $arg_reg_pos+4


//#SDC setting++++++++++++++++++++++++++++++++++++++++++++
//#Run GEN1/2/3
//p/x *($arg_reg_list_addr+$arg_reg_pos)=$arg_opt_reg_set
//set $arg_reg_pos = $arg_reg_pos+4
//p/x *($arg_reg_list_addr+$arg_reg_pos)=($arg_reg_base+0x0804)
//set $arg_reg_pos = $arg_reg_pos+4
//p/x *($arg_reg_list_addr+$arg_reg_pos)=~(0x1<<27)
//set $arg_reg_pos = $arg_reg_pos+4
//p/x *($arg_reg_list_addr+$arg_reg_pos)= (0x0<<27)
//set $arg_reg_pos = $arg_reg_pos+4
clrbit32 (REG_BASE+0x0804) (0x1<<27)

//p/x *($arg_reg_list_addr+$arg_reg_pos)=$arg_opt_reg_set
//set $arg_reg_pos = $arg_reg_pos+4
//p/x *($arg_reg_list_addr+$arg_reg_pos)=($arg_reg_base+0x0804)
//set $arg_reg_pos = $arg_reg_pos+4
//p/x *($arg_reg_list_addr+$arg_reg_pos)=~(0x1<<28)
//set $arg_reg_pos = $arg_reg_pos+4
//p/x *($arg_reg_list_addr+$arg_reg_pos)= (0x0<<28)
//set $arg_reg_pos = $arg_reg_pos+4
clrbit32 (REG_BASE+0x0804) (0x1<<28)

//set $arg_pcie_sdc_reg_cnt = (($arg_reg_pos-$arg_pcie_sdc_reg_start)/16)
