Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Mon May  6 01:26:03 2024
| Host              : KratX running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/dut_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.28 03-30-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 2.286ns (79.320%)  route 0.596ns (20.680%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62049, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/Q
                         net (fo=153, unplaced)       0.183     0.288    bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/Q[4]
                         LUT3 (Prop_LUT3_I1_O)        0.053     0.341 f  bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/tmp_product_i_30/O
                         net (fo=1, unplaced)         0.185     0.526    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/grp_fu_447_p_din0[17]
                         LUT5 (Prop_LUT5_I2_O)        0.038     0.564 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/tmp_product_i_15/O
                         net (fo=1, unplaced)         0.214     0.778    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/B[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B2_DATA[0])
                                                      0.151     0.929 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.929    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA.B2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[0]_B2B1[0])
                                                      0.073     1.002 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, unplaced)         0.000     1.002    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA.B2B1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[0]_V[30])
                                                      0.609     1.611 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, unplaced)         0.000     1.611    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER.V<30>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[30]_V_DATA[30])
                                                      0.046     1.657 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, unplaced)         0.000     1.657    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA.V_DATA<30>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[30]_ALU_OUT[47])
                                                      0.571     2.228 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.228    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.350 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.364    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     2.910 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     2.910    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=62049, unset)        0.043     3.376    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[0])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 2.286ns (79.320%)  route 0.596ns (20.680%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62049, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/Q
                         net (fo=153, unplaced)       0.183     0.288    bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/Q[4]
                         LUT3 (Prop_LUT3_I1_O)        0.053     0.341 f  bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/tmp_product_i_30/O
                         net (fo=1, unplaced)         0.185     0.526    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/grp_fu_447_p_din0[17]
                         LUT5 (Prop_LUT5_I2_O)        0.038     0.564 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/tmp_product_i_15/O
                         net (fo=1, unplaced)         0.214     0.778    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/B[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B2_DATA[0])
                                                      0.151     0.929 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.929    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA.B2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[0]_B2B1[0])
                                                      0.073     1.002 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, unplaced)         0.000     1.002    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA.B2B1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[0]_V[30])
                                                      0.609     1.611 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, unplaced)         0.000     1.611    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER.V<30>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[30]_V_DATA[30])
                                                      0.046     1.657 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, unplaced)         0.000     1.657    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA.V_DATA<30>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[30]_ALU_OUT[47])
                                                      0.571     2.228 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.228    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.350 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.364    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[10])
                                                      0.546     2.910 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, unplaced)         0.000     2.910    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU.ALU_OUT<10>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=62049, unset)        0.043     3.376    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[10])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 2.286ns (79.320%)  route 0.596ns (20.680%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62049, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/Q
                         net (fo=153, unplaced)       0.183     0.288    bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/Q[4]
                         LUT3 (Prop_LUT3_I1_O)        0.053     0.341 f  bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/tmp_product_i_30/O
                         net (fo=1, unplaced)         0.185     0.526    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/grp_fu_447_p_din0[17]
                         LUT5 (Prop_LUT5_I2_O)        0.038     0.564 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/tmp_product_i_15/O
                         net (fo=1, unplaced)         0.214     0.778    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/B[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B2_DATA[0])
                                                      0.151     0.929 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.929    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA.B2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[0]_B2B1[0])
                                                      0.073     1.002 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, unplaced)         0.000     1.002    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA.B2B1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[0]_V[30])
                                                      0.609     1.611 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, unplaced)         0.000     1.611    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER.V<30>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[30]_V_DATA[30])
                                                      0.046     1.657 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, unplaced)         0.000     1.657    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA.V_DATA<30>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[30]_ALU_OUT[47])
                                                      0.571     2.228 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.228    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.350 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.364    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[11])
                                                      0.546     2.910 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, unplaced)         0.000     2.910    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU.ALU_OUT<11>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=62049, unset)        0.043     3.376    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[11])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 2.286ns (79.320%)  route 0.596ns (20.680%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62049, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/Q
                         net (fo=153, unplaced)       0.183     0.288    bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/Q[4]
                         LUT3 (Prop_LUT3_I1_O)        0.053     0.341 f  bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/tmp_product_i_30/O
                         net (fo=1, unplaced)         0.185     0.526    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/grp_fu_447_p_din0[17]
                         LUT5 (Prop_LUT5_I2_O)        0.038     0.564 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/tmp_product_i_15/O
                         net (fo=1, unplaced)         0.214     0.778    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/B[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B2_DATA[0])
                                                      0.151     0.929 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.929    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA.B2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[0]_B2B1[0])
                                                      0.073     1.002 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, unplaced)         0.000     1.002    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA.B2B1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[0]_V[30])
                                                      0.609     1.611 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, unplaced)         0.000     1.611    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER.V<30>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[30]_V_DATA[30])
                                                      0.046     1.657 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, unplaced)         0.000     1.657    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA.V_DATA<30>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[30]_ALU_OUT[47])
                                                      0.571     2.228 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.228    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.350 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.364    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[12])
                                                      0.546     2.910 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, unplaced)         0.000     2.910    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU.ALU_OUT<12>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=62049, unset)        0.043     3.376    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[12])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 2.286ns (79.320%)  route 0.596ns (20.680%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62049, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/Q
                         net (fo=153, unplaced)       0.183     0.288    bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/Q[4]
                         LUT3 (Prop_LUT3_I1_O)        0.053     0.341 f  bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/tmp_product_i_30/O
                         net (fo=1, unplaced)         0.185     0.526    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/grp_fu_447_p_din0[17]
                         LUT5 (Prop_LUT5_I2_O)        0.038     0.564 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/tmp_product_i_15/O
                         net (fo=1, unplaced)         0.214     0.778    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/B[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B2_DATA[0])
                                                      0.151     0.929 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.929    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA.B2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[0]_B2B1[0])
                                                      0.073     1.002 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, unplaced)         0.000     1.002    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA.B2B1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[0]_V[30])
                                                      0.609     1.611 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, unplaced)         0.000     1.611    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER.V<30>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[30]_V_DATA[30])
                                                      0.046     1.657 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, unplaced)         0.000     1.657    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA.V_DATA<30>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[30]_ALU_OUT[47])
                                                      0.571     2.228 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.228    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.350 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.364    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[13])
                                                      0.546     2.910 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, unplaced)         0.000     2.910    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU.ALU_OUT<13>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=62049, unset)        0.043     3.376    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[13])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 2.286ns (79.320%)  route 0.596ns (20.680%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62049, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/Q
                         net (fo=153, unplaced)       0.183     0.288    bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/Q[4]
                         LUT3 (Prop_LUT3_I1_O)        0.053     0.341 f  bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/tmp_product_i_30/O
                         net (fo=1, unplaced)         0.185     0.526    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/grp_fu_447_p_din0[17]
                         LUT5 (Prop_LUT5_I2_O)        0.038     0.564 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/tmp_product_i_15/O
                         net (fo=1, unplaced)         0.214     0.778    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/B[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B2_DATA[0])
                                                      0.151     0.929 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.929    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA.B2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[0]_B2B1[0])
                                                      0.073     1.002 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, unplaced)         0.000     1.002    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA.B2B1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[0]_V[30])
                                                      0.609     1.611 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, unplaced)         0.000     1.611    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER.V<30>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[30]_V_DATA[30])
                                                      0.046     1.657 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, unplaced)         0.000     1.657    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA.V_DATA<30>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[30]_ALU_OUT[47])
                                                      0.571     2.228 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.228    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.350 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.364    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[14])
                                                      0.546     2.910 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, unplaced)         0.000     2.910    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU.ALU_OUT<14>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=62049, unset)        0.043     3.376    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[14])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 2.286ns (79.320%)  route 0.596ns (20.680%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62049, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/Q
                         net (fo=153, unplaced)       0.183     0.288    bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/Q[4]
                         LUT3 (Prop_LUT3_I1_O)        0.053     0.341 f  bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/tmp_product_i_30/O
                         net (fo=1, unplaced)         0.185     0.526    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/grp_fu_447_p_din0[17]
                         LUT5 (Prop_LUT5_I2_O)        0.038     0.564 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/tmp_product_i_15/O
                         net (fo=1, unplaced)         0.214     0.778    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/B[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B2_DATA[0])
                                                      0.151     0.929 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.929    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA.B2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[0]_B2B1[0])
                                                      0.073     1.002 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, unplaced)         0.000     1.002    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA.B2B1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[0]_V[30])
                                                      0.609     1.611 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, unplaced)         0.000     1.611    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER.V<30>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[30]_V_DATA[30])
                                                      0.046     1.657 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, unplaced)         0.000     1.657    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA.V_DATA<30>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[30]_ALU_OUT[47])
                                                      0.571     2.228 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.228    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.350 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.364    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[15])
                                                      0.546     2.910 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, unplaced)         0.000     2.910    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU.ALU_OUT<15>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=62049, unset)        0.043     3.376    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[15])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 2.286ns (79.320%)  route 0.596ns (20.680%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62049, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/Q
                         net (fo=153, unplaced)       0.183     0.288    bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/Q[4]
                         LUT3 (Prop_LUT3_I1_O)        0.053     0.341 f  bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/tmp_product_i_30/O
                         net (fo=1, unplaced)         0.185     0.526    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/grp_fu_447_p_din0[17]
                         LUT5 (Prop_LUT5_I2_O)        0.038     0.564 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/tmp_product_i_15/O
                         net (fo=1, unplaced)         0.214     0.778    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/B[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B2_DATA[0])
                                                      0.151     0.929 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.929    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA.B2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[0]_B2B1[0])
                                                      0.073     1.002 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, unplaced)         0.000     1.002    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA.B2B1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[0]_V[30])
                                                      0.609     1.611 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, unplaced)         0.000     1.611    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER.V<30>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[30]_V_DATA[30])
                                                      0.046     1.657 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, unplaced)         0.000     1.657    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA.V_DATA<30>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[30]_ALU_OUT[47])
                                                      0.571     2.228 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.228    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.350 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.364    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[16])
                                                      0.546     2.910 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, unplaced)         0.000     2.910    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU.ALU_OUT<16>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=62049, unset)        0.043     3.376    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[16])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 2.286ns (79.320%)  route 0.596ns (20.680%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62049, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/Q
                         net (fo=153, unplaced)       0.183     0.288    bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/Q[4]
                         LUT3 (Prop_LUT3_I1_O)        0.053     0.341 f  bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/tmp_product_i_30/O
                         net (fo=1, unplaced)         0.185     0.526    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/grp_fu_447_p_din0[17]
                         LUT5 (Prop_LUT5_I2_O)        0.038     0.564 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/tmp_product_i_15/O
                         net (fo=1, unplaced)         0.214     0.778    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/B[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B2_DATA[0])
                                                      0.151     0.929 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.929    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA.B2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[0]_B2B1[0])
                                                      0.073     1.002 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, unplaced)         0.000     1.002    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA.B2B1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[0]_V[30])
                                                      0.609     1.611 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, unplaced)         0.000     1.611    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER.V<30>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[30]_V_DATA[30])
                                                      0.046     1.657 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, unplaced)         0.000     1.657    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA.V_DATA<30>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[30]_ALU_OUT[47])
                                                      0.571     2.228 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.228    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.350 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.364    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[17])
                                                      0.546     2.910 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, unplaced)         0.000     2.910    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU.ALU_OUT<17>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=62049, unset)        0.043     3.376    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[17])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ap_clk rise@3.333ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 2.286ns (79.320%)  route 0.596ns (20.680%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=62049, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/grp_implement_fu_225/ap_CS_fsm_reg[18]/Q
                         net (fo=153, unplaced)       0.183     0.288    bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/Q[4]
                         LUT3 (Prop_LUT3_I1_O)        0.053     0.341 f  bd_0_i/hls_inst/inst/grp_implement_fu_225/grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339/tmp_product_i_30/O
                         net (fo=1, unplaced)         0.185     0.526    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/grp_fu_447_p_din0[17]
                         LUT5 (Prop_LUT5_I2_O)        0.038     0.564 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_236/tmp_product_i_15/O
                         net (fo=1, unplaced)         0.214     0.778    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/B[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B2_DATA[0])
                                                      0.151     0.929 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, unplaced)         0.000     0.929    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_A_B_DATA.B2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[0]_B2B1[0])
                                                      0.073     1.002 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, unplaced)         0.000     1.002    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_PREADD_DATA.B2B1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[0]_V[30])
                                                      0.609     1.611 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, unplaced)         0.000     1.611    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_MULTIPLIER.V<30>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[30]_V_DATA[30])
                                                      0.046     1.657 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, unplaced)         0.000     1.657    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_M_DATA.V_DATA<30>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[30]_ALU_OUT[47])
                                                      0.571     2.228 f  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.228    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.350 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.364    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[18])
                                                      0.546     2.910 r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, unplaced)         0.000     2.910    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_ALU.ALU_OUT<18>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.333     3.333 r  
                                                      0.000     3.333 r  ap_clk (IN)
                         net (fo=62049, unset)        0.043     3.376    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[18])
                                                      0.015     3.356    bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U352/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.356    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  0.446    




