

================================================================
== Vivado HLS Report for 'Pool_16_63_3_0_s'
================================================================
* Date:           Tue Jun 11 19:35:59 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ULTRA_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.337|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |  433|  32260803|  433|  32260803|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+----------+----------+-----------+-----------+-------------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    |   min  |    max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+--------+----------+----------+-----------+-----------+-------------+----------+
        |- Loop 1         |  254022|  32260794|    254022|          -|          -|   1 ~ 127   |    no    |
        | + Loop 1.1      |   63506|     63506|         4|          1|          1|        63504|    yes   |
        | + Loop 1.2      |  190512|    190512|        27|          -|          -|         7056|    no    |
        |  ++ Loop 1.2.1  |      19|        19|        13|          1|          1|            8|    yes   |
        |- Loop 2         |     416|     18560|         2|          1|          1| 416 ~ 18560 |    yes   |
        +-----------------+--------+----------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      0|       0|    636|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|     283|     77|
|Memory           |       32|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    641|
|Register         |        0|      -|     906|     96|
+-----------------+---------+-------+--------+-------+
|Total            |       32|      6|    1189|   1450|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       11|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +--------------------------+----------------------+---------+-------+-----+----+
    |ultra_mul_32s_32sbkb_U28  |ultra_mul_32s_32sbkb  |        0|      4|  215|   1|
    |ultra_mux_164_8_1_1_U27   |ultra_mux_164_8_1_1   |        0|      0|    0|  45|
    |ultra_urem_4ns_3nwdI_U29  |ultra_urem_4ns_3nwdI  |        0|      0|   68|  31|
    +--------------------------+----------------------+---------+-------+-----+----+
    |Total                     |                      |        0|      4|  283|  77|
    +--------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |ultra_mul_mul_16scud_U30  |ultra_mul_mul_16scud  |  i0 * i0  |
    |ultra_mul_mul_16scud_U31  |ultra_mul_mul_16scud  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |A_V_7_0_U   |Pool_16_63_3_0_s_g8j  |        2|  0|   0|  3969|    8|     1|        31752|
    |A_V_7_1_U   |Pool_16_63_3_0_s_g8j  |        2|  0|   0|  3969|    8|     1|        31752|
    |A_V_7_2_U   |Pool_16_63_3_0_s_g8j  |        2|  0|   0|  3969|    8|     1|        31752|
    |A_V_7_3_U   |Pool_16_63_3_0_s_g8j  |        2|  0|   0|  3969|    8|     1|        31752|
    |A_V_7_4_U   |Pool_16_63_3_0_s_g8j  |        2|  0|   0|  3969|    8|     1|        31752|
    |A_V_7_5_U   |Pool_16_63_3_0_s_g8j  |        2|  0|   0|  3969|    8|     1|        31752|
    |A_V_7_6_U   |Pool_16_63_3_0_s_g8j  |        2|  0|   0|  3969|    8|     1|        31752|
    |A_V_7_7_U   |Pool_16_63_3_0_s_g8j  |        2|  0|   0|  3969|    8|     1|        31752|
    |A_V_7_8_U   |Pool_16_63_3_0_s_g8j  |        2|  0|   0|  3969|    8|     1|        31752|
    |A_V_7_9_U   |Pool_16_63_3_0_s_g8j  |        2|  0|   0|  3969|    8|     1|        31752|
    |A_V_7_10_U  |Pool_16_63_3_0_s_g8j  |        2|  0|   0|  3969|    8|     1|        31752|
    |A_V_7_11_U  |Pool_16_63_3_0_s_g8j  |        2|  0|   0|  3969|    8|     1|        31752|
    |A_V_7_12_U  |Pool_16_63_3_0_s_g8j  |        2|  0|   0|  3969|    8|     1|        31752|
    |A_V_7_13_U  |Pool_16_63_3_0_s_g8j  |        2|  0|   0|  3969|    8|     1|        31752|
    |A_V_7_14_U  |Pool_16_63_3_0_s_g8j  |        2|  0|   0|  3969|    8|     1|        31752|
    |A_V_7_15_U  |Pool_16_63_3_0_s_g8j  |        2|  0|   0|  3969|    8|     1|        31752|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                      |       32|  0|   0| 63504|  128|    16|       508032|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul_fu_1377_p2                     |     *    |      0|  0|  17|           4|           5|
    |KER_bound_fu_1029_p2               |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_1164_p2                     |     +    |      0|  0|  15|           5|           1|
    |i_2_fu_1477_p2                     |     +    |      0|  0|  15|           5|           1|
    |i_fu_1042_p2                       |     +    |      0|  0|  38|          31|           1|
    |ia_1_fu_1240_p2                    |     +    |      0|  0|  15|           2|           6|
    |ib_1_fu_1277_p2                    |     +    |      0|  0|  15|           2|           6|
    |indvar_flatten52_op_fu_1482_p2     |     +    |      0|  0|  14|          10|           1|
    |indvar_flatten_next1_fu_1070_p2    |     +    |      0|  0|  23|          16|           1|
    |indvar_flatten_next3_fu_1228_p2    |     +    |      0|  0|  17|          13|           1|
    |indvar_flatten_op_fu_1082_p2       |     +    |      0|  0|  13|          11|           1|
    |j_1_fu_1096_p2                     |     +    |      0|  0|  15|           1|           6|
    |k_1_fu_1133_p2                     |     +    |      0|  0|  15|           1|           6|
    |k_2_fu_1393_p2                     |     +    |      0|  0|  13|           4|           1|
    |num_img_1_fu_1058_p2               |     +    |      0|  0|  21|          15|           1|
    |tmp_14_fu_1403_p2                  |     +    |      0|  0|  15|           7|           7|
    |tmp_17_fu_1411_p2                  |     +    |      0|  0|  15|           7|           7|
    |tmp_21_fu_1314_p2                  |     +    |      0|  0|  12|          13|          13|
    |tmp_25_fu_1435_p2                  |     +    |      0|  0|  12|          13|          13|
    |tmp_9_fu_1193_p2                   |     +    |      0|  0|  12|          13|          13|
    |tmp_18_fu_1305_p2                  |     -    |      0|  0|  12|          13|          13|
    |tmp_24_fu_1429_p2                  |     -    |      0|  0|  12|          13|          13|
    |tmp_5_fu_1184_p2                   |     -    |      0|  0|  12|          13|          13|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_pp1_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |exitcond3_mid_fu_1127_p2           |    and   |      0|  0|   2|           1|           1|
    |exitcond4_mid_fu_1271_p2           |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_1121_p2               |   icmp   |      0|  0|  11|           5|           6|
    |exitcond2_fu_1265_p2               |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_flatten1_fu_1064_p2       |   icmp   |      0|  0|  13|          16|          12|
    |exitcond_flatten2_fu_1234_p2       |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_flatten3_fu_1222_p2       |   icmp   |      0|  0|  13|          13|          12|
    |exitcond_flatten_fu_1076_p2        |   icmp   |      0|  0|  13|          11|          10|
    |exitcond_fu_1361_p2                |   icmp   |      0|  0|   9|           4|           4|
    |tmp_6_fu_1052_p2                   |   icmp   |      0|  0|  13|          16|          16|
    |tmp_7_fu_1037_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_fu_1460_p2                   |   icmp   |      0|  0|  11|           8|           8|
    |tmp_s_fu_1010_p2                   |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_20_fu_1339_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_8_fu_1139_p2                   |    or    |      0|  0|   2|           1|           1|
    |buf_V_1_fu_1465_p3                 |  select  |      0|  0|   8|           1|           8|
    |i1_mid2_fu_1144_p3                 |  select  |      0|  0|   5|           1|           1|
    |i2_mid2_fu_1343_p3                 |  select  |      0|  0|   5|           1|           1|
    |ia_cast_mid2_v_fu_1253_p3          |  select  |      0|  0|   6|           1|           6|
    |ib_cast_mid2_fu_1283_p3            |  select  |      0|  0|   6|           1|           6|
    |ib_mid_fu_1246_p3                  |  select  |      0|  0|   6|           1|           1|
    |indvar_flatten_next2_fu_1488_p3    |  select  |      0|  0|  10|           1|           1|
    |indvar_flatten_next_fu_1088_p3     |  select  |      0|  0|  11|           1|           1|
    |k_mid_fu_1102_p3                   |  select  |      0|  0|   6|           1|           1|
    |tmp_3_mid2_fu_1152_p3              |  select  |      0|  0|   6|           1|           6|
    |tmp_8_mid2_v_fu_1109_p3            |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_2_fu_1260_p2  |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_1116_p2    |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 636|         412|         339|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |A_V_7_0_address0             |   15|          3|   12|         36|
    |A_V_7_10_address0            |   15|          3|   12|         36|
    |A_V_7_11_address0            |   15|          3|   12|         36|
    |A_V_7_12_address0            |   15|          3|   12|         36|
    |A_V_7_13_address0            |   15|          3|   12|         36|
    |A_V_7_14_address0            |   15|          3|   12|         36|
    |A_V_7_15_address0            |   15|          3|   12|         36|
    |A_V_7_1_address0             |   15|          3|   12|         36|
    |A_V_7_2_address0             |   15|          3|   12|         36|
    |A_V_7_3_address0             |   15|          3|   12|         36|
    |A_V_7_4_address0             |   15|          3|   12|         36|
    |A_V_7_5_address0             |   15|          3|   12|         36|
    |A_V_7_6_address0             |   15|          3|   12|         36|
    |A_V_7_7_address0             |   15|          3|   12|         36|
    |A_V_7_8_address0             |   15|          3|   12|         36|
    |A_V_7_9_address0             |   15|          3|   12|         36|
    |ap_NS_fsm                    |  137|         30|    1|         30|
    |ap_done                      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1      |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3      |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1      |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter12     |    9|          2|    1|          2|
    |ap_phi_mux_i1_phi_fu_816_p4  |    9|          2|    5|         10|
    |ap_phi_mux_j_phi_fu_781_p4   |    9|          2|    6|         12|
    |ap_phi_mux_k2_phi_fu_897_p4  |    9|          2|    4|          8|
    |ap_phi_mux_k_phi_fu_804_p4   |    9|          2|    6|         12|
    |i1_reg_812                   |    9|          2|    5|         10|
    |i2_reg_871                   |    9|          2|    5|         10|
    |i3_reg_744                   |    9|          2|   31|         62|
    |ia_reg_835                   |    9|          2|    6|         12|
    |ib_reg_859                   |    9|          2|    6|         12|
    |indvar_flatten1_reg_766      |    9|          2|   16|         32|
    |indvar_flatten2_reg_824      |    9|          2|   13|         26|
    |indvar_flatten3_reg_847      |    9|          2|   10|         20|
    |indvar_flatten_reg_789       |    9|          2|   11|         22|
    |j_reg_777                    |    9|          2|    6|         12|
    |k2_reg_893                   |    9|          2|    4|          8|
    |k_reg_800                    |    9|          2|    6|         12|
    |num_img_reg_755              |    9|          2|   15|         30|
    |p_2_reg_883                  |    9|          2|    8|         16|
    |real_start                   |    9|          2|    1|          2|
    |stream_in_V_V_blk_n          |    9|          2|    1|          2|
    |stream_out_V_V_blk_n         |    9|          2|    1|          2|
    |stream_out_V_V_din           |   15|          3|   16|         48|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  641|        136|  381|        999|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |KER_bound_reg_1558             |  32|   0|   32|          0|
    |ap_CS_fsm                      |  29|   0|   29|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9        |   1|   0|    1|          0|
    |exitcond4_mid_reg_1675         |   1|   0|    1|          0|
    |exitcond_flatten1_reg_1581     |   1|   0|    1|          0|
    |exitcond_flatten2_reg_1658     |   1|   0|    1|          0|
    |exitcond_flatten_reg_1590      |   1|   0|    1|          0|
    |exitcond_reg_1797              |   1|   0|    1|          0|
    |i1_reg_812                     |   5|   0|    5|          0|
    |i2_mid2_reg_1772               |   5|   0|    5|          0|
    |i2_reg_871                     |   5|   0|    5|          0|
    |i3_reg_744                     |  31|   0|   31|          0|
    |i_1_reg_1620                   |   5|   0|    5|          0|
    |ia_cast_mid2_reg_1782          |   6|   0|    7|          1|
    |ia_cast_mid2_v_reg_1667        |   6|   0|    6|          0|
    |ia_reg_835                     |   6|   0|    6|          0|
    |ib_cast_mid2_cast_reg_1787     |   6|   0|    7|          1|
    |ib_cast_mid2_reg_1680          |   6|   0|    6|          0|
    |ib_reg_859                     |   6|   0|    6|          0|
    |indvar_flatten1_reg_766        |  16|   0|   16|          0|
    |indvar_flatten2_reg_824        |  13|   0|   13|          0|
    |indvar_flatten3_reg_847        |  10|   0|   10|          0|
    |indvar_flatten_next3_reg_1653  |  13|   0|   13|          0|
    |indvar_flatten_reg_789         |  11|   0|   11|          0|
    |j_reg_777                      |   6|   0|    6|          0|
    |k2_reg_893                     |   4|   0|    4|          0|
    |k_2_reg_1806                   |   4|   0|    4|          0|
    |k_reg_800                      |   6|   0|    6|          0|
    |lhs_V_reg_1526                 |  32|   0|   32|          0|
    |num_img_1_reg_1576             |  15|   0|   15|          0|
    |num_img_reg_755                |  15|   0|   15|          0|
    |p_2_reg_883                    |   8|   0|    8|          0|
    |p_s_reg_1553                   |  32|   0|   32|          0|
    |reg_905                        |  16|   0|   16|          0|
    |reg_909                        |   8|   0|    8|          0|
    |reg_913                        |   8|   0|    8|          0|
    |reg_917                        |   8|   0|    8|          0|
    |reg_921                        |   8|   0|    8|          0|
    |reg_925                        |   8|   0|    8|          0|
    |reg_929                        |   8|   0|    8|          0|
    |reg_933                        |   8|   0|    8|          0|
    |reg_937                        |   8|   0|    8|          0|
    |reg_941                        |   8|   0|    8|          0|
    |reg_945                        |   8|   0|    8|          0|
    |reg_949                        |   8|   0|    8|          0|
    |reg_953                        |   8|   0|    8|          0|
    |reg_957                        |   8|   0|    8|          0|
    |reg_961                        |   8|   0|    8|          0|
    |reg_965                        |   8|   0|    8|          0|
    |reg_969                        |   8|   0|    8|          0|
    |start_once_reg                 |   1|   0|    1|          0|
    |tmp1_reg_1543                  |  32|   0|   32|          0|
    |tmp2_reg_1548                  |  32|   0|   32|          0|
    |tmp_10_reg_1630                |   8|   0|    8|          0|
    |tmp_11_reg_1616                |   4|   0|    4|          0|
    |tmp_11_reg_1616_pp1_iter2_reg  |   4|   0|    4|          0|
    |tmp_14_reg_1811                |   7|   0|    7|          0|
    |tmp_16_reg_1801                |   4|   0|    4|          0|
    |tmp_17_reg_1816                |   7|   0|    7|          0|
    |tmp_19_reg_1907                |   8|   0|    8|          0|
    |tmp_21_reg_1687                |  13|   0|   13|          0|
    |tmp_22_reg_1777                |   4|   0|    4|          0|
    |tmp_25_reg_1822                |  13|   0|   13|          0|
    |tmp_3_mid2_reg_1610            |   6|   0|    6|          0|
    |tmp_7_reg_1563                 |   1|   0|    1|          0|
    |tmp_8_mid2_v_reg_1603          |   6|   0|    6|          0|
    |tmp_9_reg_1625                 |  13|   0|   13|          0|
    |tmp_V_10_reg_1521              |  16|   0|   16|          0|
    |tmp_V_4_reg_1511               |  16|   0|   16|          0|
    |tmp_V_6_reg_1516               |  16|   0|   16|          0|
    |tmp_s_reg_1507                 |   1|   0|    1|          0|
    |exitcond_flatten1_reg_1581     |  64|  32|    1|          0|
    |exitcond_reg_1797              |  64|  32|    1|          0|
    |tmp_16_reg_1801                |  64|  32|    4|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 906|  96|  722|          2|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Pool<16, 63, 3, 0> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Pool<16, 63, 3, 0> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Pool<16, 63, 3, 0> | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | Pool<16, 63, 3, 0> | return value |
|ap_done                | out |    1| ap_ctrl_hs | Pool<16, 63, 3, 0> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Pool<16, 63, 3, 0> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Pool<16, 63, 3, 0> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Pool<16, 63, 3, 0> | return value |
|start_out              | out |    1| ap_ctrl_hs | Pool<16, 63, 3, 0> | return value |
|start_write            | out |    1| ap_ctrl_hs | Pool<16, 63, 3, 0> | return value |
|stream_in_V_V_dout     |  in |   16|   ap_fifo  |    stream_in_V_V   |    pointer   |
|stream_in_V_V_empty_n  |  in |    1|   ap_fifo  |    stream_in_V_V   |    pointer   |
|stream_in_V_V_read     | out |    1|   ap_fifo  |    stream_in_V_V   |    pointer   |
|stream_out_V_V_din     | out |   16|   ap_fifo  |   stream_out_V_V   |    pointer   |
|stream_out_V_V_full_n  |  in |    1|   ap_fifo  |   stream_out_V_V   |    pointer   |
|stream_out_V_V_write   | out |    1|   ap_fifo  |   stream_out_V_V   |    pointer   |
+-----------------------+-----+-----+------------+--------------------+--------------+

