$date
	Mon Oct 16 23:41:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1us
$end
$scope module q3_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module u1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#1
0!
0"
0%
0$
0#
#2
1!
1%
#3
x!
x"
x%
#4
1!
0"
0%
1$
#5
0!
1"
1%
#6
x!
x"
x%
#7
0%
x$
#8
1%
#9
x%
#10
1!
0"
0%
0$
1#
#11
0!
1"
1%
#12
x!
x"
x%
#13
0!
1"
0%
1$
#14
1!
1%
#15
x!
x"
x%
#16
0%
x$
#17
1%
#18
x%
#28
