{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1462887879485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462887879495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 10:44:39 2016 " "Processing started: Tue May 10 10:44:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462887879495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1462887879495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Laboratorio4 -c prueba_generic " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Laboratorio4 -c prueba_generic" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1462887879495 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prueba_generic_7_1200mv_85c_slow.vho E:/Mega/Facultad/FPGA/Laboratorio4/simulation/modelsim/ simulation " "Generated file prueba_generic_7_1200mv_85c_slow.vho in folder \"E:/Mega/Facultad/FPGA/Laboratorio4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462887880135 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prueba_generic_7_1200mv_0c_slow.vho E:/Mega/Facultad/FPGA/Laboratorio4/simulation/modelsim/ simulation " "Generated file prueba_generic_7_1200mv_0c_slow.vho in folder \"E:/Mega/Facultad/FPGA/Laboratorio4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462887880178 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prueba_generic_min_1200mv_0c_fast.vho E:/Mega/Facultad/FPGA/Laboratorio4/simulation/modelsim/ simulation " "Generated file prueba_generic_min_1200mv_0c_fast.vho in folder \"E:/Mega/Facultad/FPGA/Laboratorio4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462887880215 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prueba_generic.vho E:/Mega/Facultad/FPGA/Laboratorio4/simulation/modelsim/ simulation " "Generated file prueba_generic.vho in folder \"E:/Mega/Facultad/FPGA/Laboratorio4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462887880265 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prueba_generic_7_1200mv_85c_vhd_slow.sdo E:/Mega/Facultad/FPGA/Laboratorio4/simulation/modelsim/ simulation " "Generated file prueba_generic_7_1200mv_85c_vhd_slow.sdo in folder \"E:/Mega/Facultad/FPGA/Laboratorio4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462887880305 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prueba_generic_7_1200mv_0c_vhd_slow.sdo E:/Mega/Facultad/FPGA/Laboratorio4/simulation/modelsim/ simulation " "Generated file prueba_generic_7_1200mv_0c_vhd_slow.sdo in folder \"E:/Mega/Facultad/FPGA/Laboratorio4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462887880345 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prueba_generic_min_1200mv_0c_vhd_fast.sdo E:/Mega/Facultad/FPGA/Laboratorio4/simulation/modelsim/ simulation " "Generated file prueba_generic_min_1200mv_0c_vhd_fast.sdo in folder \"E:/Mega/Facultad/FPGA/Laboratorio4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462887880389 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prueba_generic_vhd.sdo E:/Mega/Facultad/FPGA/Laboratorio4/simulation/modelsim/ simulation " "Generated file prueba_generic_vhd.sdo in folder \"E:/Mega/Facultad/FPGA/Laboratorio4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462887880425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462887880516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 10:44:40 2016 " "Processing ended: Tue May 10 10:44:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462887880516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462887880516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462887880516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1462887880516 ""}
