{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738430294239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738430294240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb  1 19:18:14 2025 " "Processing started: Sat Feb  1 19:18:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738430294240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738430294240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_VGA_Pattern -c DE10_LITE_VGA_Pattern " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_VGA_Pattern -c DE10_LITE_VGA_Pattern" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738430294240 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/23.1std/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/23.1std/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738430294405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738430294600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738430294601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "Verilog/video_sync_generator.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738430303014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738430303014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "Verilog/vga_pll.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/vga_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738430303016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738430303016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "Verilog/vga_controller.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738430303018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738430303018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/de10_lite_vga_pattern.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/de10_lite_vga_pattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_VGA_Pattern " "Found entity 1: DE10_LITE_VGA_Pattern" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738430303020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738430303020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738430303022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738430303022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_VGA_Pattern " "Elaborating entity \"DE10_LITE_VGA_Pattern\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738430303071 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_VGA_Pattern.v(14) " "Output port \"DRAM_ADDR\" at DE10_LITE_VGA_Pattern.v(14) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303071 "|DE10_LITE_VGA_Pattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_VGA_Pattern.v(15) " "Output port \"DRAM_BA\" at DE10_LITE_VGA_Pattern.v(15) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303072 "|DE10_LITE_VGA_Pattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE10_LITE_VGA_Pattern.v(27) " "Output port \"HEX0\" at DE10_LITE_VGA_Pattern.v(27) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303072 "|DE10_LITE_VGA_Pattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE10_LITE_VGA_Pattern.v(28) " "Output port \"HEX1\" at DE10_LITE_VGA_Pattern.v(28) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303072 "|DE10_LITE_VGA_Pattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_LITE_VGA_Pattern.v(29) " "Output port \"HEX2\" at DE10_LITE_VGA_Pattern.v(29) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303072 "|DE10_LITE_VGA_Pattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_LITE_VGA_Pattern.v(30) " "Output port \"HEX3\" at DE10_LITE_VGA_Pattern.v(30) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303072 "|DE10_LITE_VGA_Pattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_LITE_VGA_Pattern.v(31) " "Output port \"HEX4\" at DE10_LITE_VGA_Pattern.v(31) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303072 "|DE10_LITE_VGA_Pattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_LITE_VGA_Pattern.v(32) " "Output port \"HEX5\" at DE10_LITE_VGA_Pattern.v(32) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303072 "|DE10_LITE_VGA_Pattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_LITE_VGA_Pattern.v(38) " "Output port \"LEDR\" at DE10_LITE_VGA_Pattern.v(38) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303072 "|DE10_LITE_VGA_Pattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_VGA_Pattern.v(16) " "Output port \"DRAM_CAS_N\" at DE10_LITE_VGA_Pattern.v(16) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303072 "|DE10_LITE_VGA_Pattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_VGA_Pattern.v(17) " "Output port \"DRAM_CKE\" at DE10_LITE_VGA_Pattern.v(17) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303072 "|DE10_LITE_VGA_Pattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_VGA_Pattern.v(18) " "Output port \"DRAM_CLK\" at DE10_LITE_VGA_Pattern.v(18) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303072 "|DE10_LITE_VGA_Pattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_VGA_Pattern.v(19) " "Output port \"DRAM_CS_N\" at DE10_LITE_VGA_Pattern.v(19) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303072 "|DE10_LITE_VGA_Pattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_VGA_Pattern.v(21) " "Output port \"DRAM_LDQM\" at DE10_LITE_VGA_Pattern.v(21) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303072 "|DE10_LITE_VGA_Pattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_VGA_Pattern.v(22) " "Output port \"DRAM_RAS_N\" at DE10_LITE_VGA_Pattern.v(22) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303072 "|DE10_LITE_VGA_Pattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_VGA_Pattern.v(23) " "Output port \"DRAM_UDQM\" at DE10_LITE_VGA_Pattern.v(23) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303072 "|DE10_LITE_VGA_Pattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_VGA_Pattern.v(24) " "Output port \"DRAM_WE_N\" at DE10_LITE_VGA_Pattern.v(24) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303072 "|DE10_LITE_VGA_Pattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_VGA_Pattern.v(51) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_VGA_Pattern.v(51) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303072 "|DE10_LITE_VGA_Pattern"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_VGA_Pattern.v(53) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_VGA_Pattern.v(53) has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738430303072 "|DE10_LITE_VGA_Pattern"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:u1 " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:u1\"" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "u1" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738430303073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:u1\|altpll:altpll_component\"" {  } { { "Verilog/vga_pll.v" "altpll_component" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/vga_pll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738430303105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:u1\|altpll:altpll_component\"" {  } { { "Verilog/vga_pll.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/vga_pll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738430303106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:u1\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738430303106 ""}  } { { "Verilog/vga_pll.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/vga_pll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738430303106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_altpll " "Found entity 1: vga_pll_altpll" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/db/vga_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738430303145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738430303145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_altpll vga_pll:u1\|altpll:altpll_component\|vga_pll_altpll:auto_generated " "Elaborating entity \"vga_pll_altpll\" for hierarchy \"vga_pll:u1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738430303146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "vga_ins" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738430303149 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(39) " "Verilog HDL assignment warning at vga_controller.v(39): truncated value with size 32 to match size of target (19)" {  } { { "Verilog/vga_controller.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/vga_controller.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738430303150 "|DE10_LITE_VGA_Pattern|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(92) " "Verilog HDL assignment warning at vga_controller.v(92): truncated value with size 32 to match size of target (19)" {  } { { "Verilog/vga_controller.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/vga_controller.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738430303150 "|DE10_LITE_VGA_Pattern|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "Verilog/vga_controller.v" "LTM_ins" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/vga_controller.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738430303150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (10)" {  } { { "Verilog/video_sync_generator.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738430303151 "|DE10_LITE_VGA_Pattern|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(83) " "Verilog HDL assignment warning at video_sync_generator.v(83): truncated value with size 32 to match size of target (11)" {  } { { "Verilog/video_sync_generator.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/video_sync_generator.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738430303151 "|DE10_LITE_VGA_Pattern|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1738430303491 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1738430303497 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1738430303497 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738430303524 "|DE10_LITE_VGA_Pattern|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738430303524 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738430303577 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738430304023 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738430304023 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738430304085 "|DE10_LITE_VGA_Pattern|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738430304085 "|DE10_LITE_VGA_Pattern|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738430304085 "|DE10_LITE_VGA_Pattern|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738430304085 "|DE10_LITE_VGA_Pattern|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738430304085 "|DE10_LITE_VGA_Pattern|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738430304085 "|DE10_LITE_VGA_Pattern|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738430304085 "|DE10_LITE_VGA_Pattern|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738430304085 "|DE10_LITE_VGA_Pattern|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738430304085 "|DE10_LITE_VGA_Pattern|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738430304085 "|DE10_LITE_VGA_Pattern|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738430304085 "|DE10_LITE_VGA_Pattern|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738430304085 "|DE10_LITE_VGA_Pattern|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738430304085 "|DE10_LITE_VGA_Pattern|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738430304085 "|DE10_LITE_VGA_Pattern|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "Verilog/DE10_LITE_VGA_Pattern.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_LITE_VGA_Pattern/Verilog/DE10_LITE_VGA_Pattern.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738430304085 "|DE10_LITE_VGA_Pattern|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1738430304085 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738430304086 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738430304086 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "35 " "Implemented 35 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1738430304086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738430304086 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1738430304086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738430304086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 161 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 161 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738430304122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb  1 19:18:24 2025 " "Processing ended: Sat Feb  1 19:18:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738430304122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738430304122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738430304122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738430304122 ""}
