digraph graph_picture {
node[fontname=<Courier> ,penwidth=<1.8> ,shape=<plaintext> ]
vertex_43578_43579[label=<<TABLE BORDER="1" CELLSPACING="0" >
<TR><TD BORDER="0" PORT = "port_43578_in" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >43578</TD><TD BORDER="0" PORT = "port_43578_out" color="white" bgcolor="white" ></TD></TR>
<TR><TD BORDER="0" PORT = "port_43579_out" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >43579</TD><TD BORDER="0" PORT = "port_43579_in" color="white" bgcolor="white" ></TD></TR>
</TABLE>> ,color=<black> ,URL=</vertex/43578.svg> ]
vertex_53072_53073[label=<<TABLE BORDER="1" CELLSPACING="0" >
<TR><TD BORDER="0" PORT = "port_53072_in" color="yellow" bgcolor="yellow" ></TD><TD BORDER="0" color="yellow" bgcolor="yellow" >53072</TD><TD BORDER="0" PORT = "port_53072_out" color="yellow" bgcolor="yellow" ></TD></TR>
<TR><TD BORDER="0" PORT = "port_53073_out" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >53073</TD><TD BORDER="0" PORT = "port_53073_in" color="white" bgcolor="white" ></TD></TR>
</TABLE>> ,color=<black> ,URL=</vertex/53072.svg> ]
vertex_53718_53719[label=<<TABLE BORDER="1" CELLSPACING="0" >
<TR><TD BORDER="0" PORT = "port_53718_in" color="yellow" bgcolor="yellow" ></TD><TD BORDER="0" color="yellow" bgcolor="yellow" >53718</TD><TD BORDER="0" PORT = "port_53718_out" color="yellow" bgcolor="yellow" ></TD></TR>
<TR><TD BORDER="0" PORT = "port_53719_out" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >53719</TD><TD BORDER="0" PORT = "port_53719_in" color="white" bgcolor="white" ></TD></TR>
</TABLE>> ,color=<black> ,URL=</vertex/53718.svg> ]
vertex_57124_57125[label=<<TABLE BORDER="1" CELLSPACING="0" >
<TR><TD BORDER="0" PORT = "port_57125_in" color="yellow" bgcolor="yellow" ></TD><TD BORDER="0" color="yellow" bgcolor="yellow" >57125</TD><TD BORDER="0" PORT = "port_57125_out" color="yellow" bgcolor="yellow" ></TD></TR>
<TR><TD BORDER="0" PORT = "port_57124_out" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >57124</TD><TD BORDER="0" PORT = "port_57124_in" color="white" bgcolor="white" ></TD></TR>
</TABLE>> ,color=<black> ,URL=</vertex/57125.svg> ]
vertex_67862_67863[label=<<TABLE BORDER="1" CELLSPACING="0" >
<TR><TD BORDER="0" PORT = "port_67862_in" color="yellow" bgcolor="yellow" ></TD><TD BORDER="0" color="yellow" bgcolor="yellow" >67862</TD><TD BORDER="0" PORT = "port_67862_out" color="yellow" bgcolor="yellow" ></TD></TR>
<TR><TD BORDER="0" PORT = "port_67863_out" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >67863</TD><TD BORDER="0" PORT = "port_67863_in" color="white" bgcolor="white" ></TD></TR>
</TABLE>> ,color=<black> ,URL=</vertex/67862.svg> ]
vertex_79374_79375[label=<<TABLE BORDER="1" CELLSPACING="0" >
<TR><TD BORDER="0" PORT = "port_79375_in" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >79375</TD><TD BORDER="0" PORT = "port_79375_out" color="white" bgcolor="white" ></TD></TR>
<TR><TD BORDER="0" PORT = "port_79374_out" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >79374</TD><TD BORDER="0" PORT = "port_79374_in" color="white" bgcolor="white" ></TD></TR>
</TABLE>> ,color=<black> ,URL=</vertex/79375.svg> ]
vertex_79374_79375:port_79375_out->vertex_43578_43579:port_43578_in[label="Id 5781 (5)\nPositions:\nLen(cov): 5(501.2)" ,color=<black> ]
vertex_43578_43579:port_43578_out->vertex_53718_53719:port_53718_in[label="Id 109221 (31998)\nPositions:\nLen(cov): 31998(214.928)" ,color=<black> ]
vertex_43578_43579:port_43578_out->vertex_53072_53073:port_53072_in[label="Id 109685 (28231)\nPositions:\nLen(cov): 28231(230.643)" ,color=<black> ]
vertex_67862_67863:port_67862_out->vertex_79374_79375:port_79375_in[label="Id 111128 (8870)\nPositions:\nLen(cov): 8870(238.901)" ,color=<black> ]
vertex_57124_57125:port_57125_out->vertex_79374_79375:port_79375_in[label="Id 112744 (54273)\nPositions:\nLen(cov): 54273(223.272)" ,color=<black> ]
}
