INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schemotechnika/testik/testik.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schemotechnika/testik/testik.srcs/sources_1/new/trig_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trig_table
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schemotechnika/testik/testik.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schemotechnika/testik/testik.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/schemotechnika/testik/testik.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
