#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5e0bbd427160 .scope module, "testbench_ff_tb" "testbench_ff_tb" 2 17;
 .timescale 0 0;
P_0x5e0bbd4272f0 .param/l "DELAY" 1 2 19, +C4<00000000000000000000000000001010>;
v0x5e0bbd442c60_0 .var "D_in", 0 0;
v0x5e0bbd442d70_0 .net "Q_out", 0 0, v0x5e0bbd442530_0;  1 drivers
v0x5e0bbd442e80_0 .var "clk", 0 0;
v0x5e0bbd442f20_0 .var "nrst_in", 0 0;
v0x5e0bbd442fc0_0 .var "vdd", 0 0;
S_0x5e0bbd427390 .scope module, "main_tb" "top_module" 2 27, 3 53 0, S_0x5e0bbd427160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "vdd";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "nrst_in";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
v0x5e0bbd442790_0 .net "D", 0 0, v0x5e0bbd442c60_0;  1 drivers
v0x5e0bbd442850_0 .net "Q", 0 0, v0x5e0bbd442530_0;  alias, 1 drivers
v0x5e0bbd442920_0 .net "bg_wire", 0 0, v0x5e0bbd4419c0_0;  1 drivers
v0x5e0bbd4429f0_0 .net "clk", 0 0, v0x5e0bbd442e80_0;  1 drivers
v0x5e0bbd442a90_0 .net "nrst_in", 0 0, v0x5e0bbd442f20_0;  1 drivers
v0x5e0bbd442b80_0 .net "vdd", 0 0, v0x5e0bbd442fc0_0;  1 drivers
S_0x5e0bbd4253b0 .scope module, "r_sync" "reset_async" 3 60, 3 30 0, S_0x5e0bbd427390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "vdd";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "nrest";
    .port_info 3 /OUTPUT 1 "out";
v0x5e0bbd441cd0_0 .net "clk", 0 0, v0x5e0bbd442e80_0;  alias, 1 drivers
v0x5e0bbd441d90_0 .net "nrest", 0 0, v0x5e0bbd442f20_0;  alias, 1 drivers
v0x5e0bbd441e50_0 .net "out", 0 0, v0x5e0bbd4419c0_0;  alias, 1 drivers
v0x5e0bbd441ef0_0 .net "q_ff1", 0 0, v0x5e0bbd4146f0_0;  1 drivers
v0x5e0bbd441fe0_0 .net "q_ff2", 0 0, v0x5e0bbd4413b0_0;  1 drivers
v0x5e0bbd442120_0 .net "vdd", 0 0, v0x5e0bbd442fc0_0;  alias, 1 drivers
S_0x5e0bbd425590 .scope module, "sync_FF1" "sync_FF" 3 36, 3 17 0, S_0x5e0bbd4253b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "Q";
v0x5e0bbd4145f0_0 .net "D", 0 0, v0x5e0bbd442fc0_0;  alias, 1 drivers
v0x5e0bbd4146f0_0 .var "Q", 0 0;
v0x5e0bbd413f50_0 .net "clk", 0 0, v0x5e0bbd442e80_0;  alias, 1 drivers
v0x5e0bbd414050_0 .net "rst", 0 0, v0x5e0bbd442f20_0;  alias, 1 drivers
E_0x5e0bbd424130 .event posedge, v0x5e0bbd414050_0, v0x5e0bbd413f50_0;
S_0x5e0bbd441070 .scope module, "sync_FF2" "sync_FF" 3 41, 3 17 0, S_0x5e0bbd4253b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "Q";
v0x5e0bbd4412e0_0 .net "D", 0 0, v0x5e0bbd4146f0_0;  alias, 1 drivers
v0x5e0bbd4413b0_0 .var "Q", 0 0;
v0x5e0bbd441450_0 .net "clk", 0 0, v0x5e0bbd442e80_0;  alias, 1 drivers
v0x5e0bbd441550_0 .net "rst", 0 0, v0x5e0bbd442f20_0;  alias, 1 drivers
S_0x5e0bbd441670 .scope module, "sync_FF3" "sync_FF" 3 46, 3 17 0, S_0x5e0bbd4253b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "Q";
v0x5e0bbd4418f0_0 .net "D", 0 0, v0x5e0bbd4413b0_0;  alias, 1 drivers
v0x5e0bbd4419c0_0 .var "Q", 0 0;
v0x5e0bbd441a60_0 .net "clk", 0 0, v0x5e0bbd442e80_0;  alias, 1 drivers
v0x5e0bbd441b80_0 .net "rst", 0 0, v0x5e0bbd442f20_0;  alias, 1 drivers
S_0x5e0bbd4421c0 .scope module, "syncOUT_FF" "sync_FF" 3 65, 3 17 0, S_0x5e0bbd427390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "Q";
v0x5e0bbd442450_0 .net "D", 0 0, v0x5e0bbd442c60_0;  alias, 1 drivers
v0x5e0bbd442530_0 .var "Q", 0 0;
v0x5e0bbd4425f0_0 .net "clk", 0 0, v0x5e0bbd442e80_0;  alias, 1 drivers
v0x5e0bbd442690_0 .net "rst", 0 0, v0x5e0bbd4419c0_0;  alias, 1 drivers
E_0x5e0bbd4242b0 .event posedge, v0x5e0bbd4419c0_0, v0x5e0bbd413f50_0;
    .scope S_0x5e0bbd425590;
T_0 ;
    %wait E_0x5e0bbd424130;
    %load/vec4 v0x5e0bbd414050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x5e0bbd4145f0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x5e0bbd4146f0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5e0bbd441070;
T_1 ;
    %wait E_0x5e0bbd424130;
    %load/vec4 v0x5e0bbd441550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x5e0bbd4412e0_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0x5e0bbd4413b0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5e0bbd441670;
T_2 ;
    %wait E_0x5e0bbd424130;
    %load/vec4 v0x5e0bbd441b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x5e0bbd4418f0_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x5e0bbd4419c0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5e0bbd4421c0;
T_3 ;
    %wait E_0x5e0bbd4242b0;
    %load/vec4 v0x5e0bbd442690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x5e0bbd442450_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x5e0bbd442530_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5e0bbd427160;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0bbd442e80_0, 0, 1;
T_4.0 ;
    %delay 1, 0;
    %load/vec4 v0x5e0bbd442e80_0;
    %inv;
    %store/vec4 v0x5e0bbd442e80_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x5e0bbd427160;
T_5 ;
    %vpi_call 2 43 "$dumpfile", "CIDI-SD112-A008-assync.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e0bbd427160 {0 0 0};
    %vpi_call 2 46 "$display", "|Clock A\011|Reset\011|Vdd\011|D\011|Q\011|" {0 0 0};
    %vpi_call 2 47 "$monitor", "|%b \011\011|%b\011|%b\011|%b\011|%b\011|", v0x5e0bbd442e80_0, v0x5e0bbd442f20_0, v0x5e0bbd442fc0_0, v0x5e0bbd442c60_0, v0x5e0bbd442d70_0 {0 0 0};
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x5e0bbd442c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5e0bbd442f20_0, 0, 1;
    %store/vec4 v0x5e0bbd442fc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5e0bbd442f20_0, 0, 1;
    %store/vec4 v0x5e0bbd442fc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5e0bbd442c60_0, 0, 1;
    %store/vec4 v0x5e0bbd442fc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5e0bbd442c60_0, 0, 1;
    %store/vec4 v0x5e0bbd442fc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5e0bbd442c60_0, 0, 1;
    %store/vec4 v0x5e0bbd442fc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x5e0bbd442c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x5e0bbd442f20_0, 0, 1;
    %store/vec4 v0x5e0bbd442fc0_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reset_assync_tb.v";
    "reset_assync.v";
