

================================================================
== Vitis HLS Report for 'exo1'
================================================================
* Date:           Fri Feb 28 11:59:36 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        exo1_prj
* Solution:       solution7 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  3.871 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  46.452 ns|  46.452 ns|   13|   13|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.87>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in2" [exo1.c:4]   --->   Operation 14 'read' 'in2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in1" [exo1.c:4]   --->   Operation 15 'read' 'in1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c2" [exo1.c:4]   --->   Operation 16 'read' 'c2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c1" [exo1.c:4]   --->   Operation 17 'read' 'c1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [5/5] (3.87ns)   --->   "%temp1 = mul i32 %in1_read, i32 %c1_read" [exo1.c:13]   --->   Operation 18 'mul' 'temp1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [5/5] (3.87ns)   --->   "%temp2 = mul i32 %in2_read, i32 %c2_read" [exo1.c:14]   --->   Operation 19 'mul' 'temp2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 20 [4/5] (3.87ns)   --->   "%temp1 = mul i32 %in1_read, i32 %c1_read" [exo1.c:13]   --->   Operation 20 'mul' 'temp1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [4/5] (3.87ns)   --->   "%temp2 = mul i32 %in2_read, i32 %c2_read" [exo1.c:14]   --->   Operation 21 'mul' 'temp2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.87>
ST_3 : Operation 22 [3/5] (3.87ns)   --->   "%temp1 = mul i32 %in1_read, i32 %c1_read" [exo1.c:13]   --->   Operation 22 'mul' 'temp1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [3/5] (3.87ns)   --->   "%temp2 = mul i32 %in2_read, i32 %c2_read" [exo1.c:14]   --->   Operation 23 'mul' 'temp2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.87>
ST_4 : Operation 24 [2/5] (3.87ns)   --->   "%temp1 = mul i32 %in1_read, i32 %c1_read" [exo1.c:13]   --->   Operation 24 'mul' 'temp1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [2/5] (3.87ns)   --->   "%temp2 = mul i32 %in2_read, i32 %c2_read" [exo1.c:14]   --->   Operation 25 'mul' 'temp2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.87>
ST_5 : Operation 26 [1/5] (3.87ns)   --->   "%temp1 = mul i32 %in1_read, i32 %c1_read" [exo1.c:13]   --->   Operation 26 'mul' 'temp1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/5] (3.87ns)   --->   "%temp2 = mul i32 %in2_read, i32 %c2_read" [exo1.c:14]   --->   Operation 27 'mul' 'temp2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.87>
ST_6 : Operation 28 [5/5] (3.87ns)   --->   "%temp3 = mul i32 %temp2, i32 %temp1" [exo1.c:16]   --->   Operation 28 'mul' 'temp3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 29 [2/2] (2.23ns)   --->   "%icmp_ln18 = icmp_sgt  i32 %temp1, i32 %temp2" [exo1.c:18]   --->   Operation 29 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.87>
ST_7 : Operation 30 [4/5] (3.87ns)   --->   "%temp3 = mul i32 %temp2, i32 %temp1" [exo1.c:16]   --->   Operation 30 'mul' 'temp3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 31 [1/2] (2.23ns)   --->   "%icmp_ln18 = icmp_sgt  i32 %temp1, i32 %temp2" [exo1.c:18]   --->   Operation 31 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.87>
ST_8 : Operation 32 [3/5] (3.87ns)   --->   "%temp3 = mul i32 %temp2, i32 %temp1" [exo1.c:16]   --->   Operation 32 'mul' 'temp3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.87>
ST_9 : Operation 33 [2/5] (3.87ns)   --->   "%temp3 = mul i32 %temp2, i32 %temp1" [exo1.c:16]   --->   Operation 33 'mul' 'temp3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.87>
ST_10 : Operation 34 [1/5] (3.87ns)   --->   "%temp3 = mul i32 %temp2, i32 %temp1" [exo1.c:16]   --->   Operation 34 'mul' 'temp3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.23>
ST_11 : Operation 35 [2/2] (2.23ns)   --->   "%temp4 = sub i32 0, i32 %temp3" [exo1.c:21]   --->   Operation 35 'sub' 'temp4' <Predicate = (!icmp_ln18)> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.23>
ST_12 : Operation 36 [1/2] (2.23ns)   --->   "%temp4 = sub i32 0, i32 %temp3" [exo1.c:21]   --->   Operation 36 'sub' 'temp4' <Predicate = (!icmp_ln18)> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.69>
ST_13 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [exo1.c:3]   --->   Operation 37 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %res"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c1"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c2"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in1"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in2"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 48 [1/1] (0.69ns)   --->   "%temp4_1 = select i1 %icmp_ln18, i32 %temp3, i32 %temp4" [exo1.c:18]   --->   Operation 48 'select' 'temp4_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %res, i32 %temp4_1" [exo1.c:23]   --->   Operation 49 'write' 'write_ln23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [exo1.c:24]   --->   Operation 50 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.000ns, clock uncertainty: 0.810ns.

 <State 1>: 3.871ns
The critical path consists of the following:
	wire read operation ('in1', exo1.c:4) on port 'in1' (exo1.c:4) [18]  (0.000 ns)
	'mul' operation 32 bit ('temp1', exo1.c:13) [21]  (3.871 ns)

 <State 2>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('temp1', exo1.c:13) [21]  (3.871 ns)

 <State 3>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('temp1', exo1.c:13) [21]  (3.871 ns)

 <State 4>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('temp1', exo1.c:13) [21]  (3.871 ns)

 <State 5>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('temp1', exo1.c:13) [21]  (3.871 ns)

 <State 6>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('temp3', exo1.c:16) [23]  (3.871 ns)

 <State 7>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('temp3', exo1.c:16) [23]  (3.871 ns)

 <State 8>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('temp3', exo1.c:16) [23]  (3.871 ns)

 <State 9>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('temp3', exo1.c:16) [23]  (3.871 ns)

 <State 10>: 3.871ns
The critical path consists of the following:
	'mul' operation 32 bit ('temp3', exo1.c:16) [23]  (3.871 ns)

 <State 11>: 2.236ns
The critical path consists of the following:
	'sub' operation 32 bit ('temp4', exo1.c:21) [25]  (2.236 ns)

 <State 12>: 2.236ns
The critical path consists of the following:
	'sub' operation 32 bit ('temp4', exo1.c:21) [25]  (2.236 ns)

 <State 13>: 0.698ns
The critical path consists of the following:
	'select' operation 32 bit ('temp4', exo1.c:18) [26]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
