$date
	Fri Oct 30 18:27:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ejercicio2 $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module U2 $end
$var wire 1 % cable $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var wire 1 ! T $end
$scope module U2 $end
$var wire 1 % D $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
1$
0#
0"
0!
$end
#2
1"
#4
0"
#6
1"
#8
0"
#10
0%
1!
1"
1#
0$
#12
0"
#14
1%
0!
1"
#16
0"
#18
0%
1!
1"
#20
0"
#22
1%
0!
1"
#24
0"
#26
0%
1!
1"
#28
0"
#30
1%
0!
1"
#32
0"
#34
0%
1!
1"
#36
0"
#38
1%
0!
1"
#40
0"
0#
#42
1"
#44
0"
#46
1"
#48
0"
#50
0%
1!
1"
1#
#52
0"
#54
1%
0!
1"
#56
0"
#58
0%
1!
1"
#60
0"
#62
1%
0!
1"
#64
0"
#66
0%
1!
1"
#68
0"
#70
1%
0!
1"
#72
0"
#74
0%
1!
1"
#75
0#
#76
0"
#78
1"
#80
0"
#82
1"
#84
0"
#85
1%
0!
1$
#86
1"
#88
0"
#90
1"
#91
