// Seed: 537755098
module module_0 ();
  wor  id_2;
  reg  id_3;
  wire id_4;
  always @(posedge 1) begin
    begin
      begin
        #1 $display;
        assert (1);
        fork
          #1;
          id_5(1);
        join
        id_5 = new(1'b0);
        id_3 <= 1;
        id_2 = 1;
      end
      #1;
    end
  end
endmodule
module module_1 (
    input tri1 id_0,
    inout wand id_1,
    input uwire id_2,
    output supply1 id_3,
    output supply1 id_4,
    input wire id_5,
    output uwire id_6,
    input wire id_7,
    output uwire id_8,
    output wand id_9
);
  wor id_11 = id_5;
  id_12(
      .id_0(id_11), .id_1(id_3), .id_2('b0), .id_3(1 == 1)
  ); module_0();
endmodule
