<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab8_experimentsix.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DCM_50M.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DCM_50M.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="lab6_experimen3.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="lab6_experimen3.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab8_exp6.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab8_exp6.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab8_exp6.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab8_exp6.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab8_exp6.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="lab8_exp6.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab8_exp6.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab8_exp6.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab8_exp6.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab8_exp6.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab8_exp6.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab8_exp6.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab8_exp6.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab8_exp6.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab8_exp6.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab8_exp6.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab8_exp6.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab8_exp6.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab8_exp6.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab8_exp6.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab8_exp6.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab8_exp6.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="lab8_exp6.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab8_exp6.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab8_exp6.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab8_exp6_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab8_exp6_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab8_exp6_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab8_exp6_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab8_exp6_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab8_exp6_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab8_exp6_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab8_exp6_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab8_exp6_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab8_exp6_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab8_exp6_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab8_exp6_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab8_exp6_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab8_exp6_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab8_exp6_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab8_exp6_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1522775771" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1522775771">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522775773" xil_pn:in_ck="7151351837415418697" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7409996326645676783" xil_pn:start_ts="1522775771">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab6_experimen3.vhf"/>
      <outfile xil_pn:name="lab8_exp6.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1522775773" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5762295813315251039" xil_pn:start_ts="1522775773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522775773" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1522775773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522775773" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2136282229427462961" xil_pn:start_ts="1522775773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522775773" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1522775773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522775773" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-458554662547421397" xil_pn:start_ts="1522775773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522775784" xil_pn:in_ck="-2645455581047750035" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3743682574701495445" xil_pn:start_ts="1522775773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab8_exp6.jhd"/>
      <outfile xil_pn:name="lab8_exp6.lso"/>
      <outfile xil_pn:name="lab8_exp6.ngc"/>
      <outfile xil_pn:name="lab8_exp6.ngr"/>
      <outfile xil_pn:name="lab8_exp6.prj"/>
      <outfile xil_pn:name="lab8_exp6.stx"/>
      <outfile xil_pn:name="lab8_exp6.syr"/>
      <outfile xil_pn:name="lab8_exp6.xst"/>
      <outfile xil_pn:name="lab8_exp6_vhdl.prj"/>
      <outfile xil_pn:name="lab8_exp6_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1522775784" xil_pn:in_ck="720043066047403733" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119198862974514229" xil_pn:start_ts="1522775784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522775789" xil_pn:in_ck="-2784133158505357116" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7924147373448550126" xil_pn:start_ts="1522775784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab8_exp6.bld"/>
      <outfile xil_pn:name="lab8_exp6.ngd"/>
      <outfile xil_pn:name="lab8_exp6_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1522775794" xil_pn:in_ck="-3084011386185508251" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1522775789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab8_exp6.pcf"/>
      <outfile xil_pn:name="lab8_exp6_map.map"/>
      <outfile xil_pn:name="lab8_exp6_map.mrp"/>
      <outfile xil_pn:name="lab8_exp6_map.ncd"/>
      <outfile xil_pn:name="lab8_exp6_map.ngm"/>
      <outfile xil_pn:name="lab8_exp6_map.xrpt"/>
      <outfile xil_pn:name="lab8_exp6_summary.xml"/>
      <outfile xil_pn:name="lab8_exp6_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1522775809" xil_pn:in_ck="-4864028921327629282" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1522775794">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab8_exp6.ncd"/>
      <outfile xil_pn:name="lab8_exp6.pad"/>
      <outfile xil_pn:name="lab8_exp6.par"/>
      <outfile xil_pn:name="lab8_exp6.ptwx"/>
      <outfile xil_pn:name="lab8_exp6.unroutes"/>
      <outfile xil_pn:name="lab8_exp6.xpi"/>
      <outfile xil_pn:name="lab8_exp6_pad.csv"/>
      <outfile xil_pn:name="lab8_exp6_pad.txt"/>
      <outfile xil_pn:name="lab8_exp6_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1522775816" xil_pn:in_ck="720043066047396108" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1522775809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab8_exp6.bgn"/>
      <outfile xil_pn:name="lab8_exp6.bit"/>
      <outfile xil_pn:name="lab8_exp6.drc"/>
      <outfile xil_pn:name="lab8_exp6.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1522775809" xil_pn:in_ck="-393573479824661663" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1522775805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab8_exp6.twr"/>
      <outfile xil_pn:name="lab8_exp6.twx"/>
    </transform>
  </transforms>

</generated_project>
