# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_dataflow_in_loop_VITIS_LOOP_1263_1_log_header_RAM_AUTO_1R1W_memcore BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_dataflow_in_loop_VITIS_LOOP_1263_1_log_header_RAM_AUTO_1R1W BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_dataflow_in_loop_VITIS_LOOP_1263_1_data_buf3_RAM_AUTO_1R1W_memcore BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_dataflow_in_loop_VITIS_LOOP_1263_1_data_buf3_RAM_AUTO_1R1W BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {logger_vlan_enable_mask_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {multicast_recv_enable_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_filter_enable_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan100_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan100_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan101_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan101_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan102_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan102_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan103_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan103_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan104_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan104_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan105_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan105_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan106_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan106_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan107_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan107_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan108_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan108_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan109_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan109_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan110_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan110_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan111_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan111_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan112_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan112_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan113_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan113_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan114_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan114_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan115_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan115_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan116_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan116_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan117_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan117_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan118_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan118_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan119_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan119_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan120_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan120_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan121_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan121_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan122_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan122_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan123_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan123_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan124_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan124_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan125_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan125_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan126_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan126_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan127_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan127_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan128_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan128_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan129_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan129_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {log_all_mask_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w64_d2_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {ddr_c_channel_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w64_d2_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {driver_c_channel_U}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 351 \
    name ps \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_ps \
    op interface \
    ports { m_axi_ps_AWVALID { O 1 bit } m_axi_ps_AWREADY { I 1 bit } m_axi_ps_AWADDR { O 64 vector } m_axi_ps_AWID { O 1 vector } m_axi_ps_AWLEN { O 32 vector } m_axi_ps_AWSIZE { O 3 vector } m_axi_ps_AWBURST { O 2 vector } m_axi_ps_AWLOCK { O 2 vector } m_axi_ps_AWCACHE { O 4 vector } m_axi_ps_AWPROT { O 3 vector } m_axi_ps_AWQOS { O 4 vector } m_axi_ps_AWREGION { O 4 vector } m_axi_ps_AWUSER { O 1 vector } m_axi_ps_WVALID { O 1 bit } m_axi_ps_WREADY { I 1 bit } m_axi_ps_WDATA { O 32 vector } m_axi_ps_WSTRB { O 4 vector } m_axi_ps_WLAST { O 1 bit } m_axi_ps_WID { O 1 vector } m_axi_ps_WUSER { O 1 vector } m_axi_ps_ARVALID { O 1 bit } m_axi_ps_ARREADY { I 1 bit } m_axi_ps_ARADDR { O 64 vector } m_axi_ps_ARID { O 1 vector } m_axi_ps_ARLEN { O 32 vector } m_axi_ps_ARSIZE { O 3 vector } m_axi_ps_ARBURST { O 2 vector } m_axi_ps_ARLOCK { O 2 vector } m_axi_ps_ARCACHE { O 4 vector } m_axi_ps_ARPROT { O 3 vector } m_axi_ps_ARQOS { O 4 vector } m_axi_ps_ARREGION { O 4 vector } m_axi_ps_ARUSER { O 1 vector } m_axi_ps_RVALID { I 1 bit } m_axi_ps_RREADY { O 1 bit } m_axi_ps_RDATA { I 32 vector } m_axi_ps_RLAST { I 1 bit } m_axi_ps_RID { I 1 vector } m_axi_ps_RFIFONUM { I 9 vector } m_axi_ps_RUSER { I 1 vector } m_axi_ps_RRESP { I 2 vector } m_axi_ps_BVALID { I 1 bit } m_axi_ps_BREADY { O 1 bit } m_axi_ps_BRESP { I 2 vector } m_axi_ps_BID { I 1 vector } m_axi_ps_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 352 \
    name ddr \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ddr \
    op interface \
    ports { ddr { I 64 vector } ddr_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 353 \
    name driver \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_driver \
    op interface \
    ports { driver { I 64 vector } driver_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 354 \
    name mac_fifo \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mac_fifo \
    op interface \
    ports { m_axi_mac_fifo_AWVALID { O 1 bit } m_axi_mac_fifo_AWREADY { I 1 bit } m_axi_mac_fifo_AWADDR { O 64 vector } m_axi_mac_fifo_AWID { O 1 vector } m_axi_mac_fifo_AWLEN { O 32 vector } m_axi_mac_fifo_AWSIZE { O 3 vector } m_axi_mac_fifo_AWBURST { O 2 vector } m_axi_mac_fifo_AWLOCK { O 2 vector } m_axi_mac_fifo_AWCACHE { O 4 vector } m_axi_mac_fifo_AWPROT { O 3 vector } m_axi_mac_fifo_AWQOS { O 4 vector } m_axi_mac_fifo_AWREGION { O 4 vector } m_axi_mac_fifo_AWUSER { O 1 vector } m_axi_mac_fifo_WVALID { O 1 bit } m_axi_mac_fifo_WREADY { I 1 bit } m_axi_mac_fifo_WDATA { O 32 vector } m_axi_mac_fifo_WSTRB { O 4 vector } m_axi_mac_fifo_WLAST { O 1 bit } m_axi_mac_fifo_WID { O 1 vector } m_axi_mac_fifo_WUSER { O 1 vector } m_axi_mac_fifo_ARVALID { O 1 bit } m_axi_mac_fifo_ARREADY { I 1 bit } m_axi_mac_fifo_ARADDR { O 64 vector } m_axi_mac_fifo_ARID { O 1 vector } m_axi_mac_fifo_ARLEN { O 32 vector } m_axi_mac_fifo_ARSIZE { O 3 vector } m_axi_mac_fifo_ARBURST { O 2 vector } m_axi_mac_fifo_ARLOCK { O 2 vector } m_axi_mac_fifo_ARCACHE { O 4 vector } m_axi_mac_fifo_ARPROT { O 3 vector } m_axi_mac_fifo_ARQOS { O 4 vector } m_axi_mac_fifo_ARREGION { O 4 vector } m_axi_mac_fifo_ARUSER { O 1 vector } m_axi_mac_fifo_RVALID { I 1 bit } m_axi_mac_fifo_RREADY { O 1 bit } m_axi_mac_fifo_RDATA { I 32 vector } m_axi_mac_fifo_RLAST { I 1 bit } m_axi_mac_fifo_RID { I 1 vector } m_axi_mac_fifo_RFIFONUM { I 9 vector } m_axi_mac_fifo_RUSER { I 1 vector } m_axi_mac_fifo_RRESP { I 2 vector } m_axi_mac_fifo_BVALID { I 1 bit } m_axi_mac_fifo_BREADY { O 1 bit } m_axi_mac_fifo_BRESP { I 2 vector } m_axi_mac_fifo_BID { I 1 vector } m_axi_mac_fifo_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 355 \
    name fifo \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_fifo \
    op interface \
    ports { fifo { I 64 vector } fifo_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 356 \
    name fifo_axi_full \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_fifo_axi_full \
    op interface \
    ports { m_axi_fifo_axi_full_AWVALID { O 1 bit } m_axi_fifo_axi_full_AWREADY { I 1 bit } m_axi_fifo_axi_full_AWADDR { O 64 vector } m_axi_fifo_axi_full_AWID { O 1 vector } m_axi_fifo_axi_full_AWLEN { O 32 vector } m_axi_fifo_axi_full_AWSIZE { O 3 vector } m_axi_fifo_axi_full_AWBURST { O 2 vector } m_axi_fifo_axi_full_AWLOCK { O 2 vector } m_axi_fifo_axi_full_AWCACHE { O 4 vector } m_axi_fifo_axi_full_AWPROT { O 3 vector } m_axi_fifo_axi_full_AWQOS { O 4 vector } m_axi_fifo_axi_full_AWREGION { O 4 vector } m_axi_fifo_axi_full_AWUSER { O 1 vector } m_axi_fifo_axi_full_WVALID { O 1 bit } m_axi_fifo_axi_full_WREADY { I 1 bit } m_axi_fifo_axi_full_WDATA { O 32 vector } m_axi_fifo_axi_full_WSTRB { O 4 vector } m_axi_fifo_axi_full_WLAST { O 1 bit } m_axi_fifo_axi_full_WID { O 1 vector } m_axi_fifo_axi_full_WUSER { O 1 vector } m_axi_fifo_axi_full_ARVALID { O 1 bit } m_axi_fifo_axi_full_ARREADY { I 1 bit } m_axi_fifo_axi_full_ARADDR { O 64 vector } m_axi_fifo_axi_full_ARID { O 1 vector } m_axi_fifo_axi_full_ARLEN { O 32 vector } m_axi_fifo_axi_full_ARSIZE { O 3 vector } m_axi_fifo_axi_full_ARBURST { O 2 vector } m_axi_fifo_axi_full_ARLOCK { O 2 vector } m_axi_fifo_axi_full_ARCACHE { O 4 vector } m_axi_fifo_axi_full_ARPROT { O 3 vector } m_axi_fifo_axi_full_ARQOS { O 4 vector } m_axi_fifo_axi_full_ARREGION { O 4 vector } m_axi_fifo_axi_full_ARUSER { O 1 vector } m_axi_fifo_axi_full_RVALID { I 1 bit } m_axi_fifo_axi_full_RREADY { O 1 bit } m_axi_fifo_axi_full_RDATA { I 32 vector } m_axi_fifo_axi_full_RLAST { I 1 bit } m_axi_fifo_axi_full_RID { I 1 vector } m_axi_fifo_axi_full_RFIFONUM { I 9 vector } m_axi_fifo_axi_full_RUSER { I 1 vector } m_axi_fifo_axi_full_RRESP { I 2 vector } m_axi_fifo_axi_full_BVALID { I 1 bit } m_axi_fifo_axi_full_BREADY { O 1 bit } m_axi_fifo_axi_full_BRESP { I 2 vector } m_axi_fifo_axi_full_BID { I 1 vector } m_axi_fifo_axi_full_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 357 \
    name fifo_axi_full_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_fifo_axi_full_offset \
    op interface \
    ports { fifo_axi_full_offset { I 64 vector } fifo_axi_full_offset_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 358 \
    name timestamp \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_timestamp \
    op interface \
    ports { timestamp { I 64 vector } timestamp_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 359 \
    name logger_vlan_enable_mask \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_logger_vlan_enable_mask \
    op interface \
    ports { logger_vlan_enable_mask { I 32 vector } logger_vlan_enable_mask_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 360 \
    name multicast_recv_enable \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_multicast_recv_enable \
    op interface \
    ports { multicast_recv_enable { I 32 vector } multicast_recv_enable_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 361 \
    name unicast_filter_enable \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_filter_enable \
    op interface \
    ports { unicast_filter_enable { I 32 vector } unicast_filter_enable_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 362 \
    name unicast_vlan100_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan100_macaddr_lsb \
    op interface \
    ports { unicast_vlan100_macaddr_lsb { I 32 vector } unicast_vlan100_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 363 \
    name unicast_vlan100_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan100_macaddr_msb \
    op interface \
    ports { unicast_vlan100_macaddr_msb { I 32 vector } unicast_vlan100_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 364 \
    name unicast_vlan101_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan101_macaddr_lsb \
    op interface \
    ports { unicast_vlan101_macaddr_lsb { I 32 vector } unicast_vlan101_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 365 \
    name unicast_vlan101_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan101_macaddr_msb \
    op interface \
    ports { unicast_vlan101_macaddr_msb { I 32 vector } unicast_vlan101_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 366 \
    name unicast_vlan102_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan102_macaddr_lsb \
    op interface \
    ports { unicast_vlan102_macaddr_lsb { I 32 vector } unicast_vlan102_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 367 \
    name unicast_vlan102_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan102_macaddr_msb \
    op interface \
    ports { unicast_vlan102_macaddr_msb { I 32 vector } unicast_vlan102_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 368 \
    name unicast_vlan103_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan103_macaddr_lsb \
    op interface \
    ports { unicast_vlan103_macaddr_lsb { I 32 vector } unicast_vlan103_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 369 \
    name unicast_vlan103_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan103_macaddr_msb \
    op interface \
    ports { unicast_vlan103_macaddr_msb { I 32 vector } unicast_vlan103_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 370 \
    name unicast_vlan104_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan104_macaddr_lsb \
    op interface \
    ports { unicast_vlan104_macaddr_lsb { I 32 vector } unicast_vlan104_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 371 \
    name unicast_vlan104_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan104_macaddr_msb \
    op interface \
    ports { unicast_vlan104_macaddr_msb { I 32 vector } unicast_vlan104_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 372 \
    name unicast_vlan105_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan105_macaddr_lsb \
    op interface \
    ports { unicast_vlan105_macaddr_lsb { I 32 vector } unicast_vlan105_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 373 \
    name unicast_vlan105_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan105_macaddr_msb \
    op interface \
    ports { unicast_vlan105_macaddr_msb { I 32 vector } unicast_vlan105_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 374 \
    name unicast_vlan106_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan106_macaddr_lsb \
    op interface \
    ports { unicast_vlan106_macaddr_lsb { I 32 vector } unicast_vlan106_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 375 \
    name unicast_vlan106_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan106_macaddr_msb \
    op interface \
    ports { unicast_vlan106_macaddr_msb { I 32 vector } unicast_vlan106_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 376 \
    name unicast_vlan107_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan107_macaddr_lsb \
    op interface \
    ports { unicast_vlan107_macaddr_lsb { I 32 vector } unicast_vlan107_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 377 \
    name unicast_vlan107_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan107_macaddr_msb \
    op interface \
    ports { unicast_vlan107_macaddr_msb { I 32 vector } unicast_vlan107_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 378 \
    name unicast_vlan108_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan108_macaddr_lsb \
    op interface \
    ports { unicast_vlan108_macaddr_lsb { I 32 vector } unicast_vlan108_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 379 \
    name unicast_vlan108_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan108_macaddr_msb \
    op interface \
    ports { unicast_vlan108_macaddr_msb { I 32 vector } unicast_vlan108_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 380 \
    name unicast_vlan109_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan109_macaddr_lsb \
    op interface \
    ports { unicast_vlan109_macaddr_lsb { I 32 vector } unicast_vlan109_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 381 \
    name unicast_vlan109_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan109_macaddr_msb \
    op interface \
    ports { unicast_vlan109_macaddr_msb { I 32 vector } unicast_vlan109_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 382 \
    name unicast_vlan110_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan110_macaddr_lsb \
    op interface \
    ports { unicast_vlan110_macaddr_lsb { I 32 vector } unicast_vlan110_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 383 \
    name unicast_vlan110_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan110_macaddr_msb \
    op interface \
    ports { unicast_vlan110_macaddr_msb { I 32 vector } unicast_vlan110_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 384 \
    name unicast_vlan111_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan111_macaddr_lsb \
    op interface \
    ports { unicast_vlan111_macaddr_lsb { I 32 vector } unicast_vlan111_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 385 \
    name unicast_vlan111_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan111_macaddr_msb \
    op interface \
    ports { unicast_vlan111_macaddr_msb { I 32 vector } unicast_vlan111_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 386 \
    name unicast_vlan112_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan112_macaddr_lsb \
    op interface \
    ports { unicast_vlan112_macaddr_lsb { I 32 vector } unicast_vlan112_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 387 \
    name unicast_vlan112_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan112_macaddr_msb \
    op interface \
    ports { unicast_vlan112_macaddr_msb { I 32 vector } unicast_vlan112_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 388 \
    name unicast_vlan113_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan113_macaddr_lsb \
    op interface \
    ports { unicast_vlan113_macaddr_lsb { I 32 vector } unicast_vlan113_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 389 \
    name unicast_vlan113_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan113_macaddr_msb \
    op interface \
    ports { unicast_vlan113_macaddr_msb { I 32 vector } unicast_vlan113_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 390 \
    name unicast_vlan114_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan114_macaddr_lsb \
    op interface \
    ports { unicast_vlan114_macaddr_lsb { I 32 vector } unicast_vlan114_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 391 \
    name unicast_vlan114_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan114_macaddr_msb \
    op interface \
    ports { unicast_vlan114_macaddr_msb { I 32 vector } unicast_vlan114_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 392 \
    name unicast_vlan115_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan115_macaddr_lsb \
    op interface \
    ports { unicast_vlan115_macaddr_lsb { I 32 vector } unicast_vlan115_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 393 \
    name unicast_vlan115_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan115_macaddr_msb \
    op interface \
    ports { unicast_vlan115_macaddr_msb { I 32 vector } unicast_vlan115_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 394 \
    name unicast_vlan116_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan116_macaddr_lsb \
    op interface \
    ports { unicast_vlan116_macaddr_lsb { I 32 vector } unicast_vlan116_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 395 \
    name unicast_vlan116_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan116_macaddr_msb \
    op interface \
    ports { unicast_vlan116_macaddr_msb { I 32 vector } unicast_vlan116_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 396 \
    name unicast_vlan117_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan117_macaddr_lsb \
    op interface \
    ports { unicast_vlan117_macaddr_lsb { I 32 vector } unicast_vlan117_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 397 \
    name unicast_vlan117_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan117_macaddr_msb \
    op interface \
    ports { unicast_vlan117_macaddr_msb { I 32 vector } unicast_vlan117_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 398 \
    name unicast_vlan118_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan118_macaddr_lsb \
    op interface \
    ports { unicast_vlan118_macaddr_lsb { I 32 vector } unicast_vlan118_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 399 \
    name unicast_vlan118_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan118_macaddr_msb \
    op interface \
    ports { unicast_vlan118_macaddr_msb { I 32 vector } unicast_vlan118_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 400 \
    name unicast_vlan119_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan119_macaddr_lsb \
    op interface \
    ports { unicast_vlan119_macaddr_lsb { I 32 vector } unicast_vlan119_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 401 \
    name unicast_vlan119_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan119_macaddr_msb \
    op interface \
    ports { unicast_vlan119_macaddr_msb { I 32 vector } unicast_vlan119_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 402 \
    name unicast_vlan120_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan120_macaddr_lsb \
    op interface \
    ports { unicast_vlan120_macaddr_lsb { I 32 vector } unicast_vlan120_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 403 \
    name unicast_vlan120_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan120_macaddr_msb \
    op interface \
    ports { unicast_vlan120_macaddr_msb { I 32 vector } unicast_vlan120_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 404 \
    name unicast_vlan121_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan121_macaddr_lsb \
    op interface \
    ports { unicast_vlan121_macaddr_lsb { I 32 vector } unicast_vlan121_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 405 \
    name unicast_vlan121_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan121_macaddr_msb \
    op interface \
    ports { unicast_vlan121_macaddr_msb { I 32 vector } unicast_vlan121_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 406 \
    name unicast_vlan122_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan122_macaddr_lsb \
    op interface \
    ports { unicast_vlan122_macaddr_lsb { I 32 vector } unicast_vlan122_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 407 \
    name unicast_vlan122_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan122_macaddr_msb \
    op interface \
    ports { unicast_vlan122_macaddr_msb { I 32 vector } unicast_vlan122_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 408 \
    name unicast_vlan123_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan123_macaddr_lsb \
    op interface \
    ports { unicast_vlan123_macaddr_lsb { I 32 vector } unicast_vlan123_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 409 \
    name unicast_vlan123_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan123_macaddr_msb \
    op interface \
    ports { unicast_vlan123_macaddr_msb { I 32 vector } unicast_vlan123_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 410 \
    name unicast_vlan124_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan124_macaddr_lsb \
    op interface \
    ports { unicast_vlan124_macaddr_lsb { I 32 vector } unicast_vlan124_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 411 \
    name unicast_vlan124_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan124_macaddr_msb \
    op interface \
    ports { unicast_vlan124_macaddr_msb { I 32 vector } unicast_vlan124_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 412 \
    name unicast_vlan125_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan125_macaddr_lsb \
    op interface \
    ports { unicast_vlan125_macaddr_lsb { I 32 vector } unicast_vlan125_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 413 \
    name unicast_vlan125_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan125_macaddr_msb \
    op interface \
    ports { unicast_vlan125_macaddr_msb { I 32 vector } unicast_vlan125_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 414 \
    name unicast_vlan126_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan126_macaddr_lsb \
    op interface \
    ports { unicast_vlan126_macaddr_lsb { I 32 vector } unicast_vlan126_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 415 \
    name unicast_vlan126_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan126_macaddr_msb \
    op interface \
    ports { unicast_vlan126_macaddr_msb { I 32 vector } unicast_vlan126_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 416 \
    name unicast_vlan127_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan127_macaddr_lsb \
    op interface \
    ports { unicast_vlan127_macaddr_lsb { I 32 vector } unicast_vlan127_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 417 \
    name unicast_vlan127_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan127_macaddr_msb \
    op interface \
    ports { unicast_vlan127_macaddr_msb { I 32 vector } unicast_vlan127_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 418 \
    name unicast_vlan128_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan128_macaddr_lsb \
    op interface \
    ports { unicast_vlan128_macaddr_lsb { I 32 vector } unicast_vlan128_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 419 \
    name unicast_vlan128_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan128_macaddr_msb \
    op interface \
    ports { unicast_vlan128_macaddr_msb { I 32 vector } unicast_vlan128_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 420 \
    name unicast_vlan129_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan129_macaddr_lsb \
    op interface \
    ports { unicast_vlan129_macaddr_lsb { I 32 vector } unicast_vlan129_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 421 \
    name unicast_vlan129_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan129_macaddr_msb \
    op interface \
    ports { unicast_vlan129_macaddr_msb { I 32 vector } unicast_vlan129_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 422 \
    name log_all_mask \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_log_all_mask \
    op interface \
    ports { log_all_mask { I 32 vector } log_all_mask_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 423 \
    name vlan100_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan100_received \
    op interface \
    ports { vlan100_received { O 32 vector } vlan100_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 424 \
    name vlan101_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan101_received \
    op interface \
    ports { vlan101_received { O 32 vector } vlan101_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 425 \
    name vlan102_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan102_received \
    op interface \
    ports { vlan102_received { O 32 vector } vlan102_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 426 \
    name vlan103_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan103_received \
    op interface \
    ports { vlan103_received { O 32 vector } vlan103_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 427 \
    name vlan104_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan104_received \
    op interface \
    ports { vlan104_received { O 32 vector } vlan104_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 428 \
    name vlan105_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan105_received \
    op interface \
    ports { vlan105_received { O 32 vector } vlan105_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 429 \
    name vlan106_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan106_received \
    op interface \
    ports { vlan106_received { O 32 vector } vlan106_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 430 \
    name vlan107_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan107_received \
    op interface \
    ports { vlan107_received { O 32 vector } vlan107_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 431 \
    name vlan108_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan108_received \
    op interface \
    ports { vlan108_received { O 32 vector } vlan108_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 432 \
    name vlan109_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan109_received \
    op interface \
    ports { vlan109_received { O 32 vector } vlan109_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 433 \
    name vlan110_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan110_received \
    op interface \
    ports { vlan110_received { O 32 vector } vlan110_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 434 \
    name vlan111_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan111_received \
    op interface \
    ports { vlan111_received { O 32 vector } vlan111_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 435 \
    name vlan112_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan112_received \
    op interface \
    ports { vlan112_received { O 32 vector } vlan112_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 436 \
    name vlan113_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan113_received \
    op interface \
    ports { vlan113_received { O 32 vector } vlan113_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name vlan114_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan114_received \
    op interface \
    ports { vlan114_received { O 32 vector } vlan114_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 438 \
    name vlan115_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan115_received \
    op interface \
    ports { vlan115_received { O 32 vector } vlan115_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 439 \
    name vlan116_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan116_received \
    op interface \
    ports { vlan116_received { O 32 vector } vlan116_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 440 \
    name vlan117_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan117_received \
    op interface \
    ports { vlan117_received { O 32 vector } vlan117_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 441 \
    name vlan118_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan118_received \
    op interface \
    ports { vlan118_received { O 32 vector } vlan118_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 442 \
    name vlan119_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan119_received \
    op interface \
    ports { vlan119_received { O 32 vector } vlan119_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 443 \
    name vlan120_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan120_received \
    op interface \
    ports { vlan120_received { O 32 vector } vlan120_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 444 \
    name vlan121_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan121_received \
    op interface \
    ports { vlan121_received { O 32 vector } vlan121_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 445 \
    name vlan122_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan122_received \
    op interface \
    ports { vlan122_received { O 32 vector } vlan122_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 446 \
    name vlan123_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan123_received \
    op interface \
    ports { vlan123_received { O 32 vector } vlan123_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 447 \
    name vlan124_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan124_received \
    op interface \
    ports { vlan124_received { O 32 vector } vlan124_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 448 \
    name vlan125_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan125_received \
    op interface \
    ports { vlan125_received { O 32 vector } vlan125_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 449 \
    name vlan126_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan126_received \
    op interface \
    ports { vlan126_received { O 32 vector } vlan126_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 450 \
    name vlan127_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan127_received \
    op interface \
    ports { vlan127_received { O 32 vector } vlan127_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 451 \
    name vlan128_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan128_received \
    op interface \
    ports { vlan128_received { O 32 vector } vlan128_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 452 \
    name vlan129_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan129_received \
    op interface \
    ports { vlan129_received { O 32 vector } vlan129_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 453 \
    name droped \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_droped \
    op interface \
    ports { droped { O 32 vector } droped_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


