# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../generated_copy2_vivado_project.srcs/sources_1/imports/copy2_output/generator_resources/axi_fifo.vhd" \
"../../../../generated_copy2_vivado_project.srcs/sources_1/imports/copy2_output/copy2_wrapper.vhdl" \
"../../../../generated_copy2_vivado_project.srcs/sources_1/imports/copy2_output/generator_resources/input_node.vhdl" \
"../../../../generated_copy2_vivado_project.srcs/sources_1/imports/copy2_output/generator_resources/output_node.vhdl" \
"../../../../generated_copy2_vivado_project.srcs/sources_1/imports/copy2_output/copy2_TB.vhdl" \

# Do not sort compile order
nosort
