[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypespecExpr/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 179
LIB: work
FILE: ${SURELOG_DIR}/tests/TypespecExpr/dut.sv
n<> u<178> t<Top_level_rule> c<1> l<1:1> el<12:1>
  n<> u<1> t<Null_rule> p<178> s<177> l<1:1>
  n<> u<177> t<Source_text> p<178> c<67> l<1:1> el<10:10>
    n<> u<67> t<Description> p<177> c<66> s<176> l<1:1> el<3:10>
      n<> u<66> t<Module_declaration> p<67> c<49> l<1:1> el<3:10>
        n<> u<49> t<Module_ansi_header> p<66> c<2> s<64> l<1:1> el<1:74>
          n<module> u<2> t<Module_keyword> p<49> s<3> l<1:1> el<1:7>
          n<Mod1> u<3> t<STRING_CONST> p<49> s<4> l<1:8> el<1:12>
          n<> u<4> t<Package_import_declaration_list> p<49> s<29> l<1:13> el<1:13>
          n<> u<29> t<Parameter_port_list> p<49> c<28> s<48> l<1:13> el<1:49>
            n<> u<28> t<Parameter_port_declaration> p<29> c<27> l<1:15> el<1:48>
              n<> u<27> t<Parameter_declaration> p<28> c<17> l<1:15> el<1:48>
                n<> u<17> t<Data_type_or_implicit> p<27> c<16> s<26> l<1:25> el<1:37>
                  n<> u<16> t<Data_type> p<17> c<5> l<1:25> el<1:37>
                    n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<1:25> el<1:30>
                    n<> u<15> t<Packed_dimension> p<16> c<14> l<1:31> el<1:37>
                      n<> u<14> t<Constant_range> p<15> c<9> l<1:32> el<1:36>
                        n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<1:32> el<1:34>
                          n<> u<8> t<Constant_primary> p<9> c<7> l<1:32> el<1:34>
                            n<> u<7> t<Primary_literal> p<8> c<6> l<1:32> el<1:34>
                              n<31> u<6> t<INT_CONST> p<7> l<1:32> el<1:34>
                        n<> u<13> t<Constant_expression> p<14> c<12> l<1:35> el<1:36>
                          n<> u<12> t<Constant_primary> p<13> c<11> l<1:35> el<1:36>
                            n<> u<11> t<Primary_literal> p<12> c<10> l<1:35> el<1:36>
                              n<0> u<10> t<INT_CONST> p<11> l<1:35> el<1:36>
                n<> u<26> t<Param_assignment_list> p<27> c<25> l<1:38> el<1:48>
                  n<> u<25> t<Param_assignment> p<26> c<18> l<1:38> el<1:48>
                    n<PARAM> u<18> t<STRING_CONST> p<25> s<24> l<1:38> el<1:43>
                    n<> u<24> t<Constant_param_expression> p<25> c<23> l<1:46> el<1:48>
                      n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<1:46> el<1:48>
                        n<> u<22> t<Constant_expression> p<23> c<21> l<1:46> el<1:48>
                          n<> u<21> t<Constant_primary> p<22> c<20> l<1:46> el<1:48>
                            n<> u<20> t<Primary_literal> p<21> c<19> l<1:46> el<1:48>
                              n<> u<19> t<Number_Tick0> p<20> l<1:46> el<1:48>
          n<> u<48> t<Port_declaration_list> p<49> c<47> l<1:50> el<1:73>
            n<> u<47> t<Ansi_port_declaration> p<48> c<45> l<1:51> el<1:72>
              n<> u<45> t<Net_port_header> p<47> c<30> s<46> l<1:51> el<1:70>
                n<> u<30> t<PortDir_Out> p<45> s<44> l<1:51> el<1:57>
                n<> u<44> t<Net_port_type> p<45> c<43> l<1:58> el<1:70>
                  n<> u<43> t<Data_type_or_implicit> p<44> c<42> l<1:58> el<1:70>
                    n<> u<42> t<Data_type> p<43> c<31> l<1:58> el<1:70>
                      n<> u<31> t<IntVec_TypeLogic> p<42> s<41> l<1:58> el<1:63>
                      n<> u<41> t<Packed_dimension> p<42> c<40> l<1:64> el<1:70>
                        n<> u<40> t<Constant_range> p<41> c<35> l<1:65> el<1:69>
                          n<> u<35> t<Constant_expression> p<40> c<34> s<39> l<1:65> el<1:67>
                            n<> u<34> t<Constant_primary> p<35> c<33> l<1:65> el<1:67>
                              n<> u<33> t<Primary_literal> p<34> c<32> l<1:65> el<1:67>
                                n<31> u<32> t<INT_CONST> p<33> l<1:65> el<1:67>
                          n<> u<39> t<Constant_expression> p<40> c<38> l<1:68> el<1:69>
                            n<> u<38> t<Constant_primary> p<39> c<37> l<1:68> el<1:69>
                              n<> u<37> t<Primary_literal> p<38> c<36> l<1:68> el<1:69>
                                n<0> u<36> t<INT_CONST> p<37> l<1:68> el<1:69>
              n<x> u<46> t<STRING_CONST> p<47> l<1:71> el<1:72>
        n<> u<64> t<Non_port_module_item> p<66> c<63> s<65> l<2:4> el<2:21>
          n<> u<63> t<Module_or_generate_item> p<64> c<62> l<2:4> el<2:21>
            n<> u<62> t<Module_common_item> p<63> c<61> l<2:4> el<2:21>
              n<> u<61> t<Continuous_assign> p<62> c<60> l<2:4> el<2:21>
                n<> u<60> t<Net_assignment_list> p<61> c<59> l<2:11> el<2:20>
                  n<> u<59> t<Net_assignment> p<60> c<54> l<2:11> el<2:20>
                    n<> u<54> t<Net_lvalue> p<59> c<51> s<58> l<2:11> el<2:12>
                      n<> u<51> t<Ps_or_hierarchical_identifier> p<54> c<50> s<53> l<2:11> el<2:12>
                        n<x> u<50> t<STRING_CONST> p<51> l<2:11> el<2:12>
                      n<> u<53> t<Constant_select> p<54> c<52> l<2:13> el<2:13>
                        n<> u<52> t<Constant_bit_select> p<53> l<2:13> el<2:13>
                    n<> u<58> t<Expression> p<59> c<57> l<2:15> el<2:20>
                      n<> u<57> t<Primary> p<58> c<56> l<2:15> el<2:20>
                        n<> u<56> t<Primary_literal> p<57> c<55> l<2:15> el<2:20>
                          n<PARAM> u<55> t<STRING_CONST> p<56> l<2:15> el<2:20>
        n<> u<65> t<ENDMODULE> p<66> l<3:1> el<3:10>
    n<> u<176> t<Description> p<177> c<175> l<5:1> el<10:10>
      n<> u<175> t<Module_declaration> p<176> c<71> l<5:1> el<10:10>
        n<> u<71> t<Module_ansi_header> p<175> c<68> s<100> l<5:1> el<5:13>
          n<module> u<68> t<Module_keyword> p<71> s<69> l<5:1> el<5:7>
          n<Mod2> u<69> t<STRING_CONST> p<71> s<70> l<5:8> el<5:12>
          n<> u<70> t<Package_import_declaration_list> p<71> l<5:12> el<5:12>
        n<> u<100> t<Non_port_module_item> p<175> c<99> s<125> l<6:4> el<6:52>
          n<> u<99> t<Module_or_generate_item> p<100> c<98> l<6:4> el<6:52>
            n<> u<98> t<Module_common_item> p<99> c<97> l<6:4> el<6:52>
              n<> u<97> t<Module_or_generate_item_declaration> p<98> c<96> l<6:4> el<6:52>
                n<> u<96> t<Package_or_generate_item_declaration> p<97> c<95> l<6:4> el<6:52>
                  n<> u<95> t<Data_declaration> p<96> c<94> l<6:4> el<6:52>
                    n<> u<94> t<Type_declaration> p<95> c<92> l<6:4> el<6:52>
                      n<> u<92> t<Data_type> p<94> c<73> s<93> l<6:12> el<6:44>
                        n<> u<73> t<Struct_union> p<92> c<72> s<74> l<6:12> el<6:18>
                          n<> u<72> t<Struct_keyword> p<73> l<6:12> el<6:18>
                        n<> u<74> t<Packed_keyword> p<92> s<91> l<6:19> el<6:25>
                        n<> u<91> t<Struct_union_member> p<92> c<87> l<6:28> el<6:42>
                          n<> u<87> t<Data_type_or_void> p<91> c<86> s<90> l<6:28> el<6:39>
                            n<> u<86> t<Data_type> p<87> c<75> l<6:28> el<6:39>
                              n<> u<75> t<IntVec_TypeLogic> p<86> s<85> l<6:28> el<6:33>
                              n<> u<85> t<Packed_dimension> p<86> c<84> l<6:33> el<6:39>
                                n<> u<84> t<Constant_range> p<85> c<79> l<6:34> el<6:38>
                                  n<> u<79> t<Constant_expression> p<84> c<78> s<83> l<6:34> el<6:36>
                                    n<> u<78> t<Constant_primary> p<79> c<77> l<6:34> el<6:36>
                                      n<> u<77> t<Primary_literal> p<78> c<76> l<6:34> el<6:36>
                                        n<31> u<76> t<INT_CONST> p<77> l<6:34> el<6:36>
                                  n<> u<83> t<Constant_expression> p<84> c<82> l<6:37> el<6:38>
                                    n<> u<82> t<Constant_primary> p<83> c<81> l<6:37> el<6:38>
                                      n<> u<81> t<Primary_literal> p<82> c<80> l<6:37> el<6:38>
                                        n<0> u<80> t<INT_CONST> p<81> l<6:37> el<6:38>
                          n<> u<90> t<Variable_decl_assignment_list> p<91> c<89> l<6:40> el<6:41>
                            n<> u<89> t<Variable_decl_assignment> p<90> c<88> l<6:40> el<6:41>
                              n<x> u<88> t<STRING_CONST> p<89> l<6:40> el<6:41>
                      n<Struct> u<93> t<STRING_CONST> p<94> l<6:45> el<6:51>
        n<> u<125> t<Non_port_module_item> p<175> c<124> s<147> l<7:4> el<7:41>
          n<> u<124> t<Module_or_generate_item> p<125> c<123> l<7:4> el<7:41>
            n<> u<123> t<Module_common_item> p<124> c<122> l<7:4> el<7:41>
              n<> u<122> t<Module_or_generate_item_declaration> p<123> c<121> l<7:4> el<7:41>
                n<> u<121> t<Package_or_generate_item_declaration> p<122> c<120> l<7:4> el<7:41>
                  n<> u<120> t<Parameter_declaration> p<121> c<103> l<7:4> el<7:40>
                    n<> u<103> t<Data_type_or_implicit> p<120> c<102> s<119> l<7:14> el<7:20>
                      n<Struct> u<102> t<Data_type> p<103> c<101> l<7:14> el<7:20>
                        n<Struct> u<101> t<STRING_CONST> p<102> l<7:14> el<7:20>
                    n<> u<119> t<Param_assignment_list> p<120> c<118> l<7:21> el<7:40>
                      n<> u<118> t<Param_assignment> p<119> c<104> l<7:21> el<7:40>
                        n<STRUCT> u<104> t<STRING_CONST> p<118> s<117> l<7:21> el<7:27>
                        n<> u<117> t<Constant_param_expression> p<118> c<116> l<7:30> el<7:40>
                          n<> u<116> t<Constant_mintypmax_expression> p<117> c<115> l<7:30> el<7:40>
                            n<> u<115> t<Constant_expression> p<116> c<114> l<7:30> el<7:40>
                              n<> u<114> t<Constant_primary> p<115> c<113> l<7:30> el<7:40>
                                n<> u<113> t<Constant_assignment_pattern_expression> p<114> c<112> l<7:30> el<7:40>
                                  n<> u<112> t<Assignment_pattern_expression> p<113> c<111> l<7:30> el<7:40>
                                    n<> u<111> t<Assignment_pattern> p<112> c<106> l<7:30> el<7:40>
                                      n<> u<106> t<Structure_pattern_key> p<111> c<105> s<110> l<7:33> el<7:34>
                                        n<x> u<105> t<STRING_CONST> p<106> l<7:33> el<7:34>
                                      n<> u<110> t<Expression> p<111> c<109> l<7:36> el<7:38>
                                        n<> u<109> t<Primary> p<110> c<108> l<7:36> el<7:38>
                                          n<> u<108> t<Primary_literal> p<109> c<107> l<7:36> el<7:38>
                                            n<> u<107> t<Number_Tick0> p<108> l<7:36> el<7:38>
        n<> u<147> t<Non_port_module_item> p<175> c<146> s<173> l<8:4> el<8:18>
          n<> u<146> t<Module_or_generate_item> p<147> c<145> l<8:4> el<8:18>
            n<> u<145> t<Module_common_item> p<146> c<144> l<8:4> el<8:18>
              n<> u<144> t<Module_or_generate_item_declaration> p<145> c<143> l<8:4> el<8:18>
                n<> u<143> t<Package_or_generate_item_declaration> p<144> c<142> l<8:4> el<8:18>
                  n<> u<142> t<Data_declaration> p<143> c<141> l<8:4> el<8:18>
                    n<> u<141> t<Variable_declaration> p<142> c<137> l<8:4> el<8:18>
                      n<> u<137> t<Data_type> p<141> c<126> s<140> l<8:4> el<8:15>
                        n<> u<126> t<IntVec_TypeLogic> p<137> s<136> l<8:4> el<8:9>
                        n<> u<136> t<Packed_dimension> p<137> c<135> l<8:9> el<8:15>
                          n<> u<135> t<Constant_range> p<136> c<130> l<8:10> el<8:14>
                            n<> u<130> t<Constant_expression> p<135> c<129> s<134> l<8:10> el<8:12>
                              n<> u<129> t<Constant_primary> p<130> c<128> l<8:10> el<8:12>
                                n<> u<128> t<Primary_literal> p<129> c<127> l<8:10> el<8:12>
                                  n<31> u<127> t<INT_CONST> p<128> l<8:10> el<8:12>
                            n<> u<134> t<Constant_expression> p<135> c<133> l<8:13> el<8:14>
                              n<> u<133> t<Constant_primary> p<134> c<132> l<8:13> el<8:14>
                                n<> u<132> t<Primary_literal> p<133> c<131> l<8:13> el<8:14>
                                  n<0> u<131> t<INT_CONST> p<132> l<8:13> el<8:14>
                      n<> u<140> t<Variable_decl_assignment_list> p<141> c<139> l<8:16> el<8:17>
                        n<> u<139> t<Variable_decl_assignment> p<140> c<138> l<8:16> el<8:17>
                          n<x> u<138> t<STRING_CONST> p<139> l<8:16> el<8:17>
        n<> u<173> t<Non_port_module_item> p<175> c<172> s<174> l<9:4> el<9:39>
          n<> u<172> t<Module_or_generate_item> p<173> c<171> l<9:4> el<9:39>
            n<> u<171> t<Module_instantiation> p<172> c<148> l<9:4> el<9:39>
              n<Mod1> u<148> t<STRING_CONST> p<171> s<158> l<9:4> el<9:8>
              n<> u<158> t<Parameter_value_assignment> p<171> c<157> s<170> l<9:9> el<9:26>
                n<> u<157> t<Parameter_assignment_list> p<158> c<156> l<9:11> el<9:25>
                  n<> u<156> t<Named_parameter_assignment> p<157> c<149> l<9:11> el<9:25>
                    n<PARAM> u<149> t<STRING_CONST> p<156> s<155> l<9:12> el<9:17>
                    n<> u<155> t<Param_expression> p<156> c<154> l<9:18> el<9:24>
                      n<> u<154> t<Mintypmax_expression> p<155> c<153> l<9:18> el<9:24>
                        n<> u<153> t<Expression> p<154> c<152> l<9:18> el<9:24>
                          n<> u<152> t<Primary> p<153> c<151> l<9:18> el<9:24>
                            n<> u<151> t<Primary_literal> p<152> c<150> l<9:18> el<9:24>
                              n<STRUCT> u<150> t<STRING_CONST> p<151> l<9:18> el<9:24>
              n<> u<170> t<Hierarchical_instance> p<171> c<160> l<9:27> el<9:38>
                n<> u<160> t<Name_of_instance> p<170> c<159> s<169> l<9:27> el<9:31>
                  n<mod1> u<159> t<STRING_CONST> p<160> l<9:27> el<9:31>
                n<> u<169> t<Port_connection_list> p<170> c<168> l<9:32> el<9:37>
                  n<> u<168> t<Named_port_connection> p<169> c<161> l<9:32> el<9:37>
                    n<x> u<161> t<STRING_CONST> p<168> s<166> l<9:33> el<9:34>
                    n<> u<166> t<OPEN_PARENS> p<168> s<165> l<9:34> el<9:35>
                    n<> u<165> t<Expression> p<168> c<164> s<167> l<9:35> el<9:36>
                      n<> u<164> t<Primary> p<165> c<163> l<9:35> el<9:36>
                        n<> u<163> t<Primary_literal> p<164> c<162> l<9:35> el<9:36>
                          n<x> u<162> t<STRING_CONST> p<163> l<9:35> el<9:36>
                    n<> u<167> t<CLOSE_PARENS> p<168> l<9:36> el<9:37>
        n<> u<174> t<ENDMODULE> p<175> l<10:1> el<10:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TypespecExpr/dut.sv:1:1: No timescale set for "Mod1".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypespecExpr/dut.sv:5:1: No timescale set for "Mod2".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypespecExpr/dut.sv:1:1: Compile module "work@Mod1".
[INF:CP0303] ${SURELOG_DIR}/tests/TypespecExpr/dut.sv:5:1: Compile module "work@Mod2".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               8
ContAssign                                             1
Design                                                 1
Identifier                                             3
LogicNet                                               2
LogicTypespec                                          5
Module                                                 2
ModuleTypespec                                         2
Operation                                              1
ParamAssign                                            2
Parameter                                              2
Port                                                   2
Range                                                  3
RefModule                                              1
RefObj                                                 3
RefTypespec                                            8
SourceFile                                             1
StringTypespec                                         1
StructTypespec                                         1
TaggedPattern                                          1
TypedefTypespec                                        1
TypespecMember                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypespecExpr/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@Mod1 (work@Mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@Mod1)
    |vpiParent:
    \_Module: work@Mod1 (work@Mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:1:1, endln:3:10
    |vpiName:work@Mod1
  |vpiParameter:
  \_Parameter: (work@Mod1.PARAM), line:1:38, endln:1:48
    |vpiParent:
    \_Module: work@Mod1 (work@Mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:1:1, endln:3:10
    |BIN:0
    |vpiTypespec:
    \_RefTypespec: (work@Mod1.PARAM), line:1:25, endln:1:37
      |vpiParent:
      \_Parameter: (work@Mod1.PARAM), line:1:38, endln:1:48
      |vpiFullName:work@Mod1.PARAM
      |vpiActual:
      \_LogicTypespec: , line:1:25, endln:1:30
    |vpiName:PARAM
    |vpiFullName:work@Mod1.PARAM
  |vpiParamAssign:
  \_ParamAssign: , line:1:38, endln:1:48
    |vpiParent:
    \_Module: work@Mod1 (work@Mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_Constant: , line:1:46, endln:1:48
      |vpiParent:
      \_ParamAssign: , line:1:38, endln:1:48
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@Mod1.PARAM), line:1:38, endln:1:48
  |vpiTypedef:
  \_LogicTypespec: , line:1:25, endln:1:30
    |vpiParent:
    \_Module: work@Mod1 (work@Mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:1:1, endln:3:10
    |vpiRange:
    \_Range: , line:1:31, endln:1:37
      |vpiParent:
      \_LogicTypespec: , line:1:25, endln:1:30
      |vpiLeftRange:
      \_Constant: , line:1:32, endln:1:34
        |vpiParent:
        \_Range: , line:1:31, endln:1:37
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:1:35, endln:1:36
        |vpiParent:
        \_Range: , line:1:31, endln:1:37
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:1:58, endln:1:63
    |vpiParent:
    \_Module: work@Mod1 (work@Mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:1:1, endln:3:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:25, endln:1:30
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:58, endln:1:63
  |vpiImportTypespec:
  \_LogicNet: (work@Mod1.x), line:1:71, endln:1:72
    |vpiParent:
    \_Module: work@Mod1 (work@Mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:1:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@Mod1.x), line:1:58, endln:1:63
      |vpiParent:
      \_LogicNet: (work@Mod1.x), line:1:71, endln:1:72
      |vpiFullName:work@Mod1.x
      |vpiActual:
      \_LogicTypespec: , line:1:58, endln:1:63
    |vpiName:x
    |vpiFullName:work@Mod1.x
    |vpiNetType:36
  |vpiDefName:work@Mod1
  |vpiNet:
  \_LogicNet: (work@Mod1.x), line:1:71, endln:1:72
  |vpiPort:
  \_Port: (x), line:1:71, endln:1:72
    |vpiParent:
    \_Module: work@Mod1 (work@Mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:1:1, endln:3:10
    |vpiName:x
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@Mod1.x), line:1:58, endln:1:63
      |vpiParent:
      \_Port: (x), line:1:71, endln:1:72
      |vpiFullName:work@Mod1.x
      |vpiActual:
      \_LogicTypespec: , line:1:58, endln:1:63
  |vpiContAssign:
  \_ContAssign: , line:2:11, endln:2:20
    |vpiParent:
    \_Module: work@Mod1 (work@Mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_RefObj: (work@Mod1.PARAM), line:2:15, endln:2:20
      |vpiParent:
      \_ContAssign: , line:2:11, endln:2:20
      |vpiName:PARAM
      |vpiFullName:work@Mod1.PARAM
      |vpiActual:
      \_Parameter: (work@Mod1.PARAM), line:1:38, endln:1:48
    |vpiLhs:
    \_RefObj: (work@Mod1.x), line:2:11, endln:2:12
      |vpiParent:
      \_ContAssign: , line:2:11, endln:2:20
      |vpiName:x
      |vpiFullName:work@Mod1.x
      |vpiActual:
      \_LogicNet: (work@Mod1.x), line:1:71, endln:1:72
|vpiAllModules:
\_Module: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@Mod2)
    |vpiParent:
    \_Module: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiName:work@Mod2
  |vpiParameter:
  \_Parameter: (work@Mod2.STRUCT), line:7:21, endln:7:40
    |vpiParent:
    \_Module: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@Mod2.STRUCT.Struct), line:7:14, endln:7:20
      |vpiParent:
      \_Parameter: (work@Mod2.STRUCT), line:7:21, endln:7:40
      |vpiName:Struct
      |vpiFullName:work@Mod2.STRUCT.Struct
      |vpiActual:
      \_TypedefTypespec: (Struct), line:6:45, endln:6:51
    |vpiName:STRUCT
    |vpiFullName:work@Mod2.STRUCT
  |vpiParamAssign:
  \_ParamAssign: , line:7:21, endln:7:40
    |vpiParent:
    \_Module: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiRhs:
    \_Operation: , line:7:30, endln:7:40
      |vpiParent:
      \_ParamAssign: , line:7:21, endln:7:40
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:7:33, endln:7:38
        |vpiParent:
        \_Operation: , line:7:30, endln:7:40
        |vpiPattern:
        \_Constant: , line:7:36, endln:7:38
          |vpiParent:
          \_TaggedPattern: , line:7:33, endln:7:38
          |vpiDecompile:'0
          |vpiSize:-1
          |BIN:0
          |vpiConstType:3
        |vpiTypespec:
        \_RefTypespec: (work@Mod2.x), line:7:33, endln:7:34
          |vpiParent:
          \_TaggedPattern: , line:7:33, endln:7:38
          |vpiName:x
          |vpiFullName:work@Mod2.x
          |vpiActual:
          \_StringTypespec: , line:7:33, endln:7:34
    |vpiLhs:
    \_Parameter: (work@Mod2.STRUCT), line:7:21, endln:7:40
  |vpiTypedef:
  \_TypedefTypespec: (Struct), line:6:45, endln:6:51
    |vpiParent:
    \_Module: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiName:
    \_Identifier: (Struct)
      |vpiParent:
      \_TypedefTypespec: (Struct), line:6:45, endln:6:51
      |vpiName:Struct
    |vpiTypedefAlias:
    \_RefTypespec: (work@Mod2.Struct), line:6:12, endln:6:44
      |vpiParent:
      \_TypedefTypespec: (Struct), line:6:45, endln:6:51
      |vpiFullName:work@Mod2.Struct
      |vpiActual:
      \_StructTypespec: , line:6:12, endln:6:44
  |vpiTypedef:
  \_StructTypespec: , line:6:12, endln:6:44
    |vpiParent:
    \_Module: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (x), line:6:40, endln:6:41
      |vpiParent:
      \_StructTypespec: , line:6:12, endln:6:44
      |vpiName:x
      |vpiTypespec:
      \_RefTypespec: (work@Mod2.x), line:6:28, endln:6:39
        |vpiParent:
        \_TypespecMember: (x), line:6:40, endln:6:41
        |vpiFullName:work@Mod2.x
        |vpiActual:
        \_LogicTypespec: , line:6:28, endln:6:33
  |vpiTypedef:
  \_LogicTypespec: , line:6:28, endln:6:33
    |vpiParent:
    \_Module: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiRange:
    \_Range: , line:6:33, endln:6:39
      |vpiParent:
      \_LogicTypespec: , line:6:28, endln:6:33
      |vpiLeftRange:
      \_Constant: , line:6:34, endln:6:36
        |vpiParent:
        \_Range: , line:6:33, endln:6:39
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:37, endln:6:38
        |vpiParent:
        \_Range: , line:6:33, endln:6:39
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_StringTypespec: , line:7:33, endln:7:34
    |vpiParent:
    \_Module: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
  |vpiTypedef:
  \_ModuleTypespec: (Mod1)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:Mod1
    |vpiModule:
    \_Module: work@Mod1 (work@Mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:1:1, endln:3:10
  |vpiTypedef:
  \_LogicTypespec: , line:8:4, endln:8:9
    |vpiParent:
    \_Module: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiRange:
    \_Range: , line:8:9, endln:8:15
      |vpiParent:
      \_LogicTypespec: , line:8:4, endln:8:9
      |vpiLeftRange:
      \_Constant: , line:8:10, endln:8:12
        |vpiParent:
        \_Range: , line:8:9, endln:8:15
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:13, endln:8:14
        |vpiParent:
        \_Range: , line:8:9, endln:8:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_TypedefTypespec: (Struct), line:6:45, endln:6:51
  |vpiImportTypespec:
  \_StructTypespec: , line:6:12, endln:6:44
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:28, endln:6:33
  |vpiImportTypespec:
  \_StringTypespec: , line:7:33, endln:7:34
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:4, endln:8:9
  |vpiImportTypespec:
  \_LogicNet: (work@Mod2.x), line:8:16, endln:8:17
    |vpiParent:
    \_Module: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@Mod2.x), line:8:4, endln:8:15
      |vpiParent:
      \_LogicNet: (work@Mod2.x), line:8:16, endln:8:17
      |vpiFullName:work@Mod2.x
      |vpiActual:
      \_LogicTypespec: , line:8:4, endln:8:9
    |vpiName:x
    |vpiFullName:work@Mod2.x
    |vpiNetType:36
  |vpiDefName:work@Mod2
  |vpiNet:
  \_LogicNet: (work@Mod2.x), line:8:16, endln:8:17
  |vpiRefModule:
  \_RefModule: work@Mod1 (mod1), line:9:4, endln:9:8
    |vpiParent:
    \_Module: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
    |vpiName:mod1
    |vpiDefName:work@Mod1
    |vpiActual:
    \_Module: work@Mod1 (work@Mod1), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:1:1, endln:3:10
    |vpiPort:
    \_Port: (x), line:9:33, endln:9:34
      |vpiParent:
      \_RefModule: work@Mod1 (mod1), line:9:4, endln:9:8
      |vpiName:x
      |vpiHighConn:
      \_RefObj: (work@Mod2.mod1.x.x), line:9:35, endln:9:36
        |vpiParent:
        \_Port: (x), line:9:33, endln:9:34
        |vpiName:x
        |vpiFullName:work@Mod2.mod1.x.x
        |vpiActual:
        \_LogicNet: (work@Mod2.x), line:8:16, endln:8:17
|vpiTypedef:
\_ModuleTypespec: (Mod1)
|vpiTypedef:
\_ModuleTypespec: (Mod2)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:Mod2
  |vpiModule:
  \_Module: work@Mod2 (work@Mod2), file:${SURELOG_DIR}/tests/TypespecExpr/dut.sv, line:5:1, endln:10:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
