{
  "module_name": "chip_offset_byte.h",
  "hash_id": "c9e7def916860972ff361923e6b2ca6bcac8204e00ce43f3963cb45152baf1e0",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/amd/acp/chip_offset_byte.h",
  "human_readable_source": " \n \n\n#ifndef _ACP_IP_OFFSET_HEADER\n#define _ACP_IP_OFFSET_HEADER\n\n#define ACPAXI2AXI_ATU_CTRL                           0xC40\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_5                0xC20\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_5                0xC24\n\n#define ACP_PGFSM_CONTROL\t\t\t0x141C\n#define ACP_PGFSM_STATUS                        0x1420\n#define ACP_SOFT_RESET                          0x1000\n#define ACP_CONTROL                             0x1004\n\n#define ACP_EXTERNAL_INTR_REG_ADDR(adata, offset, ctrl) \\\n\t(adata->acp_base + adata->rsrc->irq_reg_offset + offset + (ctrl * 0x04))\n\n#define ACP_EXTERNAL_INTR_ENB(adata) ACP_EXTERNAL_INTR_REG_ADDR(adata, 0x0, 0x0)\n#define ACP_EXTERNAL_INTR_CNTL(adata, ctrl) ACP_EXTERNAL_INTR_REG_ADDR(adata, 0x4, ctrl)\n#define ACP_EXTERNAL_INTR_STAT(adata, ctrl) ACP_EXTERNAL_INTR_REG_ADDR(adata, \\\n\t(0x4 + (adata->rsrc->no_of_ctrls * 0x04)), ctrl)\n\n \n\n#define ACP_I2S_RX_RINGBUFADDR                        0x2000\n#define ACP_I2S_RX_RINGBUFSIZE                        0x2004\n#define ACP_I2S_RX_LINKPOSITIONCNTR                   0x2008\n#define ACP_I2S_RX_FIFOADDR                           0x200C\n#define ACP_I2S_RX_FIFOSIZE                           0x2010\n#define ACP_I2S_RX_DMA_SIZE                           0x2014\n#define ACP_I2S_RX_LINEARPOSITIONCNTR_HIGH            0x2018\n#define ACP_I2S_RX_LINEARPOSITIONCNTR_LOW             0x201C\n#define ACP_I2S_RX_INTR_WATERMARK_SIZE                0x2020\n#define ACP_I2S_TX_RINGBUFADDR                        0x2024\n#define ACP_I2S_TX_RINGBUFSIZE                        0x2028\n#define ACP_I2S_TX_LINKPOSITIONCNTR                   0x202C\n#define ACP_I2S_TX_FIFOADDR                           0x2030\n#define ACP_I2S_TX_FIFOSIZE                           0x2034\n#define ACP_I2S_TX_DMA_SIZE                           0x2038\n#define ACP_I2S_TX_LINEARPOSITIONCNTR_HIGH            0x203C\n#define ACP_I2S_TX_LINEARPOSITIONCNTR_LOW             0x2040\n#define ACP_I2S_TX_INTR_WATERMARK_SIZE                0x2044\n#define ACP_BT_RX_RINGBUFADDR                         0x2048\n#define ACP_BT_RX_RINGBUFSIZE                         0x204C\n#define ACP_BT_RX_LINKPOSITIONCNTR                    0x2050\n#define ACP_BT_RX_FIFOADDR                            0x2054\n#define ACP_BT_RX_FIFOSIZE                            0x2058\n#define ACP_BT_RX_DMA_SIZE                            0x205C\n#define ACP_BT_RX_LINEARPOSITIONCNTR_HIGH             0x2060\n#define ACP_BT_RX_LINEARPOSITIONCNTR_LOW              0x2064\n#define ACP_BT_RX_INTR_WATERMARK_SIZE                 0x2068\n#define ACP_BT_TX_RINGBUFADDR                         0x206C\n#define ACP_BT_TX_RINGBUFSIZE                         0x2070\n#define ACP_BT_TX_LINKPOSITIONCNTR                    0x2074\n#define ACP_BT_TX_FIFOADDR                            0x2078\n#define ACP_BT_TX_FIFOSIZE                            0x207C\n#define ACP_BT_TX_DMA_SIZE                            0x2080\n#define ACP_BT_TX_LINEARPOSITIONCNTR_HIGH             0x2084\n#define ACP_BT_TX_LINEARPOSITIONCNTR_LOW              0x2088\n#define ACP_BT_TX_INTR_WATERMARK_SIZE                 0x208C\n#define ACP_HS_RX_RINGBUFADDR\t\t\t      0x3A90\n#define ACP_HS_RX_RINGBUFSIZE\t\t\t      0x3A94\n#define ACP_HS_RX_LINKPOSITIONCNTR\t\t      0x3A98\n#define ACP_HS_RX_FIFOADDR\t\t\t      0x3A9C\n#define ACP_HS_RX_FIFOSIZE\t\t\t      0x3AA0\n#define ACP_HS_RX_DMA_SIZE\t\t\t      0x3AA4\n#define ACP_HS_RX_LINEARPOSITIONCNTR_HIGH\t      0x3AA8\n#define ACP_HS_RX_LINEARPOSITIONCNTR_LOW\t      0x3AAC\n#define ACP_HS_RX_INTR_WATERMARK_SIZE\t\t      0x3AB0\n#define ACP_HS_TX_RINGBUFADDR\t\t\t      0x3AB4\n#define ACP_HS_TX_RINGBUFSIZE\t\t\t      0x3AB8\n#define ACP_HS_TX_LINKPOSITIONCNTR\t\t      0x3ABC\n#define ACP_HS_TX_FIFOADDR\t\t\t      0x3AC0\n#define ACP_HS_TX_FIFOSIZE\t\t\t      0x3AC4\n#define ACP_HS_TX_DMA_SIZE\t\t\t      0x3AC8\n#define ACP_HS_TX_LINEARPOSITIONCNTR_HIGH\t      0x3ACC\n#define ACP_HS_TX_LINEARPOSITIONCNTR_LOW\t      0x3AD0\n#define ACP_HS_TX_INTR_WATERMARK_SIZE\t\t      0x3AD4\n\n#define ACP_I2STDM_IER                                0x2400\n#define ACP_I2STDM_IRER                               0x2404\n#define ACP_I2STDM_RXFRMT                             0x2408\n#define ACP_I2STDM_ITER                               0x240C\n#define ACP_I2STDM_TXFRMT                             0x2410\n\n \n\n#define ACP_BTTDM_IER                                 0x2800\n#define ACP_BTTDM_IRER                                0x2804\n#define ACP_BTTDM_RXFRMT                              0x2808\n#define ACP_BTTDM_ITER                                0x280C\n#define ACP_BTTDM_TXFRMT                              0x2810\n\n \n#define ACP_HSTDM_IER                                 0x2814\n#define ACP_HSTDM_IRER                                0x2818\n#define ACP_HSTDM_RXFRMT                              0x281C\n#define ACP_HSTDM_ITER                                0x2820\n#define ACP_HSTDM_TXFRMT                              0x2824\n\n \n\n#define ACP_WOV_PDM_ENABLE                            0x2C04\n#define ACP_WOV_PDM_DMA_ENABLE                        0x2C08\n#define ACP_WOV_RX_RINGBUFADDR                        0x2C0C\n#define ACP_WOV_RX_RINGBUFSIZE                        0x2C10\n#define ACP_WOV_RX_LINKPOSITIONCNTR                   0x2C14\n#define ACP_WOV_RX_LINEARPOSITIONCNTR_HIGH            0x2C18\n#define ACP_WOV_RX_LINEARPOSITIONCNTR_LOW             0x2C1C\n#define ACP_WOV_RX_INTR_WATERMARK_SIZE                0x2C20\n#define ACP_WOV_PDM_FIFO_FLUSH                        0x2C24\n#define ACP_WOV_PDM_NO_OF_CHANNELS                    0x2C28\n#define ACP_WOV_PDM_DECIMATION_FACTOR                 0x2C2C\n#define ACP_WOV_PDM_VAD_CTRL                          0x2C30\n#define ACP_WOV_BUFFER_STATUS                         0x2C58\n#define ACP_WOV_MISC_CTRL                             0x2C5C\n#define ACP_WOV_CLK_CTRL                              0x2C60\n#define ACP_PDM_VAD_DYNAMIC_CLK_GATING_EN             0x2C64\n#define ACP_WOV_ERROR_STATUS_REGISTER                 0x2C68\n\n#define ACP_I2STDM0_MSTRCLKGEN\t\t\t      0x2414\n#define ACP_I2STDM1_MSTRCLKGEN\t\t\t      0x2418\n#define ACP_I2STDM2_MSTRCLKGEN\t\t\t      0x241C\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}