Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto cd62c4c9a12246c3a96447a4aff47991 --debug typical --relax --mt 8 -L xil_defaultlib -L xpm -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_9 -L fifo_generator_v13_1_1 -L axi_data_fifo_v2_1_8 -L axi_crossbar_v2_1_10 -L processing_system7_bfm_v2_0_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_9 -L axi_protocol_converter_v2_1_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_memctl_top_behav xil_defaultlib.tb_memctl_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 30 differs from formal bit length 31 for port rng_addr [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/top/controller_top.v:387]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_1/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:8054]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_1/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:8104]
WARNING: [VRFC 10-597] element index -2 into DATA_COUNT_FWFT is out of bounds [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_1/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:4176]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_1_1.fifo_generator_v13_1_1_pkg
Compiling package unisim.vcomponents
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_0_iodelay_ctrl(TC...
Compiling module unisims_ver.IBUFDS(CAPACITANCE="DONT_CARE",D...
Compiling module unisims_ver.IBUFGDS(DIFF_TERM="FALSE",IBUF_L...
Compiling module xil_defaultlib.mig_7series_v4_0_clk_ibuf(SYSCLK...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=4,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_0_infrastructure(...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_DCIEN(IBUF_LOW_PWR="FALSE"...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_DCIEN(DQS_BIAS=...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_0_poc_pd(POC_USE_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,COAR...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO(ALMOST_EMPTY_VALUE=1,ALM...
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO(ALMOST_EMPTY_VALUE=1,AL...
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(DATA_RATE="DDR",DATA_W...
Compiling module unisims_ver.IDELAYE2(CINVCTRL_SEL="FALSE",DE...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="DDR",DAT...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="DDR",DAT...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,AO_WRLVL...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=4,COAR...
Compiling module unisims_ver.OUT_FIFO(ALMOST_EMPTY_VALUE=1,AL...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,AO_WRLVL...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,AO_WRLVL...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_prbs_gen(TC...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_wrcal(T...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_wrlvl(T...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_rdlvl(T...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_calib_top(T...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_top(TCQ...
Compiling module xil_defaultlib.memctl_mig(SIM_BYPASS_INIT_CAL="...
Compiling module xil_defaultlib.axi_td_new
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_s...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_p...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_COMMON_...
Compiling module xil_defaultlib.read_metadata_fifo
Compiling module xil_defaultlib.axi_to_mc_default
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_sync_stag...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_sync_stag...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_a...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_bhv_ver_p...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1_CONV_VER(...
Compiling module fifo_generator_v13_1_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_DATA_CO...
Compiling module xil_defaultlib.rng_fifo
Compiling module xil_defaultlib.imo_controller
Compiling module xil_defaultlib.perops_controller
Compiling module xil_defaultlib.timing_counter(TP=15)
Compiling module xil_defaultlib.timing_counter(TP=50)
Compiling module xil_defaultlib.timing_counter(TP=10.0)
Compiling module xil_defaultlib.timing_counter(TP=40.0)
Compiling module xil_defaultlib.timing_counter(TP=62.5)
Compiling module xil_defaultlib.timing_counter(TP=350.0)
Compiling module xil_defaultlib.command_timer_default
Compiling module xil_defaultlib.rlrd_scheduler
Compiling module xil_defaultlib.apa_scheduler
Compiling module xil_defaultlib.scheduler
Compiling module xil_defaultlib.scd_phy_conv
Compiling architecture xilinx of entity fifo_generator_v13_1_1.reset_builtin [\reset_builtin(c_has_int_clk=0)\]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.input_blk [\input_blk(c_din_width=512,c_pkt...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.output_blk [\output_blk(c_dout_width=512,c_p...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_builtin [\fifo_generator_v13_1_1_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_top [\fifo_generator_top(c_family="zy...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_synth [\fifo_generator_v13_1_1_synth(c_...]
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_COMMON_...
Compiling module xil_defaultlib.wrdata_fifo
Compiling architecture xilinx of entity fifo_generator_v13_1_1.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.input_blk [\input_blk(c_din_width=64,c_pktf...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.output_blk [\output_blk(c_dout_width=64,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_builtin [\fifo_generator_v13_1_1_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_top [\fifo_generator_top(c_family="zy...]
Compiling architecture xilinx of entity fifo_generator_v13_1_1.fifo_generator_v13_1_1_synth [\fifo_generator_v13_1_1_synth(c_...]
Compiling module fifo_generator_v13_1_1.fifo_generator_v13_1_1(C_COMMON_...
Compiling module xil_defaultlib.wrmask_fifo
Compiling module xil_defaultlib.cr_file
Compiling module xil_defaultlib.controller_top
Compiling module xil_defaultlib.tb_copy_manager
Compiling module xil_defaultlib.ddr3_model_default
Compiling module xil_defaultlib.tb_memctl_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_memctl_top_behav
