{
  "module_name": "cache.json",
  "hash_id": "1b6cac10f8936714499a9123ebb7571156c5d4f4915c78da3cf9ce61c78278a9",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/meteorlake/cache.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"L1D.HWPF_MISS\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"L1D.HWPF_MISS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cache lines replaced in L1 data cache.\",\n        \"EventCode\": \"0x51\",\n        \"EventName\": \"L1D.REPLACEMENT\",\n        \"PublicDescription\": \"Counts L1D data line replacements including opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability.\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"L1D_PEND_MISS.FB_FULL\",\n        \"PublicDescription\": \"Counts number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailability.\",\n        \"CounterMask\": \"1\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"L1D_PEND_MISS.FB_FULL_PERIODS\",\n        \"PublicDescription\": \"Counts number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailability. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of cycles a demand request has waited due to L1D due to lack of L2 resources.\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"L1D_PEND_MISS.L2_STALLS\",\n        \"PublicDescription\": \"Counts number of cycles a demand request has waited due to L1D due to lack of L2 resources. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of L1D misses that are outstanding\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"L1D_PEND_MISS.PENDING\",\n        \"PublicDescription\": \"Counts number of L1D misses that are outstanding in each cycle, that is each cycle the number of Fill Buffers (FB) outstanding required by Demand Reads. FB either is held by demand loads, or it is held by non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined until the FB deallocation by one of the following ways: from FB allocation, if FB is allocated by demand from the demand Hit FB, if it is allocated by hardware or software prefetch. Note: In the L1D, a Demand Read contains cacheable or noncacheable demand loads, including ones causing cache-line splits and reads due to page walks resulted from any request type.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with L1D load Misses outstanding.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x48\",\n        \"EventName\": \"L1D_PEND_MISS.PENDING_CYCLES\",\n        \"PublicDescription\": \"Counts duration of L1D miss outstanding in cycles.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache lines filling L2\",\n        \"EventCode\": \"0x25\",\n        \"EventName\": \"L2_LINES_IN.ALL\",\n        \"PublicDescription\": \"Counts the number of L2 cache lines filling the L2. Counting does not cover rejects.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1f\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Modified cache lines that are evicted by L2 cache when triggered by an L2 cache fill.\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"L2_LINES_OUT.NON_SILENT\",\n        \"PublicDescription\": \"Counts the number of lines that are evicted by L2 cache when triggered by an L2 cache fill. Those lines are in Modified state. Modified lines are written back to L3\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Non-modified cache lines that are silently dropped by L2 cache when triggered by an L2 cache fill.\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"L2_LINES_OUT.SILENT\",\n        \"PublicDescription\": \"Counts the number of lines that are silently dropped by L2 cache when triggered by an L2 cache fill. These lines are typically in Shared or Exclusive state. A non-threaded event.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"All accesses to L2 cache [This event is alias to L2_RQSTS.REFERENCES]\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_REQUEST.ALL\",\n        \"PublicDescription\": \"Counts all requests that were hit or true misses in L2 cache. True-miss excludes misses that were merged with ongoing L2 misses. [This event is alias to L2_RQSTS.REFERENCES]\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xff\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"All requests that hit L2 cache. [This event is alias to L2_RQSTS.HIT]\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_REQUEST.HIT\",\n        \"PublicDescription\": \"Counts all requests that hit L2 cache. [This event is alias to L2_RQSTS.HIT]\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xdf\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Read requests with true-miss in L2 cache [This event is alias to L2_RQSTS.MISS]\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_REQUEST.MISS\",\n        \"PublicDescription\": \"Counts read requests of any type with true-miss in the L2 cache. True-miss excludes L2 misses that were merged with ongoing L2 misses. [This event is alias to L2_RQSTS.MISS]\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x3f\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"L2 code requests\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.ALL_CODE_RD\",\n        \"PublicDescription\": \"Counts the total number of L2 code requests.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xe4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Demand Data Read access L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.ALL_DEMAND_DATA_RD\",\n        \"PublicDescription\": \"Counts Demand Data Read requests accessing the L2 cache. These requests may hit or miss L2 cache. True-miss exclude misses that were merged with ongoing L2 misses. An access is counted once.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xe1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Demand requests that miss L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.ALL_DEMAND_MISS\",\n        \"PublicDescription\": \"Counts demand requests that miss L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x27\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Demand requests to L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.ALL_DEMAND_REFERENCES\",\n        \"PublicDescription\": \"Counts demand requests to L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xe7\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"L2_RQSTS.ALL_HWPF\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.ALL_HWPF\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xf0\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"RFO requests to L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.ALL_RFO\",\n        \"PublicDescription\": \"Counts the total number of RFO (read for ownership) requests to L2 cache. L2 RFO requests include both L1D demand RFO misses as well as L1D RFO prefetches.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xe2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache hits when fetching instructions, code reads.\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.CODE_RD_HIT\",\n        \"PublicDescription\": \"Counts L2 cache hits when fetching instructions, code reads.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xc4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache misses when fetching instructions\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.CODE_RD_MISS\",\n        \"PublicDescription\": \"Counts L2 cache misses when fetching instructions.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x24\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Demand Data Read requests that hit L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.DEMAND_DATA_RD_HIT\",\n        \"PublicDescription\": \"Counts the number of demand Data Read requests initiated by load instructions that hit L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xc1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Demand Data Read miss L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.DEMAND_DATA_RD_MISS\",\n        \"PublicDescription\": \"Counts demand Data Read requests with true-miss in the L2 cache. True-miss excludes misses that were merged with ongoing L2 misses. An access is counted once.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x21\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"All requests that hit L2 cache. [This event is alias to L2_REQUEST.HIT]\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.HIT\",\n        \"PublicDescription\": \"Counts all requests that hit L2 cache. [This event is alias to L2_REQUEST.HIT]\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xdf\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"L2_RQSTS.HWPF_MISS\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.HWPF_MISS\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x30\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Read requests with true-miss in L2 cache [This event is alias to L2_REQUEST.MISS]\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.MISS\",\n        \"PublicDescription\": \"Counts read requests of any type with true-miss in the L2 cache. True-miss excludes L2 misses that were merged with ongoing L2 misses. [This event is alias to L2_REQUEST.MISS]\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x3f\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"All accesses to L2 cache [This event is alias to L2_REQUEST.ALL]\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.REFERENCES\",\n        \"PublicDescription\": \"Counts all requests that were hit or true misses in L2 cache. True-miss excludes misses that were merged with ongoing L2 misses. [This event is alias to L2_REQUEST.ALL]\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xff\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"RFO requests that hit L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.RFO_HIT\",\n        \"PublicDescription\": \"Counts the RFO (Read-for-Ownership) requests that hit L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xc2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"RFO requests that miss L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.RFO_MISS\",\n        \"PublicDescription\": \"Counts the RFO (Read-for-Ownership) requests that miss L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x22\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"L2 writebacks that access L2 cache\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"L2_TRANS.L2_WB\",\n        \"PublicDescription\": \"Counts L2 writebacks that access L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when L1D is locked\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"LOCK_CYCLES.CACHE_LOCK_DURATION\",\n        \"PublicDescription\": \"This event counts the number of cycles when the L1D is locked. It is a superset of the 0x1 mask (BUS_LOCK_CLOCKS.BUS_LOCK_DURATION).\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.\",\n        \"EventCode\": \"0x2e\",\n        \"EventName\": \"LONGEST_LAT_CACHE.MISS\",\n        \"PublicDescription\": \"Counts the number of cacheable memory requests that miss in the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x41\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Core-originated cacheable requests that missed L3  (Except hardware prefetches to the L3)\",\n        \"EventCode\": \"0x2e\",\n        \"EventName\": \"LONGEST_LAT_CACHE.MISS\",\n        \"PublicDescription\": \"Counts core-originated cacheable requests that miss the L3 cache (Longest Latency cache). Requests include data and code reads, Reads-for-Ownership (RFOs), speculative accesses and hardware prefetches to the L1 and L2.  It does not include hardware prefetches to the L3, and may not count other types of requests to the L3.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x41\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.\",\n        \"EventCode\": \"0x2e\",\n        \"EventName\": \"LONGEST_LAT_CACHE.REFERENCE\",\n        \"PublicDescription\": \"Counts the number of cacheable memory requests that access the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x4f\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Core-originated cacheable requests that refer to L3 (Except hardware prefetches to the L3)\",\n        \"EventCode\": \"0x2e\",\n        \"EventName\": \"LONGEST_LAT_CACHE.REFERENCE\",\n        \"PublicDescription\": \"Counts core-originated cacheable requests to the L3 cache (Longest Latency cache). Requests include data and code reads, Reads-for-Ownership (RFOs), speculative accesses and hardware prefetches to the L1 and L2.  It does not include hardware prefetches to the L3, and may not count other types of requests to the L3.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4f\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of unhalted cycles when the core is stalled due to an instruction cache or TLB miss.\",\n        \"EventCode\": \"0x35\",\n        \"EventName\": \"MEM_BOUND_STALLS_IFETCH.ALL\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x6f\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2 cache.\",\n        \"EventCode\": \"0x35\",\n        \"EventName\": \"MEM_BOUND_STALLS_IFETCH.L2_HIT\",\n        \"PublicDescription\": \"Counts the number of cycles the core is stalled due to an instruction cache or Translation Lookaside Buffer (TLB) miss which hit in the L2 cache.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of unhalted cycles when the core is stalled due to an icache or itlb miss which hit in the LLC.\",\n        \"EventCode\": \"0x35\",\n        \"EventName\": \"MEM_BOUND_STALLS_IFETCH.LLC_HIT\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x6\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of unhalted cycles when the core is stalled due to an icache or itlb miss which missed all the caches.\",\n        \"EventCode\": \"0x35\",\n        \"EventName\": \"MEM_BOUND_STALLS_IFETCH.LLC_MISS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x68\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of unhalted cycles when the core is stalled due to an L1 demand load miss.\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"MEM_BOUND_STALLS_LOAD.ALL\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x6f\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles the core is stalled due to a demand load which hit in the L2 cache.\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"MEM_BOUND_STALLS_LOAD.L2_HIT\",\n        \"PublicDescription\": \"Counts the number of cycles a core is stalled due to a demand load which hit in the L2 cache.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of unhalted cycles when the core is stalled due to a demand load miss which hit in the LLC.\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"MEM_BOUND_STALLS_LOAD.LLC_HIT\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x6\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of unhalted cycles when the core is stalled due to a demand load miss which missed all the local caches.\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"MEM_BOUND_STALLS_LOAD.LLC_MISS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x68\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_INST_RETIRED.ALL_LOADS\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts all retired load instructions. This event accounts for SW prefetch instructions of PREFETCHNTA or PREFETCHT0/1/2 or PREFETCHW.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x81\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired store instructions.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_INST_RETIRED.ALL_STORES\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts all retired store instructions.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x82\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"All retired memory instructions.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_INST_RETIRED.ANY\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts all retired memory instructions - loads and stores.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x83\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions with locked access.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_INST_RETIRED.LOCK_LOADS\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts retired load instructions with locked access.\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x21\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions that split across a cacheline boundary.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_INST_RETIRED.SPLIT_LOADS\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts retired load instructions that split across a cacheline boundary.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x41\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired store instructions that split across a cacheline boundary.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_INST_RETIRED.SPLIT_STORES\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts retired store instructions that split across a cacheline boundary.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x42\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions that hit the STLB.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_INST_RETIRED.STLB_HIT_LOADS\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Number of retired load instructions with a clean hit in the 2nd-level TLB (STLB).\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x9\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired store instructions that hit the STLB.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_INST_RETIRED.STLB_HIT_STORES\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Number of retired store instructions that hit in the 2nd-level TLB (STLB).\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0xa\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions that miss the STLB.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_INST_RETIRED.STLB_MISS_LOADS\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Number of retired load instructions that (start a) miss in the 2nd-level TLB (STLB).\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x11\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired store instructions that miss the STLB.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_INST_RETIRED.STLB_MISS_STORES\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Number of retired store instructions that (start a) miss in the 2nd-level TLB (STLB).\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x12\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Completed demand load uops that miss the L1 d-cache.\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"MEM_LOAD_COMPLETED.L1_MISS_ANY\",\n        \"PublicDescription\": \"Number of completed demand load requests that missed the L1 data cache including shadow misses (FB hits, merge to an ongoing L1D miss)\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0xfd\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions whose data sources were HitM responses from shared L3\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd2\",\n        \"EventName\": \"MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts retired load instructions whose data sources were HitM responses from shared L3.\",\n        \"SampleAfterValue\": \"20011\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd2\",\n        \"EventName\": \"MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache.\",\n        \"SampleAfterValue\": \"20011\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions whose data sources were HitM responses from shared L3\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd2\",\n        \"EventName\": \"MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts retired load instructions whose data sources were HitM responses from shared L3.\",\n        \"SampleAfterValue\": \"20011\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd2\",\n        \"EventName\": \"MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts the retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.\",\n        \"SampleAfterValue\": \"20011\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions whose data sources were hits in L3 without snoops required\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd2\",\n        \"EventName\": \"MEM_LOAD_L3_HIT_RETIRED.XSNP_NONE\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts retired load instructions whose data sources were hits in L3 without snoops required.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd2\",\n        \"EventName\": \"MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache.\",\n        \"SampleAfterValue\": \"20011\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions which data sources missed L3 but serviced from local dram\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd3\",\n        \"EventName\": \"MEM_LOAD_L3_MISS_RETIRED.LOCAL_DRAM\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Retired load instructions which data sources missed L3 but serviced from local DRAM.\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired instructions with at least 1 uncacheable load or lock.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd4\",\n        \"EventName\": \"MEM_LOAD_MISC_RETIRED.UC\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Retired instructions with at least one load to uncacheable memory-type, or at least one cache-line split locked access (Bus Lock).\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of completed demand load requests that missed the L1, but hit the FB(fill buffer), because a preceding miss to the same cacheline initiated the line to be brought into L1, but data is not yet ready in L1.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"MEM_LOAD_RETIRED.FB_HIT\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts retired load instructions with at least one uop was load missed in L1 but hit FB (Fill Buffers) due to preceding miss to the same cache line with data not ready.\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions with L1 cache hits as data sources\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"MEM_LOAD_RETIRED.L1_HIT\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts retired load instructions with at least one uop that hit in the L1 data cache. This event includes all SW prefetches and lock instructions regardless of the data source.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions missed L1 cache as data sources\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"MEM_LOAD_RETIRED.L1_MISS\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts retired load instructions with at least one uop that missed in the L1 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions with L2 cache hits as data sources\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"MEM_LOAD_RETIRED.L2_HIT\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts retired load instructions with L2 cache hits as data sources.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions missed L2 cache as data sources\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"MEM_LOAD_RETIRED.L2_MISS\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts retired load instructions missed L2 cache as data sources.\",\n        \"SampleAfterValue\": \"100021\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions with L3 cache hits as data sources\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"MEM_LOAD_RETIRED.L3_HIT\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts retired load instructions with at least one uop that hit in the L3 cache.\",\n        \"SampleAfterValue\": \"100021\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions missed L3 cache as data sources\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"MEM_LOAD_RETIRED.L3_MISS\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts retired load instructions with at least one uop that missed in the L3 cache.\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of load ops retired that miss the L3 cache and hit in DRAM\",\n        \"EventCode\": \"0xd4\",\n        \"EventName\": \"MEM_LOAD_UOPS_MISC_RETIRED.LOCAL_DRAM\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of load ops retired that hit the L1 data cache.\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L1_HIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of load ops retired that miss in the L1 data cache.\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L1_MISS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of load ops retired that hit in the L2 cache.\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L2_HIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of load ops retired that miss in the L2 cache.\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L2_MISS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of load ops retired that hit in the L3 cache.\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L3_HIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x1c\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of loads that hit in a write combining buffer (WCB), excluding the first load that caused the WCB to allocate.\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.WCB_HIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that uops are blocked for any of the following reasons:  load buffer, store buffer or RSV full.\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"MEM_SCHEDULER_BLOCK.ALL\",\n        \"SampleAfterValue\": \"20003\",\n        \"UMask\": \"0x7\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that uops are blocked due to a load buffer full condition.\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"MEM_SCHEDULER_BLOCK.LD_BUF\",\n        \"SampleAfterValue\": \"20003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that uops are blocked due to an RSV full condition.\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"MEM_SCHEDULER_BLOCK.RSV\",\n        \"SampleAfterValue\": \"20003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that uops are blocked due to a store buffer full condition.\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"MEM_SCHEDULER_BLOCK.ST_BUF\",\n        \"SampleAfterValue\": \"20003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"MEM_STORE_RETIRED.L2_HIT\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"MEM_STORE_RETIRED.L2_HIT\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of load ops retired.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.ALL_LOADS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x81\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of store ops retired.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.ALL_STORES\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x82\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_1024\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x400\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_128\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x80\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_16\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x10\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_2048\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x800\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_256\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x100\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_32\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x20\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_4\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x4\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_512\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x200\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_64\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x40\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_8\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x8\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of load uops retired that performed one or more locks\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOCK_LOADS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x21\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of memory uops retired that were splits.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.SPLIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x43\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of retired split load uops.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.SPLIT_LOADS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x41\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of retired split store uops.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.SPLIT_STORES\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x42\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of  stores uops retired same as MEM_UOPS_RETIRED.ALL_STORES\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.STORE_LATENCY\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x6\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Retired memory uops for any access\",\n        \"EventCode\": \"0xe5\",\n        \"EventName\": \"MEM_UOP_RETIRED.ANY\",\n        \"PublicDescription\": \"Number of retired micro-operations (uops) for load or store memory accesses\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that resulted in a snoop hit in another cores caches, data forwarding is required as the data is modified.\",\n        \"EventCode\": \"0x2A,0x2B\",\n        \"EventName\": \"OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10003C0001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that resulted in a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.\",\n        \"EventCode\": \"0x2A,0x2B\",\n        \"EventName\": \"OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x8003C0001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that resulted in a snoop hit in another cores caches, data forwarding is required as the data is modified.\",\n        \"EventCode\": \"0x2A,0x2B\",\n        \"EventName\": \"OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10003C0002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Any memory transaction that reached the SQ.\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"OFFCORE_REQUESTS.ALL_REQUESTS\",\n        \"PublicDescription\": \"Counts memory transactions reached the super queue including requests initiated by the core, all L3 prefetches, page walks, etc..\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Demand and prefetch data reads\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"OFFCORE_REQUESTS.DATA_RD\",\n        \"PublicDescription\": \"Counts the demand and prefetch data reads. All Core Data Reads include cacheable 'Demands' and L2 prefetchers (not L3 prefetchers). Counting also covers reads due to page walks resulted from any request type.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cacheable and Non-Cacheable code read requests\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"OFFCORE_REQUESTS.DEMAND_CODE_RD\",\n        \"PublicDescription\": \"Counts both cacheable and Non-Cacheable code read requests.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Demand Data Read requests sent to uncore\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"OFFCORE_REQUESTS.DEMAND_DATA_RD\",\n        \"PublicDescription\": \"Counts the Demand Data Read requests sent to uncore. Use it in conjunction with OFFCORE_REQUESTS_OUTSTANDING to determine average latency in the uncore.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Demand RFO requests including regular RFOs, locks, ItoM\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"OFFCORE_REQUESTS.DEMAND_RFO\",\n        \"PublicDescription\": \"Counts the demand RFO (read for ownership) requests including regular RFOs, locks, ItoM.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when offcore outstanding cacheable Core Data Read transactions are present in SuperQueue (SQ), queue to uncore.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD\",\n        \"PublicDescription\": \"Counts cycles when offcore outstanding cacheable Core Data Read transactions are present in the super queue. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with offcore outstanding Code Reads transactions in the SuperQueue (SQ), queue to uncore.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_CODE_RD\",\n        \"PublicDescription\": \"Counts the number of offcore outstanding Code Reads transactions in the super queue every cycle. The 'Offcore outstanding' state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where at least 1 outstanding demand data read request is pending.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO\",\n        \"PublicDescription\": \"Counts the number of offcore outstanding demand rfo Reads transactions in the super queue every cycle. The 'Offcore outstanding' state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"OFFCORE_REQUESTS_OUTSTANDING.DATA_RD\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.DATA_RD\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Offcore outstanding Code Reads transactions in the SuperQueue (SQ), queue to uncore, every cycle.\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD\",\n        \"PublicDescription\": \"Counts the number of offcore outstanding Code Reads transactions in the super queue every cycle. The 'Offcore outstanding' state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"For every cycle, increments by the number of outstanding demand data read requests pending.\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD\",\n        \"PublicDescription\": \"For every cycle, increments by the number of outstanding demand data read requests pending.   Requests are considered outstanding from the time they miss the core's L2 cache until the transaction completion message is sent to the requestor.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with at least 6 offcore outstanding Demand Data Read transactions in uncore queue.\",\n        \"CounterMask\": \"6\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Store Read transactions pending for off-core. Highly correlated.\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO\",\n        \"PublicDescription\": \"Counts the number of off-core outstanding read-for-ownership (RFO) store transactions every cycle. An RFO transaction is considered to be in the Off-core outstanding state between L2 cache miss and transaction completion.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts bus locks, accounts for cache line split locks and UC locks.\",\n        \"EventCode\": \"0x2c\",\n        \"EventName\": \"SQ_MISC.BUS_LOCK\",\n        \"PublicDescription\": \"Counts the more expensive bus lock needed to enforce cache coherency for certain memory accesses that need to be done atomically.  Can be created by issuing an atomic instruction (via the LOCK prefix) which causes a cache line split or accesses uncacheable memory.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of PREFETCHNTA instructions executed.\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"SW_PREFETCH_ACCESS.NTA\",\n        \"PublicDescription\": \"Counts the number of PREFETCHNTA instructions executed.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of PREFETCHW instructions executed.\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"SW_PREFETCH_ACCESS.PREFETCHW\",\n        \"PublicDescription\": \"Counts the number of PREFETCHW instructions executed.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of PREFETCHT0 instructions executed.\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"SW_PREFETCH_ACCESS.T0\",\n        \"PublicDescription\": \"Counts the number of PREFETCHT0 instructions executed.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of PREFETCHT1 or PREFETCHT2 instructions executed.\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"SW_PREFETCH_ACCESS.T1_T2\",\n        \"PublicDescription\": \"Counts the number of PREFETCHT1 or PREFETCHT2 instructions executed.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots every cycle that were not delivered by the frontend due to an icache miss\",\n        \"EventCode\": \"0x71\",\n        \"EventName\": \"TOPDOWN_FE_BOUND.ICACHE\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"cpu_atom\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}