library ieee;
use ieee.std_logic_1164.all;
library work;
use work.sample_table.all;

entity top_level is
	port (
		CLOCK_50,
		RST	: IN STD_LOGIC;
		
		-- ADC SPI Protocal
		ADC_SDAT   : IN STD_LOGIC;
      ADC_SADDR,
      ADC_CS_N,
      ADC_SCLK   : OUT STD_LOGIC;
		
		-- DAC I2C Protocal
		SDA,
		SCL	: INOUT STD_LOGIC
	);
	
end top_level;

architecture behavior of top_level is

	type state_type is (RECEIVING_DATA, SENDING_DATA);
	signal state : state_type := RECEIVING_DATA;
	
	signal DATA : STD_LOGIC_VECTOR(11 DOWNTO 0) := (others => '0');

--   constant BW        : integer := 12; -- 12 bits for DAC output
--   constant M         : integer := 8;
--   constant MAX_INDEX : integer := 2 ** M - 1;
--	
--   subtype sample_t is std_logic_vector((BW - 1) downto 0);
--   type sample_table_t is array(0 to MAX_INDEX) of sample_t;
	
--	function init_table return sample_table_t is
--		variable LUT : sample_table_t;
----		variable x   : REAL;
--   begin
--		 for i in 0 to MAX_INDEX loop
--			-- sinusoidal waveform (with DC offset)
----			x      := (1.0 + SIN(2.0 * MATH_PI * real(i) / real(2**M)))/2.0;
--			LUT(i) := std_logic_vector(0,12);
--		 end loop;
--		 return LUT;
--   end function;

	signal sample_table : sample_table_t := (others => (others => '0'));
	signal sample_index : integer range 0 to MAX_INDEX := 0;
	
	signal start, done : std_logic;


begin
	adc : entity work.adc_process port map(
				CLOCK_50   => CLOCK_50,
			   ADC_SDAT   => ADC_SDAT,
			   ADC_SADDR  => ADC_SADDR,
			   ADC_CS_N	  => ADC_CS_N,
			   ADC_SCLK   => ADC_SCLK,
				DATA_RECEIVE => DATA
			);
			
	dac : entity work.mcp4725_dac port map(
				NRESET  => RST,
				CLK     => CLOCK_50,
				I2C_SDA => SDA,
				I2C_SCL => SCL,
				STATUS  => done
			);

	process(CLOCK_50, RST) is
	begin
		if RST = '0' then
			start <= '0';
			done <= '0';
			
		elsif rising_edge(CLOCK_50) then
			start <= '0';
		
			case state is
				when RECEIVING_DATA =>
					if sample_index = MAX_INDEX then
						sample_table(sample_index) <= DATA;
						sample_index <= 0;
						start <= '1';
						state <= SENDING_DATA;
					else
						sample_table(sample_index) <= DATA;
						sample_index <= sample_index + 1;
					end if;
				
				when SENDING_DATA =>
					if done = '1' then
						sample_table <= (others => (others => '0'));
						done <= '0';
						state <= SENDING_DATA;
					end if;
					
			end case;
		end if;
	end process;
	
end behavior;