Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Sat Feb 21 13:13:25 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/top_kernel_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                             Instance                                             |                                                     Module                                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                                                     |                                                                                                          (top) |      11932 |      11724 |       0 |  208 | 3453 |    100 |     97 |    0 |         21 |
|   bd_0_i                                                                                         |                                                                                                           bd_0 |      11932 |      11724 |       0 |  208 | 3453 |    100 |     97 |    0 |         21 |
|     hls_inst                                                                                     |                                                                                                bd_0_hls_inst_0 |      11932 |      11724 |       0 |  208 | 3453 |    100 |     97 |    0 |         21 |
|       inst                                                                                       |                                                                                     bd_0_hls_inst_0_top_kernel |      11932 |      11724 |       0 |  208 | 3453 |    100 |     97 |    0 |         21 |
|         (inst)                                                                                   |                                                                                     bd_0_hls_inst_0_top_kernel |          1 |          0 |       0 |    1 |  159 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                                          |                                                                       bd_0_hls_inst_0_top_kernel_control_s_axi |        161 |        161 |       0 |    0 |  181 |      0 |      0 |    0 |          0 |
|         gmem0_m_axi_U                                                                            |                                                                         bd_0_hls_inst_0_top_kernel_gmem0_m_axi |        529 |        496 |       0 |   33 |  765 |      4 |      0 |    0 |          0 |
|           bus_read                                                                               |                                                                    bd_0_hls_inst_0_top_kernel_gmem0_m_axi_read |        363 |        363 |       0 |    0 |  569 |      0 |      0 |    0 |          0 |
|             rreq_burst_conv                                                                      |                                                         bd_0_hls_inst_0_top_kernel_gmem0_m_axi_burst_converter |        285 |        285 |       0 |    0 |  467 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                                             |                                               bd_0_hls_inst_0_top_kernel_gmem0_m_axi_reg_slice__parameterized0 |         40 |         40 |       0 |    0 |   71 |      0 |      0 |    0 |          0 |
|           load_unit_0                                                                            |                                                                    bd_0_hls_inst_0_top_kernel_gmem0_m_axi_load |        168 |        135 |       0 |   33 |  196 |      4 |      0 |    0 |          0 |
|             (load_unit_0)                                                                        |                                                                    bd_0_hls_inst_0_top_kernel_gmem0_m_axi_load |          1 |          1 |       0 |    0 |   66 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                                           |                                                    bd_0_hls_inst_0_top_kernel_gmem0_m_axi_fifo__parameterized0 |         79 |         79 |       0 |    0 |   53 |      4 |      0 |    0 |          0 |
|             fifo_rreq                                                                            |                                                                    bd_0_hls_inst_0_top_kernel_gmem0_m_axi_fifo |         89 |         56 |       0 |   33 |   77 |      0 |      0 |    0 |          0 |
|         gmem1_m_axi_U                                                                            |                                                                         bd_0_hls_inst_0_top_kernel_gmem1_m_axi |        669 |        594 |       0 |   75 |  997 |      0 |      1 |    0 |          0 |
|           bus_write                                                                              |                                                                   bd_0_hls_inst_0_top_kernel_gmem1_m_axi_write |        485 |        452 |       0 |   33 |  746 |      0 |      0 |    0 |          0 |
|             wreq_burst_conv                                                                      |                                                         bd_0_hls_inst_0_top_kernel_gmem1_m_axi_burst_converter |        294 |        294 |       0 |    0 |  467 |      0 |      0 |    0 |          0 |
|             wreq_throttle                                                                        |                                                                bd_0_hls_inst_0_top_kernel_gmem1_m_axi_throttle |        165 |        133 |       0 |   32 |  256 |      0 |      0 |    0 |          0 |
|           store_unit_0                                                                           |                                                                   bd_0_hls_inst_0_top_kernel_gmem1_m_axi_store |        187 |        145 |       0 |   42 |  251 |      0 |      1 |    0 |          0 |
|             (store_unit_0)                                                                       |                                                                   bd_0_hls_inst_0_top_kernel_gmem1_m_axi_store |          0 |          0 |       0 |    0 |   84 |      0 |      0 |    0 |          0 |
|             buff_wdata                                                                           |                                                    bd_0_hls_inst_0_top_kernel_gmem1_m_axi_fifo__parameterized1 |         51 |         51 |       0 |    0 |   41 |      0 |      1 |    0 |          0 |
|             conservative_gen.fifo_burst                                                          |                                                                    bd_0_hls_inst_0_top_kernel_gmem1_m_axi_fifo |         54 |         46 |       0 |    8 |   25 |      0 |      0 |    0 |          0 |
|             fifo_wreq                                                                            |                                                    bd_0_hls_inst_0_top_kernel_gmem1_m_axi_fifo__parameterized0 |         46 |         13 |       0 |   33 |   74 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2_fu_291                         |                               bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2 |        179 |        154 |       0 |   25 |  114 |      0 |      0 |    0 |          1 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2_fu_291)                     |                               bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2 |         70 |         54 |       0 |   16 |   64 |      0 |      0 |    0 |          1 |
|           urem_9ns_3ns_2_13_1_U2                                                                 |                                                              bd_0_hls_inst_0_top_kernel_urem_9ns_3ns_2_13_1_98 |        105 |         96 |       0 |    9 |   48 |      0 |      0 |    0 |          0 |
|             (urem_9ns_3ns_2_13_1_U2)                                                             |                                                              bd_0_hls_inst_0_top_kernel_urem_9ns_3ns_2_13_1_98 |         54 |         54 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             top_kernel_urem_9ns_3ns_2_13_1_divider_u                                             |                                                      bd_0_hls_inst_0_top_kernel_urem_9ns_3ns_2_13_1_divider_99 |         51 |         42 |       0 |    9 |   46 |      0 |      0 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394        |              bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5 |       9894 |       9845 |       0 |   49 | 1093 |     48 |     48 |    0 |         19 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394)    |              bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5 |       3502 |       3462 |       0 |   40 | 1045 |      0 |      0 |    0 |          5 |
|           flow_control_loop_pipe_sequential_init_U                                               |                                           bd_0_hls_inst_0_top_kernel_flow_control_loop_pipe_sequential_init_47 |         79 |         79 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           mul_39s_24ns_63_1_1_U55                                                                |                                                                 bd_0_hls_inst_0_top_kernel_mul_39s_24ns_63_1_1 |         66 |         66 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mul_39s_26ns_65_1_1_U56                                                                |                                                                 bd_0_hls_inst_0_top_kernel_mul_39s_26ns_65_1_1 |         82 |         82 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mul_64ns_66ns_126_1_1_U57                                                              |                                                               bd_0_hls_inst_0_top_kernel_mul_64ns_66ns_126_1_1 |       1127 |       1127 |       0 |    0 |    0 |      0 |      0 |    0 |         10 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_10_U |    bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb |         99 |         99 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_11_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_48 |         94 |         94 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_12_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_49 |         74 |         74 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_13_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_50 |         74 |         74 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_14_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_51 |         94 |         94 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_15_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_52 |         98 |         98 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_16_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_53 |         95 |         95 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_17_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_54 |         95 |         95 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_18_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_55 |        108 |        108 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_19_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_56 |        101 |        101 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1_U  | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_57 |         73 |         73 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_20_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_58 |         95 |         95 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_21_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_59 |        134 |        134 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_22_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_60 |         99 |         99 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_23_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_61 |        135 |        135 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_24_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_62 |         74 |         74 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_25_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_63 |         71 |         71 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_26_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_64 |         70 |         70 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_65 |        626 |        626 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_28_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_66 |         92 |         92 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_29_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_67 |         95 |         95 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_2_U  | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_68 |         68 |         68 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_30_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_69 |         99 |         99 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_31_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_70 |         93 |         93 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_32_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_71 |        101 |        101 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_33_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_72 |         74 |         74 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_34_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_73 |         68 |         68 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_35_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_74 |         75 |         75 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_36_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_75 |         93 |         93 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_37_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_76 |         87 |         87 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_38_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_77 |         89 |         89 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_39_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_78 |        152 |        152 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_3_U  | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_79 |         94 |         94 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_40_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_80 |        110 |        110 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_41_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_81 |        154 |        154 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_42_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_82 |         97 |         97 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_43_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_83 |         99 |         99 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_44_U | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_84 |         93 |         93 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_4_U  | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_85 |         98 |         98 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_5_U  | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_86 |         94 |         94 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_6_U  | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_87 |         99 |         99 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_7_U  | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_88 |         97 |         97 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_8_U  | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_89 |         94 |         94 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_9_U  | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_90 |         92 |         92 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_U    | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_91 |         75 |         75 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_1_U                        | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_92 |         88 |         88 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_2_U                        | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_93 |         92 |         92 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|           top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_U                          | bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb_94 |         88 |         88 |       0 |    0 |    0 |      1 |      1 |    0 |          0 |
|         grp_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7_fu_590                         |                               bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7 |        501 |        476 |       0 |   25 |  144 |      0 |      0 |    0 |          1 |
|           (grp_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7_fu_590)                     |                               bd_0_hls_inst_0_top_kernel_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7 |         37 |         21 |       0 |   16 |   90 |      0 |      0 |    0 |          1 |
|           urem_9ns_3ns_2_13_1_U234                                                               |                                                                 bd_0_hls_inst_0_top_kernel_urem_9ns_3ns_2_13_1 |        459 |        450 |       0 |    9 |   52 |      0 |      0 |    0 |          0 |
|             (urem_9ns_3ns_2_13_1_U234)                                                           |                                                                 bd_0_hls_inst_0_top_kernel_urem_9ns_3ns_2_13_1 |        408 |        408 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|             top_kernel_urem_9ns_3ns_2_13_1_divider_u                                             |                                                         bd_0_hls_inst_0_top_kernel_urem_9ns_3ns_2_13_1_divider |         51 |         42 |       0 |    9 |   46 |      0 |      0 |    0 |          0 |
+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


