{
  "module_name": "memory.json",
  "hash_id": "0dc494d6e2dbc983bb8b14bea8b24de05bea81df2ad7a9eadecffa35ca883a48",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/tigerlake/memory.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Execution stalls while L3 cache miss demand load is outstanding.\",\n        \"CounterMask\": \"6\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"CYCLE_ACTIVITY.STALLS_L3_MISS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x6\"\n    },\n    {\n        \"BriefDescription\": \"Number of machine clears due to memory ordering conflicts.\",\n        \"EventCode\": \"0xc3\",\n        \"EventName\": \"MACHINE_CLEARS.MEMORY_ORDERING\",\n        \"PublicDescription\": \"Counts the number of Machine Clears detected dye to memory ordering. Memory Ordering Machine Clears may apply when a memory read may not conform to the memory ordering rules of the x86 architecture\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x80\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"1009\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x10\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"20011\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x100\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"503\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x20\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x4\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x200\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"101\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x40\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"2003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x8\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Demand Data Read requests who miss L3 cache\",\n        \"EventCode\": \"0xb0\",\n        \"EventName\": \"OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD\",\n        \"PublicDescription\": \"Demand Data Read requests who miss L3 cache.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted.\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED\",\n        \"PublicDescription\": \"Counts the number of times RTM abort was triggered.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED_EVENTS\",\n        \"PublicDescription\": \"Counts the number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt).\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED_MEM\",\n        \"PublicDescription\": \"Counts the number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts).\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to incompatible memory type\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED_MEMTYPE\",\n        \"PublicDescription\": \"Counts the number of times an RTM execution aborted due to incompatible memory type.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution aborted due to HLE-unfriendly instructions\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.ABORTED_UNFRIENDLY\",\n        \"PublicDescription\": \"Counts the number of times an RTM execution aborted due to HLE-unfriendly instructions.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution successfully committed\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.COMMIT\",\n        \"PublicDescription\": \"Counts the number of times RTM commit succeeded.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an RTM execution started.\",\n        \"EventCode\": \"0xc9\",\n        \"EventName\": \"RTM_RETIRED.START\",\n        \"PublicDescription\": \"Counts the number of times we entered an RTM region. Does not count nested transactions.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of times a class of instructions that may cause a transactional abort was executed inside a transactional region\",\n        \"EventCode\": \"0x5d\",\n        \"EventName\": \"TX_EXEC.MISC2\",\n        \"PublicDescription\": \"Counts Unfriendly TSX abort triggered by a vzeroupper instruction.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of times an instruction execution caused the transactional nest count supported to be exceeded\",\n        \"EventCode\": \"0x5d\",\n        \"EventName\": \"TX_EXEC.MISC3\",\n        \"PublicDescription\": \"Counts Unfriendly TSX abort triggered by a nest count that is too deep.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional reads\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_CAPACITY_READ\",\n        \"PublicDescription\": \"Speculatively counts the number of Transactional Synchronization Extensions (TSX) aborts due to a data capacity limitation for transactional reads\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional writes.\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_CAPACITY_WRITE\",\n        \"PublicDescription\": \"Speculatively counts the number of Transactional Synchronization Extensions (TSX) aborts due to a data capacity limitation for transactional writes.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address\",\n        \"EventCode\": \"0x54\",\n        \"EventName\": \"TX_MEM.ABORT_CONFLICT\",\n        \"PublicDescription\": \"Counts the number of times a TSX line had a cache conflict.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}