Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L noc_nps4_v1_0_0 -L noc_nps6_v1_0_0 -L noc_nmu_sim_v1_0_0 -L noc_hbm_nmu_sim_v1_0_0 -L xlconstant_v1_1_9 -L noc_hbm_v1_0_1 -L clk_gen_sim_v1_0_4 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_33 -L axi_vip_v1_1_19 -L axis_infrastructure_v1_1_1 -L axi4stream_vip_v1_1_19 -L perf_axi_tg_v1_0_15 -L lib_pkg_v1_0_4 -L axi_apb_bridge_v3_0_20 -L sim_trig_v1_0_13 -L axi_pmon_v1_0_2 -L axis_dbg_stub_v1_0_1 -L axis_dbg_sync_v1_0_1 -L axis_vio_v1_0_12 -L smartconnect_v1_0 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_16 -L versal_cips_ps_vip_v1_0_11 -L cpm4_v1_0_17 -L cpm5_v1_0_17 -L xlconcat_v2_1_6 -L axis_ila_intf_v1_0_2 -L axis_cap_ctrl_v1_0_1 -L axis_mu_v1_0_1 -L axis_itct_v1_0_1 -L axis_ila_pp_v1_0_2 -L axis_mem_v1_0_2 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot design_1_wrapper_sim_wrapper_behav xil_defaultlib.design_1_wrapper_sim_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <BM_HBM_PHY_CHNL> not found while processing module instance <generate_block1.BM_HBM_PHY_CHNL_INST> [/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/HBM_PHY_CHNL.v:1684]
ERROR: [VRFC 10-8530] module 'HBM_MC(HBMMC_MAX_PG_IDLE=19'b011000100101,HBMMC_MAX_SKIP_CNT=10'b0101000000,HBMMC_NA0_BANKADDR_MAP_0=32'b01110001011000101001101001100,HBMMC_NA0_NA_DEST_ID=28'b01100000000000000101000000,HBMMC_NA0_NA_VC_MAP=8'b11111111,HBMMC_NA0_PORT_CONTROL=26'b0100001000010000100001000,HBMMC_NA0_ROWADDR_MAP_0=32'b010011010010010001010000001111,HBMMC_NA0_ROWADDR_MAP_1=32'b10010110000101110101100101010101,HBMMC_NA0_ROWADDR_MAP_2=32'b01110101110001101101101001,HBMMC_NA0_SCRUB_END_ADDRESS=32'b011111111111111101111111111,HBMMC_NA0_SCRUB_FREQUENCY=32'b0111110110111010100001,HBMMC_NA1_BANKADDR_MAP_0=32'b01110001011000101001101001100,HBMMC_NA1_NA_DEST_ID=28'b010000000000000000111000000,HBMMC_NA1_NA_VC_MAP=8'b11111111,HBMMC_NA1_PORT_CONTROL=26'b0100001000010000100001000,HBMMC_NA1_ROWADDR_MAP_0=32'b010011010010010001010000001111,HBMMC_NA1_ROWADDR_MAP_1=32'b10010110000101110101100101010101,HBMMC_NA1_ROWADDR_MAP_2=32'b01110101110001101101101001,HBMMC_NA1_SCRUB_END_ADDRESS=32'b011111111111111101111111111,HBMMC_NA1_SCRUB_FREQUENCY=32'b0111110110111010100001,HBMMC_NDS=3'b100,HBMMC_PL=2'b0,HBMMC_RCD_RD=6'b011011,HBMMC_RD_DBI=1'b1,HBMMC_REFRESH_MODE=3'b100,HBMMC_TCCDR=6'b011,HBMMC_TCKESR=10'b0111,HBMMC_TFAW_L=6'b010100,HBMMC_TFAW_S=6'b010100,HBMMC_TINIT5=10'b0101000000,HBMMC_TMOD=10'b01100,HBMMC_TMRD=10'b0100,HBMMC_TRAS=6'b110010,HBMMC_TRC=7'b1001100,HBMMC_TREFI=16'b01100001100000,HBMMC_TRFC=12'b01011010000,HBMMC_TRFCSB=12'b0101000000,HBMMC_TRL=6'b100011,HBMMC_TRP=6'b011011,HBMMC_TRRD_L=6'b0101,HBMMC_TRRD_S=6'b0101,HBMMC_TRREFD=6'b01101,HBMMC_TRTW=6'b100010,HBMMC_TWL=5'b01010,HBMMC_TWTR_L=6'b01101,HBMMC_TWTR_S=6'b0101,HBMMC_TXP_XS=27'b01011100000000000000000110,HBMMC_WR=5'b11101,HBMMC_WR_DBI=1'b1,HBMMC_WTP=6'b101011,SIM_MODEL_TYPE="BFM",STACK0_CH1_DATA_RATE=3200,STACK0_CH2_0_PAGE_HIT=0,STACK0_CH2_0_PHY_ACTIVE="DISABLED",STACK0_CH2_0_READ_RATE=0,STACK0_CH2_0_WRITE_RATE=0,STACK0_CH2_1_PAGE_HIT=0,STACK0_CH2_1_PHY_ACTIVE="DISABLED",STACK0_CH2_1_READ_RATE=0,STACK0_CH2_1_WRITE_RATE=0,STACK0_CH3_0_PAGE_HIT=0,STACK0_CH3_0_PHY_ACTIVE="DISABLED",STACK0_CH3_0_READ_RATE=0,STACK0_CH3_0_WRITE_RATE=0,STACK0_CH3_1_PAGE_HIT=0,STACK0_CH3_1_PHY_ACTIVE="DISABLED",STACK0_CH3_1_READ_RATE=0,STACK0_CH3_1_WRITE_RATE=0,STACK0_CH4_0_PAGE_HIT=0,STACK0_CH4_0_PHY_ACTIVE="DISABLED",STACK0_CH4_0_READ_RATE=0,STACK0_CH4_0_WRITE_RATE=0,STACK0_CH4_1_PAGE_HIT=0,STACK0_CH4_1_PHY_ACTIVE="DISABLED",STACK0_CH4_1_READ_RATE=0,STACK0_CH4_1_WRITE_RATE=0,STACK0_CH5_0_PAGE_HIT=0,STACK0_CH5_0_PHY_ACTIVE="DISABLED",STACK0_CH5_0_READ_RATE=0,STACK0_CH5_0_WRITE_RATE=0,STACK0_CH5_1_PAGE_HIT=0,STACK0_CH5_1_PHY_ACTIVE="DISABLED",STACK0_CH5_1_READ_RATE=0,STACK0_CH5_1_WRITE_RATE=0,STACK0_CH6_0_PAGE_HIT=0,STACK0_CH6_0_PHY_ACTIVE="DISABLED",STACK0_CH6_0_READ_RATE=0,STACK0_CH6_0_WRITE_RATE=0,STACK0_CH6_1_PAGE_HIT=0,STACK0_CH6_1_PHY_ACTIVE="DISABLED",STACK0_CH6_1_READ_RATE=0,STACK0_CH6_1_WRITE_RATE=0,STACK0_CH7_0_PAGE_HIT=0,STACK0_CH7_0_PHY_ACTIVE="DISABLED",STACK0_CH7_0_READ_RATE=0,STACK0_CH7_0_WRITE_RATE=0,STACK0_CH7_1_PAGE_HIT=0,STACK0_CH7_1_PHY_ACTIVE="DISABLED",STACK0_CH7_1_READ_RATE=0,STACK0_CH7_1_WRITE_RATE=0,STACK0_CH8_0_PAGE_HIT=0,STACK0_CH8_0_PHY_ACTIVE="DISABLED",STACK0_CH8_0_READ_RATE=0,STACK0_CH8_0_WRITE_RATE=0,STACK0_CH8_1_PAGE_HIT=0,STACK0_CH8_1_PHY_ACTIVE="DISABLED",STACK0_CH8_1_READ_RATE=0,STACK0_CH8_1_WRITE_RATE=0,STACK1_CH1_0_PAGE_HIT=0,STACK1_CH1_0_PHY_ACTIVE="DISABLED",STACK1_CH1_0_READ_RATE=0,STACK1_CH1_0_WRITE_RATE=0,STACK1_CH1_1_PAGE_HIT=0,STACK1_CH1_1_PHY_ACTIVE="DISABLED",STACK1_CH1_1_READ_RATE=0,STACK1_CH1_1_WRITE_RATE=0,STACK1_CH2_0_PAGE_HIT=0,STACK1_CH2_0_PHY_ACTIVE="DISABLED",STACK1_CH2_0_READ_RATE=0,STACK1_CH2_0_WRITE_RATE=0,STACK1_CH2_1_PAGE_HIT=0,STACK1_CH2_1_PHY_ACTIVE="DISABLED",STACK1_CH2_1_READ_RATE=0,STACK1_CH2_1_WRITE_RATE=0,STACK1_CH3_0_PAGE_HIT=0,STACK1_CH3_0_PHY_ACTIVE="DISABLED",STACK1_CH3_0_READ_RATE=0,STACK1_CH3_0_WRITE_RATE=0,STACK1_CH3_1_PAGE_HIT=0,STACK1_CH3_1_PHY_ACTIVE="DISABLED",STACK1_CH3_1_READ_RATE=0,STACK1_CH3_1_WRITE_RATE=0,STACK1_CH4_0_PAGE_HIT=0,STACK1_CH4_0_PHY_ACTIVE="DISABLED",STACK1_CH4_0_READ_RATE=0,STACK1_CH4_0_WRITE_RATE=0,STACK1_CH4_1_PAGE_HIT=0,STACK1_CH4_1_PHY_ACTIVE="DISABLED",STACK1_CH4_1_READ_RATE=0,STACK1_CH4_1_WRITE_RATE=0,STACK1_CH5_0_PAGE_HIT=0,STACK1_CH5_0_PHY_ACTIVE="DISABLED",STACK1_CH5_0_READ_RATE=0,STACK1_CH5_0_WRITE_RATE=0,STACK1_CH5_1_PAGE_HIT=0,STACK1_CH5_1_PHY_ACTIVE="DISABLED",STACK1_CH5_1_READ_RATE=0,STACK1_CH5_1_WRITE_RATE=0,STACK1_CH6_0_PAGE_HIT=0,STACK1_CH6_0_PHY_ACTIVE="DISABLED",STACK1_CH6_0_READ_RATE=0,STACK1_CH6_0_WRITE_RATE=0,STACK1_CH6_1_PAGE_HIT=0,STACK1_CH6_1_PHY_ACTIVE="DISABLED",STACK1_CH6_1_READ_RATE=0,STACK1_CH6_1_WRITE_RATE=0,STACK1_CH7_0_PAGE_HIT=0,STACK1_CH7_0_PHY_ACTIVE="DISABLED",STACK1_CH7_0_READ_RATE=0,STACK1_CH7_0_WRITE_RATE=0,STACK1_CH7_1_PAGE_HIT=0,STACK1_CH7_1_PHY_ACTIVE="DISABLED",STACK1_CH7_1_READ_RATE=0,STACK1_CH7_1_WRITE_RATE=0,STACK1_CH8_0_PAGE_HIT=0,STACK1_CH8_0_PHY_ACTIVE="DISABLED",STACK1_CH8_0_READ_RATE=0,STACK1_CH8_0_WRITE_RATE=0,STACK1_CH8_1_PAGE_HIT=0,STACK1_CH8_1_PHY_ACTIVE="DISABLED",STACK1_CH8_1_READ_RATE=0,STACK1_CH8_1_WRITE_RATE=0)' is ignored due to previous errors [/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/HBM_MC.v:25]
ERROR: [VRFC 10-8530] module 'HBM_IO_CHNL(SIM_MODEL_TYPE="BFM")' is ignored due to previous errors [/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/HBM_IO_CHNL.v:25]
ERROR: [VRFC 10-8530] interface 'axi_vip_axi4pc(WADDR_WIDTH=64,RADDR_WIDTH=64,WDATA_WIDTH=256,RDATA_WIDTH=256,RID_WIDTH=7,WID_WIDTH=7,AWUSER_WIDTH=16,WUSER_WIDTH=16,BUSER_WIDTH=16,ARUSER_WIDTH=16,RUSER_WIDTH=16,MAXRBURSTS=64,MAXWBURSTS=64,MAXWAITS=1024)' is ignored due to previous errors [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv:559]
ERROR: [VRFC 10-8530] module 'versal_cips_ps_vip_v1_0_11_mux_design_default' is ignored due to previous errors [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:124384]
ERROR: [VRFC 10-8530] module 'versal_cips_ps_vip_v1_0_11_axi_master(enable_this_port=1,master_name="r5_api",data_bus_width=128,address_bus_width=64,id_bus_width=6,awuser_bus_width=16,aruser_bus_width=16,ruser_bus_width=16,wuser_bus_width=16,buser_bus_width=16)' is ignored due to previous errors [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:122353]
ERROR: [VRFC 10-8530] module 'versal_cips_ps_vip_v1_0_11_axi_slave(enable_this_port=1,slave_name="s_axi_ocm",address_bus_width=32,id_bus_width=32,awuser_bus_width=32,aruser_bus_width=32,ruser_bus_width=4,wuser_bus_width=4,buser_bus_width=16,max_outstanding_transactions=8,max_wr_outstanding_transactions=16,max_rd_outstanding_transactions=16)_2' is ignored due to previous errors [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:120855]
ERROR: [VRFC 10-8530] module 'versal_cips_ps_vip_v1_0_11_ocmc_default' is ignored due to previous errors [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:120542]
ERROR: [VRFC 10-8530] module 'versal_cips_ps_vip_v1_0_11_regc_default' is ignored due to previous errors [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:119294]
ERROR: [VRFC 10-8530] module 'axi_vip_v1_1_19_top(C_AXI_ADDR_WIDTH=64,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_HAS_REGION=0)' is ignored due to previous errors [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axi_vip_v1_1/hdl/axi_vip_v1_1_vl_rfs.sv:59]
ERROR: [VRFC 10-8530] module 'versal_cips_ps_vip_v1_0_11_ocm_mem_default' is ignored due to previous errors [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:118960]
ERROR: [VRFC 10-8530] module 'versal_cips_ps_vip_v1_0_11_reg_map_default' is ignored due to previous errors [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:118769]
ERROR: [VRFC 10-8530] interface 'axi_vip_if(C_AXI_ADDR_WIDTH=64,C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=6,C_AXI_RID_WIDTH=6,C_AXI_HAS_REGION=0)' is ignored due to previous errors [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_if.sv:118]
ERROR: [VRFC 10-8530] module 'sc_sc2axi_v1_0_10_top(C_AXI_ID_WIDTH=1,C_SC_ADDR_WIDTH=64,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=1,C_AWPAYLD_WIDTH=170,C_ARPAYLD_WIDTH=170,C_WPAYLD_WIDTH=52,C_RPAYLD_WIDTH=51,C_BPAYLD_WIDTH=5)' is ignored due to previous errors [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/sc_sc2axi_v1_0/hdl/sc_sc2axi_v1_0_vl_rfs.sv:1]
ERROR: [VRFC 10-8530] module 'sc_axi2sc_v1_0_10_top(C_AXI_ADDR_WIDTH=64,C_AXI_ID_WIDTH=1,C_SC_ADDR_WIDTH=64,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=1,C_AWPAYLD_WIDTH=170,C_ARPAYLD_WIDTH=170,C_WPAYLD_WIDTH=52,C_RPAYLD_WIDTH=51,C_BPAYLD_WIDTH=5)' is ignored due to previous errors [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/sc_axi2sc_v1_0/hdl/sc_axi2sc_v1_0_vl_rfs.sv:1]
ERROR: [VRFC 10-8530] module 'sc_exit_v1_0_16_top(C_FAMILY="virtex7",C_ENABLE_PIPELINING=1'b0,C_SSC_ROUTE_WIDTH=3,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=6'b111101,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=1,C_M_PROTOCOL=2,C_HAS_LOCK=0,C_SINGLE_ISSUING=1,C_M_LIMIT_READ_LENGTH=0,C_M_LIMIT_WRITE_LENGTH=0,C_NUM_READ_OUTSTANDING=1,C_NUM_WRITE_OUTSTANDING=1)' is ignored due to previous errors [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/sc_exit_v1_0/hdl/sc_exit_v1_0_vl_rfs.sv:1]
ERROR: [VRFC 10-8530] module 'sc_mmu_v1_0_14_top(C_FAMILY="virtex7",C_ENABLE_PIPELINING=1'b0,C_SEG_SIZE_ARRAY=32'b0100000,C_SEG_SEP_ROUTE_ARRAY=64'b0,C_SEG_SUPPORTS_READ_ARRAY=1'b1,C_SEG_SUPPORTS_WRITE_ARRAY=1'b1,C_SEG_SECURE_READ_ARRAY=1'b0,C_SEG_SECURE_WRITE_ARRAY=1'b0,C_MSC_ROUTE_WIDTH=3,C_MSC_ROUTE_ARRAY=3'b111,C_ADDR_WIDTH=64,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_NUM_READ_OUTSTANDING=1,C_NUM_WRITE_OUTSTANDING=1,C_SINGLE_ISSUING=1)' is ignored due to previous errors [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/sc_mmu_v1_0/hdl/sc_mmu_v1_0_vl_rfs.sv:1]
ERROR: [VRFC 10-8530] module 'sc_si_converter_v1_0_14_top(C_AXILITE_CONV=1,C_MEP_IDENTIFIER_WIDTH=1,C_SEP_WDATA_WIDTH_ARRAY=32'b0100000,C_SEP_RDATA_WIDTH_ARRAY=32'b0100000,C_SEP_PROTOCOL_ARRAY=32'b010,C_MSC_WDATA_WIDTH_ARRAY=32'b0100000,C_MSC_RDATA_WIDTH_ARRAY=32'b0100000,C_ADDR_WIDTH=64,C_ID_WIDTH=1,C_WDATA_WIDTH=128,C_RDATA_WIDTH=128,C_SINGLE_ISSUING=1,C_NUM_READ_OUTSTANDING=1,C_NUM_WRITE_OUTSTANDING=1)' is ignored due to previous errors [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/sc_si_converter_v1_0/hdl/sc_si_converter_v1_0_vl_rfs.sv:1]
ERROR: [VRFC 10-8530] module 'sc_transaction_regulator_v1_0_11_top(C_FAMILY="virtex7",C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1'b1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_ID_WIDTH=1,C_ADDR_WIDTH=64,C_NUM_READ_OUTSTANDING=1,C_NUM_WRITE_OUTSTANDING=1,C_SINGLE_ISSUING=1)' is ignored due to previous errors [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/sc_transaction_regulator_v1_0/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv:1]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
