C51 COMPILER V9.51   CYFITTER_CFG                                                          11/14/2019 10:07:54 PAGE 1   


C51 COMPILER V9.51, COMPILATION OF MODULE CYFITTER_CFG
OBJECT MODULE PLACED IN .\DP8051\DP8051_Keil_951\Debug\cyfitter_cfg.obj
COMPILER INVOKED BY: D:\Programms\PSoC\PSoC Creator\4.2\PSoC Creator\import\keil\pk51\9.51\C51\BIN\c51.exe Generated_Sou
                    -rce\PSoC3\cyfitter_cfg.c NOIV LARGE MODDP2 OMF2 VB(1) NOIP INCDIR(.,Generated_Source\PSoC3) FF(3) DB DF(DEBUG) WL(2) PR(
                    -.\DP8051\DP8051_Keil_951\Debug/cyfitter_cfg.lst) CD OT(2,SIZE) OJ(.\DP8051\DP8051_Keil_951\Debug\cyfitter_cfg.obj)

line level    source

   1          
   2          /*******************************************************************************
   3          * File Name: cyfitter_cfg.c
   4          * 
   5          * PSoC Creator  4.2
   6          *
   7          * Description:
   8          * This file contains device initialization code.
   9          * Except for the user defined sections in CyClockStartupError(), this file should not be modified.
  10          * This file is automatically generated by PSoC Creator.
  11          *
  12          ********************************************************************************
  13          * Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
  14          * You may use this file only in accordance with the license, terms, conditions, 
  15          * disclaimers, and limitations in the end user license agreement accompanying 
  16          * the software package with which this file was provided.
  17          ********************************************************************************/
  18          
  19          #include <string.h>
  20          #include "cytypes.h"
  21          #include "cydevice_trm.h"
  22          #include "cyfitter.h"
  23          #include "CyLib.h"
  24          #include "cyfitter_cfg.h"
  25          #include "cyapicallbacks.h"
  26          
  27          #define CY_NEED_CYCLOCKSTARTUPERROR 1
  28          
  29          
  30          #if defined(__C51__) || defined(__CX51__)
  31                  #define CYPACKED
  32                  #define CYPACKED_ATTR
  33                  #define CYALIGNED
  34                  
  35              #define CY_CFG_UNUSED
  36                  #define CY_CFG_MEMORY_BARRIER() do { } while (0)
  37          
  38          
  39          
  40                  #define CYMEMZERO(a,c) cymemzero((a),(c))
  41                  #define CYCONFIGCPY(d,s,c) cyconfigcpy((c),(s),(d))
  42                  #define CYCONFIGCPYCODE(d,s,c) cyconfigcpycode((c),(s),(d))
  43          #else
                      #error Unsupported toolchain
              #endif
  46          
  47          
  48          
  49          
  50          /* Clock startup error codes                                                   */
  51          #define CYCLOCKSTART_NO_ERROR    0u
  52          #define CYCLOCKSTART_XTAL_ERROR  1u
  53          #define CYCLOCKSTART_32KHZ_ERROR 2u
C51 COMPILER V9.51   CYFITTER_CFG                                                          11/14/2019 10:07:54 PAGE 2   

  54          #define CYCLOCKSTART_PLL_ERROR   3u
  55          #define CYCLOCKSTART_FLL_ERROR   4u
  56          #define CYCLOCKSTART_WCO_ERROR   5u
  57          
  58          
  59          #ifdef CY_NEED_CYCLOCKSTARTUPERROR
  60          /*******************************************************************************
  61          * Function Name: CyClockStartupError
  62          ********************************************************************************
  63          * Summary:
  64          *  If an error is encountered during clock configuration (crystal startup error,
  65          *  PLL lock error, etc.), the system will end up here.  Unless reimplemented by
  66          *  the customer, this function will stop in an infinite loop.
  67          *
  68          * Parameters:
  69          *   void
  70          *
  71          * Return:
  72          *   void
  73          *
  74          *******************************************************************************/
  75          CY_CFG_UNUSED
  76          static void CyClockStartupError(uint8 errorCode);
  77          CY_CFG_UNUSED
  78          static void CyClockStartupError(uint8 errorCode)
  79          {
  80   1          /* To remove the compiler warning if errorCode not used.                */
  81   1          errorCode = errorCode;
  82   1      
  83   1          /* If we have a clock startup error (bad MHz crystal, PLL lock, etc.),  */
  84   1          /* we will end up here to allow the customer to implement something to  */
  85   1          /* deal with the clock condition.                                       */
  86   1      
  87   1      #ifdef CY_CFG_CLOCK_STARTUP_ERROR_CALLBACK
                  CY_CFG_Clock_Startup_ErrorCallback();
              #else
  90   1          /*  If not using CY_CFG_CLOCK_STARTUP_ERROR_CALLBACK, place your clock startup code here. */
  91   1          /* `#START CyClockStartupError` */
  92   1      
  93   1      
  94   1      
  95   1          /* `#END` */
  96   1      
  97   1          while(1) {}
  98   1      #endif /* CY_CFG_CLOCK_STARTUP_ERROR_CALLBACK */
  99   1      }
 100          #endif
 101          
 102          #define cfg_byte_table ((const void CYFAR *)0x080000u)
 103          /* IOPINS0_1 Address: CYREG_PRT1_DM0 Size (bytes): 8 */
 104          #define BS_IOPINS0_1_VAL ((const uint8 CYFAR *)0x00080320u)
 105          
 106          
 107          /*******************************************************************************
 108          * Function Name: ClockSetup
 109          ********************************************************************************
 110          *
 111          * Summary:
 112          *  Performs the initialization of all of the clocks in the device based on the
 113          *  settings in the Clock tab of the DWR.  This includes enabling the requested
 114          *  clocks and setting the necessary dividers to produce the desired frequency. 
 115          *
C51 COMPILER V9.51   CYFITTER_CFG                                                          11/14/2019 10:07:54 PAGE 3   

 116          * Parameters:
 117          *  void
 118          *
 119          * Return:
 120          *  void
 121          *
 122          *******************************************************************************/
 123          static void ClockSetup(void);
 124          static void ClockSetup(void)
 125          {
 126   1              uint32 timeout;
 127   1              uint8 pllLock;
 128   1      
 129   1      
 130   1              /* Configure Digital Clocks based on settings from Clock DWR */
 131   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG0_CFG0), 0xBDC6u);
 132   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG0_CFG0 + 0x2u), 0x18u);
 133   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG1_CFG0), 0xD510u);
 134   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG1_CFG0 + 0x2u), 0x18u);
 135   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG2_CFG0), 0xEF27u);
 136   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG2_CFG0 + 0x2u), 0x18u);
 137   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG3_CFG0), 0x2193u);
 138   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG3_CFG0 + 0x2u), 0x19u);
 139   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG4_CFG0), 0x2382u);
 140   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG4_CFG0 + 0x2u), 0x19u);
 141   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG5_CFG0), 0x27FEu);
 142   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG5_CFG0 + 0x2u), 0x19u);
 143   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG6_CFG0), 0x0003u);
 144   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG6_CFG0 + 0x2u), 0x1Bu);
 145   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG7_CFG0), 0x003Eu);
 146   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG7_CFG0 + 0x2u), 0x1Bu);
 147   1      
 148   1              /* Configure ILO based on settings from Clock DWR */
 149   1              CY_SET_REG8((void CYXDATA *)(CYREG_SLOWCLK_ILO_CR0), 0x02u);
 150   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_CR), 0x08u);
 151   1      
 152   1              /* Configure IMO based on settings from Clock DWR */
 153   1              CY_SET_REG8((void CYXDATA *)(CYREG_FASTCLK_IMO_CR), 0x03u);
 154   1              CY_SET_REG8((void CYXDATA *)(CYREG_IMO_TR1), (CY_GET_XTND_REG8((void CYFAR *)CYREG_FLSHID_CUST_TABLES_IMO
             -_3MHZ)));
 155   1      
 156   1              /* Configure PLL based on settings from Clock DWR */
 157   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_P), 0x0008u);
 158   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_CFG0), 0x1251u);
 159   1              /* Wait up to 250us for the PLL to lock */
 160   1              pllLock = 0u;
 161   1              for (timeout = 250u / 10u; (timeout > 0u) && (pllLock != 0x03u); timeout--)
 162   1              { 
 163   2                      pllLock = 0x03u & ((uint8)((uint8)pllLock << 1) | ((CY_GET_REG8((void CYXDATA *)CYREG_FASTCLK_PLL_SR) & 
             -0x01u) >> 0));
 164   2                      CyDelayCycles(10u * 48u); /* Delay 10us based on 48MHz clock */
 165   2              }
 166   1              /* If we ran out of time the PLL didn't lock so go to the error function */
 167   1              if (timeout == 0u)
 168   1              {
 169   2                      CyClockStartupError(CYCLOCKSTART_PLL_ERROR);
 170   2              }
 171   1      
 172   1              /* Configure Bus/Master Clock based on settings from Clock DWR */
 173   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_MSTR0), 0x0100u);
 174   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x07u);
 175   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_BCFG0), 0x00u);
C51 COMPILER V9.51   CYFITTER_CFG                                                          11/14/2019 10:07:54 PAGE 4   

 176   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_BCFG2), 0x48u);
 177   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x00u);
 178   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_LD), 0x02u);
 179   1      
 180   1              CY_SET_REG8((void CYXDATA *)(CYREG_PM_ACT_CFG2), ((CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG2) | 0xFFu
             -)));
 181   1      }
 182          
 183          
 184          /* Analog API Functions */
 185          
 186          
 187          /*******************************************************************************
 188          * Function Name: AnalogSetDefault
 189          ********************************************************************************
 190          *
 191          * Summary:
 192          *  Sets up the analog portions of the chip to default values based on chip
 193          *  configuration options from the project.
 194          *
 195          * Parameters:
 196          *  void
 197          *
 198          * Return:
 199          *  void
 200          *
 201          *******************************************************************************/
 202          static void AnalogSetDefault(void);
 203          static void AnalogSetDefault(void)
 204          {
 205   1              uint8 bg_xover_inl_trim = CY_GET_XTND_REG8((void CYFAR *)(CYREG_FLSHID_MFG_CFG_BG_XOVER_INL_TRIM + 1u));
 206   1              CY_SET_REG8((void CYXDATA *)(CYREG_BG_DFT0), (bg_xover_inl_trim & 0x07u));
 207   1              CY_SET_REG8((void CYXDATA *)(CYREG_BG_DFT1), ((bg_xover_inl_trim >> 4) & 0x0Fu));
 208   1              CY_SET_REG8((void CYXDATA *)CYREG_PUMP_CR0, 0x44u);
 209   1      }
 210          
 211          
 212          /*******************************************************************************
 213          * Function Name: SetAnalogRoutingPumps
 214          ********************************************************************************
 215          *
 216          * Summary:
 217          * Enables or disables the analog pumps feeding analog routing switches.
 218          * Intended to be called at startup, based on the Vdda system configuration;
 219          * may be called during operation when the user informs us that the Vdda voltage
 220          * crossed the pump threshold.
 221          *
 222          * Parameters:
 223          *  enabled - 1 to enable the pumps, 0 to disable the pumps
 224          *
 225          * Return:
 226          *  void
 227          *
 228          *******************************************************************************/
 229          void SetAnalogRoutingPumps(uint8 enabled)
 230          {
 231   1              uint8 regValue = CY_GET_REG8((void CYXDATA *)CYREG_PUMP_CR0);
 232   1              if (enabled != 0u)
 233   1              {
 234   2                      regValue |= 0x00u;
 235   2              }
 236   1              else
C51 COMPILER V9.51   CYFITTER_CFG                                                          11/14/2019 10:07:54 PAGE 5   

 237   1              {
 238   2                      regValue &= (uint8)~0x00u;
 239   2              }
 240   1              CY_SET_REG8((void CYXDATA *)CYREG_PUMP_CR0, regValue);
 241   1      }
 242          
 243          
 244          
 245          
 246          /*******************************************************************************
 247          * Function Name: cyfitter_cfg
 248          ********************************************************************************
 249          * Summary:
 250          *  This function is called by the start-up code for the selected device. It
 251          *  performs all of the necessary device configuration based on the design
 252          *  settings.  This includes settings from the Design Wide Resources (DWR) such
 253          *  as Clocks and Pins as well as any component configuration that is necessary.
 254          *
 255          * Parameters:
 256          *   void
 257          *
 258          * Return:
 259          *   void
 260          *
 261          *******************************************************************************/
 262          
 263          void cyfitter_cfg(void)
 264          {
 265   1              /* Enable/Disable Debug functionality based on settings from System DWR */
 266   1              CY_SET_XTND_REG8((void CYFAR *)CYREG_MLOGIC_DEBUG, (CY_GET_XTND_REG8((void CYFAR *)CYREG_MLOGIC_DEBUG) | 
             -0x05u));
 267   1      
 268   1              {
 269   2      
 270   2                      CYPACKED typedef struct {
 271   2                              void CYFAR *address;
 272   2                              uint16 size;
 273   2                      } CYPACKED_ATTR cfg_memset_t;
 274   2      
 275   2                      static const cfg_memset_t CYCODE cfg_memset_list[] = {
 276   2                              /* address, size */
 277   2                              {(void CYFAR *)(CYREG_PRT0_DR), 16u},
 278   2                              {(void CYFAR *)(CYREG_PRT2_DR), 80u},
 279   2                              {(void CYFAR *)(CYREG_PRT12_DR), 16u},
 280   2                              {(void CYFAR *)(CYREG_PRT15_DR), 16u},
 281   2                              {(void CYFAR *)(CYDEV_UCFG_B0_P0_U0_BASE), 4096u},
 282   2                              {(void CYFAR *)(CYDEV_UCFG_B1_P2_U0_BASE), 2048u},
 283   2                              {(void CYFAR *)(CYDEV_UCFG_DSI0_BASE), 2560u},
 284   2                              {(void CYFAR *)(CYDEV_UCFG_DSI12_BASE), 512u},
 285   2                              {(void CYFAR *)(CYREG_BCTL0_MDCLK_EN), 32u},
 286   2                      };
 287   2      
 288   2                      uint8 CYDATA i;
 289   2      
 290   2                      /* Zero out critical memory blocks before beginning configuration */
 291   2                      for (i = 0u; i < (sizeof(cfg_memset_list)/sizeof(cfg_memset_list[0])); i++)
 292   2                      {
 293   3                              const cfg_memset_t CYCODE * CYDATA ms = &cfg_memset_list[i];
 294   3                              CYMEMZERO(ms->address, ms->size);
 295   3                      }
 296   2      
 297   2                      cfg_write_bytes(cfg_byte_table);
C51 COMPILER V9.51   CYFITTER_CFG                                                          11/14/2019 10:07:54 PAGE 6   

 298   2      
 299   2                      /* Enable digital routing */
 300   2                      CY_SET_XTND_REG8((void CYFAR *)CYREG_BCTL0_BANK_CTL, CY_GET_XTND_REG8((void CYFAR *)CYREG_BCTL0_BANK_CTL
             -) | 0x02u);
 301   2                      CY_SET_XTND_REG8((void CYFAR *)CYREG_BCTL1_BANK_CTL, CY_GET_XTND_REG8((void CYFAR *)CYREG_BCTL1_BANK_CTL
             -) | 0x02u);
 302   2      
 303   2                      /* Enable UDB array */
 304   2                      CY_SET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0, CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0) | 0x40u);
 305   2                      CY_SET_REG8((void CYXDATA *)CYREG_PM_AVAIL_CR2, CY_GET_REG8((void CYXDATA *)CYREG_PM_AVAIL_CR2) | 0x10u)
             -;
 306   2              }
 307   1      
 308   1      
 309   1              /* Perform second pass device configuration. These items must be configured in specific order after the r
             -egular configuration is done. */
 310   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT1_DM0), (const void CYFAR *)(BS_IOPINS0_1_VAL), 8u);
 311   1              /* Switch Boost to the precision bandgap reference from its internal reference */
 312   1              CY_SET_REG8((void CYXDATA *)CYREG_BOOST_CR2, (CY_GET_REG8((void CYXDATA *)CYREG_BOOST_CR2) | 0x08u));
 313   1              if (CYDEV_CHIP_REV_ACTUAL < 5u)
 314   1              {
 315   2                      CY_SET_REG8((void CYXDATA *)CYREG_PWRSYS_WAKE_TR2, 0x3Au);
 316   2              }
 317   1      
 318   1      
 319   1              /* Set Flash Cycles based on max possible frequency in case a glitch occurs during ClockSetup(). */
 320   1              CY_SET_REG8((void CYXDATA *)(CYREG_CACHE_CR), (((CYDEV_INSTRUCT_CACHE_ENABLED) != 0) ? 0x31u : 0x00u));
 321   1              /* Setup clocks based on selections from Clock DWR */
 322   1              ClockSetup();
 323   1              /* Set Flash Cycles based on newly configured 24.00MHz Bus Clock. */
 324   1              CY_SET_REG8((void CYXDATA *)(CYREG_CACHE_CR), (((CYDEV_INSTRUCT_CACHE_ENABLED) != 0) ? 0xB1u : 0x80u));
 325   1      
 326   1              /* Perform basic analog initialization to defaults */
 327   1              AnalogSetDefault();
 328   1      
 329   1              /* Configure alternate active mode */
 330   1              CYCONFIGCPY((void CYFAR *)CYDEV_PM_STBY_BASE, (const void CYFAR *)CYDEV_PM_ACT_BASE, 14u);
 331   1              CY_SET_REG8((void CYXDATA *)CYREG_PM_STBY_CFG0, CY_GET_REG8((void CYXDATA *)CYREG_PM_STBY_CFG0) & (uint8)
             -~0x02u);        /* Disable CPU */
 332   1      }
C51 COMPILER V9.51   CYFITTER_CFG                                                          11/14/2019 10:07:54 PAGE 7   

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION _CyClockStartupError (BEGIN)
                                           ; SOURCE LINE # 78
0000 900000      R     MOV     DPTR,#errorCode
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 79
                                           ; SOURCE LINE # 81
0005 900000      R     MOV     DPTR,#errorCode
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A 900000      R     MOV     DPTR,#errorCode
000D EF                MOV     A,R7
000E F0                MOVX    @DPTR,A
000F         ?C0001:
                                           ; SOURCE LINE # 97
000F 80FE              SJMP    ?C0001
0011 22                RET     
             ; FUNCTION _CyClockStartupError (END)

             ; FUNCTION ClockSetup (BEGIN)
                                           ; SOURCE LINE # 124
                                           ; SOURCE LINE # 125
                                           ; SOURCE LINE # 131
0000 7B00              MOV     R3,#00H
0002 7A40              MOV     R2,#040H
0004 7980              MOV     R1,#080H
0006 7DC6              MOV     R5,#0C6H
0008 7CBD              MOV     R4,#0BDH
000A 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 132
000D 904082            MOV     DPTR,#04082H
0010 7418              MOV     A,#018H
0012 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 133
0013 7B00              MOV     R3,#00H
0015 7A40              MOV     R2,#040H
0017 7984              MOV     R1,#084H
0019 7D10              MOV     R5,#010H
001B 7CD5              MOV     R4,#0D5H
001D 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 134
0020 904086            MOV     DPTR,#04086H
0023 7418              MOV     A,#018H
0025 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 135
0026 7B00              MOV     R3,#00H
0028 7A40              MOV     R2,#040H
002A 7988              MOV     R1,#088H
002C 7D27              MOV     R5,#027H
002E 7CEF              MOV     R4,#0EFH
0030 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 136
0033 90408A            MOV     DPTR,#0408AH
0036 7418              MOV     A,#018H
0038 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 137
0039 7B00              MOV     R3,#00H
003B 7A40              MOV     R2,#040H
003D 798C              MOV     R1,#08CH
C51 COMPILER V9.51   CYFITTER_CFG                                                          11/14/2019 10:07:54 PAGE 8   

003F 7D93              MOV     R5,#093H
0041 7C21              MOV     R4,#021H
0043 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 138
0046 90408E            MOV     DPTR,#0408EH
0049 7419              MOV     A,#019H
004B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 139
004C 7B00              MOV     R3,#00H
004E 7A40              MOV     R2,#040H
0050 7990              MOV     R1,#090H
0052 7D82              MOV     R5,#082H
0054 7C23              MOV     R4,#023H
0056 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 140
0059 904092            MOV     DPTR,#04092H
005C 7419              MOV     A,#019H
005E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 141
005F 7B00              MOV     R3,#00H
0061 7A40              MOV     R2,#040H
0063 7994              MOV     R1,#094H
0065 7DFE              MOV     R5,#0FEH
0067 7C27              MOV     R4,#027H
0069 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 142
006C 904096            MOV     DPTR,#04096H
006F 7419              MOV     A,#019H
0071 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 143
0072 7B00              MOV     R3,#00H
0074 7A40              MOV     R2,#040H
0076 7998              MOV     R1,#098H
0078 7D03              MOV     R5,#03H
007A 7C00              MOV     R4,#00H
007C 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 144
007F 90409A            MOV     DPTR,#0409AH
0082 741B              MOV     A,#01BH
0084 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 145
0085 7B00              MOV     R3,#00H
0087 7A40              MOV     R2,#040H
0089 799C              MOV     R1,#09CH
008B 7D3E              MOV     R5,#03EH
008D 7C00              MOV     R4,#00H
008F 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 146
0092 90409E            MOV     DPTR,#0409EH
0095 741B              MOV     A,#01BH
0097 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 149
0098 904300            MOV     DPTR,#04300H
009B 7402              MOV     A,#02H
009D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 150
009E 904000            MOV     DPTR,#04000H
00A1 7408              MOV     A,#08H
00A3 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 153
00A4 904200            MOV     DPTR,#04200H
00A7 7403              MOV     A,#03H
C51 COMPILER V9.51   CYFITTER_CFG                                                          11/14/2019 10:07:54 PAGE 9   

00A9 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 154
00AA 7B0C              MOV     R3,#0CH
00AC 7A01              MOV     R2,#01H
00AE 7908              MOV     R1,#08H
00B0 120000      E     LCALL   _cyread8
00B3 9046A1            MOV     DPTR,#046A1H
00B6 EF                MOV     A,R7
00B7 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 157
00B8 7B00              MOV     R3,#00H
00BA 7A42              MOV     R2,#042H
00BC 7922              MOV     R1,#022H
00BE 7D08              MOV     R5,#08H
00C0 7C00              MOV     R4,#00H
00C2 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 158
00C5 7B00              MOV     R3,#00H
00C7 7A42              MOV     R2,#042H
00C9 7920              MOV     R1,#020H
00CB 7D51              MOV     R5,#051H
00CD 7C12              MOV     R4,#012H
00CF 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 160
00D2 900000      R     MOV     DPTR,#pllLock
00D5 E4                CLR     A
00D6 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 161
00D7 7F19              MOV     R7,#019H
00D9 7E00              MOV     R6,#00H
00DB 7D00              MOV     R5,#00H
00DD 7C00              MOV     R4,#00H
00DF 900000      R     MOV     DPTR,#timeout
00E2 120000      E     LCALL   ?C?LSTXDATA
00E5         ?C0004:
00E5 900000      R     MOV     DPTR,#timeout
00E8 120000      E     LCALL   ?C?LLDXDATA
00EB D3                SETB    C
00EC EF                MOV     A,R7
00ED 9400              SUBB    A,#00H
00EF EE                MOV     A,R6
00F0 9400              SUBB    A,#00H
00F2 404E              JC      ?C0005
00F4 900000      R     MOV     DPTR,#pllLock
00F7 E0                MOVX    A,@DPTR
00F8 FF                MOV     R7,A
00F9 EF                MOV     A,R7
00FA 6403              XRL     A,#03H
00FC 6044              JZ      ?C0005
                                           ; SOURCE LINE # 162
                                           ; SOURCE LINE # 163
00FE 904225            MOV     DPTR,#04225H
0101 E0                MOVX    A,@DPTR
0102 FF                MOV     R7,A
0103 EF                MOV     A,R7
0104 5401              ANL     A,#01H
0106 FF                MOV     R7,A
0107 7E00              MOV     R6,#00H
0109 900000      R     MOV     DPTR,#pllLock
010C E0                MOVX    A,@DPTR
010D FE                MOV     R6,A
010E EE                MOV     A,R6
C51 COMPILER V9.51   CYFITTER_CFG                                                          11/14/2019 10:07:54 PAGE 10  

010F 25E0              ADD     A,ACC
0111 FE                MOV     R6,A
0112 EE                MOV     A,R6
0113 4F                ORL     A,R7
0114 FF                MOV     R7,A
0115 EF                MOV     A,R7
0116 5403              ANL     A,#03H
0118 FF                MOV     R7,A
0119 900000      R     MOV     DPTR,#pllLock
011C EF                MOV     A,R7
011D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 164
011E 7FE0              MOV     R7,#0E0H
0120 7E01              MOV     R6,#01H
0122 7D00              MOV     R5,#00H
0124 7C00              MOV     R4,#00H
0126 120000      E     LCALL   _CyDelayCycles
                                           ; SOURCE LINE # 165
0129 900000      R     MOV     DPTR,#timeout
012C 120000      E     LCALL   ?C?LLDXDATA
012F 7BFF              MOV     R3,#0FFH
0131 7AFF              MOV     R2,#0FFH
0133 79FF              MOV     R1,#0FFH
0135 78FF              MOV     R0,#0FFH
0137 120000      E     LCALL   ?C?LADD
013A 900000      R     MOV     DPTR,#timeout
013D 120000      E     LCALL   ?C?LSTXDATA
0140 80A3              SJMP    ?C0004
0142         ?C0005:
                                           ; SOURCE LINE # 167
0142 900000      R     MOV     DPTR,#timeout
0145 120000      E     LCALL   ?C?LLDXDATA
0148 EF                MOV     A,R7
0149 4E                ORL     A,R6
014A 7005              JNZ     ?C0007
                                           ; SOURCE LINE # 168
                                           ; SOURCE LINE # 169
014C 7F03              MOV     R7,#03H
014E 120000      R     LCALL   _CyClockStartupError
                                           ; SOURCE LINE # 170
0151         ?C0007:
                                           ; SOURCE LINE # 173
0151 7B00              MOV     R3,#00H
0153 7A40              MOV     R2,#040H
0155 7904              MOV     R1,#04H
0157 7D00              MOV     R5,#00H
0159 7C01              MOV     R4,#01H
015B 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 174
015E 904004            MOV     DPTR,#04004H
0161 7407              MOV     A,#07H
0163 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 175
0164 904006            MOV     DPTR,#04006H
0167 E4                CLR     A
0168 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 176
0169 904008            MOV     DPTR,#04008H
016C 7448              MOV     A,#048H
016E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 177
016F 904004            MOV     DPTR,#04004H
C51 COMPILER V9.51   CYFITTER_CFG                                                          11/14/2019 10:07:54 PAGE 11  

0172 E4                CLR     A
0173 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 178
0174 904001            MOV     DPTR,#04001H
0177 7402              MOV     A,#02H
0179 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 180
017A 9043A2            MOV     DPTR,#043A2H
017D E0                MOVX    A,@DPTR
017E FF                MOV     R7,A
017F EF                MOV     A,R7
0180 44FF              ORL     A,#0FFH
0182 FF                MOV     R7,A
0183 9043A2            MOV     DPTR,#043A2H
0186 EF                MOV     A,R7
0187 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 181
0188 22                RET     
             ; FUNCTION ClockSetup (END)

             ; FUNCTION AnalogSetDefault (BEGIN)
                                           ; SOURCE LINE # 203
                                           ; SOURCE LINE # 204
                                           ; SOURCE LINE # 205
0000 7B0C              MOV     R3,#0CH
0002 7A01              MOV     R2,#01H
0004 79CF              MOV     R1,#0CFH
0006 120000      E     LCALL   _cyread8
0009 900000      R     MOV     DPTR,#bg_xover_inl_trim
000C EF                MOV     A,R7
000D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 206
000E 900000      R     MOV     DPTR,#bg_xover_inl_trim
0011 E0                MOVX    A,@DPTR
0012 FF                MOV     R7,A
0013 EF                MOV     A,R7
0014 5407              ANL     A,#07H
0016 FF                MOV     R7,A
0017 90586E            MOV     DPTR,#0586EH
001A EF                MOV     A,R7
001B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 207
001C 900000      R     MOV     DPTR,#bg_xover_inl_trim
001F E0                MOVX    A,@DPTR
0020 FF                MOV     R7,A
0021 EF                MOV     A,R7
0022 C4                SWAP    A
0023 540F              ANL     A,#0FH
0025 FF                MOV     R7,A
0026 EF                MOV     A,R7
0027 540F              ANL     A,#0FH
0029 FF                MOV     R7,A
002A 90586F            MOV     DPTR,#0586FH
002D EF                MOV     A,R7
002E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 208
002F 905876            MOV     DPTR,#05876H
0032 7444              MOV     A,#044H
0034 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 209
0035 22                RET     
             ; FUNCTION AnalogSetDefault (END)
C51 COMPILER V9.51   CYFITTER_CFG                                                          11/14/2019 10:07:54 PAGE 12  


             ; FUNCTION _SetAnalogRoutingPumps (BEGIN)
                                           ; SOURCE LINE # 229
0000 900000      R     MOV     DPTR,#enabled
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 230
                                           ; SOURCE LINE # 231
0005 905876            MOV     DPTR,#05876H
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A 900000      R     MOV     DPTR,#regValue
000D EF                MOV     A,R7
000E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 232
000F 900000      R     MOV     DPTR,#enabled
0012 E0                MOVX    A,@DPTR
0013 FF                MOV     R7,A
0014 EF                MOV     A,R7
0015 6010              JZ      ?C0010
                                           ; SOURCE LINE # 233
                                           ; SOURCE LINE # 234
0017 900000      R     MOV     DPTR,#regValue
001A E0                MOVX    A,@DPTR
001B FF                MOV     R7,A
001C EF                MOV     A,R7
001D 4400              ORL     A,#00H
001F FF                MOV     R7,A
0020 900000      R     MOV     DPTR,#regValue
0023 EF                MOV     A,R7
0024 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 235
0025 800E              SJMP    ?C0011
0027         ?C0010:
                                           ; SOURCE LINE # 237
                                           ; SOURCE LINE # 238
0027 900000      R     MOV     DPTR,#regValue
002A E0                MOVX    A,@DPTR
002B FF                MOV     R7,A
002C EF                MOV     A,R7
002D 54FF              ANL     A,#0FFH
002F FF                MOV     R7,A
0030 900000      R     MOV     DPTR,#regValue
0033 EF                MOV     A,R7
0034 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 239
0035         ?C0011:
                                           ; SOURCE LINE # 240
0035 900000      R     MOV     DPTR,#regValue
0038 E0                MOVX    A,@DPTR
0039 FF                MOV     R7,A
003A 905876            MOV     DPTR,#05876H
003D EF                MOV     A,R7
003E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 241
003F 22                RET     
             ; FUNCTION _SetAnalogRoutingPumps (END)

             ; FUNCTION cyfitter_cfg (BEGIN)
                                           ; SOURCE LINE # 263
                                           ; SOURCE LINE # 264
                                           ; SOURCE LINE # 266
C51 COMPILER V9.51   CYFITTER_CFG                                                          11/14/2019 10:07:54 PAGE 13  

0000 7B00              MOV     R3,#00H
0002 7A46              MOV     R2,#046H
0004 79E8              MOV     R1,#0E8H
0006 120000      E     LCALL   _cyread8
0009 EF                MOV     A,R7
000A 4405              ORL     A,#05H
000C FD                MOV     R5,A
000D 7B00              MOV     R3,#00H
000F 7A46              MOV     R2,#046H
0011 79E8              MOV     R1,#0E8H
0013 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 268
                                           ; SOURCE LINE # 291
0016 750000      R     MOV     i,#00H
0019         ?C0013:
0019 E500        R     MOV     A,i
001B C3                CLR     C
001C 9409              SUBB    A,#09H
001E 503A              JNC     ?C0014
                                           ; SOURCE LINE # 292
                                           ; SOURCE LINE # 293
0020 AF00        R     MOV     R7,i
0022 EF                MOV     A,R7
0023 75F005            MOV     B,#05H
0026 A4                MUL     AB
0027 2400        R     ADD     A,#LOW cfg_memset_list
0029 F582              MOV     DPL,A
002B E4                CLR     A
002C 3400        R     ADDC    A,#HIGH cfg_memset_list
002E F583              MOV     DPH,A
0030 AF82              MOV     R7,DPL
0032 AE83              MOV     R6,DPH
0034 8E00        R     MOV     ms,R6
0036 8F00        R     MOV     ms+01H,R7
                                           ; SOURCE LINE # 294
0038 AE00        R     MOV     R6,ms
003A AF00        R     MOV     R7,ms+01H
003C 8F82              MOV     DPL,R7
003E 8E83              MOV     DPH,R6
0040 120000      E     LCALL   ?C?PLDCODE
0043 AE00        R     MOV     R6,ms
0045 AF00        R     MOV     R7,ms+01H
0047 8F82              MOV     DPL,R7
0049 8E83              MOV     DPH,R6
004B 7403              MOV     A,#03H
004D 93                MOVC    A,@A+DPTR
004E FC                MOV     R4,A
004F 7404              MOV     A,#04H
0051 93                MOVC    A,@A+DPTR
0052 FD                MOV     R5,A
0053 120000      E     LCALL   _cymemzero
                                           ; SOURCE LINE # 295
0056 0500        R     INC     i
0058 80BF              SJMP    ?C0013
005A         ?C0014:
                                           ; SOURCE LINE # 297
005A 7B08              MOV     R3,#08H
005C 7A00              MOV     R2,#00H
005E 7900              MOV     R1,#00H
0060 120000      E     LCALL   _cfg_write_bytes
                                           ; SOURCE LINE # 300
0063 7B01              MOV     R3,#01H
C51 COMPILER V9.51   CYFITTER_CFG                                                          11/14/2019 10:07:54 PAGE 14  

0065 7A50              MOV     R2,#050H
0067 7903              MOV     R1,#03H
0069 120000      E     LCALL   _cyread8
006C EF                MOV     A,R7
006D 4402              ORL     A,#02H
006F FD                MOV     R5,A
0070 7B01              MOV     R3,#01H
0072 7A50              MOV     R2,#050H
0074 7903              MOV     R1,#03H
0076 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 301
0079 7B01              MOV     R3,#01H
007B 7A50              MOV     R2,#050H
007D 7913              MOV     R1,#013H
007F 120000      E     LCALL   _cyread8
0082 EF                MOV     A,R7
0083 4402              ORL     A,#02H
0085 FD                MOV     R5,A
0086 7B01              MOV     R3,#01H
0088 7A50              MOV     R2,#050H
008A 7913              MOV     R1,#013H
008C 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 304
008F 9043A0            MOV     DPTR,#043A0H
0092 E0                MOVX    A,@DPTR
0093 FF                MOV     R7,A
0094 EF                MOV     A,R7
0095 4440              ORL     A,#040H
0097 FF                MOV     R7,A
0098 9043A0            MOV     DPTR,#043A0H
009B EF                MOV     A,R7
009C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 305
009D 9043C2            MOV     DPTR,#043C2H
00A0 E0                MOVX    A,@DPTR
00A1 FF                MOV     R7,A
00A2 EF                MOV     A,R7
00A3 4410              ORL     A,#010H
00A5 FF                MOV     R7,A
00A6 9043C2            MOV     DPTR,#043C2H
00A9 EF                MOV     A,R7
00AA F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 306
                                           ; SOURCE LINE # 310
00AB 7B08              MOV     R3,#08H
00AD 7A03              MOV     R2,#03H
00AF 7920              MOV     R1,#020H
00B1 C003              PUSH    AR3
00B3 C002              PUSH    AR2
00B5 C001              PUSH    AR1
00B7 7B00              MOV     R3,#00H
00B9 7A51              MOV     R2,#051H
00BB 7912              MOV     R1,#012H
00BD 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
00C0 120000      E     LCALL   ?C?PSTXDATA
00C3 D001              POP     AR1
00C5 D002              POP     AR2
00C7 D003              POP     AR3
00C9 7F08              MOV     R7,#08H
00CB 7E00              MOV     R6,#00H
00CD 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 312
C51 COMPILER V9.51   CYFITTER_CFG                                                          11/14/2019 10:07:54 PAGE 15  

00D0 904322            MOV     DPTR,#04322H
00D3 E0                MOVX    A,@DPTR
00D4 FF                MOV     R7,A
00D5 EF                MOV     A,R7
00D6 4408              ORL     A,#08H
00D8 FF                MOV     R7,A
00D9 904322            MOV     DPTR,#04322H
00DC EF                MOV     A,R7
00DD F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 313
00DE 9046EC            MOV     DPTR,#046ECH
00E1 E0                MOVX    A,@DPTR
00E2 FF                MOV     R7,A
00E3 EF                MOV     A,R7
00E4 C3                CLR     C
00E5 9405              SUBB    A,#05H
00E7 5006              JNC     ?C0016
                                           ; SOURCE LINE # 314
                                           ; SOURCE LINE # 315
00E9 904689            MOV     DPTR,#04689H
00EC 743A              MOV     A,#03AH
00EE F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 316
00EF         ?C0016:
                                           ; SOURCE LINE # 320
00EF 904800            MOV     DPTR,#04800H
00F2 7431              MOV     A,#031H
00F4 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 322
00F5 120000      R     LCALL   ClockSetup
                                           ; SOURCE LINE # 324
00F8 904800            MOV     DPTR,#04800H
00FB 74B1              MOV     A,#0B1H
00FD F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 327
00FE 120000      R     LCALL   AnalogSetDefault
                                           ; SOURCE LINE # 330
0101 7B00              MOV     R3,#00H
0103 7A43              MOV     R2,#043H
0105 79A0              MOV     R1,#0A0H
0107 C003              PUSH    AR3
0109 C002              PUSH    AR2
010B C001              PUSH    AR1
010D 7B00              MOV     R3,#00H
010F 7A43              MOV     R2,#043H
0111 79B0              MOV     R1,#0B0H
0113 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
0116 120000      E     LCALL   ?C?PSTXDATA
0119 D001              POP     AR1
011B D002              POP     AR2
011D D003              POP     AR3
011F 7F0E              MOV     R7,#0EH
0121 7E00              MOV     R6,#00H
0123 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 331
0126 9043B0            MOV     DPTR,#043B0H
0129 E0                MOVX    A,@DPTR
012A FF                MOV     R7,A
012B EF                MOV     A,R7
012C 54FD              ANL     A,#0FDH
012E FF                MOV     R7,A
012F EF                MOV     A,R7
C51 COMPILER V9.51   CYFITTER_CFG                                                          11/14/2019 10:07:54 PAGE 16  

0130 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 332
0131 22                RET     
             ; FUNCTION cyfitter_cfg (END)



MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    835    ----
   CONSTANT SIZE    =     45    ----
   XDATA SIZE       =   ----       9
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       3
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
