v 20001006
L 300 700 400 600 3 0 0 0 -1 -1
L 400 600 300 500 3 0 0 0 -1 -1
T 400 700 9 8 1 0 0 0
CLK
T 1100 1600 9 8 1 0 0 0
Q
T 400 1600 9 8 1 0 0 0
D
T 1048 600 9 8 1 0 0 0
/Q
T 900 100 9 8 1 0 0 0
7474
B 300 300 1000 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1800 1800 5 10 0 0 0 0
device=7474
T 1800 1000 5 10 0 0 0 0
slot=1
T 1800 1200 5 10 0 0 0 0
numslots=2
T 1800 1400 5 10 0 0 0 0
slot1=1,2,3,4,5,6
T 1800 1600 5 10 0 0 0 0
slot2=10,12,11,13,9,8
T 656 1699 9 8 1 0 0 0
CLR
T 656 401 9 8 1 0 0 0
PRE
P 300 600 0 600 1
{
T 100 650 5 8 1 1 0 0
pin3=3
}
P 300 1600 0 1600 1
{
T 100 1650 5 8 1 1 0 0
pin2=2
}
P 1600 1600 1300 1600 1
{
T 1385 1650 5 8 1 1 0 0
pin5=5
}
P 800 2000 800 2200 1
{
T 600 2000 5 8 1 1 0 0
pin4=4
}
P 800 0 800 200 1
{
T 600 100 5 8 1 1 0 0
pin1=1
}
P 1400 600 1600 600 1
{
T 1430 650 5 8 1 1 0 0
pin6=6
}
V 1350 600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 800 1950 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 800 250 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1300 2000 8 10 1 1 0 6
uref=U?
T 1800 2400 5 10 0 0 0 0
pins=14
T 1800 2200 5 10 0 0 0 0
net=VCC:14
T 1800 2000 5 10 0 0 0 0
net=GND:7
