<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p77" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_77{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_77{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_77{left:644px;bottom:1141px;letter-spacing:-0.14px;}
#t4_77{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t5_77{left:70px;bottom:1063px;letter-spacing:-0.16px;}
#t6_77{left:126px;bottom:1039px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#t7_77{left:304px;bottom:1039px;letter-spacing:-0.18px;word-spacing:-0.69px;}
#t8_77{left:126px;bottom:1022px;letter-spacing:-0.13px;word-spacing:-0.91px;}
#t9_77{left:126px;bottom:1005px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#ta_77{left:126px;bottom:988px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tb_77{left:125px;bottom:964px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_77{left:70px;bottom:940px;letter-spacing:-0.17px;}
#td_77{left:125px;bottom:915px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#te_77{left:354px;bottom:915px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#tf_77{left:124px;bottom:898px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tg_77{left:124px;bottom:881px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#th_77{left:124px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ti_77{left:124px;bottom:848px;letter-spacing:-0.53px;}
#tj_77{left:125px;bottom:823px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_77{left:70px;bottom:799px;letter-spacing:-0.19px;}
#tl_77{left:125px;bottom:782px;letter-spacing:-0.16px;word-spacing:-0.65px;}
#tm_77{left:388px;bottom:782px;letter-spacing:-0.18px;word-spacing:-0.66px;}
#tn_77{left:125px;bottom:765px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#to_77{left:125px;bottom:749px;letter-spacing:-0.16px;word-spacing:-0.97px;}
#tp_77{left:125px;bottom:732px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tq_77{left:70px;bottom:707px;letter-spacing:-0.17px;}
#tr_77{left:125px;bottom:690px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#ts_77{left:367px;bottom:690px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tt_77{left:125px;bottom:674px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tu_77{left:125px;bottom:657px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_77{left:70px;bottom:632px;letter-spacing:-0.19px;}
#tw_77{left:125px;bottom:616px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_77{left:350px;bottom:616px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_77{left:125px;bottom:599px;letter-spacing:-0.16px;word-spacing:-1.1px;}
#tz_77{left:125px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_77{left:125px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t11_77{left:125px;bottom:548px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t12_77{left:70px;bottom:524px;letter-spacing:-0.18px;}
#t13_77{left:125px;bottom:507px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_77{left:346px;bottom:507px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t15_77{left:125px;bottom:490px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t16_77{left:125px;bottom:474px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t17_77{left:125px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t18_77{left:125px;bottom:440px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_77{left:125px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_77{left:125px;bottom:399px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#t1b_77{left:125px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1c_77{left:125px;bottom:365px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#t1d_77{left:125px;bottom:348px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t1e_77{left:125px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1f_77{left:125px;bottom:307px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_77{left:125px;bottom:290px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1h_77{left:581px;bottom:297px;}
#t1i_77{left:597px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1j_77{left:125px;bottom:273px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t1k_77{left:70px;bottom:249px;letter-spacing:-0.17px;}
#t1l_77{left:125px;bottom:232px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#t1m_77{left:354px;bottom:232px;letter-spacing:-0.19px;word-spacing:-0.57px;}
#t1n_77{left:125px;bottom:215px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1o_77{left:125px;bottom:199px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1p_77{left:125px;bottom:182px;letter-spacing:-0.13px;}
#t1q_77{left:70px;bottom:157px;letter-spacing:-0.18px;}
#t1r_77{left:125px;bottom:140px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1s_77{left:348px;bottom:140px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1t_77{left:125px;bottom:124px;letter-spacing:-0.16px;word-spacing:-0.46px;}

.s1_77{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_77{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_77{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_77{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_77{font-size:11px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts77" type="text/css" >

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg77Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg77" style="-webkit-user-select: none;"><object width="935" height="1210" data="77/77.svg" type="image/svg+xml" id="pdf77" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_77" class="t s1_77">Vol. 3A </span><span id="t2_77" class="t s1_77">2-15 </span>
<span id="t3_77" class="t s2_77">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_77" class="t s3_77">The flags in control registers are: </span>
<span id="t5_77" class="t s3_77">CR0.PG </span>
<span id="t6_77" class="t s4_77">Paging (bit 31 of CR0) </span><span id="t7_77" class="t s3_77">— Enables paging when set; disables paging when clear. When paging is </span>
<span id="t8_77" class="t s3_77">disabled, all linear addresses are treated as physical addresses. The PG flag has no effect if the PE flag (bit </span>
<span id="t9_77" class="t s3_77">0 of register CR0) is not also set; setting the PG flag when the PE flag is clear causes a general-protection </span>
<span id="ta_77" class="t s3_77">exception (#GP). See also: Chapter 4, “Paging.” </span>
<span id="tb_77" class="t s3_77">On Intel 64 processors, enabling and disabling IA-32e mode operation also requires modifying CR0.PG. </span>
<span id="tc_77" class="t s3_77">CR0.CD </span>
<span id="td_77" class="t s4_77">Cache Disable (bit 30 of CR0) </span><span id="te_77" class="t s3_77">— When the CD and NW flags are clear, caching of memory locations for </span>
<span id="tf_77" class="t s3_77">the whole of physical memory in the processor’s internal (and external) caches is enabled. When the CD </span>
<span id="tg_77" class="t s3_77">flag is set, caching is restricted as described in Table 12-5. To prevent the processor from accessing and </span>
<span id="th_77" class="t s3_77">updating its caches, the CD flag must be set and the caches must be invalidated so that no cache hits can </span>
<span id="ti_77" class="t s3_77">occur. </span>
<span id="tj_77" class="t s3_77">See also: Section 12.5.3, “Preventing Caching,” and Section 12.5, “Cache Control.” </span>
<span id="tk_77" class="t s3_77">CR0.NW </span>
<span id="tl_77" class="t s4_77">Not Write-through (bit 29 of CR0) </span><span id="tm_77" class="t s3_77">— When the NW and CD flags are clear, write-back (for Pentium 4, </span>
<span id="tn_77" class="t s3_77">Intel Xeon, P6 family, and Pentium processors) or write-through (for Intel486 processors) is enabled for </span>
<span id="to_77" class="t s3_77">writes that hit the cache and invalidation cycles are enabled. See Table 12-5 for detailed information about </span>
<span id="tp_77" class="t s3_77">the effect of the NW flag on caching for other settings of the CD and NW flags. </span>
<span id="tq_77" class="t s3_77">CR0.AM </span>
<span id="tr_77" class="t s4_77">Alignment Mask (bit 18 of CR0) </span><span id="ts_77" class="t s3_77">— Enables automatic alignment checking when set; disables alignment </span>
<span id="tt_77" class="t s3_77">checking when clear. Alignment checking is performed only when the AM flag is set, the AC flag in the </span>
<span id="tu_77" class="t s3_77">EFLAGS register is set, CPL is 3, and the processor is operating in either protected or virtual-8086 mode. </span>
<span id="tv_77" class="t s3_77">CR0.WP </span>
<span id="tw_77" class="t s4_77">Write Protect (bit 16 of CR0) </span><span id="tx_77" class="t s3_77">— When set, inhibits supervisor-level procedures from writing into read- </span>
<span id="ty_77" class="t s3_77">only pages; when clear, allows supervisor-level procedures to write into read-only pages (regardless of the </span>
<span id="tz_77" class="t s3_77">U/S bit setting; see Section 4.1.3 and Section 4.6). This flag facilitates implementation of the copy-on- </span>
<span id="t10_77" class="t s3_77">write method of creating a new process (forking) used by operating systems such as UNIX. This flag must </span>
<span id="t11_77" class="t s3_77">be set before software can set CR4.CET, and it cannot be cleared as long as CR4.CET = 1 (see below). </span>
<span id="t12_77" class="t s3_77">CR0.NE </span>
<span id="t13_77" class="t s4_77">Numeric Error (bit 5 of CR0) </span><span id="t14_77" class="t s3_77">— Enables the native (internal) mechanism for reporting x87 FPU errors </span>
<span id="t15_77" class="t s3_77">when set; enables the PC-style x87 FPU error reporting mechanism when clear. When the NE flag is clear </span>
<span id="t16_77" class="t s3_77">and the IGNNE# input is asserted, x87 FPU errors are ignored. When the NE flag is clear and the IGNNE# </span>
<span id="t17_77" class="t s3_77">input is deasserted, an unmasked x87 FPU error causes the processor to assert the FERR# pin to generate </span>
<span id="t18_77" class="t s3_77">an external interrupt and to stop instruction execution immediately before executing the next waiting </span>
<span id="t19_77" class="t s3_77">floating-point instruction or WAIT/FWAIT instruction. </span>
<span id="t1a_77" class="t s3_77">The FERR# pin is intended to drive an input to an external interrupt controller (the FERR# pin emulates the </span>
<span id="t1b_77" class="t s3_77">ERROR# pin of the Intel 287 and Intel 387 DX math coprocessors). The NE flag, IGNNE# pin, and FERR# </span>
<span id="t1c_77" class="t s3_77">pin are used with external logic to implement PC-style error reporting. Using FERR# and IGNNE# to handle </span>
<span id="t1d_77" class="t s3_77">floating-point exceptions is deprecated by modern operating systems; this non-native approach also limits </span>
<span id="t1e_77" class="t s3_77">newer processors to operate with one logical processor active. </span>
<span id="t1f_77" class="t s3_77">See also: Section 8.7, “Handling x87 FPU Exceptions in Software,” in Chapter 8, “Programming with the </span>
<span id="t1g_77" class="t s3_77">x87 FPU,” and Appendix A, “EFLAGS Cross-Reference,” in the Intel </span>
<span id="t1h_77" class="t s5_77">® </span>
<span id="t1i_77" class="t s3_77">64 and IA-32 Architectures Software </span>
<span id="t1j_77" class="t s3_77">Developer’s Manual, Volume 1. </span>
<span id="t1k_77" class="t s3_77">CR0.ET </span>
<span id="t1l_77" class="t s4_77">Extension Type (bit 4 of CR0) </span><span id="t1m_77" class="t s3_77">— Reserved in the Pentium 4, Intel Xeon, P6 family, and Pentium proces- </span>
<span id="t1n_77" class="t s3_77">sors. In the Pentium 4, Intel Xeon, and P6 family processors, this flag is hardcoded to 1. In the Intel386 </span>
<span id="t1o_77" class="t s3_77">and Intel486 processors, this flag indicates support of Intel 387 DX math coprocessor instructions when </span>
<span id="t1p_77" class="t s3_77">set. </span>
<span id="t1q_77" class="t s3_77">CR0.TS </span>
<span id="t1r_77" class="t s4_77">Task Switched (bit 3 of CR0) </span><span id="t1s_77" class="t s3_77">— Allows the saving of the x87 FPU/MMX/SSE/SSE2/SSE3/SSSE3/SSE4 </span>
<span id="t1t_77" class="t s3_77">context on a task switch to be delayed until an x87 FPU/MMX/SSE/SSE2/SSE3/SSSE3/SSE4 instruction is </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
