// Seed: 2751116341
module module_0 #(
    parameter id_3 = 32'd58,
    parameter id_6 = 32'd98
) (
    output tri1 id_0
    , id_2
);
  if ("") begin : LABEL_0
    assign id_2 = 1;
  end else wire _id_3, id_4;
  assign id_0 = -1 == 1'b0;
  wire id_5;
  wire _id_6;
  logic id_7, id_8;
  wire [~ "" **  -1 : -1 'd0 |  id_6] id_9;
  wire [id_3 : -1] id_10;
  assign id_0 = 1'b0 ? -1 : id_3;
  parameter id_11 = -1;
  assign id_7 = -1;
  assign id_5 = id_10;
  localparam id_12 = -1;
  wire [1 : 1] id_13, id_14, id_15, id_16, id_17, id_18;
  logic id_19;
  assign id_8 = id_13;
endmodule
module module_1 #(
    parameter id_8 = 32'd99
) (
    output tri0 id_0,
    input  wand id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    output tri0 id_4,
    output wor  id_5,
    input  tri0 id_6 [id_8 : 1 'b0 ^  -1],
    input  wor  id_7,
    output tri  _id_8,
    input  tri0 id_9,
    input  tri  id_10
);
  logic id_12 = 1;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_2 = 0;
  always this = 1 ^ id_10;
  initial id_12 <= #1 1'h0;
endmodule
