Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Aug 20 09:41:24 2021
| Host         : ADAM-GALLAS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cam_wrapper_control_sets_placed.rpt
| Design       : cam_wrapper
| Device       : xczu3eg
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  2136 |
|    Minimum number of control sets                        |  1649 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   487 |
| Unused register locations in slices containing registers |  2650 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  2136 |
| >= 0 to < 4        |   682 |
| >= 4 to < 6        |   163 |
| >= 6 to < 8        |    95 |
| >= 8 to < 10       |   152 |
| >= 10 to < 12      |   105 |
| >= 12 to < 14      |    79 |
| >= 14 to < 16      |    40 |
| >= 16              |   820 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           19305 |         3534 |
| No           | No                    | Yes                    |              51 |           23 |
| No           | Yes                   | No                     |            3102 |         1245 |
| Yes          | No                    | No                     |           12859 |         2650 |
| Yes          | No                    | Yes                    |              63 |           21 |
| Yes          | Yes                   | No                     |           13754 |         3338 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                  Clock Signal                                                                                 |                                                                                                                            Enable Signal                                                                                                                            |                                                                                                                           Set/Reset Signal                                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/phecc_start_d1                                                                                                                                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/SR[0]                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/wr_addr[7]_i_1_n_0                                                                                                                                                                                       | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                            | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_char6[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c42_U/mOutPtr[1]_i_1__41_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/start_for_Downsambkb_U/mOutPtr[1]_i_1__4_n_1                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/start_for_Downsambkb_U/mOutPtr[1]_i_1__4_n_1                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c42_U/mOutPtr[1]_i_1__41_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_xleft_s[15]_i_1_n_1                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_div4clk_i_2_n_0                                                                                               | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_div4clk_i_1_n_0                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[31]_i_1__0_n_1                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_char6[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                       |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/ier[31]_i_1_n_0                                                                                                                                                                                          | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_valid_reg[0]_0                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config[1]_i_1_n_0                                                                                                                                                                                   | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c26_U/mOutPtr[1]_i_1__25_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_ier9_out                                                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ch5x_loc_c_U/mOutPtr[3]_i_1__6_n_1                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_color1[7]_i_1_n_1                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/phecc_done                                                                                                                                                                                                          | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c26_U/mOutPtr[1]_i_1__25_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_ier9_out                                                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/phecc_done                                                                                                                                                                                                          | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_valid_reg[0]_0                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char6_U0/internal_empty_n_reg_1[0]                                                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid_int                                                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char6_U0/internal_empty_n_reg_1[0]                                                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_xright_s[15]_i_1_n_1                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c30_U/mOutPtr[1]_i_1__29_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/p_2_out[69]                                                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_start_d1_reg[0]                                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/p_2_out[69]                                                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c30_U/mOutPtr[1]_i_1__29_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_cnt[0]_i_1_n_0                                                                                                                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_ydown_s[15]_i_1_n_1                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_char5[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config[1]_i_1_n_0                                                                                                                                                                                   | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                     |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/cam_v_demosaic_0_0_DebayerRatBorBatRjbC_ram_U/ap_enable_reg_pp0_iter1_reg                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ytop_c27_U/mOutPtr[1]_i_1__26_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ytop_c27_U/mOutPtr[1]_i_1__26_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[29]_i_1_n_1                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U17/cam_v_demosaic_0_0_v_demosaic_mul_mug8j_DSP48_0_U/CEP                                                                                                                                       | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                       |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/internal_full_n_reg_1[0]                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/mdt_tr                                                                                                                                                                                                          | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/mdt_tr                                                                                                                                                                                                          | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/internal_full_n_reg_1[0]                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[29]_i_2_n_1                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[16]_i_1__0_n_1                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_height[15]_i_1_n_1                                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_char2[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_char1[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_char3[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_color1[7]_i_1_n_1                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_char6[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                                    |                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char1_U0/icmp_ln95_reg_802_pp0_iter1_reg_reg[0]_1[0]                                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char1_U0/icmp_ln95_reg_802_pp0_iter1_reg_reg[0]_7[0]                                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_enable_reg_pp0_iter6_reg_3[0]                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                 | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Rectangle_U0/icmp_ln70_reg_799_pp0_iter1_reg_reg[0]_1[0]                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Rectangle_U0/icmp_ln70_reg_799_pp0_iter1_reg_reg[0]_5[0]                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                           | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                           |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Rectangle_U0/icmp_ln70_reg_799_pp0_iter1_reg_reg[0]_7[0]                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/SR[0]                                                                                                                                    |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/icmp_ln126_reg_2920                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char1_U0/icmp_ln95_reg_802_pp0_iter1_reg_reg[0]_3[0]                                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                          | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                                                                                                                       |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/axi_arready0                                                                                                                                                                                                       | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_ap_start_reg_1                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync1_i/E[0]                                                                                                      | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/SR[0]                                                                                                                                    |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_last_V_U/ibuf_inst/ireg01_out                                                                                                                                                                  | cam_i/hls_rect_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/E[0]                                                                          | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_1[0]                                                                                                                      |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg01_out                                                                                                                                                                  | cam_i/hls_rect_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata[0]_i_1__4_n_1                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                   | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/E[0]                                                                          | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_1[0]                                                                                                                      |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata[0]_i_1__3_n_1                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char1_c8_U/mOutPtr[1]_i_1__6_n_1                                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char1_U0/p_4_in                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char6_U0/internal_empty_n_reg_0[0]                                                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char4_U0/p_4_in                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char2_c9_U/mOutPtr[1]_i_1__7_n_1                                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char2_c_U/mOutPtr[3]_i_1_n_1                                                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char2_c_U/mOutPtr[3]_i_1_n_1                                                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_17/syncstages_ff[2]                                                                                                                                                                           | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_soft_reset_clr                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color1_c36_U/mOutPtr[1]_i_1__35_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char3_c10_U/mOutPtr[1]_i_1__8_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/axi_awready0                                                                                                                                                                                                       | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/start_for_MultiPiqcK_U/mOutPtr[1]_i_1__16_n_1                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char4_c11_U/mOutPtr[1]_i_1__9_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char5_c12_U/mOutPtr[1]_i_1__10_n_1                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/errsotsynchs_i1                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_last_V_U/ibuf_inst/ireg01_out                                                                                                                                                            | cam_i/hls_preprocess_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/Gamma_U0/icmp_ln253_reg_4910                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char6_c13_U/mOutPtr[1]_i_1__11_n_1                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/errsotsynchs_i1                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                     | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color1_c20_U/mOutPtr[1]_i_1__19_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color1_c24_U/mOutPtr[1]_i_1__23_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                                 | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color1_c28_U/mOutPtr[1]_i_1__27_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_ier9_out                                                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/start_for_Debayerocq_U/mOutPtr[1]_i_1__8_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color1_c32_U/mOutPtr[1]_i_1__31_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/internal_empty_n_reg[0]                                                                                                                                                                                                    | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color1_c40_U/mOutPtr[1]_i_1__39_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/p_2_out[69]                                                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color1_c5_U/mOutPtr[1]_i_1__3_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/p_2_out[69]                                                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color2_c21_U/mOutPtr[1]_i_1__20_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                               | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color2_c25_U/mOutPtr[1]_i_1__24_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color2_c29_U/mOutPtr[1]_i_1__28_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/m_axis_tdata[63]_i_2_n_0                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color2_c33_U/mOutPtr[1]_i_1__32_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[2]_1[0]                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/internal_empty_n_reg_0[0]                                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color2_c37_U/mOutPtr[1]_i_1__36_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color2_c41_U/mOutPtr[1]_i_1__40_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color2_c6_U/mOutPtr[1]_i_1__4_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                          | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                            | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_1[0]          |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c22_U/mOutPtr[1]_i_1__21_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                 | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/ecc_done                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_ap_start_reg_0                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                 | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/E[0]                                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c34_U/mOutPtr[1]_i_1__33_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_enable_reg_pp0_iter6_reg_1[0]                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c38_U/mOutPtr[1]_i_1__37_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c7_U/mOutPtr[1]_i_1__5_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                                                 |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                   | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                    |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/E[0]                                                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                       |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                          |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0[15]_i_1_n_0                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/crc_reg_out[15]_i_1_n_0                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                            | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[9]_i_1_n_0                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2__0_n_0                                                                                                      | cam_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/p_17_in                                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_CS_fsm_reg[1]_1[0]                                                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2_n_0                                                                                                         | cam_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                         |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_NS_fsm198_out                                                                                                                                                                                            | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/phi_ln51_i_reg_461                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_ydown_s[15]_i_1_n_1                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_char2[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_ytop_s[15]_i_1_n_1                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[2]_0[0]                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[32]_i_1__0_n_1                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_keep_V_U/ibuf_inst/ireg01_out                                                                                                                                                       | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/SR[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c30_U/mOutPtr[1]_i_1__29_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                     | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c34_U/mOutPtr[1]_i_1__33_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_color2[7]_i_1_n_1                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_ier9_out                                                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_last_V_U/ibuf_inst/ireg01_out                                                                                                                                                       | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg01_out                                                                                                                                                       | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_NS_fsm115_out                                                                                                                                                                                              | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/phi_ln51_i_reg_367                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/rgb_img_data_stream_1_U/mOutPtr[1]_i_1__14_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm_state2                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/rgb_img_data_stream_2_U/mOutPtr[1]_i_1__15_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/E[0]                                                                                                                                                                                                   | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata[0]_i_1__3_n_1                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/xright_c2_U/mOutPtr[1]_i_1__0_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/rgb_img_data_stream_3_U/mOutPtr[1]_i_1__16_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/rgb_img_data_stream_s_U/mOutPtr[1]_i_1__13_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/E[0]                                                                                                                                                                                                                       | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/start_for_Block_pcud_U/mOutPtr[1]_i_1__47_n_1                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_clr                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/mm2s_soft_reset_done0                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                 | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                 |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                           | cam_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata[0]_i_1__4_n_1                                                                                                                                                   | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/start_for_Mat2AXIkbM_U/mOutPtr[1]_i_1__60_n_1                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/start_for_hls_recbkb_U/mOutPtr[1]_i_1__46_n_1                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/xleft_c18_U/mOutPtr[1]_i_1__17_n_1                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/xleft_c1_U/mOutPtr[1]_i_1_n_1                                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                  | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg01_out                                                                                                                                                       | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                            |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/xleft_c_U/mOutPtr[1]_i_1__12_n_1                                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/icmp_ln126_reg_2880                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ytop_c35_U/mOutPtr[1]_i_1__34_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char5_U0/icmp_ln215_reg_802_pp0_iter1_reg_reg[0]_1[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_CS_fsm_state2                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char5_U0/icmp_ln215_reg_802_pp0_iter1_reg_reg[0]_5[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth132_out                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/phi_ln852_i_reg_3900                                                                                                                                                                                          | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/phi_ln852_i_reg_390                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ydown_c4_U/mOutPtr[1]_i_1__2_n_1                                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Convert_U0/icmp_ln29_reg_3410                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata[0]_i_1__4_n_1                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ytop_c19_U/mOutPtr[1]_i_1__18_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char5_U0/icmp_ln215_reg_802_pp0_iter1_reg_reg[0]_3[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/start_for_Mat2AXIdEe_U/mOutPtr[1]_i_1_n_1                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/phi_ln51_2_i_reg_3790                                                                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/phi_ln51_2_i_reg_379                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/and_ln1040_reg_2211_pp0_iter4_reg_reg[0]__0_2[0]                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                                                 |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ytop_c23_U/mOutPtr[1]_i_1__22_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/start_for_Convertcud_U/mOutPtr[1]_i_1__5_n_1                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/pre_byt_cnt2                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char3_U0/icmp_ln155_reg_802_pp0_iter1_reg_reg[0]_7[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                    |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char3_U0/icmp_ln155_reg_802_pp0_iter1_reg_reg[0]_1[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/mem_wdata_i[3]                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char3_U0/icmp_ln155_reg_802_pp0_iter1_reg_reg[0]_3[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char5_U0/icmp_ln215_reg_802_pp0_iter1_reg_reg[0]_5[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_ap_start_reg_1                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/and_ln1040_reg_2211_pp0_iter4_reg_reg[0]__0_0[0]                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/ibuf_inst/ireg01_out                                                                                                                                                       | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/E[0]                                                                                                                                                              | cam_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ytop_c31_U/mOutPtr[1]_i_1__30_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                   | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata[0]_i_1__3_n_1                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                              | cam_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_1[0]                                                                               |                1 |              2 |         2.00 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_TC_TOP/intr_status_int[11]_i_1_n_0                                                                                                                                                                                                                | cam_i/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/E[0]                                                                                                                                                              | cam_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char5_U0/icmp_ln215_reg_802_pp0_iter1_reg_reg[0]_7[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata[0]_i_1__4_n_1                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ytop_c39_U/mOutPtr[1]_i_1__38_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                               | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c38_U/mOutPtr[1]_i_1__37_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ytop_c3_U/mOutPtr[1]_i_1__1_n_1                                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_soft_reset_clr                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char3_U0/icmp_ln155_reg_802_pp0_iter1_reg_reg[0]_5[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/and_ln1040_reg_2211_pp0_iter4_reg_reg[0]__0_4[0]                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char6_U0/p_5_in                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[1]_1[0]                                                                                                                                                 | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[1]_3[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                              |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[1]_0[0]                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[1]_1[0]                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char6_U0/E[0]                                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char6_U0/internal_empty_n_reg_0[0]                                                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg01_out                                                                                                                                                            | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[29]_i_1_n_1                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                  | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/mm2s_soft_reset_clr                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_last_V_U/ibuf_inst/ireg01_out                                                                                                                                                            | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/internal_empty_n_reg[0]                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2_n_0                                                                                                            | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_1                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/s2mm_axis_linebuf_reset_out_inv                                                                                                         |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata[3]_i_1__1_n_1                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char6_U0/internal_empty_n_reg[0]                                                                                                                                                                                                          | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char2_U0/icmp_ln125_reg_802_pp0_iter1_reg_reg[0]_7[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char2_U0/icmp_ln125_reg_802_pp0_iter1_reg_reg[0]_1[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2[0]                                                                                                                                                       |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Rectangle_U0/and_ln74_1_reg_8080                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_CS_fsm_reg[2]_1                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axis_broadcaster_0/inst/broadcaster_core/m_ready_d[1]_i_1_n_0                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/mdt_tr                                                                                                                                                                                                          | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_1                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/internal_empty_n_reg_1[0]                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/HwReg_bayer_phase_c_U/mOutPtr[1]_i_1__7_n_1                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c_i_U/mOutPtr[1]_i_1_n_1                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                            | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                             |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                              | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                            | cam_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                               |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c42_U/mOutPtr[1]_i_1__41_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/internal_empty_n_reg_0[0]                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                               | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c7_U/mOutPtr[1]_i_1__5_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char2_U0/icmp_ln125_reg_802_pp0_iter1_reg_reg[0]_3[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c3_i_U/mOutPtr[1]_i_1__3_n_1                                                                                                                                                                                          | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp1_iter0_reg_0[0]                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/icmp_ln189_reg_308_reg[0]_0[0]                                                                                                                                   | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char2_U0/icmp_ln125_reg_802_pp0_iter1_reg_reg[0]_5[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_CS_fsm_reg[2]                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                          |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp1_iter0_reg_1[0]                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/p_1_in2_in                                                                                                                                                                                                  | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/select_ln78_reg_2335                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[1]_0[0]                                                                                                                                                 | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[1]_2[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/phi_ln51_1_i_reg_4730                                                                                                                                                                                       | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/phi_ln51_1_i_reg_473                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_m_valid_dup_reg[0]                        | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                          |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/phi_ln608_i_reg_4840                                                                                                                                                                                        | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/phi_ln608_i_reg_484                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char5_U0/p_4_in                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char4_U0/icmp_ln185_reg_802_pp0_iter1_reg_reg[0]_7[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char4_U0/icmp_ln185_reg_802_pp0_iter1_reg_reg[0]_3[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/xleft_c1_U/mOutPtr[1]_i_1_n_1                                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char4_U0/icmp_ln185_reg_802_pp0_iter1_reg_reg[0]_5[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/xleft_c_U/mOutPtr[1]_i_1__12_n_1                                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/xright_c2_U/mOutPtr[1]_i_1__0_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char4_U0/icmp_ln185_reg_802_pp0_iter1_reg_reg[0]_1[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char4_U0/p_4_in                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/start_for_Block_pcud_U/mOutPtr[1]_i_1__47_n_1                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/start_for_Mat2AXIkbM_U/mOutPtr[1]_i_1__60_n_1                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/start_for_hls_recbkb_U/mOutPtr[1]_i_1__46_n_1                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char3_U0/icmp_ln155_reg_802_pp0_iter1_reg_reg[0]_7[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char3_U0/icmp_ln155_reg_802_pp0_iter1_reg_reg[0]_5[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/xleft_c18_U/mOutPtr[1]_i_1__17_n_1                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char3_U0/icmp_ln155_reg_802_pp0_iter1_reg_reg[0]_3[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/rgb_img_data_stream_1_U/mOutPtr[1]_i_1__14_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char3_U0/icmp_ln155_reg_802_pp0_iter1_reg_reg[0]_1[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/rgb_img_data_stream_2_U/mOutPtr[1]_i_1__15_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char1_U0/icmp_ln95_reg_802_pp0_iter1_reg_reg[0]_5[0]                                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/rgb_img_data_stream_3_U/mOutPtr[1]_i_1__16_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/rgb_img_data_stream_s_U/mOutPtr[1]_i_1__13_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char1_U0/icmp_ln95_reg_802_pp0_iter1_reg_reg[0]_7[0]                                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c26_U/mOutPtr[1]_i_1__25_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color2_c33_U/mOutPtr[1]_i_1__32_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char1_U0/icmp_ln95_reg_802_pp0_iter1_reg_reg[0]_1[0]                                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color2_c37_U/mOutPtr[1]_i_1__36_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char1_U0/icmp_ln95_reg_802_pp0_iter1_reg_reg[0]_3[0]                                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color2_c41_U/mOutPtr[1]_i_1__40_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char1_U0/p_4_in                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color2_c6_U/mOutPtr[1]_i_1__4_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c22_U/mOutPtr[1]_i_1__21_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ytop_c27_U/mOutPtr[1]_i_1__26_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata[0]_i_1__3_n_1                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ytop_c31_U/mOutPtr[1]_i_1__30_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg01_out                                                                                                                                                                  | cam_i/hls_rect_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ytop_c35_U/mOutPtr[1]_i_1__34_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_last_V_U/ibuf_inst/ireg01_out                                                                                                                                                                  | cam_i/hls_rect_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ytop_c39_U/mOutPtr[1]_i_1__38_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata[0]_i_1__4_n_1                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ytop_c3_U/mOutPtr[1]_i_1__1_n_1                                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[31]_i_1__0_n_1                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/icmp_ln126_reg_2920                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color1_c40_U/mOutPtr[1]_i_1__39_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Rectangle_U0/icmp_ln70_reg_799_pp0_iter1_reg_reg[0]_5[0]                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                 | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color1_c5_U/mOutPtr[1]_i_1__3_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Rectangle_U0/icmp_ln70_reg_799_pp0_iter1_reg_reg[0]_3[0]                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color2_c21_U/mOutPtr[1]_i_1__20_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Rectangle_U0/icmp_ln70_reg_799_pp0_iter1_reg_reg[0]_7[0]                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Rectangle_U0/icmp_ln70_reg_799_pp0_iter1_reg_reg[0]_1[0]                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color2_c25_U/mOutPtr[1]_i_1__24_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Rectangle_U0/p_3_in                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color2_c29_U/mOutPtr[1]_i_1__28_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Rectangle_U0/and_ln74_1_reg_8080                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color1_c20_U/mOutPtr[1]_i_1__19_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color1_c24_U/mOutPtr[1]_i_1__23_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char6_U0/internal_empty_n_reg[0]                                                                                                                                                                                                          | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color1_c28_U/mOutPtr[1]_i_1__27_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char6_U0/internal_empty_n_reg_1[0]                                                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color1_c32_U/mOutPtr[1]_i_1__31_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char6_U0/E[0]                                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color1_c36_U/mOutPtr[1]_i_1__35_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char3_c10_U/mOutPtr[1]_i_1__8_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                 | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char6_U0/p_5_in                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char4_c11_U/mOutPtr[1]_i_1__9_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char5_U0/icmp_ln215_reg_802_pp0_iter1_reg_reg[0]_1[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char5_c12_U/mOutPtr[1]_i_1__10_n_1                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char6_c13_U/mOutPtr[1]_i_1__11_n_1                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char5_U0/icmp_ln215_reg_802_pp0_iter1_reg_reg[0]_7[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char5_U0/icmp_ln215_reg_802_pp0_iter1_reg_reg[0]_3[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char1_c8_U/mOutPtr[1]_i_1__6_n_1                                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                          |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char5_U0/p_4_in                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char2_c9_U/mOutPtr[1]_i_1__7_n_1                                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_char2[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Rectangle_U0/p_3_in                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char2_U0/p_4_in                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_char4[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ytop_c23_U/mOutPtr[1]_i_1__22_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_ydown_s[15]_i_1_n_1                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_ier9_out                                                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Rectangle_U0/icmp_ln70_reg_799_pp0_iter1_reg_reg[0]_3[0]                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_char3[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_char3[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ytop_c19_U/mOutPtr[1]_i_1__18_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_xright_s[15]_i_1_n_1                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_xright_s[15]_i_1_n_1                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_xright_s[15]_i_1_n_1                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_ytop_s[15]_i_1_n_1                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_color1[7]_i_1_n_1                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/hls_preprocess_AXILiteS_s_axi_U/int_ier9_out                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char1_U0/icmp_ln95_reg_802_pp0_iter1_reg_reg[0]_5[0]                                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_char6[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ydown_c4_U/mOutPtr[1]_i_1__2_n_1                                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_xleft_s[15]_i_1_n_1                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_xleft_s[15]_i_1_n_1                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char3_U0/p_4_in                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char4_U0/icmp_ln185_reg_802_pp0_iter1_reg_reg[0]_5[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char4_U0/icmp_ln185_reg_802_pp0_iter1_reg_reg[0]_7[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char4_U0/icmp_ln185_reg_802_pp0_iter1_reg_reg[0]_1[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char4_U0/icmp_ln185_reg_802_pp0_iter1_reg_reg[0]_3[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[1]_0[0]                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[1]_1[0]                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/E[0]                                                                                                                                                                        | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata_reg[1]_1[0]                                                                                                                                                           | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/E[0]                                                                                                                                                                        | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata_reg[1]_1[0]                                                                                                                                                           | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[1]_0[0]                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[1]_1[0]                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char2_U0/icmp_ln125_reg_802_pp0_iter1_reg_reg[0]_7[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char2_U0/icmp_ln125_reg_802_pp0_iter1_reg_reg[0]_1[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char2_U0/icmp_ln125_reg_802_pp0_iter1_reg_reg[0]_5[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/start_for_MultiPibkb_U/mOutPtr[1]_i_1_n_1                                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/E[0]                                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char2_U0/icmp_ln125_reg_802_pp0_iter1_reg_reg[0]_3[0]                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char2_U0/p_4_in                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char3_U0/p_4_in                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata[0]_i_1__3_n_1                                                                                                                                                   | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg01_out                                                                                                                                                            | cam_i/hls_preprocess_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state[s_ready_i]_i_1_n_0                                                                                               | cam_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                    | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                             |                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                        | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ytop_c_U/mOutPtr[2]_i_1__19_n_1                                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                    | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                        | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                   | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ydown_c_U/mOutPtr[2]_i_1__16_n_1                                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                   | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/xright_c_U/mOutPtr[2]_i_1__17_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/xleft_c17_U/mOutPtr[2]_i_1__18_n_1                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                                                            |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                           |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                    | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                               |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/start_for_Add_RecjbC_U/mOutPtr[2]_i_1__23_n_1                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                               | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                    | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                             | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                          | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                         |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                               | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                                |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1_n_0                                                                                                                                                         | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_color3[7]_i_1_n_1                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_xright_s[15]_i_1_n_1                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_char1[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c_U/mOutPtr[2]_i_1__21_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color2_c_U/mOutPtr[2]_i_1__15_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                               | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color1_c_U/mOutPtr[2]_i_1__20_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ch5x_loc_c_U/mOutPtr[3]_i_1__6_n_1                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/cnt_8                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ch2x_loc_c_U/mOutPtr[2]_i_1__22_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                 | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Rectangle_U0/p_1_in                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                                       | cam_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                             | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                  | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                   | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                   | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/xright_c_U/mOutPtr[2]_i_1__17_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                             | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                       | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/start_for_Add_RecjbC_U/mOutPtr[2]_i_1__23_n_1                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char2_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                       | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.bd_91b0_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_bs_rst_dphy_inst/sync_flop_1                                                                  |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/xleft_c17_U/mOutPtr[2]_i_1__18_n_1                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                                             | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                                   |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char1_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                                                  | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/rst_blk_state                                                                                                                            | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                           |                1 |              3 |         3.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/rst_blk_state                                                                                                                                                    | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                                   |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                                                   | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char1_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                 |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                1 |              3 |         3.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1_n_0                                                           |                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1__0_n_0                                                        |                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_04/reset_pol                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/reset_pol                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                               | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                               | cam_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                         |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                         | cam_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color2_c_U/mOutPtr[2]_i_1__15_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                    | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ch2x_loc_c_U/mOutPtr[2]_i_1__22_n_1                                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                     | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                  | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                         |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                     | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.bd_91b0_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/m_axis_tdata[63]_i_2_n_0                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/FSM_sequential_dmacntrl_cs_reg[1][0]                                                              | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid_int                                                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/phecc_start_d1                                                                                                                                                                                                       | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ytop_c_U/mOutPtr[2]_i_1__19_n_1                                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                             | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                             |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                           | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                             | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                             |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color1_c_U/mOutPtr[2]_i_1__20_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                           | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                          |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                          |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                  | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth[7]_i_1_n_0                                                                                                                                                                  |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                  |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Rectangle_U0/p_1_in                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_4[0]                                                                                                                                  |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                    | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d10                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap0                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth132_out                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth132_out                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0                                                                                                             |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                              | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char1_c_U/mOutPtr[2]_i_1__14_n_1                                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                   |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_0                                                                                                                          | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/areset_r                                                                                                                                                                           |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c_U/mOutPtr[2]_i_1__21_n_1                                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[2]_i_1_n_0                                                                                                                            |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                 |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_char1[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_char4[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                        |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_char4[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                   | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                          |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_height[15]_i_1_n_1                                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                  |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_char3[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/s_axi_CTRL_ARVALID_0                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/internal_empty_n_reg_0                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                      |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/areset_r                                                                                                                                                                           |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/xpm_arst_03/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/cur_dtype_pxls_i_1_n_0                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ydown_c_U/mOutPtr[2]_i_1__16_n_1                                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_ytop_s[15]_i_1_n_1                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                       |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_color2[7]_i_1_n_1                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/spkt_fifo_dis_done                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                  |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_char5[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/icmp_ln1073_reg_823[0]_i_1_n_1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/and_ln825_reg_24150                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_xleft_s[15]_i_1_n_1                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/pktnppi_fifo_rst_reg_0                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/and_ln1040_reg_22110                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1_n_0                                                                                                                                                             | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[2]_i_1_n_0                                                                           |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              |                                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/Q[7]                                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg0_reg[3]_19[0]                                                                                                                                                                                              | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                      | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                      | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/phi_ln280_i_i_reg_4610                                                                                                                                                                                               | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/phi_ln280_i_i_reg_461                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/icmp_ln327_reg_23450                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U17/cam_v_demosaic_0_0_v_demosaic_mul_mug8j_DSP48_0_U/CEP                                                                                                                                       | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                               |                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                          | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                      | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                          | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                        | cam_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                               |                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                     | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                               | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift                                                                                                                                             |                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char2_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                            |                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                         | cam_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                            | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                              | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                       |                1 |              3 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                        | cam_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                               |                                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char1_c_U/mOutPtr[2]_i_1__14_n_1                                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char5_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                             | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                       | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                            | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                             | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                  |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                            | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                           | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/hls_preprocess_0/inst/Convert_U0/icmp_ln29_reg_341_reg[0]_3                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ch4x_loc_c_U/mOutPtr[3]_i_1__5_n_1                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ch3x_loc_c_U/mOutPtr[3]_i_1__4_n_1                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char3_c_U/mOutPtr[3]_i_1__0_n_1                                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char5_c_U/mOutPtr[3]_i_1__2_n_1                                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                          | cam_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char4_c_U/mOutPtr[3]_i_1__1_n_1                                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                          |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char3_c_U/mOutPtr[3]_i_1__0_n_1                                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/sband_tr2                                                                                                                                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/vfb_cnt[3]_i_1_n_0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                        | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[0][172]_i_1_n_0                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                          | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                             | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/cam_v_demosaic_0_0_DebayerRatBorBatRjbC_ram_U/ap_enable_reg_pp0_iter1_reg                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ch6x_loc_c_U/mOutPtr[3]_i_1__7_n_1                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                               | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                          |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ch4x_loc_c_U/mOutPtr[3]_i_1__5_n_1                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ch3x_loc_c_U/mOutPtr[3]_i_1__4_n_1                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid_reg_0[0]                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char4_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/E[0]                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                               |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/E[0]                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                               |                2 |              4 |         2.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_1[0]                                                                                                                      |                4 |              4 |         1.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/lpf_int                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_00_r_i_1__1_n_0                                                            |                1 |              4 |         4.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_00_r_i_1__0_n_0                                                            |                1 |              4 |         4.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_11_r                                                                                                                    |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                            | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_data                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/phecc_done                                                                                                                                                                                                          | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/hls_preprocess_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid                                                                                                                                                                                                          | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/errframedata_d1                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                             | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LP_CNTS[0].lp_data[0]_i_2_n_0                                                                                                                                                                                        | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_data                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_xleft_s[15]_i_1_n_1                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                             | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                  |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                             | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/crc_reg_out[15]_i_1_n_0                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/p_17_in                                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg0_reg[3]_18[0]                                                                                                                                                                                              | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                        | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char3_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                        | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                    | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                            | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                  |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                          | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                          |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                       | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_color3[7]_i_1_n_1                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth132_out                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_color3[7]_i_1_n_1                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/icmp_ln189_reg_308_reg[0]_0[0]                                                                                                                                   | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char4_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_char1[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char2_c_U/mOutPtr[3]_i_1_n_1                                                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                          | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                     |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char3_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/start_for_Add_Chaibs_U/mOutPtr[3]_i_1__11_n_1                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                4 |              4 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                             | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[11]_i_1_n_0                                                                                                                                |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                   | cam_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/p_3_in                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ch6x_loc_c_U/mOutPtr[3]_i_1__7_n_1                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ch5x_loc_c_U/mOutPtr[3]_i_1__6_n_1                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                        |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/start_for_Add_Chaibs_U/mOutPtr[3]_i_1__11_n_1                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char5_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char5_c_U/mOutPtr[3]_i_1__2_n_1                                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/cam_v_demosaic_0_0_DebayerRatBorBatRjbC_ram_U/ap_enable_reg_pp0_iter1_reg                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                 |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                             | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                4 |              4 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char4_c_U/mOutPtr[3]_i_1__1_n_1                                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                               |                3 |              4 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                   | cam_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/hls_preprocess_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_rst_n_4                                                                                                                                                            |                1 |              4 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/hls_preprocess_0/inst/Downsample_U0/ap_rst_n_0                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                  |                3 |              5 |         1.67 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg_0[0]                                                                                                                                                                        | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[1][0]                                                                                                                                                                           | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char6_c_U/mOutPtr[4]_i_1_n_1                                                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                      |                5 |              5 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                3 |              5 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                          | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                               |                4 |              5 |         1.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/SS[0]                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                    | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |                1 |              5 |         5.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1_n_0                                                                      | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                               |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/gen_rd_b.doutb_reg_reg[21][0]                                                                                                                                                                          | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/hls_preprocess_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[32]_i_1__0_n_1                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg_0[0]                                                                                                                                                                      | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[1][0]                                                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                  | cam_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                3 |              5 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                                     | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg[0]                                                                                                                                                                   |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                             | cam_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                             | cam_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_bayer_phase[15]_i_1_n_1                                                                                                                                                                                   | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1__0_n_0                                                                   | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                               |                1 |              5 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/p_3_in                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char6_c_U/mOutPtr[4]_i_1_n_1                                                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth[7]_i_2_n_0                                                                                                                                                                  | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth[7]_i_1_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_width[15]_i_1_n_1                                                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                      |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                             | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]  |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                            | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_char2[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/gen_rd_b.doutb_reg_reg[21][0]                                                                                                                                                                            | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                            | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                           |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                     | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                      |                3 |              5 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_ydown_s[15]_i_1_n_1                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                 | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                     | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                      |                1 |              5 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_color2[7]_i_1_n_1                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_color1[7]_i_1_n_1                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_color3[7]_i_1_n_1                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_char5[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/pkt_valid                                                                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_char6[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_char1[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                                    | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                    |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                           |                                                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/p_3_in                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                  | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                     |                5 |              5 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                          | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                         |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                                       | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                           | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |                1 |              5 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                        | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                              |                2 |              5 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                       | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                4 |              5 |         1.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                      |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |                4 |              6 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                  | cam_i/axi_vdma_1/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | cam_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_5                                                                                                                                     |                5 |              6 |         1.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_char2[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                             | cam_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                               | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/rdata[7]_i_1_n_1                                                                                                                                                                                                    |                5 |              6 |         1.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | cam_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_clr                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                  | cam_i/axi_vdma_1/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_color2[7]_i_1_n_1                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_char6[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | cam_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr_reg_n_0                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | cam_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/wr_addr[7]_i_1_n_0                                                                                                                                                                                       | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | cam_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | cam_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                               | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/rdata[7]_i_1_n_1                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                              |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                               |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                   |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | cam_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/E[0]                                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | cam_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | cam_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/SEQ/seq_clr                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2_2                                                                                                                                                                                                                    |                6 |              6 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                           | cam_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/Gamma_U0/E[0]                                                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | cam_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/waddr                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                            | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                            |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                            | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1[0]                                                    |                1 |              6 |         6.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                            | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_burst_dbeat_cntr_reg[5][0]                |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | cam_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_clr_reg_n_0                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                  | cam_i/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                           |                5 |              6 |         1.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                  | cam_i/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | cam_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                          | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                      |                2 |              6 |         3.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/seq_cnt_en                                                                                                                                                                                                          | cam_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/seq_clr                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | cam_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                    |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/E[0]                                                                                                                                                                                                   | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | cam_i/axi_smc_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                        | cam_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/ch0_en_d                                                                                                                                                                                                          | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/ch4_en_d                                                                                                                                                                                                          | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/luma_1_V_fu_166_reg0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | cam_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                        | cam_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                        | cam_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/ch3_en_d                                                                                                                                                                                                          | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/ch2_en_d                                                                                                                                                                                                          | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/ch6_en_d                                                                                                                                                                                                          | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                         |                3 |              7 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/ch7_en_d                                                                                                                                                                                                          | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | cam_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/phecc_start_d1                                                                                                                                                                                                       | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                5 |              7 |         1.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | cam_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/m_axis_tdata[63]_i_2_n_0                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | cam_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_color1[7]_i_1_n_1                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/luma_1_V_fu_166_reg0                                                                                                                                                                                                       | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/luma_1_V_fu_166[6]_i_1_n_1                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/pkt_valid                                                                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/ch5_en_d                                                                                                                                                                                                          | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[0][172]_i_1_n_0                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_start_d1_reg[0]                                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/ch1_en_d                                                                                                                                                                                                          | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_char5[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                   |                2 |              7 |         3.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | cam_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.bd_91b0_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.bd_91b0_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/SR[0]                                                                |                2 |              7 |         3.50 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                   |                2 |              7 |         3.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | cam_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/m_axis_tdata[63]_i_2_n_0                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/sts_tready_reg_1[0]                                                                                                                                                                           | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                    | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]                                        | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                             |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | cam_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                            | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c_U/U_fifo_w8_d3_A_ram/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                    | cam_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                         |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                        | cam_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                            |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/ch0_en_d_i_1_n_0                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                       | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2][0]                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char3_U0/tmp_34_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_0/inst/Add_Char3_U0/tmp_36_reg_841                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                  | cam_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                        | cam_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                            |                2 |              8 |         4.00 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/gen_wr_a.gen_word_narrow.mem_reg_bram_2_0[0]                                                                                                                                                | cam_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                  | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                     |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                          |                4 |              8 |         2.00 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                                             | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char4_U0/tmp_27_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_0/inst/Add_Char4_U0/tmp_29_reg_841                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char1_U0/tmp_48_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_0/inst/Add_Char1_U0/tmp_50_reg_841                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char2_U0/tmp_41_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_0/inst/Add_Char2_U0/tmp_43_reg_841                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Convert_U0/E[0]                                                                                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Convert_U0/icmp_ln29_reg_341_pp0_iter1_reg_reg[0]_0[0]                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Downsample_U0/E[0]                                                                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char3_U0/tmp_34_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_1/inst/Add_Char3_U0/tmp_36_reg_841                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char2_U0/tmp_41_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_1/inst/Add_Char2_U0/tmp_43_reg_841                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char5_U0/tmp_20_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_0/inst/Add_Char5_U0/tmp_22_reg_841                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char6_U0/tmp_13_reg_7470                                                                                                                                                                                                                  | cam_i/hls_rect_0/inst/Add_Char6_U0/tmp_15_reg_757                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char1_U0/tmp_48_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_1/inst/Add_Char1_U0/tmp_50_reg_841                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char4_U0/tmp_27_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_1/inst/Add_Char4_U0/tmp_29_reg_841                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char5_U0/tmp_20_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_1/inst/Add_Char5_U0/tmp_22_reg_841                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char6_U0/tmp_13_reg_7470                                                                                                                                                                                                                  | cam_i/hls_rect_1/inst/Add_Char6_U0/tmp_15_reg_757                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char1_c_U/U_fifo_w8_d4_A_ram/shiftReg_ce                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char2_c_U/U_fifo_w8_d5_A_ram/shiftReg_ce                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char3_c_U/U_fifo_w8_d6_A_ram/shiftReg_ce                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char4_c_U/U_fifo_w8_d7_A_ram/shiftReg_ce                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char5_c_U/U_fifo_w8_d8_A_ram/shiftReg_ce                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char6_c_U/U_fifo_w8_d9_A_ram/shiftReg_ce                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color1_c_U/U_fifo_w8_d3_A_ram/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color2_c_U/U_fifo_w8_d3_A_ram/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c_U/U_fifo_w8_d3_A_ram/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_char4[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_char3[7]_i_1_n_1                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                               | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/rdata[15]_i_1_n_1                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | cam_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                        | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                7 |              8 |         1.14 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                 | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                             |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth132_out                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                6 |              8 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_start_d1_reg[1]                                                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/m_axis_tdata[63]_i_2_n_0                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/E[0]                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                           |                4 |              8 |         2.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/sel                                                                           | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_1_n_0                                                         |                2 |              8 |         4.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_2__0_n_0                                                      | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_1__0_n_0                                                      |                2 |              8 |         4.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/E[0]                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                           |                3 |              8 |         2.67 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                  | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                3 |              8 |         2.67 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                2 |              8 |         4.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                  | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | cam_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                                        | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                                             |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/sts_tready_reg_0[0]                                                                                                                                                                       | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0[0]                                                                                                                                               | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                        | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]_0[0]                                                                                                                                            |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                          | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                     |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_global_data_beat/pool_zero_d3_s1_reg__0_4                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_global_data_beat/pool_zero_d3_s1_reg__0_0                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_global_data_beat/pool_zero_d3_s1_reg__0_1                                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_global_data_beat/pool_zero_d3_s1_reg__0_2                                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_global_data_beat/pool_zero_d3_s1_reg__0_3                                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_global_data_beat/pool_zero_d3_s1_reg__0_7                                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_global_data_beat/pool_zero_d3_s1_reg__0_6                                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_global_data_beat/pool_zero_d3_s1_reg__0_5                                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                8 |              8 |         1.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/cnt_8_reg_n_0_[0]                                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_accel_top/u_module_quant_1x8/u_module_quant_7/u_cal_scale/u_cal_scale_shift/SR[0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_accel_top/u_module_quant_1x8/u_module_quant_5/u_cal_scale/u_cal_scale_shift/SR[0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_accel_top/u_module_quant_1x8/u_module_quant_6/u_cal_scale/u_cal_scale_shift/SR[0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_accel_top/u_module_quant_1x8/u_module_quant_4/u_cal_scale/u_cal_scale_shift/SR[0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_accel_top/u_module_quant_1x8/u_module_quant_3/u_cal_scale/u_cal_scale_shift/SR[0]                                                                                                                                                         |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_accel_top/u_module_quant_1x8/u_module_quant_0/u_cal_scale/u_cal_scale_shift/SR[0]                                                                                                                                                         |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_accel_top/u_module_quant_1x8/u_module_quant_1/u_cal_scale/u_cal_scale_shift/SR[0]                                                                                                                                                         |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_accel_top/u_module_quant_1x8/u_module_quant_2/u_cal_scale/u_cal_scale_shift/SR[0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lx_info                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                             | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                            |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                             | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                    |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg0[23]_i_1_n_0                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg0[31]_i_1_n_0                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg1[15]_i_1_n_0                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg1[31]_i_1_n_0                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg1[23]_i_1_n_0                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg2[31]_i_1_n_0                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg3[31]_i_1_n_0                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg2[23]_i_1_n_0                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg3[15]_i_1_n_0                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg2[15]_i_1_n_0                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                    | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |                4 |              8 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                              | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                    | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                       | cam_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                       | cam_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                    |                4 |              8 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                               | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                              |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color2_c_U/U_fifo_w8_d3_A_ram/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color1_c_U/U_fifo_w8_d3_A_ram/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char6_c_U/U_fifo_w8_d9_A_ram/shiftReg_ce                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char3_c_U/U_fifo_w8_d6_A_ram/shiftReg_ce                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char4_c_U/U_fifo_w8_d7_A_ram/shiftReg_ce                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char5_c_U/U_fifo_w8_d8_A_ram/shiftReg_ce                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char1_c_U/U_fifo_w8_d4_A_ram/shiftReg_ce                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char2_c_U/U_fifo_w8_d5_A_ram/shiftReg_ce                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                               | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/rdata[15]_i_1_n_1                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                        |                3 |              9 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                       |                3 |              9 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/m_axis_tdata[63]_i_2_n_0                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                                                                                                                                        | cam_i/hls_preprocess_0/inst/Mat2AXIvideo_U0/t_V_reg_193_0                                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Convert_U0/ap_CS_fsm_state2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |              9 |         1.80 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                2 |              9 |         4.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                3 |              9 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                4 |              9 |         2.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                               | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                3 |              9 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                          | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                3 |              9 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/ecc_done                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                |                5 |              9 |         1.80 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_enable_reg_pp0_iter0_reg_0[0]                                                                                                                                      | cam_i/hls_preprocess_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_enable_reg_pp0_iter0_reg[0]                                                                                                                                        |                2 |              9 |         4.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                4 |              9 |         2.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                5 |              9 |         1.80 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_global_data_beat/col_cnt[8]_i_1_n_0                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_global_data_beat/pool_col_addr0                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                               |                4 |              9 |         2.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_xleft_s[15]_i_1_n_1                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]          |                4 |              9 |         2.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |                4 |              9 |         2.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                4 |              9 |         2.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                3 |              9 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Convert_U0/j_0_reg_2660                                                                                                                                                                                                                 | cam_i/hls_preprocess_0/inst/Convert_U0/j_0_reg_266                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_ydown_s[15]_i_1_n_1                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Convert_U0/ap_CS_fsm_state6                                                                                                                                                                                                             | cam_i/hls_preprocess_0/inst/Convert_U0/i_0_reg_255_0                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                     | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |                4 |              9 |         2.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                   | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |                5 |              9 |         1.80 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/clk_wiz_1/inst/locked                                                                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_hrd_resetn                                                                                                                                                    |                3 |             10 |         3.33 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |             10 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[16]_i_1__0_n_1                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/shiftReg_ce_4                                                                                                                                                                                               | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/select_ln544_1_reg_2727_reg[10]_0                                                                                                                                                                           |                3 |             10 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/shiftReg_ce_4                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/shiftReg_ce                                                                                                                                                                                                 | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/select_ln544_reg_2722_reg[10]_0                                                                                                                                                                             |                3 |             10 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Rectangle_U0/ap_CS_fsm_state2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/ap_CS_fsm_state9                                                                                                                                                                                                              | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state9                                                                                                                                                                                                              | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char3_U0/Q[1]                                                                                                                                                                                                                             | cam_i/hls_rect_1/inst/color3_c30_U/SR[0]                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |                7 |             10 |         1.43 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char2_U0/Q[1]                                                                                                                                                                                                                             | cam_i/hls_rect_0/inst/color3_c26_U/SR[0]                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char6_U0/Q[1]                                                                                                                                                                                                                             | cam_i/hls_rect_1/inst/start_for_Add_Chaibs_U/SR[0]                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state9                                                                                                                                                                                                        | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                                                                                                                                                        |                1 |             10 |        10.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/pixBuf_0_val_0_V_3_reg_24060                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                8 |             10 |         1.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char4_U0/Q[1]                                                                                                                                                                                                                             | cam_i/hls_rect_0/inst/color3_c34_U/SR[0]                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/shiftReg_ce                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                8 |             10 |         1.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char6_U0/Q[1]                                                                                                                                                                                                                             | cam_i/hls_rect_0/inst/start_for_Add_Chaibs_U/SR[0]                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[32]_i_1__0_n_1                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Rectangle_U0/ap_CS_fsm_state2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/shiftReg_ce                                                                                                                                                                                                          | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/icmp_ln571_reg_2314_reg[0]_0                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Downsample_U0/ap_CS_fsm_state5                                                                                                                                                                                                          | cam_i/hls_preprocess_0/inst/Downsample_U0/i_0_reg_230_0                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/shiftReg_ce_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char5_U0/Q[1]                                                                                                                                                                                                                             | cam_i/hls_rect_1/inst/color3_c38_U/SR[0]                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |             10 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_hrd_resetn                                                                                                                                                    |                4 |             10 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/shiftReg_ce_0                                                                                                                                                                                                        | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/and_ln571_reg_2773_reg[0]_0                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char4_U0/Q[1]                                                                                                                                                                                                                             | cam_i/hls_rect_1/inst/color3_c34_U/SR[0]                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                           |                3 |             10 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_0_V_U/cam_v_demosaic_0_0_DebayerG_linebuf_bkb_ram_U/ce1                                                                                                                                              |                                                                                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char1_U0/Q[1]                                                                                                                                                                                                                             | cam_i/hls_rect_1/inst/color3_c22_U/SR[0]                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/shiftReg_ce                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                4 |             10 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char3_U0/Q[1]                                                                                                                                                                                                                             | cam_i/hls_rect_0/inst/color3_c30_U/SR[0]                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Rectangle_U0/Q[1]                                                                                                                                                                                                                         | cam_i/hls_rect_0/inst/color2_c21_U/SR[0]                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char2_U0/Q[1]                                                                                                                                                                                                                             | cam_i/hls_rect_1/inst/color3_c26_U/SR[0]                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char1_U0/Q[1]                                                                                                                                                                                                                             | cam_i/hls_rect_0/inst/color3_c22_U/SR[0]                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char5_U0/Q[1]                                                                                                                                                                                                                             | cam_i/hls_rect_0/inst/color3_c38_U/SR[0]                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/cam_v_demosaic_0_0_DebayerRatBorBatRjbC_ram_U/ap_enable_reg_pp0_iter1_reg                                                                                                                | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_val_1_V_reg_2463                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_xright_s[15]_i_1_n_1                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                                                                                                                                              | cam_i/hls_rect_0/inst/Mat2AXIvideo_U0/t_V_reg_197                                                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/Gamma_U0/ap_NS_fsm[2]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Rectangle_U0/Q[1]                                                                                                                                                                                                                         | cam_i/hls_rect_1/inst/color2_c21_U/SR[0]                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_V_2_5_reg_5590                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                                                                                                                                              | cam_i/hls_rect_1/inst/Mat2AXIvideo_U0/t_V_reg_197                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U17/cam_v_demosaic_0_0_v_demosaic_mul_mug8j_DSP48_0_U/CEP                                                                                                                                       | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                6 |             10 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                    | cam_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                          |                8 |             10 |         1.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/vfb_data[9]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/mm2s_hrd_resetn                                                                                                                                                    |                4 |             10 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth132_out                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_global_data_beat/pool_cond                                                                                                                                                                                                                | cam_i/Accel_Conv_0/inst/inst_generate_ctrl_signal/u_com_ctrl_task_conv/SR[0]                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                6 |             10 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/crc_reg_out[15]_i_1_n_0                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                            |                2 |             11 |         5.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[4]_3[0]                                                                                                                                                 | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[4]_5[0]                                                                                                                                                 |                3 |             11 |         3.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char3_U0/j_0_i_i_reg_4720                                                                                                                                                                                                                 | cam_i/hls_rect_0/inst/Add_Char3_U0/j_0_i_i_reg_472                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char5_U0/j_0_i_i_reg_4720                                                                                                                                                                                                                 | cam_i/hls_rect_0/inst/Add_Char5_U0/j_0_i_i_reg_472                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/Gamma_U0/ap_CS_fsm_state3                                                                                                                                                                                                                  | cam_i/v_gamma_lut_0/inst/Gamma_U0/ap_NS_fsm18_out                                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_enable_reg_pp0_iter0_reg[0]                                                                                                                                              | cam_i/hls_rect_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/SR[0]                                                                                                                                                                       |                2 |             11 |         5.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Downsample_U0/ap_CS_fsm_state2                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                7 |             11 |         1.57 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_width[15]_i_1_n_1                                                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                7 |             11 |         1.57 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_xleft_s[15]_i_1_n_1                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[32]_i_1__0_n_1                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_bayer_phase[15]_i_1_n_1                                                                                                                                                                                   | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                6 |             11 |         1.83 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char2_U0/j_0_i_i_reg_4720                                                                                                                                                                                                                 | cam_i/hls_rect_1/inst/Add_Char2_U0/j_0_i_i_reg_472                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char6_U0/j_0_i_i_reg_388[10]_i_2_n_1                                                                                                                                                                                                      | cam_i/hls_rect_1/inst/Add_Char6_U0/j_0_i_i_reg_388                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char4_U0/j_0_i_i_reg_4720                                                                                                                                                                                                                 | cam_i/hls_rect_0/inst/Add_Char4_U0/j_0_i_i_reg_472                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char4_U0/j_0_i_i_reg_4720                                                                                                                                                                                                                 | cam_i/hls_rect_1/inst/Add_Char4_U0/j_0_i_i_reg_472                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[2]                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                5 |             11 |         2.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char1_U0/j_0_i_reg_4720                                                                                                                                                                                                                   | cam_i/hls_rect_0/inst/Add_Char1_U0/j_0_i_reg_472                                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char3_U0/j_0_i_i_reg_4720                                                                                                                                                                                                                 | cam_i/hls_rect_1/inst/Add_Char3_U0/j_0_i_i_reg_472                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/ap_NS_fsm[4]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Rectangle_U0/j_0_i_reg_4690                                                                                                                                                                                                               | cam_i/hls_rect_0/inst/Add_Rectangle_U0/j_0_i_reg_469                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                               |                8 |             11 |         1.38 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_enable_reg_pp0_iter0_reg[0]                                                                                                                                              | cam_i/hls_rect_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/SR[0]                                                                                                                                                                       |                2 |             11 |         5.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char6_U0/j_0_i_i_reg_388[10]_i_2_n_1                                                                                                                                                                                                      | cam_i/hls_rect_0/inst/Add_Char6_U0/j_0_i_i_reg_388                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                               | cam_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/rdata[15]_i_1_n_1                                                                                                                                                                                                   |                5 |             11 |         2.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                               | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[18]_i_1_n_0                                                                                                                                      |                2 |             11 |         5.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char2_U0/j_0_i_i_reg_4720                                                                                                                                                                                                                 | cam_i/hls_rect_0/inst/Add_Char2_U0/j_0_i_i_reg_472                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[4]_3[0]                                                                                                                                                       | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                       |                2 |             11 |         5.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/hls_rect_AXILiteS_s_axi_U/int_ytop_s[15]_i_1_n_1                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |                5 |             11 |         2.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char5_U0/j_0_i_i_reg_4720                                                                                                                                                                                                                 | cam_i/hls_rect_1/inst/Add_Char5_U0/j_0_i_i_reg_472                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[4]_3[0]                                                                                                                                                       | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                       |                2 |             11 |         5.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                4 |             11 |         2.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[16]_1[0]                                                                                                                                                | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                             |                3 |             11 |         3.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Downsample_U0/j_0_reg_2410                                                                                                                                                                                                              | cam_i/hls_preprocess_0/inst/Downsample_U0/j_0_reg_241                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Rectangle_U0/j_0_i_reg_4690                                                                                                                                                                                                               | cam_i/hls_rect_1/inst/Add_Rectangle_U0/j_0_i_reg_469                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                                     |                1 |             11 |        11.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                5 |             11 |         2.20 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                                                      |                5 |             11 |         2.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char1_U0/j_0_i_reg_4720                                                                                                                                                                                                                   | cam_i/hls_rect_1/inst/Add_Char1_U0/j_0_i_reg_472                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                              | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                                                                                                                               |                                                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                               |                                                                                                                                                                                                                                                                     |                8 |             12 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                     | cam_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                8 |             12 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                           | cam_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_height[15]_i_1_n_1                                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                9 |             12 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                                     |                1 |             12 |        12.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                      | cam_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                            | cam_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/inst_interface_axis_slave/write_enable                                                                                                                                                                                                      | cam_i/Accel_Conv_0/inst/inst_interface_axis_slave/clr                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |                7 |             12 |         1.71 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg_0[0]                                        | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                              |                3 |             12 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | cam_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                      | cam_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_xright_s[15]_i_1_n_1                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                              | cam_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_global_data_beat/u_com_shift_reg_2/genblk1[9].sreg_reg[9][0]_0                                                                                                                                                                            | cam_i/Accel_Conv_0/inst/inst_generate_ctrl_signal/u_com_ctrl_task_conv/conv_shutdown                                                                                                                                                                                |                3 |             12 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                5 |             12 |         2.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                 |                                                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                     |                8 |             12 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                               |                                                                                                                                                                                                                                                                     |                7 |             12 |         1.71 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                                       | cam_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                       | cam_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                           | cam_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                       | cam_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                               | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |                5 |             12 |         2.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                            | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                      | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                8 |             12 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[6][0]                                                                                                                                               |                                                                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/icmp_ln949_reg_21880                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                          | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                3 |             12 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                      | cam_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/icmp_ln706_reg_23920                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/Gamma_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                       | cam_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                           | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                4 |             12 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                         | cam_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | cam_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                         | cam_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                3 |             12 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/icmp_ln386_reg_23730                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                       | cam_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[11]_i_1_n_0                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                                      | cam_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                         |                                                                                                                                                                                                                                                                     |                1 |             12 |        12.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                          | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                3 |             12 |         4.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                         |                                                                                                                                                                                                                                                                     |                1 |             12 |        12.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/ch3_en_d                                                                                                                                                                                                  | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |                6 |             13 |         2.17 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/ch5_en_d                                                                                                                                                                                                  | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |                9 |             13 |         1.44 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/ch2_en_d                                                                                                                                                                                                  | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |                8 |             13 |         1.62 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/ch1_en_d                                                                                                                                                                                                  | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |                8 |             13 |         1.62 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/p_3_in                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                               |                5 |             13 |         2.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/ch0_en_d                                                                                                                                                                                                  | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |                8 |             13 |         1.62 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                6 |             13 |         2.17 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/ch6_en_d                                                                                                                                                                                                  | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |                8 |             13 |         1.62 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                              | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                6 |             13 |         2.17 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                        |                4 |             13 |         3.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/ch4_en_d                                                                                                                                                                                                  | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |                6 |             13 |         2.17 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                       | cam_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                    |                8 |             13 |         1.62 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                       | cam_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                    |                9 |             13 |         1.44 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/ofm_send_sel[0]                                                                                                                                                                                                    |                3 |             13 |         4.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                             | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                5 |             13 |         2.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | cam_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                5 |             13 |         2.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                            | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                     |                5 |             13 |         2.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/add_ln1353_7_reg_27050                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                2 |             13 |         6.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                        | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | cam_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |             13 |         6.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/aw_hs                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                5 |             13 |         2.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                9 |             13 |         1.44 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/FSM_sequential_dmacntrl_cs_reg[1]_2[0]                                                            | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                       | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                     |                8 |             13 |         1.62 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_ydown_s[15]_i_1_n_1                                                                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                6 |             13 |         2.17 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                              | cam_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[12]_i_1_n_0                                                                                                                                                                                                     |                2 |             13 |         6.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                       | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                7 |             13 |         1.86 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/ch7_en_d                                                                                                                                                                                                  | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/rst_0                                                                                                                                                                                                              |               10 |             13 |         1.30 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                 |                                                                                                                                                                                                                                                                     |                2 |             14 |         7.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/hls_rect_AXILiteS_s_axi_U/int_ytop_s[15]_i_1_n_1                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                               |                6 |             14 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                               |                6 |             14 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1[0]                                                                                                          |                6 |             14 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/E[0]                                                                                                                             | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2[0]                                                                                                                                                                                         |                7 |             14 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                        |                                                                                                                                                                                                                                                                     |                1 |             14 |        14.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                    |                4 |             14 |         3.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                 | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                4 |             14 |         3.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                    |                                                                                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                    |                                                                                                                                                                                                                                                                     |                2 |             14 |         7.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/axis_beat_smpld                                                                                                                                                                                                    | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0                                                                                                                                                                            |                2 |             14 |         7.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/m_axis_tdata[63]_i_2_n_0                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                               |                8 |             14 |         1.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/m_axis_tdata[63]_i_2_n_0                                                                                                                                                                                           | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                               |                6 |             14 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0[15]_i_1_n_0                                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                            |                                                                                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                          |                                                                                                                                                                                                                                                                     |                1 |             14 |        14.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                      |                                                                                                                                                                                                                                                                     |                6 |             14 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                   |                                                                                                                                                                                                                                                                     |                2 |             14 |         7.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                            | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg_0[0]                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char4_U0/ap_CS_fsm_state3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                8 |             15 |         1.88 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                    |                3 |             15 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char5_U0/ap_CS_fsm_state3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                6 |             15 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char1_U0/ap_CS_fsm_state3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                7 |             15 |         2.14 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char2_U0/ap_CS_fsm_state3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               10 |             15 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char6_U0/ap_CS_fsm_state3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                6 |             15 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                    | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                               |                4 |             15 |         3.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                |                8 |             15 |         1.88 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char3_U0/ap_CS_fsm_state3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                6 |             15 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char2_U0/ap_CS_fsm_state3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                6 |             15 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char4_U0/ap_CS_fsm_state3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                8 |             15 |         1.88 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/E[0]                                                                                                                                                                         | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                             |                4 |             15 |         3.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char5_U0/ap_CS_fsm_state3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                9 |             15 |         1.67 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                           |                7 |             15 |         2.14 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                |                7 |             15 |         2.14 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char1_U0/ap_CS_fsm_state3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                6 |             15 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[32]_i_1__0_n_1                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                5 |             15 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/sig_last_reg_out_reg[0]                                                                                         | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                             |                5 |             15 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char6_U0/ap_CS_fsm_state3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                8 |             15 |         1.88 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char3_U0/ap_CS_fsm_state3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                7 |             15 |         2.14 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                           |                9 |             15 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/Gamma_U0/x_0_reg_3480                                                                                                                                                                                                                      | cam_i/v_gamma_lut_0/inst/Gamma_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/rgb_img_data_stream_2_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/Gamma_U0/ap_CS_fsm_state4                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char3_U0/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ydown_c_U/U_fifo_w16_d3_A_ram/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color2_c25_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/Gamma_U0/ap_CS_fsm_state8                                                                                                                                                                                                                  | cam_i/v_gamma_lut_0/inst/Gamma_U0/ap_NS_fsm1                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                   | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color2_c29_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_accel_top/u_module_quant_1x8/u_module_quant_4/u_cal_sat_int18_int16/data_out02_out                                                                                                                                                        |                4 |             16 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_accel_top/u_module_quant_1x8/u_module_quant_5/u_cal_sat_int18_int16/data_out02_out                                                                                                                                                        |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char2_c9_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ytop_c_U/U_fifo_w16_d3_A_ram/shiftReg_ce                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c34_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char3_U0/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char5_U0/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color2_c33_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char1_c8_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ch6x_loc_c_U/U_fifo_w16_d8_A_ram/shiftReg_ce                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char3_c10_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char6_c13_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char5_c12_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char5_U0/internal_full_n_reg[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char5_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char5_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out                                                                                                                                        | cam_i/Accel_Conv_0/inst/inst_interface_axis_master/curr_state                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_accel_top/u_module_quant_1x8/u_module_quant_3/u_cal_sat_int18_int16/data_out02_out                                                                                                                                                        |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/char4_c11_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_enable_reg_pp0_iter0_reg_1[0]                                                                                                                                 | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_NS_fsm1                                                                                                                                                                 |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char6_U0/shiftReg_ce_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char6_U0/shiftReg_ce_1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color2_c37_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char6_U0/shiftReg_ce_2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char6_U0/shiftReg_ce                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_accel_top/u_module_quant_1x8/u_module_quant_0/u_cal_sat_int18_int16/data_out02_out                                                                                                                                                        |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/xleft_c17_U/U_fifo_w16_d3_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/grp_reg_unsigned_short_s_fu_314/ap_NS_fsm1                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char3_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char3_U0/internal_full_n_reg[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char3_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_accel_top/u_module_quant_1x8/u_module_quant_1/u_cal_sat_int18_int16/data_out02_out                                                                                                                                                        |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/grp_reg_unsigned_short_s_fu_308/ap_NS_fsm1                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color2_c41_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c38_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color1_c32_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char4_U0/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color2_c6_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/xright_c_U/U_fifo_w16_d3_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char4_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char4_U0/internal_full_n_reg[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char4_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ydown_c_U/U_fifo_w16_d3_A_ram/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char1_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_accel_top/u_module_quant_1x8/u_module_quant_2/u_cal_sat_int18_int16/data_out02_out                                                                                                                                                        |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char1_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/rgb_img_data_stream_2_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.bd_91b0_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_1                                                                          |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char5_U0/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/rgb_img_data_stream_3_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/rgb_img_data_stream_s_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/time_out_counter                                                                                                                                                 | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/reset_timer_r                                                                                                                                                    |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char5_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char5_U0/internal_full_n_reg[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char5_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char1_U0/internal_full_n_reg[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color2_c41_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char1_U0/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c7_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c42_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char6_U0/shiftReg_ce                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char6_U0/shiftReg_ce_2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c42_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c38_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char6_U0/shiftReg_ce_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char6_U0/shiftReg_ce_1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/rgb_img_data_stream_3_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/rgb_img_data_stream_1_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c34_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color1_c40_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color2_c6_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c30_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_CS_fsm_state2                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color1_c28_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_CS_fsm_state7                                                                                                                                                                                                           | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/y_0_reg_233                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Rectangle_U0/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/cur_lp_wc_lte4_i_1_n_0                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state6                                                                                                                                                                                                    | cam_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/t_V_reg_173                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Rectangle_U0/internal_full_n_reg[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Rectangle_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Rectangle_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Block_proc_U0/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5]_1[0]                                                                                                                                             | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5]_3[0]                                                                                                                                             |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c7_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_NS_fsm1                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[1][0]                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ch5x_loc_c_U/U_fifo_w16_d7_A_ram/shiftReg_ce                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/E[0]                                                                                                                                                              | cam_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/clear                                                                                                                                                                       |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c22_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                 | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c22_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char3_c10_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ch4x_loc_c_U/U_fifo_w16_d6_A_ram/shiftReg_ce                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ch3x_loc_c_U/U_fifo_w16_d5_A_ram/shiftReg_ce                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                            | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                2 |             16 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ch3x_loc_c_U/U_fifo_w16_d5_A_ram/shiftReg_ce                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ch4x_loc_c_U/U_fifo_w16_d6_A_ram/shiftReg_ce                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/xright_c_U/U_fifo_w16_d3_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ch5x_loc_c_U/U_fifo_w16_d7_A_ram/shiftReg_ce                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c26_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char1_U0/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ch6x_loc_c_U/U_fifo_w16_d8_A_ram/shiftReg_ce                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char1_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char1_c8_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char1_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ch2x_loc_c_U/U_fifo_w16_d4_A_ram/shiftReg_ce                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char1_U0/internal_full_n_reg[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char2_c9_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ytop_c_U/U_fifo_w16_d3_A_ram/shiftReg_ce                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char2_U0/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color1_c24_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                               |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char2_U0/internal_full_n_reg[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char2_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char4_c11_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char2_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char5_c12_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c26_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color1_c20_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/char6_c13_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color2_c33_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_NS_fsm1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color1_c20_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color1_c24_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/ap_CS_fsm_state10                                                                                                                                                                                                   | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/ap_CS_fsm_state4                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color1_c28_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color1_c32_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color1_c36_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color1_c40_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/DebayerRatBorBatR_U0_bayerPhase_out_write                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color1_c5_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                              | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                2 |             16 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state6                                                                                                                                                                                                   | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/t_V_reg_173                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char3_U0/internal_full_n_reg[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Block_proc_U0/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char3_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char3_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color1_c5_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color2_c21_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/ap_CS_fsm_reg[4]_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_global_data_beat/pool_valid_d3_s2                                                                                                                                                                                                         | cam_i/Accel_Conv_0/inst/inst_generate_ctrl_signal/u_com_ctrl_task_conv/SR[0]                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/p_0_in__0__0[31]                                                                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_global_data_beat/pool_valid_d4_s1                                                                                                                                                                                                         | cam_i/Accel_Conv_0/inst/inst_generate_ctrl_signal/u_com_ctrl_task_conv/SR[0]                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/xleft_c17_U/U_fifo_w16_d3_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c30_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Rectangle_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth132_out                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Rectangle_U0/internal_full_n_reg[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Rectangle_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color2_c25_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state5                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color2_c29_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                    | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |                2 |             16 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/rgb_img_data_stream_s_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char2_U0/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char2_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc3[31]_i_1_n_0                                                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc2[31]_i_1_n_0                                                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc1[31]_i_1_n_0                                                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_3                                                                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_2                                                                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_1                                                                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_0                                                                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char2_U0/internal_full_n_reg[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char2_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_trig_d1                                                                                                                                                                                                          | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/cur_byte_cnt[15]_i_2_n_0                                                                                                                                                                                             | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/cur_byte_cnt[15]_i_1_n_0                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/phecc_start_d1                                                                                                                                                                                                       | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                   | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                              | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                2 |             16 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid_int                                                                                                                                                                                                      | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/byte_cnt_reg[15]_i_1_n_0                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                    | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid_int                                                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_NS_fsm1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/ecc_done                                                                                                                                                                                                            | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Rectangle_U0/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                   | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                2 |             16 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/DebayerRandBatG_U0_bayerPhase_read                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_325/ap_NS_fsm1                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                       | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                       | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_319/ap_NS_fsm1                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5][0]                                                                                                                                              | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                            |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/rdata[31]_i_2_n_1                                                                                                                                                                                                 | cam_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/rdata[31]_i_1_n_1                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/rdata[31]_i_2_n_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_video_format[15]_i_1_n_1                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_width[15]_i_1_n_1                                                                                                                                                                                       | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_height[15]_i_1_n_1                                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                       | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color2_c37_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state10                                                                                                                                                                                                  | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state4                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                       | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                   | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                2 |             16 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color1_c36_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char4_U0/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_accel_top/u_module_quant_1x8/u_module_quant_7/u_cal_sat_int18_int16/data_out02_out                                                                                                                                                        |                3 |             16 |         5.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/rgb_img_data_stream_1_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char4_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/u_accel_top/u_module_quant_1x8/u_module_quant_6/u_cal_sat_int18_int16/data_out02_out                                                                                                                                                        |                4 |             16 |         4.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char4_U0/internal_full_n_reg[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char4_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                             | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                             | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color2_c21_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ch2x_loc_c_U/U_fifo_w16_d4_A_ram/shiftReg_ce                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                     |                2 |             17 |         8.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm_state13                                                                                                                                                                                           | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/y_0_i_reg_495                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/Q[1]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm_state5                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_CS_fsm_state20                                                                                                                                                                                                    | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/y_0_i_i_reg_472                                                                                                                                                                                                      |                8 |             17 |         2.12 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_CS_fsm_reg[4]_0[1]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/p_1_in                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                8 |             17 |         2.12 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_CS_fsm_state12                                                                                                                                                                                             | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/y_0_i_reg_401                                                                                                                                                                                                 |                4 |             17 |         4.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/Accel_Conv_0/inst/inst_generate_ctrl_signal/u_com_ctrl_task_conv/conv_shutdown                                                                                                                                                                                |                4 |             17 |         4.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/x_0_reg_2440                                                                                                                                                                                                               | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                   |                3 |             17 |         5.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                                                     |                2 |             17 |         8.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/p_3_in                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg0[15]_i_1_n_0                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |               11 |             17 |         1.55 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                       | cam_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                         |                6 |             17 |         2.83 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                            |                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                            | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                7 |             17 |         2.43 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                   | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                6 |             18 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/p_1_in2_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               10 |             18 |         1.80 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                            | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                6 |             18 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                6 |             18 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/icmp_ln317_reg_23360                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               11 |             18 |         1.64 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                7 |             18 |         2.57 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                5 |             18 |         3.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                6 |             18 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/pkt_valid                                                                                                                                                                                                         | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                     |                2 |             18 |         9.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/and_ln825_reg_2415_pp0_iter1_reg0                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                8 |             18 |         2.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                7 |             18 |         2.57 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/cam_v_demosaic_0_0_DebayerRatBorBatRjbC_ram_U/and_ln1040_reg_2211_pp0_iter1_reg0                                                                                                         |                                                                                                                                                                                                                                                                     |               12 |             18 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth132_out                                                                                                                                                                      | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                               |                7 |             18 |         2.57 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                               |               10 |             18 |         1.80 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                  | cam_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                     |                6 |             18 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[32]_i_1__0_n_1                                                                                                                                             | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                |                7 |             18 |         2.57 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                               |               10 |             18 |         1.80 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg                      | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg[0]                                                   |                3 |             19 |         6.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/p_1_in                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                6 |             19 |         3.17 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                       | cam_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                    |               11 |             19 |         1.73 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                               |                9 |             19 |         2.11 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |                8 |             19 |         2.38 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                           | cam_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                    |                4 |             19 |         4.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                     |                3 |             19 |         6.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[18]_i_1_n_0                                                                                                                               | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |                3 |             19 |         6.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                     |                2 |             19 |         9.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                               |               13 |             19 |         1.46 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/internal_full_n_reg_0[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |               13 |             20 |         1.54 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wen_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                3 |             20 |         6.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_phi_reg_pp0_iter4_en_rgd_V_0_0_i_reg_7810                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                9 |             20 |         2.22 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/imgBayer_V_val_0_V_U/U_cam_v_demosaic_0_0_fifo_w10_d2_A_x_ram/shiftReg_ce                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                5 |             20 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_phi_reg_pp0_iter6_b_0_0_i_reg_8180                                                                                                                                                                       | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_phi_reg_pp0_iter6_r_0_0_i_reg_809[9]_i_1_n_1                                                                                                                                                             |                6 |             20 |         3.33 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.bd_91b0_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/timeout_cntr                                                                                            | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.bd_91b0_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/timeout_cntr_rst                                                                                        |                3 |             20 |         6.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg3[23]_i_1_n_0                                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |                6 |             20 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/internal_full_n_reg_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                6 |             20 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                               |                8 |             20 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/shiftReg_ce                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                7 |             20 |         2.86 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/shiftReg_ce_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                8 |             20 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/shiftReg_ce_1                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |               11 |             20 |         1.82 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/p_3_in                                                                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                               |                6 |             20 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                               |                8 |             20 |         2.50 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata[39]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                2 |             20 |        10.00 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/ppi_rdvld                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                              |                4 |             20 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_18_fu_274[9]_i_1_n_1                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                8 |             20 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_14_fu_2340                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                8 |             20 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                             | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg[0]                                                                          |                4 |             20 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/internal_full_n_reg[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                9 |             20 |         2.22 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/internal_full_n_reg_1[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |               12 |             20 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/internal_full_n_reg_0[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                7 |             20 |         2.86 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/cam_v_demosaic_0_0_DebayerRatBorBatRjbC_ram_U/ce1                                                                                                                                      | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_phi_reg_pp0_iter3_pixWindow_val_val_V_16_reg_596[9]_i_1_n_1                                                                                                                                              |                6 |             20 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[32]_i_1__0_n_1                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                               |                6 |             20 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]                                        | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                     |               14 |             21 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Convert_U0/shiftReg_ce                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                9 |             21 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                    | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                8 |             21 |         2.62 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync1_i/cl_rx_state_reg[1]_0                                                                                      | cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_div4clk_i_1_n_0                                                                                               |                3 |             21 |         7.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                  |                6 |             21 |         3.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |               10 |             21 |         2.10 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                  |                8 |             21 |         2.62 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                               |                6 |             22 |         3.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc3[15]_i_1_n_0                                                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               12 |             22 |         1.83 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               17 |             22 |         1.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc9[15]_i_1_n_0                                                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               10 |             22 |         2.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                           | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]  |                6 |             22 |         3.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc12[15]_i_1_n_0                                                                                                                                                                               | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                9 |             22 |         2.44 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc13[15]_i_1_n_0                                                                                                                                                                               | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               10 |             22 |         2.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc1[15]_i_1_n_0                                                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               12 |             22 |         1.83 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[30]_i_1_n_1                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                |               10 |             22 |         2.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                             | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                      |                2 |             22 |        11.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc5[15]_i_1_n_0                                                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                8 |             22 |         2.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc11[15]_i_1_n_0                                                                                                                                                                               | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               12 |             22 |         1.83 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc8[15]_i_1_n_0                                                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               11 |             22 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc7[15]_i_1_n_0                                                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               12 |             22 |         1.83 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc4[15]_i_1_n_0                                                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               12 |             22 |         1.83 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                                        | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               10 |             22 |         2.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]  | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]  |                7 |             22 |         3.14 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc10[15]_i_1_n_0                                                                                                                                                                               | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               10 |             22 |         2.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                            | cam_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                   |                8 |             22 |         2.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                | cam_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                   |                8 |             22 |         2.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc14[15]_i_1_n_0                                                                                                                                                                               | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                9 |             22 |         2.44 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc0[15]_i_1_n_0                                                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               13 |             22 |         1.69 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                               |               13 |             22 |         1.69 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                                     |                2 |             22 |        11.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc6[15]_i_1_n_0                                                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               10 |             22 |         2.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg01_out                                                                                                                                                            | cam_i/hls_preprocess_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_0[0]                                                                                                                                                    |                9 |             22 |         2.44 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc2[15]_i_1_n_0                                                                                                                                                                                | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               12 |             22 |         1.83 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc15[15]_i_1_n_0                                                                                                                                                                               | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               12 |             22 |         1.83 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                  | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                  |                7 |             22 |         3.14 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                                     |                2 |             22 |        11.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/sig_m_valid_dup_reg[0]                                                                                          | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                |               10 |             23 |         2.30 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]          | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]          |                8 |             23 |         2.88 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                   | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]          |                8 |             23 |         2.88 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                   | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                |               10 |             23 |         2.30 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/Gamma_U0/shiftReg_ce                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |               12 |             24 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                               | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                   |                5 |             24 |         4.80 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                           | cam_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                9 |             24 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/select_ln544_1_reg_27270                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                4 |             24 |         6.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[29]_i_2_n_1                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |                7 |             24 |         3.43 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/E[0]                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                8 |             24 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/E[1]                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                8 |             24 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |             24 |        12.00 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                         | cam_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                        |               10 |             24 |         2.40 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                                           | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               14 |             24 |         1.71 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                             | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               20 |             24 |         1.20 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                                          | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               18 |             24 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                               |                                                                                                                                                                                                                                                                     |               10 |             24 |         2.40 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                                          | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               22 |             24 |         1.09 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               17 |             24 |         1.41 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               13 |             24 |         1.85 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               18 |             24 |         1.33 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               18 |             24 |         1.33 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                           | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               21 |             24 |         1.14 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               19 |             24 |         1.26 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               16 |             24 |         1.50 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               18 |             24 |         1.33 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               18 |             24 |         1.33 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               18 |             24 |         1.33 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               13 |             24 |         1.85 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               15 |             24 |         1.60 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                           | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               20 |             24 |         1.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | cam_i/axi_smc_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                9 |             24 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char4_U0/tmp_27_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_0/inst/Add_Char4_U0/tmp_27_reg_831                                                                                                                                                                                                                   |                9 |             24 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char1_U0/tmp_48_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_0/inst/Add_Char1_U0/tmp_48_reg_831                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | cam_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[4]_2[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[4][0]                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char3_U0/tmp_34_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_0/inst/Add_Char3_U0/tmp_34_reg_831                                                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                           | cam_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                9 |             24 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                           | cam_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char3_U0/tmp_34_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_1/inst/Add_Char3_U0/tmp_34_reg_831                                                                                                                                                                                                                   |                9 |             24 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char2_U0/tmp_41_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_1/inst/Add_Char2_U0/tmp_41_reg_831                                                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char5_U0/tmp_20_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_0/inst/Add_Char5_U0/tmp_20_reg_831                                                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/E[0]                                                                                                                                                                                                   | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char6_U0/tmp_13_reg_7470                                                                                                                                                                                                                  | cam_i/hls_rect_0/inst/Add_Char6_U0/tmp_13_reg_747                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char1_U0/tmp_48_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_1/inst/Add_Char1_U0/tmp_48_reg_831                                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char4_U0/tmp_27_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_1/inst/Add_Char4_U0/tmp_27_reg_831                                                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char5_U0/tmp_20_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_1/inst/Add_Char5_U0/tmp_20_reg_831                                                                                                                                                                                                                   |               10 |             24 |         2.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | cam_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char6_U0/tmp_13_reg_7470                                                                                                                                                                                                                  | cam_i/hls_rect_1/inst/Add_Char6_U0/tmp_13_reg_747                                                                                                                                                                                                                   |               10 |             24 |         2.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | cam_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | cam_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             24 |         4.80 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/u_com_simple_dual_port_ram_3/RAM_reg_64_127_0_6_i_1__2_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/u_com_simple_dual_port_ram_3/RAM_reg_0_63_0_6_i_1__7_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/u_com_simple_dual_port_ram_2/RAM_reg_64_127_0_6_i_1__1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/u_com_simple_dual_port_ram_2/RAM_reg_0_63_0_6_i_1__6_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/u_com_simple_dual_port_ram_5/RAM_reg_0_63_0_6_i_1__11_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                   | cam_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/u_com_simple_dual_port_ram_4/RAM_reg_0_63_0_6_i_1__12_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/u_com_simple_dual_port_ram_4/RAM_reg_64_127_0_6_i_1__3_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/u_com_simple_dual_port_ram_1/RAM_reg_0_63_0_6_i_1__8_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/u_com_simple_dual_port_ram_1/RAM_reg_64_127_0_6_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/u_com_simple_dual_port_ram_0/RAM_reg_64_127_0_6_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/u_com_simple_dual_port_ram_0/RAM_reg_0_63_0_6_i_8__0_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/u_com_simple_dual_port_ram_7/RAM_reg_0_63_0_6_i_1__9_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/u_com_simple_dual_port_ram_7/RAM_reg_64_127_0_6_i_1__6_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/u_com_simple_dual_port_ram_6/RAM_reg_0_63_0_6_i_1__10_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/u_com_simple_dual_port_ram_6/RAM_reg_64_127_0_6_i_1__5_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_bias/u_com_simple_dual_port_ram_5/RAM_reg_64_127_0_6_i_1__4_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char2_U0/tmp_41_reg_8310                                                                                                                                                                                                                  | cam_i/hls_rect_0/inst/Add_Char2_U0/tmp_41_reg_831                                                                                                                                                                                                                   |                9 |             24 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0[0]                                                                                                                          | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |                7 |             24 |         3.43 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ireg_reg[32][0]                                                                                                                                                       | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                 |               10 |             25 |         2.50 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                            | cam_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                9 |             25 |         2.78 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                4 |             25 |         6.25 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               16 |             25 |         1.56 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char6_U0/ap_CS_fsm_state2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               14 |             25 |         1.79 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char5_U0/ap_CS_fsm_state2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               17 |             25 |         1.47 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char3_U0/ap_CS_fsm_state2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               16 |             25 |         1.56 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char2_U0/ap_CS_fsm_state2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               13 |             25 |         1.92 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char6_U0/ap_CS_fsm_state2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               14 |             25 |         1.79 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                6 |             25 |         4.17 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char5_U0/ap_CS_fsm_state2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               12 |             25 |         2.08 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg01_out                                                                                                                                                       | cam_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                            |                8 |             25 |         3.12 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char1_U0/ap_CS_fsm_state2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               13 |             25 |         1.92 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/ier[31]_i_1_n_0                                                                                                                                                                                          | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |                9 |             25 |         2.78 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                6 |             25 |         4.17 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char1_U0/ap_CS_fsm_state2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               14 |             25 |         1.79 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                          |               13 |             25 |         1.92 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char4_U0/ap_CS_fsm_state2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               13 |             25 |         1.92 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char2_U0/ap_CS_fsm_state2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               16 |             25 |         1.56 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Char3_U0/ap_CS_fsm_state2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               16 |             25 |         1.56 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_1[0]                                                                                                                                                          | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_2[0]                                                                                                                                                          |               13 |             25 |         1.92 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                |                7 |             25 |         3.57 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Char4_U0/ap_CS_fsm_state2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               12 |             25 |         2.08 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/SR[0]                                                                                                                                                                                                              |                8 |             26 |         3.25 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               15 |             26 |         1.73 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               16 |             26 |         1.62 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               14 |             26 |         1.86 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                           | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                    |               13 |             26 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                               | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                    |               13 |             26 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                           | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                   |                5 |             26 |         5.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/E[0]                                                                                                                                                                                                              | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               14 |             26 |         1.86 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_req                                                                                                                                                                                    | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                8 |             26 |         3.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/p_0_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |               10 |             26 |         2.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_en                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |               10 |             26 |         2.60 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               17 |             26 |         1.53 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                 | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               15 |             26 |         1.73 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               16 |             26 |         1.62 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               19 |             26 |         1.37 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               19 |             26 |         1.37 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               18 |             26 |         1.44 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5][0]                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                4 |             26 |         6.50 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                            | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               12 |             26 |         2.17 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/cur_lp_vc0                                                                                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/cur_lp_wc_lte4_i_1_n_0                                                                                                                                                                                             |                6 |             27 |         4.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |               10 |             28 |         2.80 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                        |                                                                                                                                                                                                                                                                     |                3 |             28 |         9.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[29]_i_1_n_1                                                                                                                                                 | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                |               13 |             28 |         2.15 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                6 |             28 |         4.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |               10 |             28 |         2.80 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                               | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                9 |             29 |         3.22 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                               |               13 |             29 |         2.23 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/x_0_i_reg_5060                                                                                                                                                                                              | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/x_0_i_reg_506                                                                                                                                                                                               |                5 |             29 |         5.80 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0                                                                                                                                                                           | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/m_axis_aresetn_3                                                                                                                                                                                                    |                4 |             29 |         7.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/ZipperRemoval_U0_img_V_val_2_V_read                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               14 |             30 |         2.14 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/outpix_val_0_V_2_fu_182[9]_i_2_n_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                7 |             30 |         4.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp1_iter0_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                                                                                     |               12 |             30 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/outpix_val_0_V_2_fu_182[9]_i_2_n_1                                                                                                                                                                                         | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/outpix_val_0_V_2_fu_182                                                                                                                                                                                                    |               20 |             30 |         1.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5]_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                     |               10 |             30 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_val_V_35_reg_5330                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               12 |             30 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                  |               12 |             30 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/E[0]                                                                                                                                                                                                   | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                               |                4 |             30 |         7.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                |               10 |             30 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_0_V_U/cam_v_demosaic_0_0_DebayerRatBorBatRjbC_ram_U/WEA[0]                                                                                                                                   |                                                                                                                                                                                                                                                                     |               11 |             30 |         2.73 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/cam_v_demosaic_0_0_DebayerRatBorBatRjbC_ram_U/icmp_ln873_reg_2163_reg[0]                                                                                                                 |                                                                                                                                                                                                                                                                     |               16 |             30 |         1.88 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                               |               11 |             30 |         2.73 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/cam_v_demosaic_0_0_DebayerRatBorBatRjbC_ram_U/WEA[0]                                                                                                                                     |                                                                                                                                                                                                                                                                     |               12 |             30 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                |               15 |             31 |         2.07 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_0[0]                                                                                                                                                | cam_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                             |               11 |             31 |         2.82 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[31]_i_1__0_n_1                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                8 |             31 |         3.88 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                6 |             31 |         5.17 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/ap_NS_fsm[4]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                6 |             31 |         5.17 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[2][0]                                                                                                                                              |                                                                                                                                                                                                                                                                     |               11 |             31 |         2.82 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ireg_reg[32][0]                                                                                                                                                  | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_2[0]                                                                                                                                               |               13 |             31 |         2.38 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ytop_c39_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ytop_c3_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Add_Rectangle_U0/pix1_val_0_reg_8270                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ytop_c3_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/xright_c2_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ytop_c39_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                      | cam_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                     |                2 |             32 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ytop_c35_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/rdata_reg[31]_i_12_n_1                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/rdata_reg[31]_i_8_n_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/rdata_reg[31]_i_4_n_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/xleft_c_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ytop_c31_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ytop_c23_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                          | cam_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                    |               17 |             32 |         1.88 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ytop_c19_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ytop_c27_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                          | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |               14 |             32 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ytop_c23_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_reg[0]                                                                               | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg[0]        |                4 |             32 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                             | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                             | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ytop_c19_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                             | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[4]_2[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ydown_c4_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c3_i_U/U_cam_v_demosaic_0_0_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                             |                                                                                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[4]_2[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                     |               24 |             32 |         1.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[6][0]                                                                                                                                              |                                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                        | cam_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                    |               17 |             32 |         1.88 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ytop_c35_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c_i_U/U_cam_v_demosaic_0_0_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                              |                                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              |                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[31]_i_1__0_n_1                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Add_Rectangle_U0/pix1_val_0_reg_8270                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/E[0]                                                                                              | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                       | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_325/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/xleft_c1_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ytop_c31_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                       | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                        | cam_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                    |               14 |             32 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/xleft_c18_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/xleft_c1_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                8 |             32 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/xleft_c_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr0                                 |                7 |             32 |         4.57 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                          | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/xright_c2_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                5 |             32 |         6.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/ydown_c4_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                              | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/grp_reg_unsigned_short_s_fu_314/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/xleft_c18_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg_rden__0                                                                                                                                                                                                    | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/s_axi_rdata[31]_i_2_n_0                                                                                                                                                                                  | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/s_axi_rdata[31]_i_1_n_0                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/ytop_c27_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg01_out                                                                                                                                                                  | cam_i/hls_rect_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_0[0]                                                                                                                                                          |               10 |             33 |         3.30 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                             | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                7 |             33 |         4.71 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                  |               10 |             33 |         3.30 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                     |               17 |             33 |         1.94 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp1_iter1_reg_1[0]                                                                                                                                            |                                                                                                                                                                                                                                                                     |                8 |             33 |         4.12 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |                9 |             33 |         3.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                6 |             33 |         5.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                   | cam_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |               23 |             33 |         1.43 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                7 |             33 |         4.71 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/syncstages_ff_reg[2]                                                                                                                                                                                     |               11 |             33 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                9 |             33 |         3.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[32]_i_1__0_n_1                                                                                                                                                        | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                |                7 |             33 |         4.71 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_1[0]                                                                                                                                                          | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_2[0]                                                                                                                                                          |               10 |             33 |         3.30 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp1_iter1_reg_1[0]                                                                                                                                            |                                                                                                                                                                                                                                                                     |                6 |             33 |         5.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg01_out                                                                                                                                                                  | cam_i/hls_rect_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_0[0]                                                                                                                                                          |               15 |             33 |         2.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                           | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                  |                8 |             33 |         4.12 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                 | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                                                 |                7 |             34 |         4.86 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_last_reg_out_i_1__3_n_0                                                                                                                                                       | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/s2mm_axis_linebuf_reset_out_inv                                                                                                         |               11 |             34 |         3.09 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                   | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/s2mm_axis_linebuf_reset_out_inv                                                                                                         |               11 |             34 |         3.09 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5][0]                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                6 |             34 |         5.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5][0]                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                6 |             34 |         5.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                        |                                                                                                                                                                                                                                                                     |               13 |             34 |         2.62 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/x_0_i_i_reg_4940                                                                                                                                                                                                     | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/x_0_i_i_reg_494                                                                                                                                                                                                      |                6 |             34 |         5.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/z_reg_412[0]_i_2_n_1                                                                                                                                                                                          | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/x_0_i_reg_423                                                                                                                                                                                                 |                6 |             34 |         5.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               23 |             35 |         1.52 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                              | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                             |                4 |             35 |         8.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |               14 |             35 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                              | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                                                           |                4 |             35 |         8.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |               14 |             35 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/errframedata_d1                                                                                                                                                                                          |               12 |             35 |         2.92 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               10 |             35 |         3.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                8 |             35 |         4.38 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                 | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                7 |             35 |         5.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                               | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                              |               19 |             35 |         1.84 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_m_valid_dup_reg[0]                                                                                                                                                       | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |               14 |             35 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                               |                9 |             36 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                   | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                  |               18 |             36 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                 |               19 |             36 |         1.89 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                             | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                   |                6 |             36 |         6.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                               |               18 |             37 |         2.06 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                           | cam_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                        |               12 |             37 |         3.08 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                7 |             37 |         5.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               10 |             37 |         3.70 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                8 |             37 |         4.62 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                7 |             37 |         5.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                               | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                               |                7 |             38 |         5.43 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                             |                                                                                                                                                                                                                                                                     |                3 |             39 |        13.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/select_ln792_reg_26860                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |               12 |             39 |         3.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |               11 |             39 |         3.55 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |               12 |             39 |         3.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/pixWindow_val_0_val_6_fu_3680                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               14 |             40 |         2.86 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                            | cam_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                               |               20 |             40 |         2.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               12 |             40 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/cam_v_demosaic_0_0_DebayerRatBorBatRjbC_ram_U/ce1                                                                                                                                        |                                                                                                                                                                                                                                                                     |               16 |             40 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/pixWindow_val_0_val_3_fu_2960                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               16 |             40 |         2.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |               14 |             40 |         2.86 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                              |               11 |             40 |         3.64 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | cam_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                5 |             41 |         8.20 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/mem_wdata[63]_i_1_n_0                                                                                                                                                                                                |               12 |             42 |         3.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                     |                5 |             42 |         8.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                              |                4 |             42 |        10.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                   |                9 |             42 |         4.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |               14 |             42 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |               11 |             42 |         3.82 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               18 |             42 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                     |                3 |             42 |        14.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |               18 |             43 |         2.39 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               13 |             43 |         3.31 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | cam_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                5 |             43 |         8.60 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                   |                8 |             43 |         5.38 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                 |                                                                                                                                                                                                                                                                     |               13 |             43 |         3.31 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               14 |             44 |         3.14 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |               16 |             44 |         2.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               14 |             44 |         3.14 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |               18 |             44 |         2.44 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                    |                                                                                                                                                                                                                                                                     |               14 |             44 |         3.14 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                     |               14 |             44 |         3.14 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                                     |                3 |             44 |        14.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                  | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                               |               14 |             44 |         3.14 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                        | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                    |               13 |             44 |         3.38 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                        |                                                                                                                                                                                                                                                                     |                3 |             44 |        14.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                         |               13 |             45 |         3.46 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |               15 |             45 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |               13 |             45 |         3.46 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |               11 |             45 |         4.09 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |               12 |             45 |         3.75 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                              |                4 |             45 |        11.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                              |                7 |             45 |         6.43 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | cam_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                7 |             46 |         6.57 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                   | cam_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               13 |             46 |         3.54 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                  | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                              |               11 |             47 |         4.27 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                          | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                 |                5 |             47 |         9.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                    |                7 |             47 |         6.71 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                       | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                       |               12 |             48 |         4.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/FSM_sequential_dmacntrl_cs_reg[1]_1                                                               | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               11 |             48 |         4.36 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       | cam_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/Downsample_U0/and_ln50_2_reg_358_reg[0]_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               21 |             48 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_preprocess_0/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/icmp_ln73_reg_451_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                     |               18 |             48 |         2.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                   | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               16 |             48 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                     |               21 |             49 |         2.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/cam_v_demosaic_0_0_DebayerG_linebuf_bkb_ram_U/we1                                                                                                                                              |                                                                                                                                                                                                                                                                     |               30 |             50 |         1.67 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                  |                                                                                                                                                                                                                                                                     |                4 |             50 |        12.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                    |                                                                                                                                                                                                                                                                     |               14 |             50 |         3.57 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/cam_v_demosaic_0_0_DebayerRatBorBatRjbC_ram_U/we1                                                                                                                                      |                                                                                                                                                                                                                                                                     |               23 |             50 |         2.17 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                         |                8 |             50 |         6.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                  |                                                                                                                                                                                                                                                                     |                4 |             50 |        12.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg[0]                                                                                                  | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                   |                8 |             50 |         6.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                  |                                                                                                                                                                                                                                                                     |                4 |             50 |        12.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                     |               19 |             50 |         2.63 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                         |                8 |             50 |         6.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                      |                                                                                                                                                                                                                                                                     |               14 |             51 |         3.64 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                |                                                                                                                                                                                                                                                                     |               15 |             51 |         3.40 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1092]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                     |               14 |             52 |         3.71 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                     |               16 |             52 |         3.25 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                              | cam_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                      |               27 |             52 |         1.93 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                 | cam_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                      |               18 |             52 |         2.89 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_1/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                           |               28 |             52 |         1.86 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                           |               29 |             53 |         1.83 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |               12 |             53 |         4.42 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |               18 |             53 |         2.94 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_2[0]                                                                                                               | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |               28 |             53 |         1.89 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |               15 |             53 |         3.53 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               17 |             53 |         3.12 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |               11 |             53 |         4.82 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               13 |             53 |         4.08 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |               12 |             53 |         4.42 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |               17 |             53 |         3.12 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                 | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |               21 |             53 |         2.52 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                  |                                                                                                                                                                                                                                                                     |               14 |             54 |         3.86 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                  |                                                                                                                                                                                                                                                                     |               17 |             54 |         3.18 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                     |               14 |             54 |         3.86 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                     |               21 |             54 |         2.57 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                |               16 |             55 |         3.44 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                          |               25 |             56 |         2.24 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |               24 |             58 |         2.42 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/pixBuf_0_val_0_V_1_reg_24240                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |               21 |             60 |         2.86 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/ram_reg_bram_0_i_26__1_n_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               20 |             60 |         3.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_0                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               22 |             60 |         2.73 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                         |                                                                                                                                                                                                                                                                     |               26 |             64 |         2.46 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                     |                                                                                                                                                                                                                                                                     |               27 |             64 |         2.37 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                     |                4 |             64 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               25 |             64 |         2.56 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                                                     |               27 |             64 |         2.37 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_m_valid_dup_reg[0]                        |                                                                                                                                                                                                                                                                     |               26 |             64 |         2.46 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               25 |             64 |         2.56 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                   |                                                                                                                                                                                                                                                                     |               35 |             64 |         1.83 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                               |                                                                                                                                                                                                                                                                     |               35 |             64 |         1.83 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                             | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |               37 |             65 |         1.76 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                           |               36 |             65 |         1.81 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                               | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                                               |               19 |             66 |         3.47 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |               28 |             66 |         2.36 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |               32 |             67 |         2.09 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                          |               32 |             67 |         2.09 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                               | cam_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                          |               32 |             67 |         2.09 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |               25 |             67 |         2.68 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |               23 |             67 |         2.91 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               16 |             67 |         4.19 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                     |               24 |             68 |         2.83 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                               |                                                                                                                                                                                                                                                                     |               19 |             68 |         3.58 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                     |               26 |             68 |         2.62 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                             |                                                                                                                                                                                                                                                                     |               21 |             68 |         3.24 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/cam_v_demosaic_0_0_DebayerRatBorBatRjbC_ram_U/we1                                                                                                                                        |                                                                                                                                                                                                                                                                     |               26 |             70 |         2.69 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[0][172]_i_1_n_0                                                                                                                                                                               | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                               |               17 |             70 |         4.12 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/cam_v_demosaic_0_0_DebayerRatBorBatRjbC_ram_U/ap_enable_reg_pp0_iter1_reg                                                                                                              |                                                                                                                                                                                                                                                                     |               25 |             71 |         2.84 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               12 |             71 |         5.92 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | cam_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |               10 |             71 |         7.10 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                |               22 |             71 |         3.23 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               10 |             71 |         7.10 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | cam_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                8 |             73 |         9.12 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |               23 |             73 |         3.17 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                              | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                      |               35 |             73 |         2.09 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |               16 |             73 |         4.56 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               26 |             73 |         2.81 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                        | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |               37 |             73 |         1.97 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               18 |             73 |         4.06 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               11 |             74 |         6.73 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                      | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                     |               26 |             77 |         2.96 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                  | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               20 |             77 |         3.85 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                    | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |               33 |             78 |         2.36 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | cam_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               11 |             78 |         7.09 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                | cam_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                 |               34 |             78 |         2.29 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | cam_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                9 |             79 |         8.78 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | cam_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                8 |             79 |         9.88 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg0_reg[2]_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               10 |             80 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg0_reg[2]_3                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               10 |             80 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | cam_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               10 |             80 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg0_reg[2]_2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               10 |             80 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg0_reg[2]_1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               10 |             80 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | cam_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               11 |             82 |         7.45 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                                               |               23 |             85 |         3.70 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                                             |               18 |             85 |         4.72 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c34_U/Add_Char4_U0_char4_read                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |               21 |             86 |         4.10 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c30_U/Add_Char3_U0_char3_read                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |               25 |             86 |         3.44 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/start_for_Add_Chaibs_U/Add_Char6_U0_char6_read                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |               25 |             86 |         3.44 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c38_U/Add_Char5_U0_char5_read                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |               32 |             86 |         2.69 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/start_for_Add_Chaibs_U/Add_Char6_U0_char6_read                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |               26 |             86 |         3.31 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c26_U/Add_Char2_U0_char2_read                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |               27 |             86 |         3.19 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c22_U/Add_Char1_U0_chr_read                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |               26 |             86 |         3.31 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c34_U/Add_Char4_U0_char4_read                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |               30 |             86 |         2.87 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c22_U/Add_Char1_U0_chr_read                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |               28 |             86 |         3.07 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c30_U/Add_Char3_U0_char3_read                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |               28 |             86 |         3.07 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color3_c38_U/Add_Char5_U0_char5_read                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |               30 |             86 |         2.87 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color3_c26_U/Add_Char2_U0_char2_read                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |               33 |             86 |         2.61 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               33 |             87 |         2.64 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | cam_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               10 |             91 |         9.10 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     | cam_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                               |               30 |             91 |         3.03 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | cam_i/axi_smc_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               10 |             91 |         9.10 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                  | cam_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               32 |             91 |         2.84 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | cam_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               11 |             91 |         8.27 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                     |                6 |             96 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                                     |                6 |             96 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                     |                6 |             96 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_0_val_15_fu_2140                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |               43 |            100 |         2.33 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               57 |            101 |         1.77 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/pixWindow_val_0_val_1_fu_2880                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               41 |            110 |         2.68 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/cam_v_demosaic_0_0_DebayerRatBorBatRjbC_ram_U/ce1                                                                                                                                      |                                                                                                                                                                                                                                                                     |               33 |            110 |         3.33 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                     |                7 |            112 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                     |                7 |            112 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                     |                7 |            112 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                     |                7 |            112 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                                     |                7 |            112 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                     |                7 |            112 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                     |                7 |            112 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                     |                7 |            112 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                     |                7 |            112 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                | cam_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                     |                7 |            112 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                     |                7 |            112 |        16.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/cam_v_demosaic_0_0_DebayerG_linebuf_bkb_ram_U/ce1                                                                                                                                              |                                                                                                                                                                                                                                                                     |               38 |            120 |         3.16 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_0_V_1_fu_2520                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               47 |            120 |         2.55 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/abscond1192_0_i_reg_26410                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               30 |            121 |         4.03 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/cam_v_demosaic_0_0_DebayerRatBorBatRjbC_ram_U/ap_enable_reg_pp0_iter1_reg                                                                                                                |                                                                                                                                                                                                                                                                     |               36 |            130 |         3.61 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1209_0_i_reg_23410                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |               28 |            131 |         4.68 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_interface_axilite_ctrl/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                | cam_i/rst_ps8_0_250M/U0/peripheral_reset[0]                                                                                                                                                                                                                         |               59 |            138 |         2.34 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                  | cam_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               38 |            141 |         3.71 |
|  cam_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_91b0_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |               43 |            144 |         3.35 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                       | cam_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                  |               35 |            145 |         4.14 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_1/inst/color2_c21_U/Add_Rectangle_U0_xleft_read                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |               33 |            152 |         4.61 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/hls_rect_0/inst/color2_c21_U/Add_Rectangle_U0_xleft_read                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |               43 |            152 |         3.53 |
|  cam_i/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |               41 |            170 |         4.15 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                | cam_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                         | cam_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               60 |            173 |         2.88 |
|  cam_i/zynq_ultra_ps_e_0/inst/dp_video_ref_clk                                                                                                                                |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |               90 |            291 |         3.23 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U17/cam_v_demosaic_0_0_v_demosaic_mul_mug8j_DSP48_0_U/CEP                                                                                                                                       |                                                                                                                                                                                                                                                                     |               79 |            457 |         5.78 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_4/ch4_en_d_reg                                                                                                                                           |                                                                                                                                                                                                                                                                     |               84 |            672 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_6/ch6_en_d_reg                                                                                                                                           |                                                                                                                                                                                                                                                                     |               84 |            672 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_5/ch5_en_d_reg                                                                                                                                           |                                                                                                                                                                                                                                                                     |               84 |            672 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_1/ch1_en_d_reg                                                                                                                                           |                                                                                                                                                                                                                                                                     |               84 |            672 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_5/ch5_en_d_reg                                                                                                                                           |                                                                                                                                                                                                                                                                     |               84 |            672 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_7/ch7_en_d_reg                                                                                                                                           |                                                                                                                                                                                                                                                                     |               84 |            672 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_3/ch3_en_d_reg                                                                                                                                           |                                                                                                                                                                                                                                                                     |               84 |            672 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_2/ch2_en_d_reg                                                                                                                                           |                                                                                                                                                                                                                                                                     |               84 |            672 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_2/ch2_en_d_reg                                                                                                                                           |                                                                                                                                                                                                                                                                     |               84 |            672 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_4/ch4_en_d_reg                                                                                                                                           |                                                                                                                                                                                                                                                                     |               84 |            672 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_0/ch0_en_d_reg                                                                                                                                           |                                                                                                                                                                                                                                                                     |               84 |            672 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_7/ch7_en_d_reg                                                                                                                                           |                                                                                                                                                                                                                                                                     |               84 |            672 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_0/ch0_en_d_reg                                                                                                                                           |                                                                                                                                                                                                                                                                     |               84 |            672 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_1/ch1_en_d_reg                                                                                                                                           |                                                                                                                                                                                                                                                                     |               84 |            672 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_6/ch6_en_d_reg                                                                                                                                           |                                                                                                                                                                                                                                                                     |               84 |            672 |         8.00 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | cam_i/Accel_Conv_0/inst/u_accel_top/u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_3/ch3_en_d_reg                                                                                                                                           |                                                                                                                                                                                                                                                                     |               84 |            672 |         8.00 |
|  cam_i/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |              236 |           1062 |         4.50 |
|  cam_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |             3260 |          20754 |         6.37 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


