<module id="EPWM_XCMP_REGS" HW_revision="" description="EPWM XCMP Registers">
	<register id="XCMPCTL1" width="32" page="1" offset="0x0" internal="0" description="XCMP Mode Control Register">
		<bitfield id="XCMPEN" description="XCMP Compare Register Operation Enable" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="XCMPSPLIT" description="XCMP Register Allocation Options " begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="XCMPA_ALLOC" description="XCMPn register allocation for CMPA" begin="7" end="4" width="4" rwaccess="RW"/>
		<bitfield id="XCMPB_ALLOC" description="XCMPn register allocation for CMPB" begin="11" end="8" width="4" rwaccess="RW"/>
	</register>
	<register id="XLOADCTL" width="32" page="1" offset="0x8" internal="0" description="XCMP Mode Load Control Register">
		<bitfield id="LOADMODE" description="Load mode selection for Shadow registers" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="SHDWLEVEL" description="Shadow Register Level Allocation Options" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="SHDWBUFPTR_LOADONCE" description="Register Load event count" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="SHDWBUFPTR_LOADMULTIPLE" description="Register Load event count" begin="11" end="10" width="2" rwaccess="R"/>
		<bitfield id="RPTBUF2PRD" description="Repeat Count Shadow Buffer 2" begin="18" end="16" width="3" rwaccess="RW"/>
		<bitfield id="RPTBUF2CNT" description="Repeat Count Status Shadow Buffer 2" begin="22" end="20" width="3" rwaccess="R"/>
		<bitfield id="RPTBUF3PRD" description="Repeat Count Shadow Buffer 3" begin="26" end="24" width="3" rwaccess="RW"/>
		<bitfield id="RPTBUF3CNT" description="Repeat Count Status Shadow Buffer 3" begin="30" end="28" width="3" rwaccess="R"/>
	</register>
	<register id="XLOAD" width="32" page="1" offset="0xc" internal="0" description="XCMP Mode Load Enable Register">
		<bitfield id="STARTLD" description="Enable register loading of shadow buffers" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="FRCLD" description="Force register loading of shadow buffers" begin="1" end="1" width="1" rwaccess="RW"/>
	</register>
	<register id="EPWMXLINKXLOAD" width="32" page="1" offset="0xe" internal="0" description="Link register across PWM modules">
		<bitfield id="XLOADLINK" description="XLOAD  Link Register" begin="4" end="0" width="5" rwaccess="RW"/>
	</register>
	<register id="XREGSHDW1STS" width="32" page="1" offset="0x10" internal="0" description="Shadow Buffer 1 Update Status Register">
		<bitfield id="XCMP1_SHDW1FULL" description="XCMP1_SHDW1 register full Status flag" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="XCMP2_SHDW1FULL" description="XCMP2_SHDW1 register full Status flag" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="XCMP3_SHDW1FULL" description="XCMP3_SHDW1 register full Status flag" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="XCMP4_SHDW1FULL" description="XCMP4_SHDW1 register full Status flag" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="XCMP5_SHDW1FULL" description="XCMP5_SHDW1 register full Status flag" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="XCMP6_SHDW1FULL" description="XCMP6_SHDW1 register full Status flag" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="XCMP7_SHDW1FULL" description="XCMP7_SHDW1 register full Status flag" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="XCMP8_SHDW1FULL" description="XCMP8_SHDW1 register full Status flag" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="XTBPRD_SHDW1FULL" description="XTBPRD_SHDW1 register full Status flag:" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="CMPC_SHDW1FULL" description="CMPC_SHDW1 register full Status flag:" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="CMPD_SHDW1FULL" description="CMPD_SHDW1 register full Status flag:" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="XAQCTLA_SHDW1FULL" description="XAQCTLA_SHDW1 register full Status flag:" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="XAQCTLB_SHDW1FULL" description="XAQCTLB_SHDW1 register full Status flag:" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="XMAX_SHDW1FULL" description="XMINMAX_SHDW1 register full Status flag:MAX field update" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="XMIN_SHDW1FULL" description="XMINMAX_SHDW1 register full Status flag: MIN field update" begin="14" end="14" width="1" rwaccess="R"/>
	</register>
	<register id="XREGSHDW2STS" width="32" page="1" offset="0x14" internal="0" description="Shadow Buffer 2 Update Status Register">
		<bitfield id="XCMP1_SHDW2FULL" description="XCMP1_SHDW2 register full Status flag" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="XCMP2_SHDW2FULL" description="XCMP2_SHDW2 register full Status flag" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="XCMP3_SHDW2FULL" description="XCMP3_SHDW2 register full Status flag" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="XCMP4_SHDW2FULL" description="XCMP4_SHDW2 register full Status flag" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="XCMP5_SHDW2FULL" description="XCMP5_SHDW2 register full Status flag" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="XCMP6_SHDW2FULL" description="XCMP6_SHDW2 register full Status flag" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="XCMP7_SHDW2FULL" description="XCMP7_SHDW2 register full Status flag" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="XCMP8_SHDW2FULL" description="XCMP8_SHDW2 register full Status flag" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="XTBPRD_SHDW2FULL" description="XTBPRD_SHDW2 register full Status flag:" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="CMPC_SHDW2FULL" description="CMPC_SHDW2 register full Status flag:" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="CMPD_SHDW2FULL" description="CMPD_SHDW2 register full Status flag:" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="XAQCTLA_SHDW2FULL" description="XAQCTLA_SHDW2 register full Status flag:" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="XAQCTLB_SHDW2FULL" description="XAQCTLB_SHDW2 register full Status flag:" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="XMAX_SHDW2FULL" description="XMINMAX_SHDW2 register full Status flag:MAX field update" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="XMIN_SHDW2FULL" description="XMINMAX_SHDW2 register full Status flag: MIN field update" begin="14" end="14" width="1" rwaccess="R"/>
	</register>
	<register id="XREGSHDW3STS" width="32" page="1" offset="0x18" internal="0" description="Shadow Buffer 3 Update Status Register">
		<bitfield id="XCMP1_SHDW3FULL" description="XCMP1_SHDW3 register full Status flag" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="XCMP2_SHDW3FULL" description="XCMP2_SHDW3 register full Status flag" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="XCMP3_SHDW3FULL" description="XCMP3_SHDW3 register full Status flag" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="XCMP4_SHDW3FULL" description="XCMP4_SHDW3 register full Status flag" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="XCMP5_SHDW3FULL" description="XCMP5_SHDW3 register full Status flag" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="XCMP6_SHDW3FULL" description="XCMP6_SHDW3 register full Status flag" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="XCMP7_SHDW3FULL" description="XCMP7_SHDW3 register full Status flag" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="XCMP8_SHDW3FULL" description="XCMP8_SHDW3 register full Status flag" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="XTBPRD_SHDW3FULL" description="XTBPRD_SHDW3 register full Status flag:" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="CMPC_SHDW3FULL" description="CMPC_SHDW3 register full Status flag:" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="CMPD_SHDW3FULL" description="CMPD_SHDW3 register full Status flag:" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="XAQCTLA_SHDW3FULL" description="XAQCTLA_SHDW3 register full Status flag:" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="XAQCTLB_SHDW3FULL" description="XAQCTLB_SHDW3 register full Status flag:" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="XMAX_SHDW3FULL" description="XMINMAX_SHDW3 register full Status flag:MAX field update" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="XMIN_SHDW3FULL" description="XMINMAX_SHDW3 register full Status flag: MIN field update" begin="14" end="14" width="1" rwaccess="R"/>
	</register>
	<register id="XCMP1_ACTIVE" width="32" page="1" offset="0x20" internal="0" description="Additional Compare 1 Active Register">
		<bitfield id="XCMP1HR_ACTIVE" description="Additional Compare 1 Active HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP1_ACTIVE" description="Additional Compare 1 Active Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP2_ACTIVE" width="32" page="1" offset="0x22" internal="0" description="Additional Compare 2 Active Register">
		<bitfield id="XCMP2HR_ACTIVE" description="Additional Compare 2 Active HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP2_ACTIVE" description="Additional Compare 2 Active Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP3_ACTIVE" width="32" page="1" offset="0x24" internal="0" description="Additional Compare 3 Active Register">
		<bitfield id="XCMP3HR_ACTIVE" description="Additional Compare 3 Active HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP3_ACTIVE" description="Additional Compare 3 Active Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP4_ACTIVE" width="32" page="1" offset="0x26" internal="0" description="Additional Compare 4 Active Register">
		<bitfield id="XCMP4HR_ACTIVE" description="Additional Compare 4 Active HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP4_ACTIVE" description="Additional Compare 4 Active Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP5_ACTIVE" width="32" page="1" offset="0x28" internal="0" description="Additional Compare 5 Active Register">
		<bitfield id="XCMP5HR_ACTIVE" description="Additional Compare 5 Active HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP5_ACTIVE" description="Additional Compare 5 Active Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP6_ACTIVE" width="32" page="1" offset="0x2a" internal="0" description="Additional Compare 6 Active Register">
		<bitfield id="XCMP6HR_ACTIVE" description="Additional Compare 6 Active HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP6_ACTIVE" description="Additional Compare 6 Active Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP7_ACTIVE" width="32" page="1" offset="0x2c" internal="0" description="Additional Compare 7 Active Register">
		<bitfield id="XCMP7HR_ACTIVE" description="Additional Compare 7 Active HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP7_ACTIVE" description="Additional Compare 7 Active Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP8_ACTIVE" width="32" page="1" offset="0x2e" internal="0" description="Additional Compare 8 Active Register">
		<bitfield id="XCMP8HR_ACTIVE" description="Additional Compare 8 Active HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP8_ACTIVE" description="Additional Compare 8 Active Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XTBPRD_ACTIVE" width="32" page="1" offset="0x30" internal="0" description="Additional Time Base Period Active Register">
		<bitfield id="XTBPRDHR_ACTIVE" description="Additional Time Base Period Active HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XTBPRD_ACTIVE" description="Additional Time Base Period Active Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XAQCTLA_ACTIVE" width="16" page="1" offset="0x34" internal="0" description="AQCTLA Active Register">
		<bitfield id="XCMP1" description="XCMP1 Action" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="XCMP2" description="XCMP2 Action" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="XCMP3" description="XCMP3 Action" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="XCMP4" description="XCMP4 Action" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="XCMP5" description="XCMP5 Action" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="XCMP6" description="XCMP6 Action" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="XCMP7" description="XCMP7 Action" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="XCMP8" description="XCMP8 Action" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="XAQCTLB_ACTIVE" width="16" page="1" offset="0x35" internal="0" description="AQCTLB Active Register">
		<bitfield id="XCMP5" description="XCMP5 Action" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="XCMP6" description="XCMP6 Action" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="XCMP7" description="XCMP7 Action" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="XCMP8" description="XCMP8 Action" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="XMINMAX_ACTIVE" width="32" page="1" offset="0x3e" internal="0" description="XMINMAX Active Register">
		<bitfield id="XMAX_ACTIVE" description="Maximum Valude  for Capture Counter Active Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XMIN_ACTIVE" description="Minimum Valude  for Capture Counter Active Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP1_SHDW1" width="32" page="1" offset="0x40" internal="0" description="Additional Compare 1 Shadow 1 Register">
		<bitfield id="XCMP1HR_SHDW1" description="Additional Compare 1 Shadow 1 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP1_SHDW1" description="Additional Compare 1 Shadow 1 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP2_SHDW1" width="32" page="1" offset="0x42" internal="0" description="Additional Compare 2 Shadow 1 Register">
		<bitfield id="XCMP2HR_SHDW1" description="Additional Compare 2 Shadow 1 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP2_SHDW1" description="Additional Compare 2 Shadow 1 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP3_SHDW1" width="32" page="1" offset="0x44" internal="0" description="Additional Compare 3 Shadow 1 Register">
		<bitfield id="XCMP3HR_SHDW1" description="Additional Compare 3 Shadow 1 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP3_SHDW1" description="Additional Compare 3 Shadow 1 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP4_SHDW1" width="32" page="1" offset="0x46" internal="0" description="Additional Compare 4 Shadow 1 Register">
		<bitfield id="XCMP4HR_SHDW1" description="Additional Compare 4 Shadow 1 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP4_SHDW1" description="Additional Compare 4 Shadow 1 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP5_SHDW1" width="32" page="1" offset="0x48" internal="0" description="Additional Compare 5 Shadow 1 Register">
		<bitfield id="XCMP5HR_SHDW1" description="Additional Compare 5 Shadow 1 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP5_SHDW1" description="Additional Compare 5 Shadow 1 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP6_SHDW1" width="32" page="1" offset="0x4a" internal="0" description="Additional Compare 6 Shadow 1 Register">
		<bitfield id="XCMP6HR_SHDW1" description="Additional Compare 6 Shadow 1 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP6_SHDW1" description="Additional Compare 6 Shadow 1 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP7_SHDW1" width="32" page="1" offset="0x4c" internal="0" description="Additional Compare 7 Shadow 1 Register">
		<bitfield id="XCMP7HR_SHDW1" description="Additional Compare 7 Shadow 1 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP7_SHDW1" description="Additional Compare 7 Shadow 1 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP8_SHDW1" width="32" page="1" offset="0x4e" internal="0" description="Additional Compare 8 Shadow 1 Register">
		<bitfield id="XCMP8HR_SHDW1" description="Additional Compare 8 Shadow 1 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP8_SHDW1" description="Additional Compare 8 Shadow 1 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XTBPRD_SHDW1" width="32" page="1" offset="0x50" internal="0" description="Additional Time Base Period Shadow 1 Register">
		<bitfield id="XTBPRDHR_SHDW1" description="Additional Time Base Period Shadow 1 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XTBPRD_SHDW1" description="Additional Time Base Period Shadow 1 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XAQCTLA_SHDW1" width="16" page="1" offset="0x54" internal="0" description="XAQCTLA Shadow 1 Register">
		<bitfield id="XCMP1" description="XCMP1 Action" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="XCMP2" description="XCMP2 Action" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="XCMP3" description="XCMP3 Action" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="XCMP4" description="XCMP4 Action" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="XCMP5" description="XCMP5 Action" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="XCMP6" description="XCMP6 Action" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="XCMP7" description="XCMP7 Action" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="XCMP8" description="XCMP8 Action" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="XAQCTLB_SHDW1" width="16" page="1" offset="0x55" internal="0" description="XAQCTLB Shadow 1 Register">
		<bitfield id="XCMP5" description="XCMP5 Action" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="XCMP6" description="XCMP6 Action" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="XCMP7" description="XCMP7 Action" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="XCMP8" description="XCMP8 Action" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="CMPC_SHDW1" width="16" page="1" offset="0x57" internal="0" description="CMPC Shadow 1 Register">
		<bitfield id="CMPC_SHDW1" description="CMPC Shadow 1 Register" begin="15" end="0" width="16" rwaccess="RW"/>
	</register>
	<register id="CMPD_SHDW1" width="16" page="1" offset="0x59" internal="0" description="CMPD Shadow 1 Register">
		<bitfield id="CMPD_SHDW1" description="CMPD Shadow 1 Register" begin="15" end="0" width="16" rwaccess="RW"/>
	</register>
	<register id="XMINMAX_SHDW1" width="32" page="1" offset="0x5e" internal="0" description="XMINMAX Shadow 1 Register">
		<bitfield id="XMAX_SHDW1" description="Maximum Valude  for Capture Counter Active Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XMIN_SHDW1" description="Minimum Valude  for Capture Counter Active Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP1_SHDW2" width="32" page="1" offset="0x60" internal="0" description="Additional Compare 1 Shadow 2 Register">
		<bitfield id="XCMP1HR_SHDW2" description="Additional Compare 1 Shadow 2 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP1_SHDW2" description="Additional Compare 1 Shadow 2 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP2_SHDW2" width="32" page="1" offset="0x62" internal="0" description="Additional Compare 2 Shadow 2 Register">
		<bitfield id="XCMP2HR_SHDW2" description="Additional Compare 2 Shadow 2 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP2_SHDW2" description="Additional Compare 2 Shadow 2 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP3_SHDW2" width="32" page="1" offset="0x64" internal="0" description="Additional Compare 3 Shadow 2 Register">
		<bitfield id="XCMP3HR_SHDW2" description="Additional Compare 3 Shadow 2 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP3_SHDW2" description="Additional Compare 3 Shadow 2 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP4_SHDW2" width="32" page="1" offset="0x66" internal="0" description="Additional Compare 4 Shadow 2 Register">
		<bitfield id="XCMP4HR_SHDW2" description="Additional Compare 4 Shadow 2 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP4_SHDW2" description="Additional Compare 4 Shadow 2 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP5_SHDW2" width="32" page="1" offset="0x68" internal="0" description="Additional Compare 5 Shadow 2 Register">
		<bitfield id="XCMP5HR_SHDW2" description="Additional Compare 5 Shadow 2 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP5_SHDW2" description="Additional Compare 5 Shadow 2 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP6_SHDW2" width="32" page="1" offset="0x6a" internal="0" description="Additional Compare 6 Shadow 2 Register">
		<bitfield id="XCMP6HR_SHDW2" description="Additional Compare 6 Shadow 2 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP6_SHDW2" description="Additional Compare 6 Shadow 2 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP7_SHDW2" width="32" page="1" offset="0x6c" internal="0" description="Additional Compare 7 Shadow 2 Register">
		<bitfield id="XCMP7HR_SHDW2" description="Additional Compare 7 Shadow 2 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP7_SHDW2" description="Additional Compare 7 Shadow 2 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP8_SHDW2" width="32" page="1" offset="0x6e" internal="0" description="Additional Compare 8 Shadow 2 Register">
		<bitfield id="XCMP8HR_SHDW2" description="Additional Compare 8 Shadow 2 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP8_SHDW2" description="Additional Compare 8 Shadow 2 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XTBPRD_SHDW2" width="32" page="1" offset="0x70" internal="0" description="Additional Time Base Period Shadow 2 Register">
		<bitfield id="XTBPRDHR_SHDW2" description="Additional Time Base Period Shadow 1 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XTBPRD_SHDW2" description="Additional Time Base Period Shadow 1 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XAQCTLA_SHDW2" width="16" page="1" offset="0x74" internal="0" description="XAQCTLA Shadow 2 Register">
		<bitfield id="XCMP1" description="XCMP1 Action" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="XCMP2" description="XCMP2 Action" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="XCMP3" description="XCMP3 Action" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="XCMP4" description="XCMP4 Action" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="XCMP5" description="XCMP5 Action" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="XCMP6" description="XCMP6 Action" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="XCMP7" description="XCMP7 Action" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="XCMP8" description="XCMP8 Action" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="XAQCTLB_SHDW2" width="16" page="1" offset="0x75" internal="0" description="XAQCTLB Shadow 2 Register">
		<bitfield id="XCMP5" description="XCMP5 Action" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="XCMP6" description="XCMP6 Action" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="XCMP7" description="XCMP7 Action" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="XCMP8" description="XCMP8 Action" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="CMPC_SHDW2" width="16" page="1" offset="0x77" internal="0" description="CMPC Shadow 2 Register">
		<bitfield id="CMPC_SHDW2" description="CMPC Shadow 2 Register" begin="15" end="0" width="16" rwaccess="RW"/>
	</register>
	<register id="CMPD_SHDW2" width="16" page="1" offset="0x79" internal="0" description="CMPD Shadow 2 Register">
		<bitfield id="CMPD_SHDW2" description="CMPD Shadow 2 Register" begin="15" end="0" width="16" rwaccess="RW"/>
	</register>
	<register id="XMINMAX_SHDW2" width="32" page="1" offset="0x7e" internal="0" description="XMINMAX Shadow 2 Register">
		<bitfield id="XMAX_SHDW2" description="Maximum Valude  for Capture Counter Active Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XMIN_SHDW2" description="Minimum Valude  for Capture Counter Active Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP1_SHDW3" width="32" page="1" offset="0x80" internal="0" description="Additional Compare 1 Shadow 3 Register">
		<bitfield id="XCMP1HR_SHDW3" description="Additional Compare 1 Shadow 3 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP1_SHDW3" description="Additional Compare 1 Shadow 3 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP2_SHDW3" width="32" page="1" offset="0x82" internal="0" description="Additional Compare 2 Shadow 3 Register">
		<bitfield id="XCMP2HR_SHDW3" description="Additional Compare 2 Shadow 3 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP2_SHDW3" description="Additional Compare 2 Shadow 3 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP3_SHDW3" width="32" page="1" offset="0x84" internal="0" description="Additional Compare 3 Shadow 3 Register">
		<bitfield id="XCMP3HR_SHDW3" description="Additional Compare 3 Shadow 3 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP3_SHDW3" description="Additional Compare 3 Shadow 3 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP4_SHDW3" width="32" page="1" offset="0x86" internal="0" description="Additional Compare 4 Shadow 3 Register">
		<bitfield id="XCMP4HR_SHDW3" description="Additional Compare 4 Shadow 3 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP4_SHDW3" description="Additional Compare 4 Shadow 3 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP5_SHDW3" width="32" page="1" offset="0x88" internal="0" description="Additional Compare 5 Shadow 3 Register">
		<bitfield id="XCMP5HR_SHDW3" description="Additional Compare 5 Shadow 3 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP5_SHDW3" description="Additional Compare 5 Shadow 3 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP6_SHDW3" width="32" page="1" offset="0x8a" internal="0" description="Additional Compare 6 Shadow 3 Register">
		<bitfield id="XCMP6HR_SHDW3" description="Additional Compare 6 Shadow 3 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP6_SHDW3" description="Additional Compare 6 Shadow 3 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP7_SHDW3" width="32" page="1" offset="0x8c" internal="0" description="Additional Compare 7 Shadow 3 Register">
		<bitfield id="XCMP7HR_SHDW3" description="Additional Compare 7 Shadow 3 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP7_SHDW3" description="Additional Compare 7 Shadow 3 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XCMP8_SHDW3" width="32" page="1" offset="0x8e" internal="0" description="Additional Compare 8 Shadow 3 Register">
		<bitfield id="XCMP8HR_SHDW3" description="Additional Compare 8 Shadow 3 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XCMP8_SHDW3" description="Additional Compare 8 Shadow 3 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XTBPRD_SHDW3" width="32" page="1" offset="0x90" internal="0" description="Additional Time Base Period Shadow 3 Register">
		<bitfield id="XTBPRDHR_SHDW3" description="Additional Time Base Period Shadow 1 HR Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XTBPRD_SHDW3" description="Additional Time Base Period Shadow 1 Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="XAQCTLA_SHDW3" width="16" page="1" offset="0x94" internal="0" description="XAQCTLA Shadow 3 Register">
		<bitfield id="XCMP1" description="XCMP1 Action" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="XCMP2" description="XCMP2 Action" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="XCMP3" description="XCMP3 Action" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="XCMP4" description="XCMP4 Action" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="XCMP5" description="XCMP5 Action" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="XCMP6" description="XCMP6 Action" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="XCMP7" description="XCMP7 Action" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="XCMP8" description="XCMP8 Action" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="XAQCTLB_SHDW3" width="16" page="1" offset="0x95" internal="0" description="XAQCTLB Shadow 3 Register">
		<bitfield id="XCMP5" description="XCMP5 Action" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="XCMP6" description="XCMP6 Action" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="XCMP7" description="XCMP7 Action" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="XCMP8" description="XCMP8 Action" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="CMPC_SHDW3" width="16" page="1" offset="0x97" internal="0" description="CMPC Shadow 3 Register">
		<bitfield id="CMPC_SHDW3" description="CMPC Shadow 3 Register" begin="15" end="0" width="16" rwaccess="RW"/>
	</register>
	<register id="CMPD_SHDW3" width="16" page="1" offset="0x99" internal="0" description="CMPD Shadow 3 Register">
		<bitfield id="CMPD_SHDW3" description="CMPD Shadow 3 Register" begin="15" end="0" width="16" rwaccess="RW"/>
	</register>
	<register id="XMINMAX_SHDW3" width="32" page="1" offset="0x9e" internal="0" description="XMINMAX Shadow 3 Register">
		<bitfield id="XMAX_SHDW3" description="Maximum Valude  for Capture Counter Active Register" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="XMIN_SHDW3" description="Minimum Valude  for Capture Counter Active Register" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
</module>
