// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2014 Altera Corporation. All rights reserved.
// Altera products are protected under numerous U.S. and foreign patents, 
// maskwork rights, copyrights and other intellectual property laws.  
//
// This reference design file, and your use thereof, is subject to and governed
// by the terms and conditions of the applicable Altera Reference Design 
// License Agreement (either as signed by you or found at www.altera.com).  By
// using this reference design file, you indicate your acceptance of such terms
// and conditions between you and Altera Corporation.  In the event that you do
// not agree with such terms and conditions, you may not use the reference 
// design file and please promptly destroy any copies you have made.
//
// This reference design file is being provided on an "as-is" basis and as an 
// accommodation and therefore all warranties, representations or guarantees of 
// any kind (whether express, implied or statutory) including, without 
// limitation, warranties of merchantability, non-infringement, or fitness for
// a particular purpose, are specifically disclaimed.  By making this reference
// design file available, Altera expressly does not recommend, suggest or 
// require that this reference design file be used in combination with any 
// other product not provided by Altera.
/////////////////////////////////////////////////////////////////////////////


`timescale 1ps/1ps

// DESCRIPTION
// 4:1 MUX of 1 bit words.  Latency 1.  Select latency 1.
// Generated by one of Gregg's toys.   Share And Enjoy.

module alt_ehipc3_fm_mux4w1t1s1 #(
    parameter SIM_EMULATE = 1'b0
) (
    input clk,
    input [3:0] din,
    input [1:0] sel,
    output dout
);

wire [0:0] dout_w;
alt_ehipc3_fm_mux4w1t0s1 mx0 (
    .clk(clk),
    .din(din),
    .sel(sel),
    .dout(dout_w)
);
defparam mx0 .SIM_EMULATE = SIM_EMULATE;

reg [0:0] dout_r = 1'b0;
always @(posedge clk) dout_r <= dout_w;
assign dout = dout_r;

endmodule

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "iNcmQeM5R+2wXyQcrIvK9Aed2O3DNv4QGFTpmcaGURS3nf96+gCegtWg50e6rleWE64VT4+790Ghs95mog/VHoEYybDIGn5EoWfqpEPzBOW06ogVsMbRm79acU6L09a0INNw7swJhWgHQdzl07TrCbOuFN5j/YV4soVomm30RbpyPicKqaC/jMGdl00awWTRKYI/LlUWB2031x5qz4fwVbhj6DvZKYVLlQLmylj6M7sVN0yR2UWLB+VVYXCA+BqXkTV/yJORUDrorO5UG3yJMp2zo5FKZHW6APhGL2XWBVixSOfuniOa6OgR0qhCtMQ4/rA3FfV6SIbHyuGxwJ7xTUXZvmdtMnkzIKExFMaNWIFntZqBfVU02u0Z2gHpQyZMqGxx4Xad3dYK6vTILZt9B1f3RtSXUoGi3+va5P5g21BWQbcetYMyNHGRohLBsygGyJxXkDsizMiB+J8XzooW4GsFLoBkV+nCjwrr2BHfiEErQE31Oi6odkBmu96NUQsuHCuO3Uljx3NSW2Ozeqxmvbt0WG63Mus70fjTjnJGPh/zygsVqpB7MLDZ4bXMkKsm5Qrjq92kRhbnN/iUfl8J26FJpqcRzfJFurVlO3CLNeg8hg7zG4ixDiWt+4Dm3zgw6Ej2hZ5uTwdYETfPKXZWwrCPLm7Q/ErzLyXBVPleESkZ7CtmaAAMy+LbtYjAVh3e/WkY03Znv/XMnZ1N1fJ4M/Jd+TznZhp1kZyJ3TmkLD2hxldTLBA+1ib11+sJYjvcnTkmoDtD8KEg/yeSgAxN/BTtf9HZnL1qTmlhn7n5fa/EJbb7fshTmOtaWxrK3dsGl9pzkl0tNiI6PQquhPYkyYfGuJGz6C343aPaWTX8lAKnF7SvHA8RvNUDSQa1hdpwQ/GKXLae7rY4eHyt2L4nrpLA16555mU5vuV4mIPAD36WcAPoCqb1tSura5ZHCFCvTSk8xRR8F6VoWU/+tMIvbK3/o0P4GwYXTWt+8hgoQdjW7xWPOIL+OZ5kKFogC03g"
`endif