// Seed: 1428725805
module module_0 #(
    parameter id_2 = 32'd74
);
  wire id_1;
  assign module_1.id_7 = 0;
  supply1 _id_2 = id_2 + id_1;
  logic [7:0][id_2] id_3;
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd43,
    parameter id_16 = 32'd26,
    parameter id_17 = 32'd84,
    parameter id_21 = 32'd42,
    parameter id_8  = 32'd32
) (
    output uwire void id_0,
    output tri1 id_1,
    output wire id_2,
    output uwire id_3,
    input wand id_4,
    input supply0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input tri _id_8,
    output tri id_9,
    output logic id_10,
    output wire id_11
    , id_20,
    output tri id_12
    , _id_21,
    input wire _id_13
    , id_22,
    input tri id_14,
    output supply1 id_15,
    input tri _id_16,
    input uwire _id_17,
    input wire id_18
);
  logic [7:0][id_8 : -1 'b0 |  id_13] id_23[1 : 1  -  id_16  .  id_17];
  and primCall (
      id_0, id_14, id_18, id_20, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_4, id_5, id_7
  );
  tri1 id_24 = -1, id_25;
  wire id_26, id_27, id_28[1 : id_21  ==  1];
  module_0 modCall_1 ();
  final id_10 <= id_5 - id_28;
endmodule
