# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postlayout ../designer/impl1/simulation/postlayout 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:12:31 on Dec 22,2020
# vlog -reportprogress 300 -vlog01compat -work postlayout G:/EDA/W_74HC112/designer/impl1/W_74HC112_ba.v 
# -- Compiling module W_74HC112
# 
# Top level modules:
# 	W_74HC112
# End time: 22:12:31 on Dec 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:12:31 on Dec 22,2020
# vlog -reportprogress 300 "+incdir+G:/EDA/W_74HC112/stimulus" -vlog01compat -work postlayout G:/EDA/W_74HC112/stimulus/test_74HC112.v 
# -- Compiling module test_74HC112
# 
# Top level modules:
# 	test_74HC112
# End time: 22:12:31 on Dec 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L postlayout -t 1ps -sdfmax /u1=G:/EDA/W_74HC112/designer/impl1/W_74HC112_ba.sdf postlayout.test_74HC112 
# Start time: 22:12:31 on Dec 22,2020
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postlayout.test_74HC112
# Loading postlayout.W_74HC112
# Loading proasic3.MX2B
# Loading proasic3.DFN0E1
# Loading proasic3.IOIN_IB
# Loading proasic3.IOPAD_TRI
# Loading proasic3.IOPAD_IN
# Loading proasic3.INV
# Loading proasic3.IOTRI_OB_EB
# Loading proasic3.DLN1P1C1
# Loading proasic3.MX2
# Loading proasic3.NOR2A
# Loading proasic3.NOR2B
# Loading proasic3.GND
# Loading proasic3.VCC
# SDF 10.5c Compiler 2016.07 Jul 21 2016
# 
# Loading instances from G:/EDA/W_74HC112/designer/impl1/W_74HC112_ba.sdf
# Loading proasic3.UDP_MUX2
# Loading proasic3.Dffpf
# Loading proasic3.DL2C_UDP
# Loading timing data from G:/EDA/W_74HC112/designer/impl1/W_74HC112_ba.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /test_74HC112 File: G:/EDA/W_74HC112/stimulus/test_74HC112.v
# time=                   0,clk=0,j=0,k=0,q=x,qn=x
# time=               10000,clk=0,j=0,k=0,q=1,qn=x
# time=               10000,clk=0,j=0,k=0,q=1,qn=0
# time=               33000,clk=1,j=0,k=0,q=1,qn=0
# time=               66000,clk=0,j=0,k=0,q=1,qn=0
# time=               99000,clk=1,j=0,k=0,q=1,qn=0
# time=              111000,clk=1,j=0,k=0,q=1,qn=1
# time=              111000,clk=1,j=0,k=0,q=0,qn=1
# time=              132000,clk=0,j=0,k=0,q=0,qn=1
# time=              165000,clk=1,j=0,k=0,q=0,qn=1
# time=              198000,clk=0,j=0,k=0,q=0,qn=1
# time=              209000,clk=0,j=0,k=0,q=1,qn=1
# time=              210000,clk=0,j=0,k=0,q=1,qn=0
# time=              231000,clk=1,j=0,k=0,q=1,qn=0
# time=              264000,clk=0,j=0,k=0,q=1,qn=0
# time=              297000,clk=1,j=0,k=0,q=1,qn=0
# time=              311000,clk=1,j=0,k=0,q=1,qn=1
# time=              311000,clk=1,j=0,k=0,q=0,qn=1
# time=              330000,clk=0,j=0,k=0,q=0,qn=1
# time=              363000,clk=1,j=0,k=0,q=0,qn=1
# time=              396000,clk=0,j=0,k=0,q=0,qn=1
# time=              409000,clk=0,j=0,k=0,q=1,qn=1
# time=              410000,clk=0,j=0,k=0,q=1,qn=0
# time=              429000,clk=1,j=0,k=0,q=1,qn=0
# time=              462000,clk=0,j=0,k=0,q=1,qn=0
# time=              495000,clk=1,j=0,k=0,q=1,qn=0
# time=              509000,clk=1,j=0,k=0,q=1,qn=x
# time=              509000,clk=1,j=0,k=0,q=x,qn=x
# time=              528000,clk=0,j=0,k=0,q=x,qn=x
# time=              561000,clk=1,j=0,k=0,q=x,qn=x
# time=              594000,clk=0,j=0,k=0,q=x,qn=x
# time=              610000,clk=0,j=0,k=0,q=x,qn=1
# time=              610000,clk=0,j=0,k=0,q=0,qn=1
# time=              627000,clk=1,j=0,k=0,q=0,qn=1
# time=              660000,clk=0,j=0,k=0,q=0,qn=1
# time=              693000,clk=1,j=0,k=0,q=0,qn=1
# time=              709000,clk=1,j=0,k=0,q=1,qn=1
# time=              710000,clk=1,j=0,k=0,q=1,qn=0
# time=              726000,clk=0,j=0,k=0,q=1,qn=0
# time=              759000,clk=1,j=0,k=0,q=1,qn=0
# time=              792000,clk=0,j=0,k=0,q=1,qn=0
# time=              809000,clk=0,j=0,k=0,q=1,qn=x
# time=              809000,clk=0,j=0,k=0,q=x,qn=x
# time=              825000,clk=1,j=0,k=0,q=x,qn=x
# time=              858000,clk=0,j=0,k=0,q=x,qn=x
# time=              891000,clk=1,j=0,k=0,q=x,qn=x
# time=              908000,clk=1,j=0,k=0,q=1,qn=x
# time=              909000,clk=1,j=0,k=0,q=1,qn=0
# time=              924000,clk=0,j=0,k=0,q=1,qn=0
# time=              957000,clk=1,j=0,k=0,q=1,qn=0
# time=              990000,clk=0,j=0,k=0,q=1,qn=0
# ** Note: $finish    : G:/EDA/W_74HC112/stimulus/test_74HC112.v(20)
#    Time: 1 us  Iteration: 0  Instance: /test_74HC112
# 1
# Break in Module test_74HC112 at G:/EDA/W_74HC112/stimulus/test_74HC112.v line 20
# End time: 22:13:16 on Dec 22,2020, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
