ARM GAS  /var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_it.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_it.c"
  20              		.section	.text.NMI_Handler,"ax",%progbits
  21              		.align	1
  22              		.global	NMI_Handler
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	NMI_Handler:
  28              	.LFB216:
   1:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_it.c **** /**
   3:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_it.c ****   * @file    stm32f4xx_it.c
   5:Core/Src/stm32f4xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f4xx_it.c ****   * @attention
   8:Core/Src/stm32f4xx_it.c ****   *
   9:Core/Src/stm32f4xx_it.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f4xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f4xx_it.c ****   *
  12:Core/Src/stm32f4xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32f4xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32f4xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32f4xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32f4xx_it.c ****   *
  17:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_it.c ****   */
  19:Core/Src/stm32f4xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_it.c **** 
  21:Core/Src/stm32f4xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_it.c **** #include "main.h"
  23:Core/Src/stm32f4xx_it.c **** #include "stm32f4xx_it.h"
  24:Core/Src/stm32f4xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f4xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_it.c **** 
  28:Core/Src/stm32f4xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_it.c **** 
ARM GAS  /var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s 			page 2


  31:Core/Src/stm32f4xx_it.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_it.c **** 
  33:Core/Src/stm32f4xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f4xx_it.c **** 
  36:Core/Src/stm32f4xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f4xx_it.c **** 
  38:Core/Src/stm32f4xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f4xx_it.c **** 
  41:Core/Src/stm32f4xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f4xx_it.c **** 
  43:Core/Src/stm32f4xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_it.c **** 
  46:Core/Src/stm32f4xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_it.c **** 
  48:Core/Src/stm32f4xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_it.c **** 
  51:Core/Src/stm32f4xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_it.c **** 
  53:Core/Src/stm32f4xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f4xx_it.c **** 
  56:Core/Src/stm32f4xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f4xx_it.c **** 
  58:Core/Src/stm32f4xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_tim2_ch1;
  60:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_tim2_ch3_up;
  61:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_tim5_ch2;
  62:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_tim5_ch4_trig;
  63:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  64:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  65:Core/Src/stm32f4xx_it.c **** extern UART_HandleTypeDef UART1_Handler;
  66:Core/Src/stm32f4xx_it.c **** extern volatile int sysTickPending;
  67:Core/Src/stm32f4xx_it.c **** extern volatile uint32_t sysTickUptime;
  68:Core/Src/stm32f4xx_it.c **** extern volatile uint32_t sysTickValStamp;
  69:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_i2c1_tx;
  70:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_i2c1_rx;
  71:Core/Src/stm32f4xx_it.c **** extern I2C_HandleTypeDef hi2c1;
  72:Core/Src/stm32f4xx_it.c **** extern TIM_HandleTypeDef htim11;
  73:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN EV */
  74:Core/Src/stm32f4xx_it.c **** 
  75:Core/Src/stm32f4xx_it.c **** /* USER CODE END EV */
  76:Core/Src/stm32f4xx_it.c **** 
  77:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  78:Core/Src/stm32f4xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */
  79:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  80:Core/Src/stm32f4xx_it.c **** /**
  81:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Non maskable interrupt.
  82:Core/Src/stm32f4xx_it.c ****   */
  83:Core/Src/stm32f4xx_it.c **** void NMI_Handler(void)
  84:Core/Src/stm32f4xx_it.c **** {
  29              		.loc 1 84 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
ARM GAS  /var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s 			page 3


  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              	.L2:
  85:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  86:Core/Src/stm32f4xx_it.c **** 
  87:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  88:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  89:Core/Src/stm32f4xx_it.c ****   while (1)
  36              		.loc 1 89 3 discriminator 1 view .LVU1
  90:Core/Src/stm32f4xx_it.c ****   {
  91:Core/Src/stm32f4xx_it.c ****   }
  37              		.loc 1 91 3 discriminator 1 view .LVU2
  89:Core/Src/stm32f4xx_it.c ****   {
  38              		.loc 1 89 9 discriminator 1 view .LVU3
  39 0000 FEE7     		b	.L2
  40              		.cfi_endproc
  41              	.LFE216:
  43              		.section	.text.HardFault_Handler,"ax",%progbits
  44              		.align	1
  45              		.global	HardFault_Handler
  46              		.syntax unified
  47              		.thumb
  48              		.thumb_func
  50              	HardFault_Handler:
  51              	.LFB217:
  92:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  93:Core/Src/stm32f4xx_it.c **** }
  94:Core/Src/stm32f4xx_it.c **** 
  95:Core/Src/stm32f4xx_it.c **** /**
  96:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Hard fault interrupt.
  97:Core/Src/stm32f4xx_it.c ****   */
  98:Core/Src/stm32f4xx_it.c **** void HardFault_Handler(void)
  99:Core/Src/stm32f4xx_it.c **** {
  52              		.loc 1 99 1 view -0
  53              		.cfi_startproc
  54              		@ Volatile: function does not return.
  55              		@ args = 0, pretend = 0, frame = 0
  56              		@ frame_needed = 0, uses_anonymous_args = 0
  57              		@ link register save eliminated.
  58              	.L4:
 100:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
 101:Core/Src/stm32f4xx_it.c **** 
 102:Core/Src/stm32f4xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
 103:Core/Src/stm32f4xx_it.c ****   while (1)
  59              		.loc 1 103 3 discriminator 1 view .LVU5
 104:Core/Src/stm32f4xx_it.c ****   {
 105:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
 106:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
 107:Core/Src/stm32f4xx_it.c ****   }
  60              		.loc 1 107 3 discriminator 1 view .LVU6
 103:Core/Src/stm32f4xx_it.c ****   {
  61              		.loc 1 103 9 discriminator 1 view .LVU7
  62 0000 FEE7     		b	.L4
  63              		.cfi_endproc
  64              	.LFE217:
  66              		.section	.text.MemManage_Handler,"ax",%progbits
ARM GAS  /var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s 			page 4


  67              		.align	1
  68              		.global	MemManage_Handler
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
  73              	MemManage_Handler:
  74              	.LFB218:
 108:Core/Src/stm32f4xx_it.c **** }
 109:Core/Src/stm32f4xx_it.c **** 
 110:Core/Src/stm32f4xx_it.c **** /**
 111:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Memory management fault.
 112:Core/Src/stm32f4xx_it.c ****   */
 113:Core/Src/stm32f4xx_it.c **** void MemManage_Handler(void)
 114:Core/Src/stm32f4xx_it.c **** {
  75              		.loc 1 114 1 view -0
  76              		.cfi_startproc
  77              		@ Volatile: function does not return.
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
  81              	.L6:
 115:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 116:Core/Src/stm32f4xx_it.c **** 
 117:Core/Src/stm32f4xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 118:Core/Src/stm32f4xx_it.c ****   while (1)
  82              		.loc 1 118 3 discriminator 1 view .LVU9
 119:Core/Src/stm32f4xx_it.c ****   {
 120:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 121:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 122:Core/Src/stm32f4xx_it.c ****   }
  83              		.loc 1 122 3 discriminator 1 view .LVU10
 118:Core/Src/stm32f4xx_it.c ****   {
  84              		.loc 1 118 9 discriminator 1 view .LVU11
  85 0000 FEE7     		b	.L6
  86              		.cfi_endproc
  87              	.LFE218:
  89              		.section	.text.BusFault_Handler,"ax",%progbits
  90              		.align	1
  91              		.global	BusFault_Handler
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  96              	BusFault_Handler:
  97              	.LFB219:
 123:Core/Src/stm32f4xx_it.c **** }
 124:Core/Src/stm32f4xx_it.c **** 
 125:Core/Src/stm32f4xx_it.c **** /**
 126:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 127:Core/Src/stm32f4xx_it.c ****   */
 128:Core/Src/stm32f4xx_it.c **** void BusFault_Handler(void)
 129:Core/Src/stm32f4xx_it.c **** {
  98              		.loc 1 129 1 view -0
  99              		.cfi_startproc
 100              		@ Volatile: function does not return.
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		@ link register save eliminated.
ARM GAS  /var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s 			page 5


 104              	.L8:
 130:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 131:Core/Src/stm32f4xx_it.c **** 
 132:Core/Src/stm32f4xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 133:Core/Src/stm32f4xx_it.c ****   while (1)
 105              		.loc 1 133 3 discriminator 1 view .LVU13
 134:Core/Src/stm32f4xx_it.c ****   {
 135:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 136:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 137:Core/Src/stm32f4xx_it.c ****   }
 106              		.loc 1 137 3 discriminator 1 view .LVU14
 133:Core/Src/stm32f4xx_it.c ****   {
 107              		.loc 1 133 9 discriminator 1 view .LVU15
 108 0000 FEE7     		b	.L8
 109              		.cfi_endproc
 110              	.LFE219:
 112              		.section	.text.UsageFault_Handler,"ax",%progbits
 113              		.align	1
 114              		.global	UsageFault_Handler
 115              		.syntax unified
 116              		.thumb
 117              		.thumb_func
 119              	UsageFault_Handler:
 120              	.LFB220:
 138:Core/Src/stm32f4xx_it.c **** }
 139:Core/Src/stm32f4xx_it.c **** 
 140:Core/Src/stm32f4xx_it.c **** /**
 141:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 142:Core/Src/stm32f4xx_it.c ****   */
 143:Core/Src/stm32f4xx_it.c **** void UsageFault_Handler(void)
 144:Core/Src/stm32f4xx_it.c **** {
 121              		.loc 1 144 1 view -0
 122              		.cfi_startproc
 123              		@ Volatile: function does not return.
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		@ link register save eliminated.
 127              	.L10:
 145:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 146:Core/Src/stm32f4xx_it.c **** 
 147:Core/Src/stm32f4xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 148:Core/Src/stm32f4xx_it.c ****   while (1)
 128              		.loc 1 148 3 discriminator 1 view .LVU17
 149:Core/Src/stm32f4xx_it.c ****   {
 150:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 151:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 152:Core/Src/stm32f4xx_it.c ****   }
 129              		.loc 1 152 3 discriminator 1 view .LVU18
 148:Core/Src/stm32f4xx_it.c ****   {
 130              		.loc 1 148 9 discriminator 1 view .LVU19
 131 0000 FEE7     		b	.L10
 132              		.cfi_endproc
 133              	.LFE220:
 135              		.section	.text.DebugMon_Handler,"ax",%progbits
 136              		.align	1
 137              		.global	DebugMon_Handler
 138              		.syntax unified
ARM GAS  /var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s 			page 6


 139              		.thumb
 140              		.thumb_func
 142              	DebugMon_Handler:
 143              	.LFB221:
 153:Core/Src/stm32f4xx_it.c **** }
 154:Core/Src/stm32f4xx_it.c **** 
 155:Core/Src/stm32f4xx_it.c **** /**
 156:Core/Src/stm32f4xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 157:Core/Src/stm32f4xx_it.c ****   */
 158:Core/Src/stm32f4xx_it.c **** // void SVC_Handler(void)
 159:Core/Src/stm32f4xx_it.c **** // {
 160:Core/Src/stm32f4xx_it.c **** //   /* USER CODE BEGIN SVCall_IRQn 0 */
 161:Core/Src/stm32f4xx_it.c **** //
 162:Core/Src/stm32f4xx_it.c **** //   /* USER CODE END SVCall_IRQn 0 */
 163:Core/Src/stm32f4xx_it.c **** //   /* USER CODE BEGIN SVCall_IRQn 1 */
 164:Core/Src/stm32f4xx_it.c **** //
 165:Core/Src/stm32f4xx_it.c **** //   /* USER CODE END SVCall_IRQn 1 */
 166:Core/Src/stm32f4xx_it.c **** // }
 167:Core/Src/stm32f4xx_it.c **** 
 168:Core/Src/stm32f4xx_it.c **** /**
 169:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Debug monitor.
 170:Core/Src/stm32f4xx_it.c ****   */
 171:Core/Src/stm32f4xx_it.c **** void DebugMon_Handler(void)
 172:Core/Src/stm32f4xx_it.c **** {
 144              		.loc 1 172 1 view -0
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 0
 147              		@ frame_needed = 0, uses_anonymous_args = 0
 148              		@ link register save eliminated.
 173:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 174:Core/Src/stm32f4xx_it.c **** 
 175:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 176:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 177:Core/Src/stm32f4xx_it.c **** 
 178:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 179:Core/Src/stm32f4xx_it.c **** }
 149              		.loc 1 179 1 view .LVU21
 150 0000 7047     		bx	lr
 151              		.cfi_endproc
 152              	.LFE221:
 154              		.section	.text.DMA1_Stream1_IRQHandler,"ax",%progbits
 155              		.align	1
 156              		.global	DMA1_Stream1_IRQHandler
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 161              	DMA1_Stream1_IRQHandler:
 162              	.LFB222:
 180:Core/Src/stm32f4xx_it.c **** 
 181:Core/Src/stm32f4xx_it.c **** /**
 182:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pendable request for system service.
 183:Core/Src/stm32f4xx_it.c ****   */
 184:Core/Src/stm32f4xx_it.c **** // void PendSV_Handler(void)
 185:Core/Src/stm32f4xx_it.c **** // {
 186:Core/Src/stm32f4xx_it.c **** //   /* USER CODE BEGIN PendSV_IRQn 0 */
 187:Core/Src/stm32f4xx_it.c **** //
 188:Core/Src/stm32f4xx_it.c **** //   /* USER CODE END PendSV_IRQn 0 */
ARM GAS  /var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s 			page 7


 189:Core/Src/stm32f4xx_it.c **** //   /* USER CODE BEGIN PendSV_IRQn 1 */
 190:Core/Src/stm32f4xx_it.c **** //
 191:Core/Src/stm32f4xx_it.c **** //   /* USER CODE END PendSV_IRQn 1 */
 192:Core/Src/stm32f4xx_it.c **** // }
 193:Core/Src/stm32f4xx_it.c **** /**
 194:Core/Src/stm32f4xx_it.c ****   * @brief This function handles System tick timer.
 195:Core/Src/stm32f4xx_it.c ****   */
 196:Core/Src/stm32f4xx_it.c **** // void SysTick_Handler(void)
 197:Core/Src/stm32f4xx_it.c **** // {
 198:Core/Src/stm32f4xx_it.c **** //   /* USER CODE BEGIN SysTick_IRQn 0 */
 199:Core/Src/stm32f4xx_it.c **** //       sysTickUptime++;
 200:Core/Src/stm32f4xx_it.c **** //       sysTickValStamp = SysTick->VAL;
 201:Core/Src/stm32f4xx_it.c **** //       sysTickPending = 0;
 202:Core/Src/stm32f4xx_it.c **** //       (void)(SysTick->CTRL);
 203:Core/Src/stm32f4xx_it.c **** //   /* USER CODE END SysTick_IRQn 0 */
 204:Core/Src/stm32f4xx_it.c **** //   // HAL_IncTick();
 205:Core/Src/stm32f4xx_it.c **** //   /* USER CODE BEGIN SysTick_IRQn 1 */
 206:Core/Src/stm32f4xx_it.c **** //
 207:Core/Src/stm32f4xx_it.c **** //   /* USER CODE END SysTick_IRQn 1 */
 208:Core/Src/stm32f4xx_it.c **** // }
 209:Core/Src/stm32f4xx_it.c **** 
 210:Core/Src/stm32f4xx_it.c **** 
 211:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 212:Core/Src/stm32f4xx_it.c **** /* STM32F4xx Peripheral Interrupt Handlers                                    */
 213:Core/Src/stm32f4xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 214:Core/Src/stm32f4xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 215:Core/Src/stm32f4xx_it.c **** /* please refer to the startup file (startup_stm32f4xx.s).                    */
 216:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 217:Core/Src/stm32f4xx_it.c **** 
 218:Core/Src/stm32f4xx_it.c **** /**
 219:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA1 stream1 global interrupt.
 220:Core/Src/stm32f4xx_it.c ****   */
 221:Core/Src/stm32f4xx_it.c **** void DMA1_Stream1_IRQHandler(void)
 222:Core/Src/stm32f4xx_it.c **** {
 163              		.loc 1 222 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167 0000 08B5     		push	{r3, lr}
 168              	.LCFI0:
 169              		.cfi_def_cfa_offset 8
 170              		.cfi_offset 3, -8
 171              		.cfi_offset 14, -4
 223:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */
 224:Core/Src/stm32f4xx_it.c **** 
 225:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream1_IRQn 0 */
 226:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_tim2_ch3_up);
 172              		.loc 1 226 3 view .LVU23
 173 0002 0248     		ldr	r0, .L14
 174 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 175              	.LVL0:
 227:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */
 228:Core/Src/stm32f4xx_it.c **** 
 229:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream1_IRQn 1 */
 230:Core/Src/stm32f4xx_it.c **** }
 176              		.loc 1 230 1 is_stmt 0 view .LVU24
 177 0008 08BD     		pop	{r3, pc}
ARM GAS  /var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s 			page 8


 178              	.L15:
 179 000a 00BF     		.align	2
 180              	.L14:
 181 000c 00000000 		.word	hdma_tim2_ch3_up
 182              		.cfi_endproc
 183              	.LFE222:
 185              		.section	.text.DMA1_Stream3_IRQHandler,"ax",%progbits
 186              		.align	1
 187              		.global	DMA1_Stream3_IRQHandler
 188              		.syntax unified
 189              		.thumb
 190              		.thumb_func
 192              	DMA1_Stream3_IRQHandler:
 193              	.LFB223:
 231:Core/Src/stm32f4xx_it.c **** 
 232:Core/Src/stm32f4xx_it.c **** /**
 233:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA1 stream3 global interrupt.
 234:Core/Src/stm32f4xx_it.c ****   */
 235:Core/Src/stm32f4xx_it.c **** void DMA1_Stream3_IRQHandler(void)
 236:Core/Src/stm32f4xx_it.c **** {
 194              		.loc 1 236 1 is_stmt 1 view -0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 0
 197              		@ frame_needed = 0, uses_anonymous_args = 0
 198 0000 08B5     		push	{r3, lr}
 199              	.LCFI1:
 200              		.cfi_def_cfa_offset 8
 201              		.cfi_offset 3, -8
 202              		.cfi_offset 14, -4
 237:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */
 238:Core/Src/stm32f4xx_it.c **** 
 239:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream3_IRQn 0 */
 240:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_tim5_ch4_trig);
 203              		.loc 1 240 3 view .LVU26
 204 0002 0248     		ldr	r0, .L18
 205 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 206              	.LVL1:
 241:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */
 242:Core/Src/stm32f4xx_it.c **** 
 243:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream3_IRQn 1 */
 244:Core/Src/stm32f4xx_it.c **** }
 207              		.loc 1 244 1 is_stmt 0 view .LVU27
 208 0008 08BD     		pop	{r3, pc}
 209              	.L19:
 210 000a 00BF     		.align	2
 211              	.L18:
 212 000c 00000000 		.word	hdma_tim5_ch4_trig
 213              		.cfi_endproc
 214              	.LFE223:
 216              		.section	.text.DMA1_Stream4_IRQHandler,"ax",%progbits
 217              		.align	1
 218              		.global	DMA1_Stream4_IRQHandler
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 223              	DMA1_Stream4_IRQHandler:
 224              	.LFB224:
ARM GAS  /var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s 			page 9


 245:Core/Src/stm32f4xx_it.c **** 
 246:Core/Src/stm32f4xx_it.c **** /**
 247:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA1 stream4 global interrupt.
 248:Core/Src/stm32f4xx_it.c ****   */
 249:Core/Src/stm32f4xx_it.c **** void DMA1_Stream4_IRQHandler(void)
 250:Core/Src/stm32f4xx_it.c **** {
 225              		.loc 1 250 1 is_stmt 1 view -0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229 0000 08B5     		push	{r3, lr}
 230              	.LCFI2:
 231              		.cfi_def_cfa_offset 8
 232              		.cfi_offset 3, -8
 233              		.cfi_offset 14, -4
 251:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */
 252:Core/Src/stm32f4xx_it.c **** 
 253:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream4_IRQn 0 */
 254:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_tim5_ch2);
 234              		.loc 1 254 3 view .LVU29
 235 0002 0248     		ldr	r0, .L22
 236 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 237              	.LVL2:
 255:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */
 256:Core/Src/stm32f4xx_it.c **** 
 257:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream4_IRQn 1 */
 258:Core/Src/stm32f4xx_it.c **** }
 238              		.loc 1 258 1 is_stmt 0 view .LVU30
 239 0008 08BD     		pop	{r3, pc}
 240              	.L23:
 241 000a 00BF     		.align	2
 242              	.L22:
 243 000c 00000000 		.word	hdma_tim5_ch2
 244              		.cfi_endproc
 245              	.LFE224:
 247              		.section	.text.DMA1_Stream5_IRQHandler,"ax",%progbits
 248              		.align	1
 249              		.global	DMA1_Stream5_IRQHandler
 250              		.syntax unified
 251              		.thumb
 252              		.thumb_func
 254              	DMA1_Stream5_IRQHandler:
 255              	.LFB225:
 259:Core/Src/stm32f4xx_it.c **** 
 260:Core/Src/stm32f4xx_it.c **** /**
 261:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA1 stream5 global interrupt.
 262:Core/Src/stm32f4xx_it.c ****   */
 263:Core/Src/stm32f4xx_it.c **** void DMA1_Stream5_IRQHandler(void)
 264:Core/Src/stm32f4xx_it.c **** {
 256              		.loc 1 264 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260 0000 08B5     		push	{r3, lr}
 261              	.LCFI3:
 262              		.cfi_def_cfa_offset 8
 263              		.cfi_offset 3, -8
ARM GAS  /var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s 			page 10


 264              		.cfi_offset 14, -4
 265:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */
 266:Core/Src/stm32f4xx_it.c **** 
 267:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream5_IRQn 0 */
 268:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 265              		.loc 1 268 3 view .LVU32
 266 0002 0248     		ldr	r0, .L26
 267 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 268              	.LVL3:
 269:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */
 270:Core/Src/stm32f4xx_it.c **** 
 271:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream5_IRQn 1 */
 272:Core/Src/stm32f4xx_it.c **** }
 269              		.loc 1 272 1 is_stmt 0 view .LVU33
 270 0008 08BD     		pop	{r3, pc}
 271              	.L27:
 272 000a 00BF     		.align	2
 273              	.L26:
 274 000c 00000000 		.word	hdma_tim2_ch1
 275              		.cfi_endproc
 276              	.LFE225:
 278              		.section	.text.USART1_IRQHandler,"ax",%progbits
 279              		.align	1
 280              		.global	USART1_IRQHandler
 281              		.syntax unified
 282              		.thumb
 283              		.thumb_func
 285              	USART1_IRQHandler:
 286              	.LFB226:
 273:Core/Src/stm32f4xx_it.c **** 
 274:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN 1 */
 275:Core/Src/stm32f4xx_it.c **** void USART1_IRQHandler(void)
 276:Core/Src/stm32f4xx_it.c **** {
 287              		.loc 1 276 1 is_stmt 1 view -0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 0
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291 0000 08B5     		push	{r3, lr}
 292              	.LCFI4:
 293              		.cfi_def_cfa_offset 8
 294              		.cfi_offset 3, -8
 295              		.cfi_offset 14, -4
 277:Core/Src/stm32f4xx_it.c ****   HAL_UART_IRQHandler(&UART1_Handler);
 296              		.loc 1 277 3 view .LVU35
 297 0002 0248     		ldr	r0, .L30
 298 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 299              	.LVL4:
 278:Core/Src/stm32f4xx_it.c **** }
 300              		.loc 1 278 1 is_stmt 0 view .LVU36
 301 0008 08BD     		pop	{r3, pc}
 302              	.L31:
 303 000a 00BF     		.align	2
 304              	.L30:
 305 000c 00000000 		.word	UART1_Handler
 306              		.cfi_endproc
 307              	.LFE226:
 309              		.section	.text.DMA2_Stream5_IRQHandler,"ax",%progbits
ARM GAS  /var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s 			page 11


 310              		.align	1
 311              		.global	DMA2_Stream5_IRQHandler
 312              		.syntax unified
 313              		.thumb
 314              		.thumb_func
 316              	DMA2_Stream5_IRQHandler:
 317              	.LFB227:
 279:Core/Src/stm32f4xx_it.c **** 
 280:Core/Src/stm32f4xx_it.c **** 
 281:Core/Src/stm32f4xx_it.c **** /**
 282:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA2 stream5 global interrupt.
 283:Core/Src/stm32f4xx_it.c ****   */
 284:Core/Src/stm32f4xx_it.c **** void DMA2_Stream5_IRQHandler(void)
 285:Core/Src/stm32f4xx_it.c **** {
 318              		.loc 1 285 1 is_stmt 1 view -0
 319              		.cfi_startproc
 320              		@ args = 0, pretend = 0, frame = 0
 321              		@ frame_needed = 0, uses_anonymous_args = 0
 322 0000 08B5     		push	{r3, lr}
 323              	.LCFI5:
 324              		.cfi_def_cfa_offset 8
 325              		.cfi_offset 3, -8
 326              		.cfi_offset 14, -4
 286:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */
 287:Core/Src/stm32f4xx_it.c **** 
 288:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream5_IRQn 0 */
 289:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart1_rx);
 327              		.loc 1 289 3 view .LVU38
 328 0002 0248     		ldr	r0, .L34
 329 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 330              	.LVL5:
 290:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */
 291:Core/Src/stm32f4xx_it.c **** 
 292:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream5_IRQn 1 */
 293:Core/Src/stm32f4xx_it.c **** }
 331              		.loc 1 293 1 is_stmt 0 view .LVU39
 332 0008 08BD     		pop	{r3, pc}
 333              	.L35:
 334 000a 00BF     		.align	2
 335              	.L34:
 336 000c 00000000 		.word	hdma_usart1_rx
 337              		.cfi_endproc
 338              	.LFE227:
 340              		.section	.text.DMA2_Stream7_IRQHandler,"ax",%progbits
 341              		.align	1
 342              		.global	DMA2_Stream7_IRQHandler
 343              		.syntax unified
 344              		.thumb
 345              		.thumb_func
 347              	DMA2_Stream7_IRQHandler:
 348              	.LFB228:
 294:Core/Src/stm32f4xx_it.c **** 
 295:Core/Src/stm32f4xx_it.c **** /**
 296:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA2 stream7 global interrupt.
 297:Core/Src/stm32f4xx_it.c ****   */
 298:Core/Src/stm32f4xx_it.c **** void DMA2_Stream7_IRQHandler(void)
 299:Core/Src/stm32f4xx_it.c **** {
ARM GAS  /var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s 			page 12


 349              		.loc 1 299 1 is_stmt 1 view -0
 350              		.cfi_startproc
 351              		@ args = 0, pretend = 0, frame = 0
 352              		@ frame_needed = 0, uses_anonymous_args = 0
 353 0000 08B5     		push	{r3, lr}
 354              	.LCFI6:
 355              		.cfi_def_cfa_offset 8
 356              		.cfi_offset 3, -8
 357              		.cfi_offset 14, -4
 300:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */
 301:Core/Src/stm32f4xx_it.c **** 
 302:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream7_IRQn 0 */
 303:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart1_tx);
 358              		.loc 1 303 3 view .LVU41
 359 0002 0248     		ldr	r0, .L38
 360 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 361              	.LVL6:
 304:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */
 305:Core/Src/stm32f4xx_it.c **** 
 306:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream7_IRQn 1 */
 307:Core/Src/stm32f4xx_it.c **** }
 362              		.loc 1 307 1 is_stmt 0 view .LVU42
 363 0008 08BD     		pop	{r3, pc}
 364              	.L39:
 365 000a 00BF     		.align	2
 366              	.L38:
 367 000c 00000000 		.word	hdma_usart1_tx
 368              		.cfi_endproc
 369              	.LFE228:
 371              		.section	.text.DMA1_Stream0_IRQHandler,"ax",%progbits
 372              		.align	1
 373              		.global	DMA1_Stream0_IRQHandler
 374              		.syntax unified
 375              		.thumb
 376              		.thumb_func
 378              	DMA1_Stream0_IRQHandler:
 379              	.LFB229:
 308:Core/Src/stm32f4xx_it.c **** 
 309:Core/Src/stm32f4xx_it.c **** /**
 310:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA1 stream0 global interrupt.
 311:Core/Src/stm32f4xx_it.c ****   */
 312:Core/Src/stm32f4xx_it.c **** void DMA1_Stream0_IRQHandler(void)
 313:Core/Src/stm32f4xx_it.c **** {
 380              		.loc 1 313 1 is_stmt 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384 0000 08B5     		push	{r3, lr}
 385              	.LCFI7:
 386              		.cfi_def_cfa_offset 8
 387              		.cfi_offset 3, -8
 388              		.cfi_offset 14, -4
 314:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */
 315:Core/Src/stm32f4xx_it.c **** 
 316:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream0_IRQn 0 */
 317:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 389              		.loc 1 317 3 view .LVU44
ARM GAS  /var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s 			page 13


 390 0002 0248     		ldr	r0, .L42
 391 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 392              	.LVL7:
 318:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */
 319:Core/Src/stm32f4xx_it.c **** 
 320:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream0_IRQn 1 */
 321:Core/Src/stm32f4xx_it.c **** }
 393              		.loc 1 321 1 is_stmt 0 view .LVU45
 394 0008 08BD     		pop	{r3, pc}
 395              	.L43:
 396 000a 00BF     		.align	2
 397              	.L42:
 398 000c 00000000 		.word	hdma_i2c1_rx
 399              		.cfi_endproc
 400              	.LFE229:
 402              		.section	.text.I2C1_EV_IRQHandler,"ax",%progbits
 403              		.align	1
 404              		.global	I2C1_EV_IRQHandler
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 409              	I2C1_EV_IRQHandler:
 410              	.LFB230:
 322:Core/Src/stm32f4xx_it.c **** 
 323:Core/Src/stm32f4xx_it.c **** /**
 324:Core/Src/stm32f4xx_it.c ****   * @brief This function handles I2C1 event interrupt.
 325:Core/Src/stm32f4xx_it.c ****   */
 326:Core/Src/stm32f4xx_it.c **** void I2C1_EV_IRQHandler(void)
 327:Core/Src/stm32f4xx_it.c **** {
 411              		.loc 1 327 1 is_stmt 1 view -0
 412              		.cfi_startproc
 413              		@ args = 0, pretend = 0, frame = 0
 414              		@ frame_needed = 0, uses_anonymous_args = 0
 415 0000 08B5     		push	{r3, lr}
 416              	.LCFI8:
 417              		.cfi_def_cfa_offset 8
 418              		.cfi_offset 3, -8
 419              		.cfi_offset 14, -4
 328:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN I2C1_EV_IRQn 0 */
 329:Core/Src/stm32f4xx_it.c **** 
 330:Core/Src/stm32f4xx_it.c ****   /* USER CODE END I2C1_EV_IRQn 0 */
 331:Core/Src/stm32f4xx_it.c ****   HAL_I2C_EV_IRQHandler(&hi2c1);
 420              		.loc 1 331 3 view .LVU47
 421 0002 0248     		ldr	r0, .L46
 422 0004 FFF7FEFF 		bl	HAL_I2C_EV_IRQHandler
 423              	.LVL8:
 332:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN I2C1_EV_IRQn 1 */
 333:Core/Src/stm32f4xx_it.c **** 
 334:Core/Src/stm32f4xx_it.c ****   /* USER CODE END I2C1_EV_IRQn 1 */
 335:Core/Src/stm32f4xx_it.c **** }
 424              		.loc 1 335 1 is_stmt 0 view .LVU48
 425 0008 08BD     		pop	{r3, pc}
 426              	.L47:
 427 000a 00BF     		.align	2
 428              	.L46:
 429 000c 00000000 		.word	hi2c1
 430              		.cfi_endproc
ARM GAS  /var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s 			page 14


 431              	.LFE230:
 433              		.section	.text.I2C1_ER_IRQHandler,"ax",%progbits
 434              		.align	1
 435              		.global	I2C1_ER_IRQHandler
 436              		.syntax unified
 437              		.thumb
 438              		.thumb_func
 440              	I2C1_ER_IRQHandler:
 441              	.LFB231:
 336:Core/Src/stm32f4xx_it.c **** 
 337:Core/Src/stm32f4xx_it.c **** /**
 338:Core/Src/stm32f4xx_it.c ****   * @brief This function handles I2C1 error interrupt.
 339:Core/Src/stm32f4xx_it.c ****   */
 340:Core/Src/stm32f4xx_it.c **** void I2C1_ER_IRQHandler(void)
 341:Core/Src/stm32f4xx_it.c **** {
 442              		.loc 1 341 1 is_stmt 1 view -0
 443              		.cfi_startproc
 444              		@ args = 0, pretend = 0, frame = 0
 445              		@ frame_needed = 0, uses_anonymous_args = 0
 446 0000 08B5     		push	{r3, lr}
 447              	.LCFI9:
 448              		.cfi_def_cfa_offset 8
 449              		.cfi_offset 3, -8
 450              		.cfi_offset 14, -4
 342:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN I2C1_ER_IRQn 0 */
 343:Core/Src/stm32f4xx_it.c **** 
 344:Core/Src/stm32f4xx_it.c ****   /* USER CODE END I2C1_ER_IRQn 0 */
 345:Core/Src/stm32f4xx_it.c ****   HAL_I2C_ER_IRQHandler(&hi2c1);
 451              		.loc 1 345 3 view .LVU50
 452 0002 0248     		ldr	r0, .L50
 453 0004 FFF7FEFF 		bl	HAL_I2C_ER_IRQHandler
 454              	.LVL9:
 346:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN I2C1_ER_IRQn 1 */
 347:Core/Src/stm32f4xx_it.c **** 
 348:Core/Src/stm32f4xx_it.c ****   /* USER CODE END I2C1_ER_IRQn 1 */
 349:Core/Src/stm32f4xx_it.c **** }
 455              		.loc 1 349 1 is_stmt 0 view .LVU51
 456 0008 08BD     		pop	{r3, pc}
 457              	.L51:
 458 000a 00BF     		.align	2
 459              	.L50:
 460 000c 00000000 		.word	hi2c1
 461              		.cfi_endproc
 462              	.LFE231:
 464              		.section	.text.DMA1_Stream7_IRQHandler,"ax",%progbits
 465              		.align	1
 466              		.global	DMA1_Stream7_IRQHandler
 467              		.syntax unified
 468              		.thumb
 469              		.thumb_func
 471              	DMA1_Stream7_IRQHandler:
 472              	.LFB232:
 350:Core/Src/stm32f4xx_it.c **** 
 351:Core/Src/stm32f4xx_it.c **** /**
 352:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA1 stream7 global interrupt.
 353:Core/Src/stm32f4xx_it.c ****   */
 354:Core/Src/stm32f4xx_it.c **** void DMA1_Stream7_IRQHandler(void)
ARM GAS  /var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s 			page 15


 355:Core/Src/stm32f4xx_it.c **** {
 473              		.loc 1 355 1 is_stmt 1 view -0
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 0
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477 0000 08B5     		push	{r3, lr}
 478              	.LCFI10:
 479              		.cfi_def_cfa_offset 8
 480              		.cfi_offset 3, -8
 481              		.cfi_offset 14, -4
 356:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */
 357:Core/Src/stm32f4xx_it.c **** 
 358:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream7_IRQn 0 */
 359:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 482              		.loc 1 359 3 view .LVU53
 483 0002 0248     		ldr	r0, .L54
 484 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 485              	.LVL10:
 360:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */
 361:Core/Src/stm32f4xx_it.c **** 
 362:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream7_IRQn 1 */
 363:Core/Src/stm32f4xx_it.c **** }
 486              		.loc 1 363 1 is_stmt 0 view .LVU54
 487 0008 08BD     		pop	{r3, pc}
 488              	.L55:
 489 000a 00BF     		.align	2
 490              	.L54:
 491 000c 00000000 		.word	hdma_i2c1_tx
 492              		.cfi_endproc
 493              	.LFE232:
 495              		.section	.text.TIM1_TRG_COM_TIM11_IRQHandler,"ax",%progbits
 496              		.align	1
 497              		.global	TIM1_TRG_COM_TIM11_IRQHandler
 498              		.syntax unified
 499              		.thumb
 500              		.thumb_func
 502              	TIM1_TRG_COM_TIM11_IRQHandler:
 503              	.LFB233:
 364:Core/Src/stm32f4xx_it.c **** /**
 365:Core/Src/stm32f4xx_it.c ****   * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt
 366:Core/Src/stm32f4xx_it.c ****   */
 367:Core/Src/stm32f4xx_it.c **** void TIM1_TRG_COM_TIM11_IRQHandler(void)
 368:Core/Src/stm32f4xx_it.c **** {
 504              		.loc 1 368 1 is_stmt 1 view -0
 505              		.cfi_startproc
 506              		@ args = 0, pretend = 0, frame = 0
 507              		@ frame_needed = 0, uses_anonymous_args = 0
 508 0000 08B5     		push	{r3, lr}
 509              	.LCFI11:
 510              		.cfi_def_cfa_offset 8
 511              		.cfi_offset 3, -8
 512              		.cfi_offset 14, -4
 369:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */
 370:Core/Src/stm32f4xx_it.c **** 
 371:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
 372:Core/Src/stm32f4xx_it.c ****   HAL_TIM_IRQHandler(&htim11);
 513              		.loc 1 372 3 view .LVU56
ARM GAS  /var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s 			page 16


 514 0002 0248     		ldr	r0, .L58
 515 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 516              	.LVL11:
 373:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */
 374:Core/Src/stm32f4xx_it.c **** 
 375:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
 376:Core/Src/stm32f4xx_it.c **** }
 517              		.loc 1 376 1 is_stmt 0 view .LVU57
 518 0008 08BD     		pop	{r3, pc}
 519              	.L59:
 520 000a 00BF     		.align	2
 521              	.L58:
 522 000c 00000000 		.word	htim11
 523              		.cfi_endproc
 524              	.LFE233:
 526              		.text
 527              	.Letext0:
 528              		.file 2 "/Users/echo/Development/arm-gnu-toolchain/arm64-arm-none-eabi12/arm-none-eabi/include/mac
 529              		.file 3 "/Users/echo/Development/arm-gnu-toolchain/arm64-arm-none-eabi12/arm-none-eabi/include/sys
 530              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 531              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 532              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 533              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 534              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 535              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
ARM GAS  /var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_it.c
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:21     .text.NMI_Handler:00000000 $t
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:27     .text.NMI_Handler:00000000 NMI_Handler
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:44     .text.HardFault_Handler:00000000 $t
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:50     .text.HardFault_Handler:00000000 HardFault_Handler
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:67     .text.MemManage_Handler:00000000 $t
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:73     .text.MemManage_Handler:00000000 MemManage_Handler
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:90     .text.BusFault_Handler:00000000 $t
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:96     .text.BusFault_Handler:00000000 BusFault_Handler
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:113    .text.UsageFault_Handler:00000000 $t
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:119    .text.UsageFault_Handler:00000000 UsageFault_Handler
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:136    .text.DebugMon_Handler:00000000 $t
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:142    .text.DebugMon_Handler:00000000 DebugMon_Handler
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:155    .text.DMA1_Stream1_IRQHandler:00000000 $t
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:161    .text.DMA1_Stream1_IRQHandler:00000000 DMA1_Stream1_IRQHandler
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:181    .text.DMA1_Stream1_IRQHandler:0000000c $d
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:186    .text.DMA1_Stream3_IRQHandler:00000000 $t
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:192    .text.DMA1_Stream3_IRQHandler:00000000 DMA1_Stream3_IRQHandler
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:212    .text.DMA1_Stream3_IRQHandler:0000000c $d
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:217    .text.DMA1_Stream4_IRQHandler:00000000 $t
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:223    .text.DMA1_Stream4_IRQHandler:00000000 DMA1_Stream4_IRQHandler
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:243    .text.DMA1_Stream4_IRQHandler:0000000c $d
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:248    .text.DMA1_Stream5_IRQHandler:00000000 $t
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:254    .text.DMA1_Stream5_IRQHandler:00000000 DMA1_Stream5_IRQHandler
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:274    .text.DMA1_Stream5_IRQHandler:0000000c $d
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:279    .text.USART1_IRQHandler:00000000 $t
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:285    .text.USART1_IRQHandler:00000000 USART1_IRQHandler
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:305    .text.USART1_IRQHandler:0000000c $d
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:310    .text.DMA2_Stream5_IRQHandler:00000000 $t
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:316    .text.DMA2_Stream5_IRQHandler:00000000 DMA2_Stream5_IRQHandler
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:336    .text.DMA2_Stream5_IRQHandler:0000000c $d
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:341    .text.DMA2_Stream7_IRQHandler:00000000 $t
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:347    .text.DMA2_Stream7_IRQHandler:00000000 DMA2_Stream7_IRQHandler
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:367    .text.DMA2_Stream7_IRQHandler:0000000c $d
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:372    .text.DMA1_Stream0_IRQHandler:00000000 $t
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:378    .text.DMA1_Stream0_IRQHandler:00000000 DMA1_Stream0_IRQHandler
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:398    .text.DMA1_Stream0_IRQHandler:0000000c $d
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:403    .text.I2C1_EV_IRQHandler:00000000 $t
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:409    .text.I2C1_EV_IRQHandler:00000000 I2C1_EV_IRQHandler
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:429    .text.I2C1_EV_IRQHandler:0000000c $d
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:434    .text.I2C1_ER_IRQHandler:00000000 $t
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:440    .text.I2C1_ER_IRQHandler:00000000 I2C1_ER_IRQHandler
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:460    .text.I2C1_ER_IRQHandler:0000000c $d
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:465    .text.DMA1_Stream7_IRQHandler:00000000 $t
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:471    .text.DMA1_Stream7_IRQHandler:00000000 DMA1_Stream7_IRQHandler
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:491    .text.DMA1_Stream7_IRQHandler:0000000c $d
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:496    .text.TIM1_TRG_COM_TIM11_IRQHandler:00000000 $t
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:502    .text.TIM1_TRG_COM_TIM11_IRQHandler:00000000 TIM1_TRG_COM_TIM11_IRQHandler
/var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s:522    .text.TIM1_TRG_COM_TIM11_IRQHandler:0000000c $d

UNDEFINED SYMBOLS
HAL_DMA_IRQHandler
hdma_tim2_ch3_up
hdma_tim5_ch4_trig
hdma_tim5_ch2
hdma_tim2_ch1
ARM GAS  /var/folders/mn/k5wp23016n9dfxcgh9w5nftw0000gn/T//ccORO084.s 			page 18


HAL_UART_IRQHandler
UART1_Handler
hdma_usart1_rx
hdma_usart1_tx
hdma_i2c1_rx
HAL_I2C_EV_IRQHandler
hi2c1
HAL_I2C_ER_IRQHandler
hdma_i2c1_tx
HAL_TIM_IRQHandler
htim11
