# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../servo_controller.srcs/sources_1/new/segm_control.vhd" \
"../../../../servo_controller.srcs/sim_1/new/tb_segm_control.vhd" \

# Do not sort compile order
nosort
