Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Sep  6 17:41:38 2025
| Host         : DESKTOP-7OBFH0V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (8)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: u_clk_manager/special_clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.530        0.000                      0                  233        0.205        0.000                      0                  233        3.500        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.530        0.000                      0                  233        0.205        0.000                      0                  233        3.500        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 u_clk_manager/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 3.185ns (58.257%)  route 2.282ns (41.743%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.738     5.407    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  u_clk_manager/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  u_clk_manager/counter_reg[3]/Q
                         net (fo=2, routed)           1.193     7.055    u_clk_manager/counter_reg[3]
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.179 r  u_clk_manager/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.179    u_clk_manager/i__carry_i_3__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  u_clk_manager/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_clk_manager/counter1_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  u_clk_manager/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.829    u_clk_manager/counter1_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 f  u_clk_manager/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=35, routed)          1.090     9.148    u_clk_manager/counter12_in
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.310     9.458 r  u_clk_manager/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.458    u_clk_manager/counter[0]_i_5_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.856 r  u_clk_manager/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u_clk_manager/counter_reg[0]_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  u_clk_manager/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    u_clk_manager/counter_reg[4]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  u_clk_manager/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    u_clk_manager/counter_reg[8]_i_1_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  u_clk_manager/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    u_clk_manager/counter_reg[12]_i_1_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.312 r  u_clk_manager/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.312    u_clk_manager/counter_reg[16]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.426 r  u_clk_manager/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.426    u_clk_manager/counter_reg[20]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.540 r  u_clk_manager/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.540    u_clk_manager/counter_reg[24]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.874 r  u_clk_manager/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.874    u_clk_manager/counter_reg[28]_i_1_n_6
    SLICE_X36Y62         FDRE                                         r  u_clk_manager/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.558    12.950    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  u_clk_manager/counter_reg[29]/C
                         clock pessimism              0.428    13.378    
                         clock uncertainty           -0.035    13.342    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.062    13.404    u_clk_manager/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 u_clk_manager/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 3.164ns (58.096%)  route 2.282ns (41.904%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.738     5.407    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  u_clk_manager/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  u_clk_manager/counter_reg[3]/Q
                         net (fo=2, routed)           1.193     7.055    u_clk_manager/counter_reg[3]
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.179 r  u_clk_manager/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.179    u_clk_manager/i__carry_i_3__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  u_clk_manager/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_clk_manager/counter1_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  u_clk_manager/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.829    u_clk_manager/counter1_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 f  u_clk_manager/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=35, routed)          1.090     9.148    u_clk_manager/counter12_in
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.310     9.458 r  u_clk_manager/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.458    u_clk_manager/counter[0]_i_5_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.856 r  u_clk_manager/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u_clk_manager/counter_reg[0]_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  u_clk_manager/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    u_clk_manager/counter_reg[4]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  u_clk_manager/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    u_clk_manager/counter_reg[8]_i_1_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  u_clk_manager/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    u_clk_manager/counter_reg[12]_i_1_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.312 r  u_clk_manager/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.312    u_clk_manager/counter_reg[16]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.426 r  u_clk_manager/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.426    u_clk_manager/counter_reg[20]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.540 r  u_clk_manager/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.540    u_clk_manager/counter_reg[24]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.853 r  u_clk_manager/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.853    u_clk_manager/counter_reg[28]_i_1_n_4
    SLICE_X36Y62         FDRE                                         r  u_clk_manager/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.558    12.950    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  u_clk_manager/counter_reg[31]/C
                         clock pessimism              0.428    13.378    
                         clock uncertainty           -0.035    13.342    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.062    13.404    u_clk_manager/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 u_clk_manager/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 3.090ns (57.518%)  route 2.282ns (42.481%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.738     5.407    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  u_clk_manager/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  u_clk_manager/counter_reg[3]/Q
                         net (fo=2, routed)           1.193     7.055    u_clk_manager/counter_reg[3]
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.179 r  u_clk_manager/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.179    u_clk_manager/i__carry_i_3__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  u_clk_manager/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_clk_manager/counter1_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  u_clk_manager/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.829    u_clk_manager/counter1_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 f  u_clk_manager/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=35, routed)          1.090     9.148    u_clk_manager/counter12_in
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.310     9.458 r  u_clk_manager/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.458    u_clk_manager/counter[0]_i_5_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.856 r  u_clk_manager/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u_clk_manager/counter_reg[0]_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  u_clk_manager/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    u_clk_manager/counter_reg[4]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  u_clk_manager/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    u_clk_manager/counter_reg[8]_i_1_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  u_clk_manager/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    u_clk_manager/counter_reg[12]_i_1_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.312 r  u_clk_manager/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.312    u_clk_manager/counter_reg[16]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.426 r  u_clk_manager/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.426    u_clk_manager/counter_reg[20]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.540 r  u_clk_manager/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.540    u_clk_manager/counter_reg[24]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.779 r  u_clk_manager/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.779    u_clk_manager/counter_reg[28]_i_1_n_5
    SLICE_X36Y62         FDRE                                         r  u_clk_manager/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.558    12.950    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  u_clk_manager/counter_reg[30]/C
                         clock pessimism              0.428    13.378    
                         clock uncertainty           -0.035    13.342    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.062    13.404    u_clk_manager/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 u_clk_manager/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 3.074ns (57.392%)  route 2.282ns (42.608%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.738     5.407    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  u_clk_manager/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  u_clk_manager/counter_reg[3]/Q
                         net (fo=2, routed)           1.193     7.055    u_clk_manager/counter_reg[3]
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.179 r  u_clk_manager/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.179    u_clk_manager/i__carry_i_3__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  u_clk_manager/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_clk_manager/counter1_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  u_clk_manager/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.829    u_clk_manager/counter1_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 f  u_clk_manager/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=35, routed)          1.090     9.148    u_clk_manager/counter12_in
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.310     9.458 r  u_clk_manager/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.458    u_clk_manager/counter[0]_i_5_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.856 r  u_clk_manager/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u_clk_manager/counter_reg[0]_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  u_clk_manager/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    u_clk_manager/counter_reg[4]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  u_clk_manager/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    u_clk_manager/counter_reg[8]_i_1_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  u_clk_manager/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    u_clk_manager/counter_reg[12]_i_1_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.312 r  u_clk_manager/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.312    u_clk_manager/counter_reg[16]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.426 r  u_clk_manager/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.426    u_clk_manager/counter_reg[20]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.540 r  u_clk_manager/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.540    u_clk_manager/counter_reg[24]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.763 r  u_clk_manager/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.763    u_clk_manager/counter_reg[28]_i_1_n_7
    SLICE_X36Y62         FDRE                                         r  u_clk_manager/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.558    12.950    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  u_clk_manager/counter_reg[28]/C
                         clock pessimism              0.428    13.378    
                         clock uncertainty           -0.035    13.342    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.062    13.404    u_clk_manager/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 u_clk_manager/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 3.071ns (57.368%)  route 2.282ns (42.632%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.738     5.407    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  u_clk_manager/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  u_clk_manager/counter_reg[3]/Q
                         net (fo=2, routed)           1.193     7.055    u_clk_manager/counter_reg[3]
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.179 r  u_clk_manager/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.179    u_clk_manager/i__carry_i_3__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  u_clk_manager/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_clk_manager/counter1_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  u_clk_manager/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.829    u_clk_manager/counter1_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 f  u_clk_manager/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=35, routed)          1.090     9.148    u_clk_manager/counter12_in
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.310     9.458 r  u_clk_manager/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.458    u_clk_manager/counter[0]_i_5_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.856 r  u_clk_manager/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u_clk_manager/counter_reg[0]_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  u_clk_manager/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    u_clk_manager/counter_reg[4]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  u_clk_manager/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    u_clk_manager/counter_reg[8]_i_1_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  u_clk_manager/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    u_clk_manager/counter_reg[12]_i_1_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.312 r  u_clk_manager/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.312    u_clk_manager/counter_reg[16]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.426 r  u_clk_manager/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.426    u_clk_manager/counter_reg[20]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.760 r  u_clk_manager/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.760    u_clk_manager/counter_reg[24]_i_1_n_6
    SLICE_X36Y61         FDRE                                         r  u_clk_manager/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.559    12.951    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y61         FDRE                                         r  u_clk_manager/counter_reg[25]/C
                         clock pessimism              0.428    13.379    
                         clock uncertainty           -0.035    13.343    
    SLICE_X36Y61         FDRE (Setup_fdre_C_D)        0.062    13.405    u_clk_manager/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 u_clk_manager/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 3.050ns (57.200%)  route 2.282ns (42.800%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.738     5.407    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  u_clk_manager/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  u_clk_manager/counter_reg[3]/Q
                         net (fo=2, routed)           1.193     7.055    u_clk_manager/counter_reg[3]
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.179 r  u_clk_manager/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.179    u_clk_manager/i__carry_i_3__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  u_clk_manager/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_clk_manager/counter1_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  u_clk_manager/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.829    u_clk_manager/counter1_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 f  u_clk_manager/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=35, routed)          1.090     9.148    u_clk_manager/counter12_in
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.310     9.458 r  u_clk_manager/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.458    u_clk_manager/counter[0]_i_5_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.856 r  u_clk_manager/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u_clk_manager/counter_reg[0]_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  u_clk_manager/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    u_clk_manager/counter_reg[4]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  u_clk_manager/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    u_clk_manager/counter_reg[8]_i_1_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  u_clk_manager/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    u_clk_manager/counter_reg[12]_i_1_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.312 r  u_clk_manager/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.312    u_clk_manager/counter_reg[16]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.426 r  u_clk_manager/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.426    u_clk_manager/counter_reg[20]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.739 r  u_clk_manager/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.739    u_clk_manager/counter_reg[24]_i_1_n_4
    SLICE_X36Y61         FDRE                                         r  u_clk_manager/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.559    12.951    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y61         FDRE                                         r  u_clk_manager/counter_reg[27]/C
                         clock pessimism              0.428    13.379    
                         clock uncertainty           -0.035    13.343    
    SLICE_X36Y61         FDRE (Setup_fdre_C_D)        0.062    13.405    u_clk_manager/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 u_clk_manager/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 2.976ns (56.597%)  route 2.282ns (43.403%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.738     5.407    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  u_clk_manager/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  u_clk_manager/counter_reg[3]/Q
                         net (fo=2, routed)           1.193     7.055    u_clk_manager/counter_reg[3]
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.179 r  u_clk_manager/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.179    u_clk_manager/i__carry_i_3__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  u_clk_manager/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_clk_manager/counter1_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  u_clk_manager/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.829    u_clk_manager/counter1_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 f  u_clk_manager/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=35, routed)          1.090     9.148    u_clk_manager/counter12_in
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.310     9.458 r  u_clk_manager/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.458    u_clk_manager/counter[0]_i_5_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.856 r  u_clk_manager/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u_clk_manager/counter_reg[0]_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  u_clk_manager/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    u_clk_manager/counter_reg[4]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  u_clk_manager/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    u_clk_manager/counter_reg[8]_i_1_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  u_clk_manager/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    u_clk_manager/counter_reg[12]_i_1_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.312 r  u_clk_manager/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.312    u_clk_manager/counter_reg[16]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.426 r  u_clk_manager/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.426    u_clk_manager/counter_reg[20]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.665 r  u_clk_manager/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.665    u_clk_manager/counter_reg[24]_i_1_n_5
    SLICE_X36Y61         FDRE                                         r  u_clk_manager/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.559    12.951    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y61         FDRE                                         r  u_clk_manager/counter_reg[26]/C
                         clock pessimism              0.428    13.379    
                         clock uncertainty           -0.035    13.343    
    SLICE_X36Y61         FDRE (Setup_fdre_C_D)        0.062    13.405    u_clk_manager/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                         -10.665    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 u_clk_manager/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 2.960ns (56.465%)  route 2.282ns (43.535%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.738     5.407    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  u_clk_manager/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  u_clk_manager/counter_reg[3]/Q
                         net (fo=2, routed)           1.193     7.055    u_clk_manager/counter_reg[3]
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.179 r  u_clk_manager/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.179    u_clk_manager/i__carry_i_3__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  u_clk_manager/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_clk_manager/counter1_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  u_clk_manager/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.829    u_clk_manager/counter1_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 f  u_clk_manager/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=35, routed)          1.090     9.148    u_clk_manager/counter12_in
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.310     9.458 r  u_clk_manager/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.458    u_clk_manager/counter[0]_i_5_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.856 r  u_clk_manager/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u_clk_manager/counter_reg[0]_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  u_clk_manager/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    u_clk_manager/counter_reg[4]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  u_clk_manager/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    u_clk_manager/counter_reg[8]_i_1_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  u_clk_manager/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    u_clk_manager/counter_reg[12]_i_1_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.312 r  u_clk_manager/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.312    u_clk_manager/counter_reg[16]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.426 r  u_clk_manager/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.426    u_clk_manager/counter_reg[20]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.649 r  u_clk_manager/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.649    u_clk_manager/counter_reg[24]_i_1_n_7
    SLICE_X36Y61         FDRE                                         r  u_clk_manager/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.559    12.951    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y61         FDRE                                         r  u_clk_manager/counter_reg[24]/C
                         clock pessimism              0.428    13.379    
                         clock uncertainty           -0.035    13.343    
    SLICE_X36Y61         FDRE (Setup_fdre_C_D)        0.062    13.405    u_clk_manager/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 u_clk_manager/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 2.957ns (56.440%)  route 2.282ns (43.560%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.738     5.407    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  u_clk_manager/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  u_clk_manager/counter_reg[3]/Q
                         net (fo=2, routed)           1.193     7.055    u_clk_manager/counter_reg[3]
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.179 r  u_clk_manager/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.179    u_clk_manager/i__carry_i_3__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  u_clk_manager/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_clk_manager/counter1_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  u_clk_manager/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.829    u_clk_manager/counter1_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 f  u_clk_manager/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=35, routed)          1.090     9.148    u_clk_manager/counter12_in
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.310     9.458 r  u_clk_manager/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.458    u_clk_manager/counter[0]_i_5_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.856 r  u_clk_manager/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u_clk_manager/counter_reg[0]_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  u_clk_manager/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    u_clk_manager/counter_reg[4]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  u_clk_manager/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    u_clk_manager/counter_reg[8]_i_1_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  u_clk_manager/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    u_clk_manager/counter_reg[12]_i_1_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.312 r  u_clk_manager/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.312    u_clk_manager/counter_reg[16]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.646 r  u_clk_manager/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.646    u_clk_manager/counter_reg[20]_i_1_n_6
    SLICE_X36Y60         FDRE                                         r  u_clk_manager/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.560    12.952    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  u_clk_manager/counter_reg[21]/C
                         clock pessimism              0.428    13.380    
                         clock uncertainty           -0.035    13.344    
    SLICE_X36Y60         FDRE (Setup_fdre_C_D)        0.062    13.406    u_clk_manager/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.406    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 u_clk_manager/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 2.936ns (56.265%)  route 2.282ns (43.735%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.738     5.407    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  u_clk_manager/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  u_clk_manager/counter_reg[3]/Q
                         net (fo=2, routed)           1.193     7.055    u_clk_manager/counter_reg[3]
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.179 r  u_clk_manager/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.179    u_clk_manager/i__carry_i_3__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  u_clk_manager/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_clk_manager/counter1_inferred__0/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  u_clk_manager/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.829    u_clk_manager/counter1_inferred__0/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 f  u_clk_manager/counter1_inferred__0/i__carry__1/CO[2]
                         net (fo=35, routed)          1.090     9.148    u_clk_manager/counter12_in
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.310     9.458 r  u_clk_manager/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.458    u_clk_manager/counter[0]_i_5_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.856 r  u_clk_manager/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.856    u_clk_manager/counter_reg[0]_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.970 r  u_clk_manager/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    u_clk_manager/counter_reg[4]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  u_clk_manager/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    u_clk_manager/counter_reg[8]_i_1_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  u_clk_manager/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    u_clk_manager/counter_reg[12]_i_1_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.312 r  u_clk_manager/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.312    u_clk_manager/counter_reg[16]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.625 r  u_clk_manager/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.625    u_clk_manager/counter_reg[20]_i_1_n_4
    SLICE_X36Y60         FDRE                                         r  u_clk_manager/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.560    12.952    u_clk_manager/clk_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  u_clk_manager/counter_reg[23]/C
                         clock pessimism              0.428    13.380    
                         clock uncertainty           -0.035    13.344    
    SLICE_X36Y60         FDRE (Setup_fdre_C_D)        0.062    13.406    u_clk_manager/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.406    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  2.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_apuesta/sw2_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_apuesta/guess_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.588     1.500    u_apuesta/clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  u_apuesta/sw2_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  u_apuesta/sw2_r_reg/Q
                         net (fo=3, routed)           0.126     1.768    u_apuesta/sw2_r
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  u_apuesta/guess[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    u_apuesta/guess[2]_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  u_apuesta/guess_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.857     2.016    u_apuesta/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  u_apuesta/guess_reg[2]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.092     1.607    u_apuesta/guess_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_clk_manager/running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_clk_manager/special_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.235%)  route 0.083ns (26.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.583     1.495    u_clk_manager/clk_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  u_clk_manager/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.128     1.623 r  u_clk_manager/running_reg/Q
                         net (fo=4, routed)           0.083     1.706    u_clk_manager/running_reg_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I4_O)        0.099     1.805 r  u_clk_manager/special_clk_i_1/O
                         net (fo=1, routed)           0.000     1.805    u_clk_manager/special_clk_i_1_n_0
    SLICE_X39Y62         FDRE                                         r  u_clk_manager/special_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.852     2.011    u_clk_manager/clk_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  u_clk_manager/special_clk_reg/C
                         clock pessimism             -0.516     1.495    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.091     1.586    u_clk_manager/special_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 settings_menu/FSM_onehot_difficulty_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            settings_menu/level_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.649%)  route 0.174ns (48.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.587     1.499    settings_menu/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  settings_menu/FSM_onehot_difficulty_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.640 f  settings_menu/FSM_onehot_difficulty_reg[0]/Q
                         net (fo=9, routed)           0.174     1.814    settings_menu/FSM_onehot_difficulty_reg_n_0_[0]
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.859 r  settings_menu/level[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    settings_menu/level[2]_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  settings_menu/level_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.857     2.016    settings_menu/clk_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  settings_menu/level_reg[2]/C
                         clock pessimism             -0.504     1.512    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.120     1.632    settings_menu/level_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_apuesta/sw0_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_apuesta/guess_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.189ns (53.650%)  route 0.163ns (46.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.587     1.499    u_apuesta/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  u_apuesta/sw0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  u_apuesta/sw0_r_reg/Q
                         net (fo=5, routed)           0.163     1.804    u_apuesta/sw0_r
    SLICE_X43Y57         LUT4 (Prop_lut4_I2_O)        0.048     1.852 r  u_apuesta/guess[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    u_apuesta/guess[1]_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  u_apuesta/guess_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.857     2.016    u_apuesta/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  u_apuesta/guess_reg[1]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.107     1.622    u_apuesta/guess_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 settings_menu/FSM_onehot_difficulty_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            settings_menu/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.227ns (61.305%)  route 0.143ns (38.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.587     1.499    settings_menu/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  settings_menu/FSM_onehot_difficulty_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.128     1.627 r  settings_menu/FSM_onehot_difficulty_reg[3]/Q
                         net (fo=8, routed)           0.143     1.771    settings_menu/FSM_onehot_difficulty_reg_n_0_[3]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.099     1.870 r  settings_menu/led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    settings_menu/difficulty_reg[1]
    SLICE_X42Y58         FDRE                                         r  settings_menu/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.857     2.016    settings_menu/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  settings_menu/led_reg[1]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.121     1.636    settings_menu/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 settings_menu/FSM_onehot_difficulty_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            settings_menu/level_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.056%)  route 0.186ns (49.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.587     1.499    settings_menu/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  settings_menu/FSM_onehot_difficulty_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  settings_menu/FSM_onehot_difficulty_reg[2]/Q
                         net (fo=9, routed)           0.186     1.826    settings_menu/FSM_onehot_difficulty_reg_n_0_[2]
    SLICE_X42Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.871 r  settings_menu/level[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    settings_menu/level[0]_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  settings_menu/level_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.857     2.016    settings_menu/clk_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  settings_menu/level_reg[0]/C
                         clock pessimism             -0.504     1.512    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.121     1.633    settings_menu/level_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_apuesta/sw0_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_apuesta/guess_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.252%)  route 0.163ns (46.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.587     1.499    u_apuesta/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  u_apuesta/sw0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.640 f  u_apuesta/sw0_r_reg/Q
                         net (fo=5, routed)           0.163     1.804    u_apuesta/sw0_r
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  u_apuesta/guess[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    u_apuesta/guess16_out
    SLICE_X43Y57         FDRE                                         r  u_apuesta/guess_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.857     2.016    u_apuesta/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  u_apuesta/guess_reg[0]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.091     1.606    u_apuesta/guess_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 settings_menu/FSM_onehot_difficulty_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            settings_menu/FSM_onehot_difficulty_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.744%)  route 0.174ns (55.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.587     1.499    settings_menu/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  settings_menu/FSM_onehot_difficulty_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  settings_menu/FSM_onehot_difficulty_reg[0]/Q
                         net (fo=9, routed)           0.174     1.814    settings_menu/FSM_onehot_difficulty_reg_n_0_[0]
    SLICE_X43Y59         FDRE                                         r  settings_menu/FSM_onehot_difficulty_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.857     2.016    settings_menu/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  settings_menu/FSM_onehot_difficulty_reg[1]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.071     1.570    settings_menu/FSM_onehot_difficulty_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_apuesta/sw1_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_apuesta/guess_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.515%)  route 0.168ns (47.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.588     1.500    u_apuesta/clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  u_apuesta/sw1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  u_apuesta/sw1_r_reg/Q
                         net (fo=4, routed)           0.168     1.809    u_apuesta/sw1_r
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.854 r  u_apuesta/guess[3]_i_2/O
                         net (fo=1, routed)           0.000     1.854    u_apuesta/guess[3]_i_2_n_0
    SLICE_X43Y57         FDRE                                         r  u_apuesta/guess_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.857     2.016    u_apuesta/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  u_apuesta/guess_reg[3]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.092     1.607    u_apuesta/guess_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 settings_menu/FSM_onehot_difficulty_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            settings_menu/level_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.220%)  route 0.156ns (40.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.587     1.499    settings_menu/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  settings_menu/FSM_onehot_difficulty_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.128     1.627 f  settings_menu/FSM_onehot_difficulty_reg[3]/Q
                         net (fo=8, routed)           0.156     1.784    settings_menu/FSM_onehot_difficulty_reg_n_0_[3]
    SLICE_X42Y60         LUT6 (Prop_lut6_I4_O)        0.099     1.883 r  settings_menu/level[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    settings_menu/level[1]_i_1_n_0
    SLICE_X42Y60         FDRE                                         r  settings_menu/level_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.856     2.015    settings_menu/clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  settings_menu/level_reg[1]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.120     1.634    settings_menu/level_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y64    rgb_b_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y64    rgb_g_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y59    settings_menu/FSM_onehot_difficulty_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y59    settings_menu/FSM_onehot_difficulty_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y59    settings_menu/FSM_onehot_difficulty_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y59    settings_menu/FSM_onehot_difficulty_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y58    settings_menu/led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y58    settings_menu/led_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y58    settings_menu/led_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y64    rgb_b_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y64    rgb_g_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58    settings_menu/led_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58    settings_menu/led_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58    settings_menu/led_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58    settings_menu/led_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y58    u_apuesta/sw0_r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y56    u_apuesta/sw1_r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y56    u_apuesta/sw2_r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y56    u_apuesta/sw3_r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y64    rgb_b_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y64    rgb_b_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y64    rgb_g_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y64    rgb_g_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59    settings_menu/FSM_onehot_difficulty_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59    settings_menu/FSM_onehot_difficulty_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59    settings_menu/FSM_onehot_difficulty_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59    settings_menu/FSM_onehot_difficulty_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59    settings_menu/FSM_onehot_difficulty_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59    settings_menu/FSM_onehot_difficulty_reg[2]/C



