<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_function.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_function.v</a>
defines: 
time_elapsed: 0.007s
ram usage: 9068 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_function.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_function.v</a>
=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+22e69b13a
	Revision: v8.0.0-2253-g22e69b13a
	Compiled: 2020-07-29T16:22:29
	Compiler: GNU 7.5.0 on Linux-4.15.0-1077-gcp x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: code_hdl_models_parity_using_function.v
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_function.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_function.v</a> to parse list
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	parity_using_function
==========================
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[0] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[1] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[2] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[3] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[4] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[5] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[6] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[7] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[8] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[9] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[10] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[11] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[12] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[13] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[14] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[15] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[16] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[17] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[18] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[19] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[20] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[21] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[22] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[23] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[24] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[25] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[26] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[27] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[28] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[29] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[30] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Warning::NETLIST code_hdl_models_parity_using_function.v:27 This function port data_in[31] is unused in module parity
27: assign parity_out = parity(data_in);
           ^~~~
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin
	Blif file available at  odin.blif

	==== Stats ====
Number of &lt;FF_NODE&gt; node:                 0
Number of &lt;INPUT_NODE&gt; node:              0
Number of &lt;OUTPUT_NODE&gt; node:             1
Number of &lt;CLOCK_NODE&gt; node:              0
Number of &lt;GENERIC&gt; node:                 9
Total estimated number of lut:            9
Total number of node:                     9
Longest path:                             7
Average path:                             6

Elaboration Time: 3.3ms
--------------------------------------------------------------------

--------------------------------------------------------------------
Total time: 3.5ms
Odin ran with exit status: 0
Odin II took 0.00 seconds (max_rss 8.9 MiB)

</pre>
</body>