From 746b4c8606c9ea7728ef0b849e4814b55161d82c Mon Sep 17 00:00:00 2001
From: Finley Xiao <finley.xiao@rock-chips.com>
Date: Thu, 30 Apr 2020 16:56:52 +0800
Subject: [PATCH] arm64: dts: rockchip: rk3368: Add leakage temperature and
 voltage for cpu

Change-Id: I4228a3d5787e29ea697cd022575132cca31c4fb5
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
---
 arch/arm64/boot/dts/rockchip/rk3368.dtsi | 18 ++++++++++++++----
 1 file changed, 14 insertions(+), 4 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk3368.dtsi b/arch/arm64/boot/dts/rockchip/rk3368.dtsi
index 67522d91f891..0f923841a1eb 100644
--- a/arch/arm64/boot/dts/rockchip/rk3368.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3368.dtsi
@@ -187,8 +187,9 @@
 			1   24   0
 			25  254  1
 		>;
-		nvmem-cells = <&cpu_leakage>;
-		nvmem-cell-names = "cpu_leakage";
+		nvmem-cells = <&cpu_leakage>, <&leakage_temp>, <&leakage_volt>;
+		nvmem-cell-names = "cpu_leakage", "leakage_temp",
+				   "leakage_volt";
 		rockchip,reboot-freq = <816000>;
 
 		opp-216000000 {
@@ -250,8 +251,9 @@
 			25  50   1
 			51  254  2
 		>;
-		nvmem-cells = <&cpu_leakage>;
-		nvmem-cell-names = "cpu_leakage";
+		nvmem-cells = <&cpu_leakage>, <&leakage_temp>, <&leakage_volt>;
+		nvmem-cell-names = "cpu_leakage", "leakage_temp",
+				   "leakage_volt";
 		rockchip,reboot-freq = <816000>;
 
 		opp-216000000 {
@@ -1856,6 +1858,14 @@
 		cpu_leakage: cpu-leakage@17 {
 			reg = <0x17 0x1>;
 		};
+		leakage_volt: leakage-volt@1a {
+			reg = <0x1a 0x1>;
+			bits = <7 1>;
+		};
+		leakage_temp: leakage-temp@1e {
+			reg = <0x1e 0x1>;
+			bits = <1 7>;
+		};
 		temp_adjust: temp-adjust@1f {
 			reg = <0x1f 0x1>;
 		};
-- 
2.35.3

