## Log
- Looked through current BitstreamEvolution code for generating asc files
	- I don't think we will need any changes to get the new chips in a working state?
	- Need to deal with DSP and internal oscillators 
- Making firmware for uploading to ice40 with stdio
	- time from connection to fpga reboot being finished is 0.7s
## Next
- [ ]

[[work_log_jackson/2025-10-03|prev]] [[work_log_jackson/2025-10-07|next]]
