$date
	Fri Dec 19 15:02:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_ff_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ r $end
$var reg 1 % rst $end
$var reg 1 & s $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 ! qn $end
$var wire 1 $ r $end
$var wire 1 % rst $end
$var wire 1 & s $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
1%
0$
0#
0"
1!
$end
#5
1#
#10
0#
0%
#15
1#
#20
0#
1$
#25
1#
#30
0#
0$
1&
#35
0!
1"
1#
#40
0#
1$
#45
1!
0"
1#
#50
0#
0&
#55
1#
#60
0#
1&
#65
0!
1"
1#
#70
0#
