-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_make_win97 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    s_pix_i_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    s_pix_i_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    s_pix_i_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    s_pix_i_empty_n : IN STD_LOGIC;
    s_pix_i_read : OUT STD_LOGIC;
    s_win_i_din : OUT STD_LOGIC_VECTOR (2592 downto 0);
    s_win_i_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    s_win_i_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    s_win_i_full_n : IN STD_LOGIC;
    s_win_i_write : OUT STD_LOGIC;
    h0 : IN STD_LOGIC_VECTOR (8 downto 0);
    p_read : IN STD_LOGIC_VECTOR (7 downto 0);
    h0_c_din : OUT STD_LOGIC_VECTOR (8 downto 0);
    h0_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    h0_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    h0_c_full_n : IN STD_LOGIC;
    h0_c_write : OUT STD_LOGIC;
    tw_eff_loc_i_c_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    tw_eff_loc_i_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    tw_eff_loc_i_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    tw_eff_loc_i_c_full_n : IN STD_LOGIC;
    tw_eff_loc_i_c_write : OUT STD_LOGIC );
end;


architecture behav of srcnn_make_win97 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv9_10 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv9_C : STD_LOGIC_VECTOR (8 downto 0) := "000001100";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal h0_c_blk_n : STD_LOGIC;
    signal tw_eff_loc_i_c_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal PH_fu_131_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal PH_reg_166 : STD_LOGIC_VECTOR (8 downto 0);
    signal PW_fu_140_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal PW_reg_172 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal mul_ln145_fu_154_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln145_reg_177 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start : STD_LOGIC;
    signal grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_done : STD_LOGIC;
    signal grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_idle : STD_LOGIC;
    signal grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_ready : STD_LOGIC;
    signal grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_pix_i_read : STD_LOGIC;
    signal grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_win_i_din : STD_LOGIC_VECTOR (2592 downto 0);
    signal grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_win_i_write : STD_LOGIC;
    signal grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln978_fu_95_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln977_fu_109_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_101_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln978_fu_113_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal th_eff_fu_119_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal th_eff_cast_i_fu_127_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_read_cast_fu_137_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln145_fu_154_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln145_fu_154_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal mul_ln145_fu_154_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln145_fu_154_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_make_win97_Pipeline_win9x9_read_pix IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_pix_i_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        s_pix_i_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
        s_pix_i_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
        s_pix_i_empty_n : IN STD_LOGIC;
        s_pix_i_read : OUT STD_LOGIC;
        s_win_i_din : OUT STD_LOGIC_VECTOR (2592 downto 0);
        s_win_i_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        s_win_i_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        s_win_i_full_n : IN STD_LOGIC;
        s_win_i_write : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (16 downto 0);
        zext_ln125 : IN STD_LOGIC_VECTOR (8 downto 0);
        zext_ln124 : IN STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component srcnn_mul_9ns_9ns_17_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;



begin
    grp_make_win97_Pipeline_win9x9_read_pix_fu_84 : component srcnn_make_win97_Pipeline_win9x9_read_pix
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start,
        ap_done => grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_done,
        ap_idle => grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_idle,
        ap_ready => grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_ready,
        s_pix_i_dout => s_pix_i_dout,
        s_pix_i_num_data_valid => ap_const_lv10_0,
        s_pix_i_fifo_cap => ap_const_lv10_0,
        s_pix_i_empty_n => s_pix_i_empty_n,
        s_pix_i_read => grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_pix_i_read,
        s_win_i_din => grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_win_i_din,
        s_win_i_num_data_valid => ap_const_lv7_0,
        s_win_i_fifo_cap => ap_const_lv7_0,
        s_win_i_full_n => s_win_i_full_n,
        s_win_i_write => grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_win_i_write,
        empty => mul_ln145_reg_177,
        zext_ln125 => PW_reg_172,
        zext_ln124 => PH_reg_166);

    mul_9ns_9ns_17_1_1_U284 : component srcnn_mul_9ns_9ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln145_fu_154_p0,
        din1 => mul_ln145_fu_154_p1,
        dout => mul_ln145_fu_154_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_ready = ap_const_logic_1)) then 
                    grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (tw_eff_loc_i_c_full_n = ap_const_logic_0) or (h0_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                PH_reg_166 <= PH_fu_131_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                PW_reg_172 <= PW_fu_140_p2;
                mul_ln145_reg_177 <= mul_ln145_fu_154_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, h0_c_full_n, tw_eff_loc_i_c_full_n, grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (tw_eff_loc_i_c_full_n = ap_const_logic_0) or (h0_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    PH_fu_131_p2 <= std_logic_vector(unsigned(th_eff_cast_i_fu_127_p1) + unsigned(ap_const_lv9_C));
    PW_fu_140_p2 <= std_logic_vector(unsigned(p_read_cast_fu_137_p1) + unsigned(ap_const_lv9_C));
    add_ln978_fu_95_p2 <= std_logic_vector(unsigned(h0) + unsigned(ap_const_lv9_10));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, h0_c_full_n, tw_eff_loc_i_c_full_n)
    begin
        if (((ap_start = ap_const_logic_0) or (tw_eff_loc_i_c_full_n = ap_const_logic_0) or (h0_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_done)
    begin
        if ((grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, h0_c_full_n, tw_eff_loc_i_c_full_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (tw_eff_loc_i_c_full_n = ap_const_logic_0) or (h0_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_done, ap_CS_fsm_state3)
    begin
        if (((grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_done, ap_CS_fsm_state3)
    begin
        if (((grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start <= grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start_reg;

    h0_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, h0_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            h0_c_blk_n <= h0_c_full_n;
        else 
            h0_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    h0_c_din <= h0;

    h0_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, h0_c_full_n, tw_eff_loc_i_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (tw_eff_loc_i_c_full_n = ap_const_logic_0) or (h0_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            h0_c_write <= ap_const_logic_1;
        else 
            h0_c_write <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln145_fu_154_p0 <= mul_ln145_fu_154_p00(9 - 1 downto 0);
    mul_ln145_fu_154_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(PH_reg_166),17));
    mul_ln145_fu_154_p1 <= mul_ln145_fu_154_p10(9 - 1 downto 0);
    mul_ln145_fu_154_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(PW_fu_140_p2),17));
    p_read_cast_fu_137_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read),9));

    s_pix_i_read_assign_proc : process(grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_pix_i_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            s_pix_i_read <= grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_pix_i_read;
        else 
            s_pix_i_read <= ap_const_logic_0;
        end if; 
    end process;

    s_win_i_din <= grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_win_i_din;

    s_win_i_write_assign_proc : process(grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_win_i_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            s_win_i_write <= grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_win_i_write;
        else 
            s_win_i_write <= ap_const_logic_0;
        end if; 
    end process;

    th_eff_cast_i_fu_127_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(th_eff_fu_119_p3),9));
    th_eff_fu_119_p3 <= 
        xor_ln978_fu_113_p2 when (tmp_fu_101_p3(0) = '1') else 
        ap_const_lv8_10;
    tmp_fu_101_p3 <= add_ln978_fu_95_p2(8 downto 8);
    trunc_ln977_fu_109_p1 <= h0(8 - 1 downto 0);

    tw_eff_loc_i_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tw_eff_loc_i_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tw_eff_loc_i_c_blk_n <= tw_eff_loc_i_c_full_n;
        else 
            tw_eff_loc_i_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tw_eff_loc_i_c_din <= p_read;

    tw_eff_loc_i_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, h0_c_full_n, tw_eff_loc_i_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (tw_eff_loc_i_c_full_n = ap_const_logic_0) or (h0_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tw_eff_loc_i_c_write <= ap_const_logic_1;
        else 
            tw_eff_loc_i_c_write <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln978_fu_113_p2 <= (trunc_ln977_fu_109_p1 xor ap_const_lv8_FF);
end behav;
