// Seed: 623973317
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri id_7,
    output tri1 id_8,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri0 id_12,
    input uwire id_13,
    input tri1 id_14,
    output tri0 id_15,
    input supply1 id_16,
    output wor id_17
);
  wire id_19;
  assign id_8 = 1;
  wire id_20;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input wire id_2,
    input tri1 id_3
    , id_12,
    input supply0 id_4,
    input wand id_5,
    output tri1 id_6,
    output wor id_7,
    output logic id_8,
    output tri id_9,
    output supply1 id_10
);
  always begin : LABEL_0
    id_12[1'b0] = 1;
  end
  module_0 modCall_1 (
      id_5,
      id_10,
      id_4,
      id_5,
      id_0,
      id_5,
      id_5,
      id_3,
      id_1,
      id_0,
      id_0,
      id_0,
      id_5,
      id_0,
      id_3,
      id_7,
      id_5,
      id_6
  );
  assign modCall_1.id_17 = 0;
  always id_8 = -1;
  assign id_9 = id_9++ > -1 <-> -1;
  wire [1 'b0 : 1] id_13;
  wire [  -1 : -1] id_14;
endmodule
