Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr  3 15:57:55 2020
| Host         : DESKTOP-8P8R3S1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.605      -89.849                     88                  296        0.123        0.000                      0                  296       -0.155       -0.309                       2                   211  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
sys_clk             {0.000 10.000}       20.000          50.000          
  clk_out1_clk_gen  {0.000 1.000}        2.000           500.000         
  clk_out3_clk_gen  {0.000 50.000}       100.000         10.000          
  clk_out4_clk_gen  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_gen  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out1_clk_gen       -2.605      -11.940                     26                   75        0.186        0.000                      0                   75       -0.155       -0.309                       2                    78  
  clk_out3_clk_gen                                                                                                                                                   49.500        0.000                       0                    38  
  clk_out4_clk_gen       12.371        0.000                      0                  118        0.145        0.000                      0                  118        9.500        0.000                       0                    91  
  clkfbout_clk_gen                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out4_clk_gen  clk_out1_clk_gen       -1.445      -77.909                     62                   62        0.127        0.000                      0                   62  
clk_out3_clk_gen  clk_out4_clk_gen       14.482        0.000                      0                   53        0.123        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  CLK_Global_u/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  CLK_Global_u/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  CLK_Global_u/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  CLK_Global_u/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  CLK_Global_u/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  CLK_Global_u/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_gen
  To Clock:  clk_out1_clk_gen

Setup :           26  Failing Endpoints,  Worst Slack       -2.605ns,  Total Violation      -11.940ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            2  Failing Endpoints,  Worst Slack       -0.155ns,  Total Violation       -0.309ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.605ns  (required time - arrival time)
  Source:                 FM_Module_u/addr_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/FM_out_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.988ns (43.566%)  route 2.575ns (56.434%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 0.507 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.556    -0.894    FM_Module_u/clk_500m
    SLICE_X10Y29         FDRE                                         r  FM_Module_u/addr_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  FM_Module_u/addr_r1_reg[5]/Q
                         net (fo=5, routed)           0.550     0.174    FM_Module_u/addr_r1_reg_n_0_[5]
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.124     0.298 r  FM_Module_u/FM_out_r1[11]_i_33/O
                         net (fo=34, routed)          1.172     1.471    FM_Module_u/FM_out_r1[11]_i_33_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.124     1.595 r  FM_Module_u/FM_out_r1[11]_i_50/O
                         net (fo=1, routed)           0.000     1.595    FM_Module_u/FM_out_r1[11]_i_50_n_0
    SLICE_X10Y28         MUXF7 (Prop_muxf7_I1_O)      0.214     1.809 r  FM_Module_u/FM_out_r1_reg[11]_i_22/O
                         net (fo=1, routed)           0.852     2.661    FM_Module_u/FM_out_r1_reg[11]_i_22_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.297     2.958 r  FM_Module_u/FM_out_r1[11]_i_8/O
                         net (fo=1, routed)           0.000     2.958    FM_Module_u/FM_out_r1[11]_i_8_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.356 r  FM_Module_u/FM_out_r1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.356    FM_Module_u/FM_out_r1_reg[11]_i_2_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.669 r  FM_Module_u/FM_out_r1_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.669    FM_Module_u/FM_out_r1_reg[11]_i_1_n_4
    SLICE_X9Y31          FDRE                                         r  FM_Module_u/FM_out_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.440     0.507    FM_Module_u/clk_500m
    SLICE_X9Y31          FDRE                                         r  FM_Module_u/FM_out_r1_reg[11]/C
                         clock pessimism              0.563     1.070    
                         clock uncertainty           -0.068     1.002    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.062     1.064    FM_Module_u/FM_out_r1_reg[11]
  -------------------------------------------------------------------
                         required time                          1.064    
                         arrival time                          -3.669    
  -------------------------------------------------------------------
                         slack                                 -2.605    

Slack (VIOLATED) :        -0.763ns  (required time - arrival time)
  Source:                 FM_Module_u/Fre_word_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/addr_r0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 1.698ns (62.094%)  route 1.037ns (37.906%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 0.508 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.556    -0.894    FM_Module_u/clk_500m
    SLICE_X11Y29         FDRE                                         r  FM_Module_u/Fre_word_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  FM_Module_u/Fre_word_reg[20]/Q
                         net (fo=2, routed)           1.037     0.562    FM_Module_u/Fre_word[20]
    SLICE_X11Y29         LUT2 (Prop_lut2_I0_O)        0.299     0.861 r  FM_Module_u/addr_r0[20]_i_5/O
                         net (fo=1, routed)           0.000     0.861    FM_Module_u/addr_r0[20]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.393 r  FM_Module_u/addr_r0_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.393    FM_Module_u/addr_r0_reg[20]_i_1__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.507 r  FM_Module_u/addr_r0_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.507    FM_Module_u/addr_r0_reg[24]_i_1__0_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.841 r  FM_Module_u/addr_r0_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.841    FM_Module_u/addr_r0_reg[28]_i_1__0_n_6
    SLICE_X11Y31         FDRE                                         r  FM_Module_u/addr_r0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.441     0.508    FM_Module_u/clk_500m
    SLICE_X11Y31         FDRE                                         r  FM_Module_u/addr_r0_reg[29]/C
                         clock pessimism              0.576     1.084    
                         clock uncertainty           -0.068     1.016    
    SLICE_X11Y31         FDRE (Setup_fdre_C_D)        0.062     1.078    FM_Module_u/addr_r0_reg[29]
  -------------------------------------------------------------------
                         required time                          1.078    
                         arrival time                          -1.841    
  -------------------------------------------------------------------
                         slack                                 -0.763    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 FM_Module_u/Fre_word_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/addr_r0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 1.677ns (61.801%)  route 1.037ns (38.199%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 0.508 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.556    -0.894    FM_Module_u/clk_500m
    SLICE_X11Y29         FDRE                                         r  FM_Module_u/Fre_word_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  FM_Module_u/Fre_word_reg[20]/Q
                         net (fo=2, routed)           1.037     0.562    FM_Module_u/Fre_word[20]
    SLICE_X11Y29         LUT2 (Prop_lut2_I0_O)        0.299     0.861 r  FM_Module_u/addr_r0[20]_i_5/O
                         net (fo=1, routed)           0.000     0.861    FM_Module_u/addr_r0[20]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.393 r  FM_Module_u/addr_r0_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.393    FM_Module_u/addr_r0_reg[20]_i_1__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.507 r  FM_Module_u/addr_r0_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.507    FM_Module_u/addr_r0_reg[24]_i_1__0_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.820 r  FM_Module_u/addr_r0_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.820    FM_Module_u/addr_r0_reg[28]_i_1__0_n_4
    SLICE_X11Y31         FDRE                                         r  FM_Module_u/addr_r0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.441     0.508    FM_Module_u/clk_500m
    SLICE_X11Y31         FDRE                                         r  FM_Module_u/addr_r0_reg[31]/C
                         clock pessimism              0.576     1.084    
                         clock uncertainty           -0.068     1.016    
    SLICE_X11Y31         FDRE (Setup_fdre_C_D)        0.062     1.078    FM_Module_u/addr_r0_reg[31]
  -------------------------------------------------------------------
                         required time                          1.078    
                         arrival time                          -1.820    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.668ns  (required time - arrival time)
  Source:                 FM_Module_u/Fre_word_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/addr_r0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 1.603ns (60.730%)  route 1.037ns (39.270%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 0.508 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.556    -0.894    FM_Module_u/clk_500m
    SLICE_X11Y29         FDRE                                         r  FM_Module_u/Fre_word_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  FM_Module_u/Fre_word_reg[20]/Q
                         net (fo=2, routed)           1.037     0.562    FM_Module_u/Fre_word[20]
    SLICE_X11Y29         LUT2 (Prop_lut2_I0_O)        0.299     0.861 r  FM_Module_u/addr_r0[20]_i_5/O
                         net (fo=1, routed)           0.000     0.861    FM_Module_u/addr_r0[20]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.393 r  FM_Module_u/addr_r0_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.393    FM_Module_u/addr_r0_reg[20]_i_1__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.507 r  FM_Module_u/addr_r0_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.507    FM_Module_u/addr_r0_reg[24]_i_1__0_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.746 r  FM_Module_u/addr_r0_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.746    FM_Module_u/addr_r0_reg[28]_i_1__0_n_5
    SLICE_X11Y31         FDRE                                         r  FM_Module_u/addr_r0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.441     0.508    FM_Module_u/clk_500m
    SLICE_X11Y31         FDRE                                         r  FM_Module_u/addr_r0_reg[30]/C
                         clock pessimism              0.576     1.084    
                         clock uncertainty           -0.068     1.016    
    SLICE_X11Y31         FDRE (Setup_fdre_C_D)        0.062     1.078    FM_Module_u/addr_r0_reg[30]
  -------------------------------------------------------------------
                         required time                          1.078    
                         arrival time                          -1.746    
  -------------------------------------------------------------------
                         slack                                 -0.668    

Slack (VIOLATED) :        -0.652ns  (required time - arrival time)
  Source:                 FM_Module_u/Fre_word_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/addr_r0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 1.587ns (60.491%)  route 1.037ns (39.509%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 0.508 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.556    -0.894    FM_Module_u/clk_500m
    SLICE_X11Y29         FDRE                                         r  FM_Module_u/Fre_word_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  FM_Module_u/Fre_word_reg[20]/Q
                         net (fo=2, routed)           1.037     0.562    FM_Module_u/Fre_word[20]
    SLICE_X11Y29         LUT2 (Prop_lut2_I0_O)        0.299     0.861 r  FM_Module_u/addr_r0[20]_i_5/O
                         net (fo=1, routed)           0.000     0.861    FM_Module_u/addr_r0[20]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.393 r  FM_Module_u/addr_r0_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.393    FM_Module_u/addr_r0_reg[20]_i_1__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.507 r  FM_Module_u/addr_r0_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.507    FM_Module_u/addr_r0_reg[24]_i_1__0_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.730 r  FM_Module_u/addr_r0_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.730    FM_Module_u/addr_r0_reg[28]_i_1__0_n_7
    SLICE_X11Y31         FDRE                                         r  FM_Module_u/addr_r0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.441     0.508    FM_Module_u/clk_500m
    SLICE_X11Y31         FDRE                                         r  FM_Module_u/addr_r0_reg[28]/C
                         clock pessimism              0.576     1.084    
                         clock uncertainty           -0.068     1.016    
    SLICE_X11Y31         FDRE (Setup_fdre_C_D)        0.062     1.078    FM_Module_u/addr_r0_reg[28]
  -------------------------------------------------------------------
                         required time                          1.078    
                         arrival time                          -1.730    
  -------------------------------------------------------------------
                         slack                                 -0.652    

Slack (VIOLATED) :        -0.650ns  (required time - arrival time)
  Source:                 FM_Module_u/Fre_word_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/addr_r0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 1.584ns (60.445%)  route 1.037ns (39.555%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 0.507 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.556    -0.894    FM_Module_u/clk_500m
    SLICE_X11Y29         FDRE                                         r  FM_Module_u/Fre_word_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  FM_Module_u/Fre_word_reg[20]/Q
                         net (fo=2, routed)           1.037     0.562    FM_Module_u/Fre_word[20]
    SLICE_X11Y29         LUT2 (Prop_lut2_I0_O)        0.299     0.861 r  FM_Module_u/addr_r0[20]_i_5/O
                         net (fo=1, routed)           0.000     0.861    FM_Module_u/addr_r0[20]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.393 r  FM_Module_u/addr_r0_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.393    FM_Module_u/addr_r0_reg[20]_i_1__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.727 r  FM_Module_u/addr_r0_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.727    FM_Module_u/addr_r0_reg[24]_i_1__0_n_6
    SLICE_X11Y30         FDRE                                         r  FM_Module_u/addr_r0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.440     0.507    FM_Module_u/clk_500m
    SLICE_X11Y30         FDRE                                         r  FM_Module_u/addr_r0_reg[25]/C
                         clock pessimism              0.576     1.083    
                         clock uncertainty           -0.068     1.015    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)        0.062     1.077    FM_Module_u/addr_r0_reg[25]
  -------------------------------------------------------------------
                         required time                          1.077    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                 -0.650    

Slack (VIOLATED) :        -0.629ns  (required time - arrival time)
  Source:                 FM_Module_u/Fre_word_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/addr_r0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 1.563ns (60.126%)  route 1.037ns (39.874%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 0.507 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.556    -0.894    FM_Module_u/clk_500m
    SLICE_X11Y29         FDRE                                         r  FM_Module_u/Fre_word_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  FM_Module_u/Fre_word_reg[20]/Q
                         net (fo=2, routed)           1.037     0.562    FM_Module_u/Fre_word[20]
    SLICE_X11Y29         LUT2 (Prop_lut2_I0_O)        0.299     0.861 r  FM_Module_u/addr_r0[20]_i_5/O
                         net (fo=1, routed)           0.000     0.861    FM_Module_u/addr_r0[20]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.393 r  FM_Module_u/addr_r0_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.393    FM_Module_u/addr_r0_reg[20]_i_1__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.706 r  FM_Module_u/addr_r0_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.706    FM_Module_u/addr_r0_reg[24]_i_1__0_n_4
    SLICE_X11Y30         FDRE                                         r  FM_Module_u/addr_r0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.440     0.507    FM_Module_u/clk_500m
    SLICE_X11Y30         FDRE                                         r  FM_Module_u/addr_r0_reg[27]/C
                         clock pessimism              0.576     1.083    
                         clock uncertainty           -0.068     1.015    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)        0.062     1.077    FM_Module_u/addr_r0_reg[27]
  -------------------------------------------------------------------
                         required time                          1.077    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 -0.629    

Slack (VIOLATED) :        -0.555ns  (required time - arrival time)
  Source:                 FM_Module_u/Fre_word_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/addr_r0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 1.489ns (58.958%)  route 1.037ns (41.042%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 0.507 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.556    -0.894    FM_Module_u/clk_500m
    SLICE_X11Y29         FDRE                                         r  FM_Module_u/Fre_word_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  FM_Module_u/Fre_word_reg[20]/Q
                         net (fo=2, routed)           1.037     0.562    FM_Module_u/Fre_word[20]
    SLICE_X11Y29         LUT2 (Prop_lut2_I0_O)        0.299     0.861 r  FM_Module_u/addr_r0[20]_i_5/O
                         net (fo=1, routed)           0.000     0.861    FM_Module_u/addr_r0[20]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.393 r  FM_Module_u/addr_r0_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.393    FM_Module_u/addr_r0_reg[20]_i_1__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.632 r  FM_Module_u/addr_r0_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.632    FM_Module_u/addr_r0_reg[24]_i_1__0_n_5
    SLICE_X11Y30         FDRE                                         r  FM_Module_u/addr_r0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.440     0.507    FM_Module_u/clk_500m
    SLICE_X11Y30         FDRE                                         r  FM_Module_u/addr_r0_reg[26]/C
                         clock pessimism              0.576     1.083    
                         clock uncertainty           -0.068     1.015    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)        0.062     1.077    FM_Module_u/addr_r0_reg[26]
  -------------------------------------------------------------------
                         required time                          1.077    
                         arrival time                          -1.632    
  -------------------------------------------------------------------
                         slack                                 -0.555    

Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 FM_Module_u/Fre_word_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/addr_r0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 1.473ns (58.696%)  route 1.037ns (41.304%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 0.507 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.556    -0.894    FM_Module_u/clk_500m
    SLICE_X11Y29         FDRE                                         r  FM_Module_u/Fre_word_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  FM_Module_u/Fre_word_reg[20]/Q
                         net (fo=2, routed)           1.037     0.562    FM_Module_u/Fre_word[20]
    SLICE_X11Y29         LUT2 (Prop_lut2_I0_O)        0.299     0.861 r  FM_Module_u/addr_r0[20]_i_5/O
                         net (fo=1, routed)           0.000     0.861    FM_Module_u/addr_r0[20]_i_5_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.393 r  FM_Module_u/addr_r0_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.393    FM_Module_u/addr_r0_reg[20]_i_1__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.616 r  FM_Module_u/addr_r0_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.616    FM_Module_u/addr_r0_reg[24]_i_1__0_n_7
    SLICE_X11Y30         FDRE                                         r  FM_Module_u/addr_r0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.440     0.507    FM_Module_u/clk_500m
    SLICE_X11Y30         FDRE                                         r  FM_Module_u/addr_r0_reg[24]/C
                         clock pessimism              0.576     1.083    
                         clock uncertainty           -0.068     1.015    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)        0.062     1.077    FM_Module_u/addr_r0_reg[24]
  -------------------------------------------------------------------
                         required time                          1.077    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.483ns  (required time - arrival time)
  Source:                 FM_Module_u/addr_r0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/addr_r0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 1.806ns (73.382%)  route 0.655ns (26.618%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 0.507 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.549    -0.901    FM_Module_u/clk_500m
    SLICE_X11Y25         FDRE                                         r  FM_Module_u/addr_r0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  FM_Module_u/addr_r0_reg[5]/Q
                         net (fo=1, routed)           0.655     0.210    FM_Module_u/addr_r0_reg_n_0_[5]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.124     0.334 r  FM_Module_u/addr_r0[4]_i_4__0/O
                         net (fo=1, routed)           0.000     0.334    FM_Module_u/addr_r0[4]_i_4__0_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.884 r  FM_Module_u/addr_r0_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.884    FM_Module_u/addr_r0_reg[4]_i_1__0_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.998 r  FM_Module_u/addr_r0_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.998    FM_Module_u/addr_r0_reg[8]_i_1__0_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.112 r  FM_Module_u/addr_r0_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.112    FM_Module_u/addr_r0_reg[12]_i_1__0_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.226 r  FM_Module_u/addr_r0_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.226    FM_Module_u/addr_r0_reg[16]_i_1__0_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.560 r  FM_Module_u/addr_r0_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.560    FM_Module_u/addr_r0_reg[20]_i_1__0_n_6
    SLICE_X11Y29         FDRE                                         r  FM_Module_u/addr_r0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.440     0.507    FM_Module_u/clk_500m
    SLICE_X11Y29         FDRE                                         r  FM_Module_u/addr_r0_reg[21]/C
                         clock pessimism              0.576     1.083    
                         clock uncertainty           -0.068     1.015    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)        0.062     1.077    FM_Module_u/addr_r0_reg[21]
  -------------------------------------------------------------------
                         required time                          1.077    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                 -0.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 FM_Module_u/addr_r0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/addr_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.558    -0.563    FM_Module_u/clk_500m
    SLICE_X11Y30         FDRE                                         r  FM_Module_u/addr_r0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  FM_Module_u/addr_r0_reg[26]/Q
                         net (fo=2, routed)           0.121    -0.301    FM_Module_u/addr_r0_reg[26]
    SLICE_X10Y29         FDRE                                         r  FM_Module_u/addr_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.825    -0.803    FM_Module_u/clk_500m
    SLICE_X10Y29         FDRE                                         r  FM_Module_u/addr_r1_reg[4]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X10Y29         FDRE (Hold_fdre_C_D)         0.063    -0.487    FM_Module_u/addr_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 FM_Module_u/Fre_word_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/addr_r0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.274ns (81.791%)  route 0.061ns (18.209%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.553    -0.568    FM_Module_u/clk_500m
    SLICE_X10Y25         FDRE                                         r  FM_Module_u/Fre_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  FM_Module_u/Fre_word_reg[5]/Q
                         net (fo=2, routed)           0.061    -0.343    FM_Module_u/Fre_word[5]
    SLICE_X11Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.298 r  FM_Module_u/addr_r0[4]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.298    FM_Module_u/addr_r0[4]_i_4__0_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.233 r  FM_Module_u/addr_r0_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.233    FM_Module_u/addr_r0_reg[4]_i_1__0_n_6
    SLICE_X11Y25         FDRE                                         r  FM_Module_u/addr_r0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.820    -0.808    FM_Module_u/clk_500m
    SLICE_X11Y25         FDRE                                         r  FM_Module_u/addr_r0_reg[5]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X11Y25         FDRE (Hold_fdre_C_D)         0.105    -0.450    FM_Module_u/addr_r0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 FM_Module_u/Fre_word_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/addr_r0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.272ns (80.895%)  route 0.064ns (19.105%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.554    -0.567    FM_Module_u/clk_500m
    SLICE_X10Y26         FDRE                                         r  FM_Module_u/Fre_word_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  FM_Module_u/Fre_word_reg[11]/Q
                         net (fo=2, routed)           0.064    -0.339    FM_Module_u/Fre_word[11]
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.294 r  FM_Module_u/addr_r0[8]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.294    FM_Module_u/addr_r0[8]_i_2__0_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.231 r  FM_Module_u/addr_r0_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.231    FM_Module_u/addr_r0_reg[8]_i_1__0_n_4
    SLICE_X11Y26         FDRE                                         r  FM_Module_u/addr_r0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.821    -0.807    FM_Module_u/clk_500m
    SLICE_X11Y26         FDRE                                         r  FM_Module_u/addr_r0_reg[11]/C
                         clock pessimism              0.253    -0.554    
    SLICE_X11Y26         FDRE (Hold_fdre_C_D)         0.105    -0.449    FM_Module_u/addr_r0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 FM_Module_u/addr_r0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/addr_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.757%)  route 0.154ns (52.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.558    -0.563    FM_Module_u/clk_500m
    SLICE_X11Y30         FDRE                                         r  FM_Module_u/addr_r0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  FM_Module_u/addr_r0_reg[24]/Q
                         net (fo=2, routed)           0.154    -0.268    FM_Module_u/addr_r0_reg[24]
    SLICE_X10Y28         FDRE                                         r  FM_Module_u/addr_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.824    -0.804    FM_Module_u/clk_500m
    SLICE_X10Y28         FDRE                                         r  FM_Module_u/addr_r1_reg[2]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X10Y28         FDRE (Hold_fdre_C_D)         0.063    -0.488    FM_Module_u/addr_r1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 FM_Module_u/Fre_word_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/addr_r0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.559    -0.562    FM_Module_u/clk_500m
    SLICE_X10Y31         FDRE                                         r  FM_Module_u/Fre_word_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  FM_Module_u/Fre_word_reg[31]/Q
                         net (fo=1, routed)           0.082    -0.316    FM_Module_u/Fre_word[31]
    SLICE_X11Y31         LUT2 (Prop_lut2_I0_O)        0.045    -0.271 r  FM_Module_u/addr_r0[28]_i_2/O
                         net (fo=1, routed)           0.000    -0.271    FM_Module_u/addr_r0[28]_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.208 r  FM_Module_u/addr_r0_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.208    FM_Module_u/addr_r0_reg[28]_i_1__0_n_4
    SLICE_X11Y31         FDRE                                         r  FM_Module_u/addr_r0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.827    -0.801    FM_Module_u/clk_500m
    SLICE_X11Y31         FDRE                                         r  FM_Module_u/addr_r0_reg[31]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X11Y31         FDRE (Hold_fdre_C_D)         0.105    -0.444    FM_Module_u/addr_r0_reg[31]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FM_Module_u/addr_r0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/addr_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.907%)  route 0.188ns (57.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.558    -0.563    FM_Module_u/clk_500m
    SLICE_X11Y30         FDRE                                         r  FM_Module_u/addr_r0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  FM_Module_u/addr_r0_reg[25]/Q
                         net (fo=2, routed)           0.188    -0.235    FM_Module_u/addr_r0_reg[25]
    SLICE_X11Y32         FDRE                                         r  FM_Module_u/addr_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.800    FM_Module_u/clk_500m
    SLICE_X11Y32         FDRE                                         r  FM_Module_u/addr_r1_reg[3]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X11Y32         FDRE (Hold_fdre_C_D)         0.070    -0.477    FM_Module_u/addr_r1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FM_Module_u/Fre_word_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/addr_r0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.279ns (77.263%)  route 0.082ns (22.737%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.556    -0.565    FM_Module_u/clk_500m
    SLICE_X10Y27         FDRE                                         r  FM_Module_u/Fre_word_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  FM_Module_u/Fre_word_reg[12]/Q
                         net (fo=2, routed)           0.082    -0.319    FM_Module_u/Fre_word[12]
    SLICE_X11Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.274 r  FM_Module_u/addr_r0[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.274    FM_Module_u/addr_r0[12]_i_5_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.204 r  FM_Module_u/addr_r0_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.204    FM_Module_u/addr_r0_reg[12]_i_1__0_n_7
    SLICE_X11Y27         FDRE                                         r  FM_Module_u/addr_r0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.823    -0.805    FM_Module_u/clk_500m
    SLICE_X11Y27         FDRE                                         r  FM_Module_u/addr_r0_reg[12]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.105    -0.447    FM_Module_u/addr_r0_reg[12]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 FM_Module_u/Fre_word_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/addr_r0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.272ns (74.256%)  route 0.094ns (25.744%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.553    -0.568    FM_Module_u/clk_500m
    SLICE_X10Y24         FDRE                                         r  FM_Module_u/Fre_word_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  FM_Module_u/Fre_word_reg[3]/Q
                         net (fo=2, routed)           0.094    -0.310    FM_Module_u/Fre_word[3]
    SLICE_X11Y24         LUT2 (Prop_lut2_I0_O)        0.045    -0.265 r  FM_Module_u/addr_r0[0]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.265    FM_Module_u/addr_r0[0]_i_2__0_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.202 r  FM_Module_u/addr_r0_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.202    FM_Module_u/addr_r0_reg[0]_i_1__0_n_4
    SLICE_X11Y24         FDRE                                         r  FM_Module_u/addr_r0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.820    -0.808    FM_Module_u/clk_500m
    SLICE_X11Y24         FDRE                                         r  FM_Module_u/addr_r0_reg[3]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X11Y24         FDRE (Hold_fdre_C_D)         0.105    -0.450    FM_Module_u/addr_r0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 FM_Module_u/Fre_word_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/addr_r0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.275ns (74.728%)  route 0.093ns (25.272%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.553    -0.568    FM_Module_u/clk_500m
    SLICE_X10Y25         FDRE                                         r  FM_Module_u/Fre_word_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  FM_Module_u/Fre_word_reg[6]/Q
                         net (fo=2, routed)           0.093    -0.311    FM_Module_u/Fre_word[6]
    SLICE_X11Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.266 r  FM_Module_u/addr_r0[4]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.266    FM_Module_u/addr_r0[4]_i_3__0_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.200 r  FM_Module_u/addr_r0_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.200    FM_Module_u/addr_r0_reg[4]_i_1__0_n_5
    SLICE_X11Y25         FDRE                                         r  FM_Module_u/addr_r0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.820    -0.808    FM_Module_u/clk_500m
    SLICE_X11Y25         FDRE                                         r  FM_Module_u/addr_r0_reg[6]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X11Y25         FDRE (Hold_fdre_C_D)         0.105    -0.450    FM_Module_u/addr_r0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 FM_Module_u/addr_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            FM_Module_u/FM_out_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.272ns (73.603%)  route 0.098ns (26.397%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.559    -0.562    FM_Module_u/clk_500m
    SLICE_X8Y31          FDRE                                         r  FM_Module_u/addr_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  FM_Module_u/addr_r1_reg[9]/Q
                         net (fo=12, routed)          0.098    -0.301    FM_Module_u/0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.193 r  FM_Module_u/FM_out_r1_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.193    FM_Module_u/FM_out_r1_reg[11]_i_1_n_4
    SLICE_X9Y31          FDRE                                         r  FM_Module_u/FM_out_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.827    -0.801    FM_Module_u/clk_500m
    SLICE_X9Y31          FDRE                                         r  FM_Module_u/FM_out_r1_reg[11]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105    -0.444    FM_Module_u/FM_out_r1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_gen
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { CLK_Global_u/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y2    CLK_Global_u/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         2.000       -0.154     DSP48_X0Y11      FM_Module_u/data_r2_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      MMCME2_ADV_X0Y0  CLK_Global_u/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.000       1.000      SLICE_X9Y31      FM_Module_u/FM_out_r1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.000       1.000      SLICE_X10Y24     FM_Module_u/Fre_word_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.000       1.000      SLICE_X10Y26     FM_Module_u/Fre_word_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.000       1.000      SLICE_X10Y26     FM_Module_u/Fre_word_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.000       1.000      SLICE_X10Y27     FM_Module_u/Fre_word_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.000       1.000      SLICE_X10Y27     FM_Module_u/Fre_word_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.000       1.000      SLICE_X10Y27     FM_Module_u/Fre_word_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X0Y0  CLK_Global_u/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X9Y31      FM_Module_u/FM_out_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X10Y24     FM_Module_u/Fre_word_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X10Y26     FM_Module_u/Fre_word_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X10Y26     FM_Module_u/Fre_word_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X10Y26     FM_Module_u/Fre_word_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X10Y26     FM_Module_u/Fre_word_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X10Y27     FM_Module_u/Fre_word_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X10Y27     FM_Module_u/Fre_word_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X10Y27     FM_Module_u/Fre_word_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X11Y27     FM_Module_u/Fre_word_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X10Y24     FM_Module_u/Fre_word_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X10Y26     FM_Module_u/Fre_word_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X10Y26     FM_Module_u/Fre_word_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X10Y27     FM_Module_u/Fre_word_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X10Y27     FM_Module_u/Fre_word_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X10Y27     FM_Module_u/Fre_word_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X11Y27     FM_Module_u/Fre_word_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X10Y29     FM_Module_u/Fre_word_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X10Y24     FM_Module_u/Fre_word_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X11Y29     FM_Module_u/Fre_word_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_gen
  To Clock:  clk_out3_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_gen
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_Global_u/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    CLK_Global_u/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_Global_u/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y27      AD9226_1/wave_CH_buf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y27      AD9226_1/wave_CH_buf_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y25      AD9226_1/wave_CH_buf_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X5Y24      AD9226_1/wave_CH_buf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y24      AD9226_1/wave_CH_buf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y24      AD9226_1/wave_CH_buf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y24      AD9226_1/wave_CH_buf_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y27      AD9226_1/wave_CH_buf_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_Global_u/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y27      AD9226_1/wave_CH_buf_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y27      AD9226_1/wave_CH_buf_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y27      AD9226_1/wave_CH_buf_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y27      AD9226_1/wave_CH_buf_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y21      AD9226_2/wave_CH_buf_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y21      AD9226_2/wave_CH_buf_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y21      AD9226_2/wave_CH_buf_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y21      AD9226_2/wave_CH_buf_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y21      AD9226_2/wave_CH_buf_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y21      AD9226_2/wave_CH_buf_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y26     AD9226_3/wave_CH_buf_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y26     AD9226_3/wave_CH_buf_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y27      AD9226_1/wave_CH_buf_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y27      AD9226_1/wave_CH_buf_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y27      AD9226_1/wave_CH_buf_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y27      AD9226_1/wave_CH_buf_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y25      AD9226_1/wave_CH_buf_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y25      AD9226_1/wave_CH_buf_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y24      AD9226_1/wave_CH_buf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y24      AD9226_1/wave_CH_buf_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_gen
  To Clock:  clk_out4_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       12.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.371ns  (required time - arrival time)
  Source:                 Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 2.143ns (30.354%)  route 4.917ns (69.646%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.552    -0.898    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X10Y22         FDRE                                         r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/Q
                         net (fo=25, routed)          1.023     0.643    Audio_Handle_u/AM_Module_u/addr_r1_reg_n_0_[8]
    SLICE_X10Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.767 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_94/O
                         net (fo=40, routed)          2.126     2.893    Audio_Handle_u/AM_Module_u/sel[0]
    SLICE_X12Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.017 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59/O
                         net (fo=1, routed)           0.000     3.017    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59_n_0
    SLICE_X12Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     3.231 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30/O
                         net (fo=1, routed)           0.685     3.916    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.297     4.213 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_10/O
                         net (fo=1, routed)           0.000     4.213    Audio_Handle_u/AM_Module_u/p_1_in[8]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.745 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.745    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_2/O[1]
                         net (fo=17, routed)          1.083     6.162    Audio_Handle_u/AM_Module_u/A[13]
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/AM_Module_u/clk_50m
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/CLK
                         clock pessimism              0.576    19.168    
                         clock uncertainty           -0.095    19.074    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.541    18.533    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                 12.371    

Slack (MET) :             12.388ns  (required time - arrival time)
  Source:                 Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.143ns (30.427%)  route 4.900ns (69.573%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.552    -0.898    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X10Y22         FDRE                                         r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/Q
                         net (fo=25, routed)          1.023     0.643    Audio_Handle_u/AM_Module_u/addr_r1_reg_n_0_[8]
    SLICE_X10Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.767 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_94/O
                         net (fo=40, routed)          2.126     2.893    Audio_Handle_u/AM_Module_u/sel[0]
    SLICE_X12Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.017 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59/O
                         net (fo=1, routed)           0.000     3.017    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59_n_0
    SLICE_X12Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     3.231 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30/O
                         net (fo=1, routed)           0.685     3.916    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.297     4.213 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_10/O
                         net (fo=1, routed)           0.000     4.213    Audio_Handle_u/AM_Module_u/p_1_in[8]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.745 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.745    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_2/O[1]
                         net (fo=17, routed)          1.066     6.145    Audio_Handle_u/AM_Module_u/A[13]
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/AM_Module_u/clk_50m
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/CLK
                         clock pessimism              0.576    19.168    
                         clock uncertainty           -0.095    19.074    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.541    18.533    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                 12.388    

Slack (MET) :             12.388ns  (required time - arrival time)
  Source:                 Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.143ns (30.427%)  route 4.900ns (69.573%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.552    -0.898    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X10Y22         FDRE                                         r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/Q
                         net (fo=25, routed)          1.023     0.643    Audio_Handle_u/AM_Module_u/addr_r1_reg_n_0_[8]
    SLICE_X10Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.767 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_94/O
                         net (fo=40, routed)          2.126     2.893    Audio_Handle_u/AM_Module_u/sel[0]
    SLICE_X12Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.017 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59/O
                         net (fo=1, routed)           0.000     3.017    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59_n_0
    SLICE_X12Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     3.231 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30/O
                         net (fo=1, routed)           0.685     3.916    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.297     4.213 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_10/O
                         net (fo=1, routed)           0.000     4.213    Audio_Handle_u/AM_Module_u/p_1_in[8]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.745 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.745    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_2/O[1]
                         net (fo=17, routed)          1.066     6.145    Audio_Handle_u/AM_Module_u/A[13]
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/AM_Module_u/clk_50m
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/CLK
                         clock pessimism              0.576    19.168    
                         clock uncertainty           -0.095    19.074    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.541    18.533    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                 12.388    

Slack (MET) :             12.388ns  (required time - arrival time)
  Source:                 Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.143ns (30.427%)  route 4.900ns (69.573%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.552    -0.898    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X10Y22         FDRE                                         r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/Q
                         net (fo=25, routed)          1.023     0.643    Audio_Handle_u/AM_Module_u/addr_r1_reg_n_0_[8]
    SLICE_X10Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.767 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_94/O
                         net (fo=40, routed)          2.126     2.893    Audio_Handle_u/AM_Module_u/sel[0]
    SLICE_X12Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.017 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59/O
                         net (fo=1, routed)           0.000     3.017    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59_n_0
    SLICE_X12Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     3.231 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30/O
                         net (fo=1, routed)           0.685     3.916    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.297     4.213 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_10/O
                         net (fo=1, routed)           0.000     4.213    Audio_Handle_u/AM_Module_u/p_1_in[8]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.745 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.745    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_2/O[1]
                         net (fo=17, routed)          1.066     6.145    Audio_Handle_u/AM_Module_u/A[13]
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/AM_Module_u/clk_50m
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/CLK
                         clock pessimism              0.576    19.168    
                         clock uncertainty           -0.095    19.074    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.541    18.533    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                 12.388    

Slack (MET) :             12.388ns  (required time - arrival time)
  Source:                 Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.143ns (30.427%)  route 4.900ns (69.573%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.552    -0.898    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X10Y22         FDRE                                         r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/Q
                         net (fo=25, routed)          1.023     0.643    Audio_Handle_u/AM_Module_u/addr_r1_reg_n_0_[8]
    SLICE_X10Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.767 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_94/O
                         net (fo=40, routed)          2.126     2.893    Audio_Handle_u/AM_Module_u/sel[0]
    SLICE_X12Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.017 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59/O
                         net (fo=1, routed)           0.000     3.017    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59_n_0
    SLICE_X12Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     3.231 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30/O
                         net (fo=1, routed)           0.685     3.916    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.297     4.213 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_10/O
                         net (fo=1, routed)           0.000     4.213    Audio_Handle_u/AM_Module_u/p_1_in[8]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.745 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.745    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_2/O[1]
                         net (fo=17, routed)          1.066     6.145    Audio_Handle_u/AM_Module_u/A[13]
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/AM_Module_u/clk_50m
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/CLK
                         clock pessimism              0.576    19.168    
                         clock uncertainty           -0.095    19.074    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.541    18.533    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                 12.388    

Slack (MET) :             12.560ns  (required time - arrival time)
  Source:                 Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 2.143ns (31.191%)  route 4.728ns (68.809%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.552    -0.898    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X10Y22         FDRE                                         r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/Q
                         net (fo=25, routed)          1.023     0.643    Audio_Handle_u/AM_Module_u/addr_r1_reg_n_0_[8]
    SLICE_X10Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.767 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_94/O
                         net (fo=40, routed)          2.126     2.893    Audio_Handle_u/AM_Module_u/sel[0]
    SLICE_X12Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.017 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59/O
                         net (fo=1, routed)           0.000     3.017    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59_n_0
    SLICE_X12Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     3.231 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30/O
                         net (fo=1, routed)           0.685     3.916    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.297     4.213 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_10/O
                         net (fo=1, routed)           0.000     4.213    Audio_Handle_u/AM_Module_u/p_1_in[8]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.745 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.745    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_2/O[1]
                         net (fo=17, routed)          0.893     5.973    Audio_Handle_u/AM_Module_u/A[13]
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/AM_Module_u/clk_50m
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/CLK
                         clock pessimism              0.576    19.168    
                         clock uncertainty           -0.095    19.074    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.541    18.533    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                 12.560    

Slack (MET) :             12.560ns  (required time - arrival time)
  Source:                 Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 2.143ns (31.191%)  route 4.728ns (68.809%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.552    -0.898    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X10Y22         FDRE                                         r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/Q
                         net (fo=25, routed)          1.023     0.643    Audio_Handle_u/AM_Module_u/addr_r1_reg_n_0_[8]
    SLICE_X10Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.767 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_94/O
                         net (fo=40, routed)          2.126     2.893    Audio_Handle_u/AM_Module_u/sel[0]
    SLICE_X12Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.017 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59/O
                         net (fo=1, routed)           0.000     3.017    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59_n_0
    SLICE_X12Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     3.231 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30/O
                         net (fo=1, routed)           0.685     3.916    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.297     4.213 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_10/O
                         net (fo=1, routed)           0.000     4.213    Audio_Handle_u/AM_Module_u/p_1_in[8]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.745 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.745    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_2/O[1]
                         net (fo=17, routed)          0.893     5.973    Audio_Handle_u/AM_Module_u/A[13]
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/AM_Module_u/clk_50m
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/CLK
                         clock pessimism              0.576    19.168    
                         clock uncertainty           -0.095    19.074    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.541    18.533    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                 12.560    

Slack (MET) :             12.560ns  (required time - arrival time)
  Source:                 Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 2.143ns (31.191%)  route 4.728ns (68.809%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.552    -0.898    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X10Y22         FDRE                                         r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/Q
                         net (fo=25, routed)          1.023     0.643    Audio_Handle_u/AM_Module_u/addr_r1_reg_n_0_[8]
    SLICE_X10Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.767 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_94/O
                         net (fo=40, routed)          2.126     2.893    Audio_Handle_u/AM_Module_u/sel[0]
    SLICE_X12Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.017 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59/O
                         net (fo=1, routed)           0.000     3.017    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59_n_0
    SLICE_X12Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     3.231 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30/O
                         net (fo=1, routed)           0.685     3.916    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.297     4.213 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_10/O
                         net (fo=1, routed)           0.000     4.213    Audio_Handle_u/AM_Module_u/p_1_in[8]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.745 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.745    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_2/O[1]
                         net (fo=17, routed)          0.893     5.973    Audio_Handle_u/AM_Module_u/A[13]
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/AM_Module_u/clk_50m
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/CLK
                         clock pessimism              0.576    19.168    
                         clock uncertainty           -0.095    19.074    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.541    18.533    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                 12.560    

Slack (MET) :             12.672ns  (required time - arrival time)
  Source:                 Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 2.143ns (31.707%)  route 4.616ns (68.293%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.552    -0.898    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X10Y22         FDRE                                         r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/Q
                         net (fo=25, routed)          1.023     0.643    Audio_Handle_u/AM_Module_u/addr_r1_reg_n_0_[8]
    SLICE_X10Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.767 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_94/O
                         net (fo=40, routed)          2.126     2.893    Audio_Handle_u/AM_Module_u/sel[0]
    SLICE_X12Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.017 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59/O
                         net (fo=1, routed)           0.000     3.017    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59_n_0
    SLICE_X12Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     3.231 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30/O
                         net (fo=1, routed)           0.685     3.916    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.297     4.213 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_10/O
                         net (fo=1, routed)           0.000     4.213    Audio_Handle_u/AM_Module_u/p_1_in[8]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.745 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.745    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_2/O[1]
                         net (fo=17, routed)          0.781     5.861    Audio_Handle_u/AM_Module_u/A[13]
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/AM_Module_u/clk_50m
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/CLK
                         clock pessimism              0.576    19.168    
                         clock uncertainty           -0.095    19.074    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.541    18.533    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 12.672    

Slack (MET) :             12.710ns  (required time - arrival time)
  Source:                 Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 2.143ns (31.884%)  route 4.578ns (68.116%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.552    -0.898    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X10Y22         FDRE                                         r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  Audio_Handle_u/AM_Module_u/addr_r1_reg[8]/Q
                         net (fo=25, routed)          1.023     0.643    Audio_Handle_u/AM_Module_u/addr_r1_reg_n_0_[8]
    SLICE_X10Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.767 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_94/O
                         net (fo=40, routed)          2.126     2.893    Audio_Handle_u/AM_Module_u/sel[0]
    SLICE_X12Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.017 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59/O
                         net (fo=1, routed)           0.000     3.017    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_59_n_0
    SLICE_X12Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     3.231 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30/O
                         net (fo=1, routed)           0.685     3.916    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_30_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.297     4.213 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_10/O
                         net (fo=1, routed)           0.000     4.213    Audio_Handle_u/AM_Module_u/p_1_in[8]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.745 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.745    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_3_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg_i_2/O[1]
                         net (fo=17, routed)          0.744     5.823    Audio_Handle_u/AM_Module_u/A[13]
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/AM_Module_u/clk_50m
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/CLK
                         clock pessimism              0.576    19.168    
                         clock uncertainty           -0.095    19.074    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.541    18.533    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg
  -------------------------------------------------------------------
                         required time                         18.533    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                 12.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Audio_Handle_u/AM_Module_u/data_r0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/data_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.556    -0.565    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X9Y21          FDRE                                         r  Audio_Handle_u/AM_Module_u/data_r0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Audio_Handle_u/AM_Module_u/data_r0_reg[22]/Q
                         net (fo=1, routed)           0.113    -0.312    Audio_Handle_u/AM_Module_u/data_r0[22]
    SLICE_X11Y21         FDRE                                         r  Audio_Handle_u/AM_Module_u/data_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.824    -0.804    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X11Y21         FDRE                                         r  Audio_Handle_u/AM_Module_u/data_r1_reg[6]/C
                         clock pessimism              0.273    -0.531    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.075    -0.456    Audio_Handle_u/AM_Module_u/data_r1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Audio_Handle_u/AM_Module_u/data_r0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/data_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.558    -0.563    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X9Y19          FDRE                                         r  Audio_Handle_u/AM_Module_u/data_r0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  Audio_Handle_u/AM_Module_u/data_r0_reg[18]/Q
                         net (fo=1, routed)           0.112    -0.310    Audio_Handle_u/AM_Module_u/data_r0[18]
    SLICE_X9Y20          FDRE                                         r  Audio_Handle_u/AM_Module_u/data_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.825    -0.803    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X9Y20          FDRE                                         r  Audio_Handle_u/AM_Module_u/data_r1_reg[2]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.066    -0.484    Audio_Handle_u/AM_Module_u/data_r1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Audio_Handle_u/AM_Module_u/data_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.640%)  route 0.244ns (63.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.558    -0.563    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X9Y19          FDRE                                         r  Audio_Handle_u/AM_Module_u/data_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  Audio_Handle_u/AM_Module_u/data_r1_reg[1]/Q
                         net (fo=1, routed)           0.244    -0.179    Audio_Handle_u/AM_Module_u/data_r1[1]
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.910    -0.718    Audio_Handle_u/AM_Module_u/clk_50m
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/CLK
                         clock pessimism              0.273    -0.445    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082    -0.363    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Audio_Handle_u/AM_Module_u/data_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.472%)  route 0.246ns (63.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.557    -0.564    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X9Y20          FDRE                                         r  Audio_Handle_u/AM_Module_u/data_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Audio_Handle_u/AM_Module_u/data_r1_reg[3]/Q
                         net (fo=1, routed)           0.246    -0.178    Audio_Handle_u/AM_Module_u/data_r1[3]
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.910    -0.718    Audio_Handle_u/AM_Module_u/clk_50m
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/CLK
                         clock pessimism              0.273    -0.445    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_B[3])
                                                      0.082    -0.363    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Audio_Handle_u/AM_Module_u/data_r0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/data_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.556    -0.565    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X10Y21         FDRE                                         r  Audio_Handle_u/AM_Module_u/data_r0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  Audio_Handle_u/AM_Module_u/data_r0_reg[24]/Q
                         net (fo=1, routed)           0.112    -0.289    Audio_Handle_u/AM_Module_u/data_r0[24]
    SLICE_X11Y22         FDRE                                         r  Audio_Handle_u/AM_Module_u/data_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.823    -0.805    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X11Y22         FDRE                                         r  Audio_Handle_u/AM_Module_u/data_r1_reg[8]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X11Y22         FDRE (Hold_fdre_C_D)         0.076    -0.476    Audio_Handle_u/AM_Module_u/data_r1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Audio_Handle_u/AM_Module_u/addr_r0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/addr_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.556    -0.565    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X11Y21         FDRE                                         r  Audio_Handle_u/AM_Module_u/addr_r0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Audio_Handle_u/AM_Module_u/addr_r0_reg[25]/Q
                         net (fo=2, routed)           0.125    -0.299    Audio_Handle_u/AM_Module_u/p_0_in[3]
    SLICE_X10Y20         FDRE                                         r  Audio_Handle_u/AM_Module_u/addr_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.825    -0.803    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X10Y20         FDRE                                         r  Audio_Handle_u/AM_Module_u/addr_r1_reg[3]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X10Y20         FDRE (Hold_fdre_C_D)         0.063    -0.487    Audio_Handle_u/AM_Module_u/addr_r1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Audio_Handle_u/AM_Module_u/data_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.013%)  route 0.251ns (63.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.556    -0.565    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X9Y21          FDRE                                         r  Audio_Handle_u/AM_Module_u/data_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Audio_Handle_u/AM_Module_u/data_r1_reg[9]/Q
                         net (fo=1, routed)           0.251    -0.174    Audio_Handle_u/AM_Module_u/data_r1[9]
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.910    -0.718    Audio_Handle_u/AM_Module_u/clk_50m
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/CLK
                         clock pessimism              0.273    -0.445    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_B[9])
                                                      0.082    -0.363    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Audio_Handle_u/AM_Module_u/addr_r0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/addr_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.556    -0.565    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X11Y21         FDRE                                         r  Audio_Handle_u/AM_Module_u/addr_r0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Audio_Handle_u/AM_Module_u/addr_r0_reg[26]/Q
                         net (fo=2, routed)           0.121    -0.304    Audio_Handle_u/AM_Module_u/p_0_in[4]
    SLICE_X10Y22         FDRE                                         r  Audio_Handle_u/AM_Module_u/addr_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.823    -0.805    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X10Y22         FDRE                                         r  Audio_Handle_u/AM_Module_u/addr_r1_reg[4]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.059    -0.493    Audio_Handle_u/AM_Module_u/addr_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Audio_Handle_u/AM_Module_u/wave_in_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/data_r0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.557    -0.564    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X8Y20          FDRE                                         r  Audio_Handle_u/AM_Module_u/wave_in_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  Audio_Handle_u/AM_Module_u/wave_in_r_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.290    Audio_Handle_u/AM_Module_u/wave_in_r[6]
    SLICE_X9Y21          FDRE                                         r  Audio_Handle_u/AM_Module_u/data_r0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.824    -0.804    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X9Y21          FDRE                                         r  Audio_Handle_u/AM_Module_u/data_r0_reg[21]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.070    -0.481    Audio_Handle_u/AM_Module_u/data_r0_reg[21]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Audio_Handle_u/AM_Module_u/data_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.353%)  route 0.258ns (64.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.556    -0.565    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X9Y22          FDRE                                         r  Audio_Handle_u/AM_Module_u/data_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Audio_Handle_u/AM_Module_u/data_r1_reg[4]/Q
                         net (fo=1, routed)           0.258    -0.167    Audio_Handle_u/AM_Module_u/data_r1[4]
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.910    -0.718    Audio_Handle_u/AM_Module_u/clk_50m
    DSP48_X0Y9           DSP48E1                                      r  Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/CLK
                         clock pessimism              0.273    -0.445    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_B[4])
                                                      0.082    -0.363    Audio_Handle_u/AM_Module_u/AM_wave_r0_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK_Global_u/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    CLK_Global_u/clkout4_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y9       Audio_Handle_u/AM_Module_u/AM_wave_r0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y10      Audio_Handle_u/Fre_word_r_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  CLK_Global_u/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y15     Audio_Handle_u/AM_Module_u/addr_r0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y17     Audio_Handle_u/AM_Module_u/addr_r0_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y17     Audio_Handle_u/AM_Module_u/addr_r0_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y18     Audio_Handle_u/AM_Module_u/addr_r0_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y18     Audio_Handle_u/AM_Module_u/addr_r0_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y18     Audio_Handle_u/AM_Module_u/addr_r0_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  CLK_Global_u/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y19     Audio_Handle_u/AM_Module_u/addr_r0_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y19     Audio_Handle_u/AM_Module_u/addr_r0_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y19     Audio_Handle_u/AM_Module_u/addr_r0_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y19     Audio_Handle_u/AM_Module_u/addr_r0_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y20     Audio_Handle_u/AM_Module_u/addr_r0_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y20     Audio_Handle_u/AM_Module_u/addr_r0_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y20     Audio_Handle_u/AM_Module_u/addr_r0_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y20     Audio_Handle_u/AM_Module_u/addr_r0_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y21     Audio_Handle_u/AM_Module_u/addr_r0_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y21     Audio_Handle_u/AM_Module_u/addr_r0_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y18     Audio_Handle_u/AM_Module_u/addr_r0_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y18     Audio_Handle_u/AM_Module_u/addr_r0_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y18     Audio_Handle_u/AM_Module_u/addr_r0_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y18     Audio_Handle_u/AM_Module_u/addr_r0_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y19     Audio_Handle_u/AM_Module_u/addr_r0_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y19     Audio_Handle_u/AM_Module_u/addr_r0_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y19     Audio_Handle_u/AM_Module_u/addr_r0_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y19     Audio_Handle_u/AM_Module_u/addr_r0_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y20     Audio_Handle_u/AM_Module_u/addr_r0_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y20     Audio_Handle_u/AM_Module_u/addr_r0_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK_Global_u/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    CLK_Global_u/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  CLK_Global_u/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  CLK_Global_u/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  CLK_Global_u/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  CLK_Global_u/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_gen
  To Clock:  clk_out1_clk_gen

Setup :           62  Failing Endpoints,  Worst Slack       -1.445ns,  Total Violation      -77.909ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.445ns  (required time - arrival time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.434ns (32.565%)  route 0.899ns (67.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 0.595 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.641    -0.810    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434    -0.376 r  Audio_Handle_u/Fre_word_r_reg/P[23]
                         net (fo=1, routed)           0.899     0.523    FM_Module_u/P[23]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.529     0.595    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.399     0.994    
                         clock uncertainty           -0.215     0.780    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -1.701    -0.921    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 -1.445    

Slack (VIOLATED) :        -1.420ns  (required time - arrival time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.434ns (33.185%)  route 0.874ns (66.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 0.595 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.641    -0.810    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    -0.376 r  Audio_Handle_u/Fre_word_r_reg/P[27]
                         net (fo=1, routed)           0.874     0.498    FM_Module_u/P[27]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.529     0.595    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.399     0.994    
                         clock uncertainty           -0.215     0.780    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_C[27])
                                                     -1.701    -0.921    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                 -1.420    

Slack (VIOLATED) :        -1.420ns  (required time - arrival time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[31]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.434ns (33.185%)  route 0.874ns (66.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 0.595 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.641    -0.810    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      0.434    -0.376 r  Audio_Handle_u/Fre_word_r_reg/P[31]
                         net (fo=1, routed)           0.874     0.498    FM_Module_u/P[31]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.529     0.595    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.399     0.994    
                         clock uncertainty           -0.215     0.780    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_C[31])
                                                     -1.701    -0.921    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                 -1.420    

Slack (VIOLATED) :        -1.418ns  (required time - arrival time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.434ns (33.234%)  route 0.872ns (66.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 0.595 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.641    -0.810    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434    -0.376 r  Audio_Handle_u/Fre_word_r_reg/P[0]
                         net (fo=1, routed)           0.872     0.496    FM_Module_u/P[0]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.529     0.595    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.399     0.994    
                         clock uncertainty           -0.215     0.780    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_C[0])
                                                     -1.701    -0.921    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 -1.418    

Slack (VIOLATED) :        -1.418ns  (required time - arrival time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.434ns (33.234%)  route 0.872ns (66.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 0.595 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.641    -0.810    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434    -0.376 r  Audio_Handle_u/Fre_word_r_reg/P[10]
                         net (fo=1, routed)           0.872     0.496    FM_Module_u/P[10]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.529     0.595    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.399     0.994    
                         clock uncertainty           -0.215     0.780    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_C[10])
                                                     -1.701    -0.921    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 -1.418    

Slack (VIOLATED) :        -1.418ns  (required time - arrival time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.434ns (33.234%)  route 0.872ns (66.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 0.595 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.641    -0.810    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.434    -0.376 r  Audio_Handle_u/Fre_word_r_reg/P[12]
                         net (fo=1, routed)           0.872     0.496    FM_Module_u/P[12]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.529     0.595    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.399     0.994    
                         clock uncertainty           -0.215     0.780    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_C[12])
                                                     -1.701    -0.921    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 -1.418    

Slack (VIOLATED) :        -1.418ns  (required time - arrival time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.434ns (33.234%)  route 0.872ns (66.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 0.595 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.641    -0.810    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.376 r  Audio_Handle_u/Fre_word_r_reg/P[14]
                         net (fo=1, routed)           0.872     0.496    FM_Module_u/P[14]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.529     0.595    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.399     0.994    
                         clock uncertainty           -0.215     0.780    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_C[14])
                                                     -1.701    -0.921    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 -1.418    

Slack (VIOLATED) :        -1.418ns  (required time - arrival time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.434ns (33.234%)  route 0.872ns (66.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 0.595 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.641    -0.810    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434    -0.376 r  Audio_Handle_u/Fre_word_r_reg/P[16]
                         net (fo=1, routed)           0.872     0.496    FM_Module_u/P[16]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.529     0.595    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.399     0.994    
                         clock uncertainty           -0.215     0.780    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -1.701    -0.921    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 -1.418    

Slack (VIOLATED) :        -1.418ns  (required time - arrival time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.434ns (33.234%)  route 0.872ns (66.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 0.595 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.641    -0.810    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434    -0.376 r  Audio_Handle_u/Fre_word_r_reg/P[18]
                         net (fo=1, routed)           0.872     0.496    FM_Module_u/P[18]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.529     0.595    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.399     0.994    
                         clock uncertainty           -0.215     0.780    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_C[18])
                                                     -1.701    -0.921    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 -1.418    

Slack (VIOLATED) :        -1.418ns  (required time - arrival time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_gen rise@2.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.434ns (33.234%)  route 0.872ns (66.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 0.595 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.641    -0.810    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.434    -0.376 r  Audio_Handle_u/Fre_word_r_reg/P[28]
                         net (fo=1, routed)           0.872     0.496    FM_Module_u/P[28]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      2.000     2.000 r  
    N11                                               0.000     2.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162     4.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -2.612 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -1.025    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -0.934 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          1.529     0.595    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.399     0.994    
                         clock uncertainty           -0.215     0.780    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_C[28])
                                                     -1.701    -0.921    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 -1.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.126ns (25.058%)  route 0.377ns (74.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.643    -0.478    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.126    -0.352 r  Audio_Handle_u/Fre_word_r_reg/P[20]
                         net (fo=1, routed)           0.377     0.025    FM_Module_u/P[20]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.913    -0.715    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.555    -0.160    
                         clock uncertainty            0.215     0.054    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_C[20])
                                                     -0.156    -0.102    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.126ns (25.058%)  route 0.377ns (74.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.643    -0.478    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126    -0.352 r  Audio_Handle_u/Fre_word_r_reg/P[21]
                         net (fo=1, routed)           0.377     0.025    FM_Module_u/P[21]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.913    -0.715    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.555    -0.160    
                         clock uncertainty            0.215     0.054    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_C[21])
                                                     -0.156    -0.102    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.126ns (25.058%)  route 0.377ns (74.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.643    -0.478    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126    -0.352 r  Audio_Handle_u/Fre_word_r_reg/P[22]
                         net (fo=1, routed)           0.377     0.025    FM_Module_u/P[22]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.913    -0.715    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.555    -0.160    
                         clock uncertainty            0.215     0.054    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_C[22])
                                                     -0.156    -0.102    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.126ns (25.058%)  route 0.377ns (74.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.643    -0.478    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.352 r  Audio_Handle_u/Fre_word_r_reg/P[24]
                         net (fo=1, routed)           0.377     0.025    FM_Module_u/P[24]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.913    -0.715    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.555    -0.160    
                         clock uncertainty            0.215     0.054    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_C[24])
                                                     -0.156    -0.102    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.126ns (25.058%)  route 0.377ns (74.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.643    -0.478    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126    -0.352 r  Audio_Handle_u/Fre_word_r_reg/P[25]
                         net (fo=1, routed)           0.377     0.025    FM_Module_u/P[25]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.913    -0.715    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.555    -0.160    
                         clock uncertainty            0.215     0.054    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_C[25])
                                                     -0.156    -0.102    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.126ns (25.058%)  route 0.377ns (74.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.643    -0.478    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.126    -0.352 r  Audio_Handle_u/Fre_word_r_reg/P[26]
                         net (fo=1, routed)           0.377     0.025    FM_Module_u/P[26]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.913    -0.715    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.555    -0.160    
                         clock uncertainty            0.215     0.054    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_C[26])
                                                     -0.156    -0.102    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.126ns (25.058%)  route 0.377ns (74.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.643    -0.478    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126    -0.352 r  Audio_Handle_u/Fre_word_r_reg/P[27]
                         net (fo=1, routed)           0.377     0.025    FM_Module_u/P[27]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.913    -0.715    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.555    -0.160    
                         clock uncertainty            0.215     0.054    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_C[27])
                                                     -0.156    -0.102    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[30]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.126ns (25.058%)  route 0.377ns (74.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.643    -0.478    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.126    -0.352 r  Audio_Handle_u/Fre_word_r_reg/P[30]
                         net (fo=1, routed)           0.377     0.025    FM_Module_u/P[30]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.913    -0.715    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.555    -0.160    
                         clock uncertainty            0.215     0.054    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_C[30])
                                                     -0.156    -0.102    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[31]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.126ns (25.058%)  route 0.377ns (74.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.643    -0.478    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      0.126    -0.352 r  Audio_Handle_u/Fre_word_r_reg/P[31]
                         net (fo=1, routed)           0.377     0.025    FM_Module_u/P[31]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.913    -0.715    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.555    -0.160    
                         clock uncertainty            0.215     0.054    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_C[31])
                                                     -0.156    -0.102    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Audio_Handle_u/Fre_word_r_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FM_Module_u/data_r2_reg/C[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_gen  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out4_clk_gen rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.126ns (24.956%)  route 0.379ns (75.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.643    -0.478    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126    -0.352 r  Audio_Handle_u/Fre_word_r_reg/P[11]
                         net (fo=1, routed)           0.379     0.027    FM_Module_u/P[11]
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/C[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout1_buf/O
                         net (fo=76, routed)          0.913    -0.715    FM_Module_u/clk_500m
    DSP48_X0Y11          DSP48E1                                      r  FM_Module_u/data_r2_reg/CLK
                         clock pessimism              0.555    -0.160    
                         clock uncertainty            0.215     0.054    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_C[11])
                                                     -0.156    -0.102    FM_Module_u/data_r2_reg
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_gen
  To Clock:  clk_out4_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       14.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.482ns  (required time - arrival time)
  Source:                 AD9226_3/wave_CH_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/Fre_word_r_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 1.451ns (47.521%)  route 1.602ns (52.479%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          1.555    -0.895    AD9226_3/AD9926_clk_3_OBUF
    SLICE_X12Y21         FDRE                                         r  AD9226_3/wave_CH_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  AD9226_3/wave_CH_buf_reg[0]/Q
                         net (fo=2, routed)           0.747     0.370    AD9226_3/wave_CH_buf_reg_n_0_[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.950 r  AD9226_3/Fre_word_r_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.950    AD9226_3/Fre_word_r_reg_i_3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  AD9226_3/Fre_word_r_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.064    AD9226_3/Fre_word_r_reg_i_2_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.303 r  AD9226_3/Fre_word_r_reg_i_1/O[2]
                         net (fo=19, routed)          0.855     2.158    Audio_Handle_u/Fre_word_r_reg_0[11]
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
                         clock pessimism              0.399    18.991    
                         clock uncertainty           -0.244    18.747    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -2.106    16.641    Audio_Handle_u/Fre_word_r_reg
  -------------------------------------------------------------------
                         required time                         16.641    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                 14.482    

Slack (MET) :             14.482ns  (required time - arrival time)
  Source:                 AD9226_3/wave_CH_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/Fre_word_r_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 1.451ns (47.521%)  route 1.602ns (52.479%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          1.555    -0.895    AD9226_3/AD9926_clk_3_OBUF
    SLICE_X12Y21         FDRE                                         r  AD9226_3/wave_CH_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  AD9226_3/wave_CH_buf_reg[0]/Q
                         net (fo=2, routed)           0.747     0.370    AD9226_3/wave_CH_buf_reg_n_0_[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.950 r  AD9226_3/Fre_word_r_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.950    AD9226_3/Fre_word_r_reg_i_3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  AD9226_3/Fre_word_r_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.064    AD9226_3/Fre_word_r_reg_i_2_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.303 r  AD9226_3/Fre_word_r_reg_i_1/O[2]
                         net (fo=19, routed)          0.855     2.158    Audio_Handle_u/Fre_word_r_reg_0[11]
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
                         clock pessimism              0.399    18.991    
                         clock uncertainty           -0.244    18.747    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -2.106    16.641    Audio_Handle_u/Fre_word_r_reg
  -------------------------------------------------------------------
                         required time                         16.641    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                 14.482    

Slack (MET) :             14.516ns  (required time - arrival time)
  Source:                 AD9226_3/wave_CH_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/Fre_word_r_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 1.451ns (48.053%)  route 1.569ns (51.947%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          1.555    -0.895    AD9226_3/AD9926_clk_3_OBUF
    SLICE_X12Y21         FDRE                                         r  AD9226_3/wave_CH_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  AD9226_3/wave_CH_buf_reg[0]/Q
                         net (fo=2, routed)           0.747     0.370    AD9226_3/wave_CH_buf_reg_n_0_[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.950 r  AD9226_3/Fre_word_r_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.950    AD9226_3/Fre_word_r_reg_i_3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  AD9226_3/Fre_word_r_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.064    AD9226_3/Fre_word_r_reg_i_2_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.303 r  AD9226_3/Fre_word_r_reg_i_1/O[2]
                         net (fo=19, routed)          0.821     2.125    Audio_Handle_u/Fre_word_r_reg_0[11]
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
                         clock pessimism              0.399    18.991    
                         clock uncertainty           -0.244    18.747    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -2.106    16.641    Audio_Handle_u/Fre_word_r_reg
  -------------------------------------------------------------------
                         required time                         16.641    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 14.516    

Slack (MET) :             14.516ns  (required time - arrival time)
  Source:                 AD9226_3/wave_CH_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/Fre_word_r_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 1.451ns (48.053%)  route 1.569ns (51.947%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          1.555    -0.895    AD9226_3/AD9926_clk_3_OBUF
    SLICE_X12Y21         FDRE                                         r  AD9226_3/wave_CH_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  AD9226_3/wave_CH_buf_reg[0]/Q
                         net (fo=2, routed)           0.747     0.370    AD9226_3/wave_CH_buf_reg_n_0_[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.950 r  AD9226_3/Fre_word_r_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.950    AD9226_3/Fre_word_r_reg_i_3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  AD9226_3/Fre_word_r_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.064    AD9226_3/Fre_word_r_reg_i_2_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.303 r  AD9226_3/Fre_word_r_reg_i_1/O[2]
                         net (fo=19, routed)          0.821     2.125    Audio_Handle_u/Fre_word_r_reg_0[11]
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
                         clock pessimism              0.399    18.991    
                         clock uncertainty           -0.244    18.747    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -2.106    16.641    Audio_Handle_u/Fre_word_r_reg
  -------------------------------------------------------------------
                         required time                         16.641    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 14.516    

Slack (MET) :             14.516ns  (required time - arrival time)
  Source:                 AD9226_3/wave_CH_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/Fre_word_r_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 1.451ns (48.053%)  route 1.569ns (51.947%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          1.555    -0.895    AD9226_3/AD9926_clk_3_OBUF
    SLICE_X12Y21         FDRE                                         r  AD9226_3/wave_CH_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  AD9226_3/wave_CH_buf_reg[0]/Q
                         net (fo=2, routed)           0.747     0.370    AD9226_3/wave_CH_buf_reg_n_0_[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.950 r  AD9226_3/Fre_word_r_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.950    AD9226_3/Fre_word_r_reg_i_3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  AD9226_3/Fre_word_r_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.064    AD9226_3/Fre_word_r_reg_i_2_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.303 r  AD9226_3/Fre_word_r_reg_i_1/O[2]
                         net (fo=19, routed)          0.821     2.125    Audio_Handle_u/Fre_word_r_reg_0[11]
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
                         clock pessimism              0.399    18.991    
                         clock uncertainty           -0.244    18.747    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -2.106    16.641    Audio_Handle_u/Fre_word_r_reg
  -------------------------------------------------------------------
                         required time                         16.641    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 14.516    

Slack (MET) :             14.516ns  (required time - arrival time)
  Source:                 AD9226_3/wave_CH_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/Fre_word_r_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 1.451ns (48.053%)  route 1.569ns (51.947%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          1.555    -0.895    AD9226_3/AD9926_clk_3_OBUF
    SLICE_X12Y21         FDRE                                         r  AD9226_3/wave_CH_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  AD9226_3/wave_CH_buf_reg[0]/Q
                         net (fo=2, routed)           0.747     0.370    AD9226_3/wave_CH_buf_reg_n_0_[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.950 r  AD9226_3/Fre_word_r_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.950    AD9226_3/Fre_word_r_reg_i_3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  AD9226_3/Fre_word_r_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.064    AD9226_3/Fre_word_r_reg_i_2_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.303 r  AD9226_3/Fre_word_r_reg_i_1/O[2]
                         net (fo=19, routed)          0.821     2.125    Audio_Handle_u/Fre_word_r_reg_0[11]
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
                         clock pessimism              0.399    18.991    
                         clock uncertainty           -0.244    18.747    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -2.106    16.641    Audio_Handle_u/Fre_word_r_reg
  -------------------------------------------------------------------
                         required time                         16.641    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 14.516    

Slack (MET) :             14.526ns  (required time - arrival time)
  Source:                 AD9226_3/wave_CH_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/Fre_word_r_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 1.451ns (48.205%)  route 1.559ns (51.795%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          1.555    -0.895    AD9226_3/AD9926_clk_3_OBUF
    SLICE_X12Y21         FDRE                                         r  AD9226_3/wave_CH_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  AD9226_3/wave_CH_buf_reg[0]/Q
                         net (fo=2, routed)           0.747     0.370    AD9226_3/wave_CH_buf_reg_n_0_[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.950 r  AD9226_3/Fre_word_r_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.950    AD9226_3/Fre_word_r_reg_i_3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  AD9226_3/Fre_word_r_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.064    AD9226_3/Fre_word_r_reg_i_2_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.303 r  AD9226_3/Fre_word_r_reg_i_1/O[2]
                         net (fo=19, routed)          0.812     2.115    Audio_Handle_u/Fre_word_r_reg_0[11]
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
                         clock pessimism              0.399    18.991    
                         clock uncertainty           -0.244    18.747    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -2.106    16.641    Audio_Handle_u/Fre_word_r_reg
  -------------------------------------------------------------------
                         required time                         16.641    
                         arrival time                          -2.115    
  -------------------------------------------------------------------
                         slack                                 14.526    

Slack (MET) :             14.667ns  (required time - arrival time)
  Source:                 AD9226_3/wave_CH_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/Fre_word_r_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 1.451ns (50.572%)  route 1.418ns (49.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          1.555    -0.895    AD9226_3/AD9926_clk_3_OBUF
    SLICE_X12Y21         FDRE                                         r  AD9226_3/wave_CH_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  AD9226_3/wave_CH_buf_reg[0]/Q
                         net (fo=2, routed)           0.747     0.370    AD9226_3/wave_CH_buf_reg_n_0_[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.950 r  AD9226_3/Fre_word_r_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.950    AD9226_3/Fre_word_r_reg_i_3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  AD9226_3/Fre_word_r_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.064    AD9226_3/Fre_word_r_reg_i_2_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.303 r  AD9226_3/Fre_word_r_reg_i_1/O[2]
                         net (fo=19, routed)          0.671     1.974    Audio_Handle_u/Fre_word_r_reg_0[11]
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
                         clock pessimism              0.399    18.991    
                         clock uncertainty           -0.244    18.747    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -2.106    16.641    Audio_Handle_u/Fre_word_r_reg
  -------------------------------------------------------------------
                         required time                         16.641    
                         arrival time                          -1.974    
  -------------------------------------------------------------------
                         slack                                 14.667    

Slack (MET) :             14.681ns  (required time - arrival time)
  Source:                 AD9226_3/wave_CH_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/Fre_word_r_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 1.546ns (54.181%)  route 1.307ns (45.819%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          1.555    -0.895    AD9226_3/AD9926_clk_3_OBUF
    SLICE_X12Y21         FDRE                                         r  AD9226_3/wave_CH_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  AD9226_3/wave_CH_buf_reg[0]/Q
                         net (fo=2, routed)           0.747     0.370    AD9226_3/wave_CH_buf_reg_n_0_[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.950 r  AD9226_3/Fre_word_r_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.950    AD9226_3/Fre_word_r_reg_i_3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  AD9226_3/Fre_word_r_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.064    AD9226_3/Fre_word_r_reg_i_2_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.398 r  AD9226_3/Fre_word_r_reg_i_1/O[1]
                         net (fo=1, routed)           0.560     1.958    Audio_Handle_u/Fre_word_r_reg_0[10]
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
                         clock pessimism              0.399    18.991    
                         clock uncertainty           -0.244    18.747    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -2.107    16.640    Audio_Handle_u/Fre_word_r_reg
  -------------------------------------------------------------------
                         required time                         16.640    
                         arrival time                          -1.958    
  -------------------------------------------------------------------
                         slack                                 14.681    

Slack (MET) :             14.683ns  (required time - arrival time)
  Source:                 AD9226_3/wave_CH_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/Fre_word_r_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_gen rise@20.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 1.451ns (50.869%)  route 1.401ns (49.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 18.592 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.233     2.752    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          1.555    -0.895    AD9226_3/AD9926_clk_3_OBUF
    SLICE_X12Y21         FDRE                                         r  AD9226_3/wave_CH_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  AD9226_3/wave_CH_buf_reg[0]/Q
                         net (fo=2, routed)           0.747     0.370    AD9226_3/wave_CH_buf_reg_n_0_[0]
    SLICE_X13Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.950 r  AD9226_3/Fre_word_r_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.950    AD9226_3/Fre_word_r_reg_i_3_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.064 r  AD9226_3/Fre_word_r_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.064    AD9226_3/Fre_word_r_reg_i_2_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.303 r  AD9226_3/Fre_word_r_reg_i_1/O[2]
                         net (fo=19, routed)          0.654     1.957    Audio_Handle_u/Fre_word_r_reg_0[11]
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           1.162    22.610    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    15.388 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    16.975    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.066 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          1.526    18.592    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
                         clock pessimism              0.399    18.991    
                         clock uncertainty           -0.244    18.747    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -2.106    16.641    Audio_Handle_u/Fre_word_r_reg
  -------------------------------------------------------------------
                         required time                         16.641    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                 14.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 AD9226_2/wave_CH_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/wave_in_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.279ns (35.296%)  route 0.511ns (64.704%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          0.585    -0.536    AD9226_2/AD9926_clk_3_OBUF
    SLICE_X6Y19          FDRE                                         r  AD9226_2/wave_CH_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.372 f  AD9226_2/wave_CH_buf_reg[1]/Q
                         net (fo=2, routed)           0.511     0.139    AD9226_2/wave_CH_buf_reg_n_0_[1]
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.184 r  AD9226_2/wave_in_r[4]_i_4/O
                         net (fo=1, routed)           0.000     0.184    AD9226_2/wave_in_r[4]_i_4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.254 r  AD9226_2/wave_in_r_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.254    Audio_Handle_u/AM_Module_u/B[0]
    SLICE_X8Y19          FDRE                                         r  Audio_Handle_u/AM_Module_u/wave_in_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.826    -0.802    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X8Y19          FDRE                                         r  Audio_Handle_u/AM_Module_u/wave_in_r_reg[1]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.244    -0.003    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.134     0.131    Audio_Handle_u/AM_Module_u/wave_in_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 AD9226_2/wave_CH_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/wave_in_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.302ns (37.126%)  route 0.511ns (62.874%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          0.585    -0.536    AD9226_2/AD9926_clk_3_OBUF
    SLICE_X6Y19          FDRE                                         r  AD9226_2/wave_CH_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  AD9226_2/wave_CH_buf_reg[1]/Q
                         net (fo=2, routed)           0.511     0.139    AD9226_2/wave_CH_buf_reg_n_0_[1]
    SLICE_X8Y19          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.138     0.277 r  AD9226_2/wave_in_r_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.277    Audio_Handle_u/AM_Module_u/B[1]
    SLICE_X8Y19          FDRE                                         r  Audio_Handle_u/AM_Module_u/wave_in_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.826    -0.802    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X8Y19          FDRE                                         r  Audio_Handle_u/AM_Module_u/wave_in_r_reg[2]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.244    -0.003    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.134     0.131    Audio_Handle_u/AM_Module_u/wave_in_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 AD9226_3/wave_CH_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/Fre_word_r_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.256ns (42.090%)  route 0.352ns (57.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          0.553    -0.568    AD9226_3/AD9926_clk_3_OBUF
    SLICE_X13Y25         FDRE                                         r  AD9226_3/wave_CH_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  AD9226_3/wave_CH_buf_reg[5]/Q
                         net (fo=1, routed)           0.136    -0.291    AD9226_3/wave_CH_buf_reg_n_0_[5]
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.176 r  AD9226_3/Fre_word_r_reg_i_2/O[0]
                         net (fo=1, routed)           0.216     0.040    Audio_Handle_u/Fre_word_r_reg_0[5]
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.910    -0.718    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
                         clock pessimism              0.555    -0.163    
                         clock uncertainty            0.244     0.081    
    DSP48_X0Y10          DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                     -0.195    -0.114    Audio_Handle_u/Fre_word_r_reg
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 AD9226_3/wave_CH_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/Fre_word_r_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.251ns (39.730%)  route 0.381ns (60.270%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          0.553    -0.568    AD9226_3/AD9926_clk_3_OBUF
    SLICE_X13Y24         FDRE                                         r  AD9226_3/wave_CH_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  AD9226_3/wave_CH_buf_reg[2]/Q
                         net (fo=1, routed)           0.165    -0.263    AD9226_3/wave_CH_buf_reg_n_0_[2]
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.153 r  AD9226_3/Fre_word_r_reg_i_3/O[1]
                         net (fo=1, routed)           0.216     0.063    Audio_Handle_u/Fre_word_r_reg_0[2]
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.910    -0.718    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
                         clock pessimism              0.555    -0.163    
                         clock uncertainty            0.244     0.081    
    DSP48_X0Y10          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                     -0.195    -0.114    Audio_Handle_u/Fre_word_r_reg
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 AD9226_2/wave_CH_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/wave_in_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.333ns (39.434%)  route 0.511ns (60.566%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          0.585    -0.536    AD9226_2/AD9926_clk_3_OBUF
    SLICE_X6Y19          FDRE                                         r  AD9226_2/wave_CH_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  AD9226_2/wave_CH_buf_reg[1]/Q
                         net (fo=2, routed)           0.511     0.139    AD9226_2/wave_CH_buf_reg_n_0_[1]
    SLICE_X8Y19          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.169     0.308 r  AD9226_2/wave_in_r_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.308    Audio_Handle_u/AM_Module_u/B[2]
    SLICE_X8Y19          FDRE                                         r  Audio_Handle_u/AM_Module_u/wave_in_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.826    -0.802    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X8Y19          FDRE                                         r  Audio_Handle_u/AM_Module_u/wave_in_r_reg[3]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.244    -0.003    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.134     0.131    Audio_Handle_u/AM_Module_u/wave_in_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 AD9226_2/wave_CH_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/wave_in_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.251ns (29.664%)  route 0.595ns (70.336%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          0.583    -0.538    AD9226_2/AD9926_clk_3_OBUF
    SLICE_X5Y21          FDRE                                         r  AD9226_2/wave_CH_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  AD9226_2/wave_CH_buf_reg[11]/Q
                         net (fo=1, routed)           0.595     0.198    AD9226_2/wave_CH_buf_reg_n_0_[11]
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.308 r  AD9226_2/wave_in_r_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.308    Audio_Handle_u/AM_Module_u/B[10]
    SLICE_X8Y21          FDRE                                         r  Audio_Handle_u/AM_Module_u/wave_in_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.824    -0.804    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X8Y21          FDRE                                         r  Audio_Handle_u/AM_Module_u/wave_in_r_reg[11]/C
                         clock pessimism              0.555    -0.250    
                         clock uncertainty            0.244    -0.005    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.134     0.129    Audio_Handle_u/AM_Module_u/wave_in_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 AD9226_2/wave_CH_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/wave_in_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.355ns (40.972%)  route 0.511ns (59.028%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          0.585    -0.536    AD9226_2/AD9926_clk_3_OBUF
    SLICE_X6Y19          FDRE                                         r  AD9226_2/wave_CH_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  AD9226_2/wave_CH_buf_reg[1]/Q
                         net (fo=2, routed)           0.511     0.139    AD9226_2/wave_CH_buf_reg_n_0_[1]
    SLICE_X8Y19          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.191     0.330 r  AD9226_2/wave_in_r_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.330    Audio_Handle_u/AM_Module_u/B[3]
    SLICE_X8Y19          FDRE                                         r  Audio_Handle_u/AM_Module_u/wave_in_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.826    -0.802    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X8Y19          FDRE                                         r  Audio_Handle_u/AM_Module_u/wave_in_r_reg[4]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.244    -0.003    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.134     0.131    Audio_Handle_u/AM_Module_u/wave_in_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 AD9226_2/wave_CH_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/AM_Module_u/wave_in_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.334ns (37.617%)  route 0.554ns (62.383%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          0.585    -0.536    AD9226_2/AD9926_clk_3_OBUF
    SLICE_X6Y19          FDRE                                         r  AD9226_2/wave_CH_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  AD9226_2/wave_CH_buf_reg[4]/Q
                         net (fo=2, routed)           0.554     0.181    AD9226_2/wave_CH_buf_reg_n_0_[4]
    SLICE_X8Y19          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     0.298 r  AD9226_2/wave_in_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.298    AD9226_2/wave_in_r_reg[4]_i_1_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.351 r  AD9226_2/wave_in_r_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.351    Audio_Handle_u/AM_Module_u/B[4]
    SLICE_X8Y20          FDRE                                         r  Audio_Handle_u/AM_Module_u/wave_in_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.825    -0.803    Audio_Handle_u/AM_Module_u/clk_50m
    SLICE_X8Y20          FDRE                                         r  Audio_Handle_u/AM_Module_u/wave_in_r_reg[5]/C
                         clock pessimism              0.555    -0.249    
                         clock uncertainty            0.244    -0.004    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.134     0.130    Audio_Handle_u/AM_Module_u/wave_in_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 AD9226_1/wave_CH_buf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/Audio_SIG_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.452ns (50.561%)  route 0.442ns (49.439%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          0.580    -0.541    AD9226_1/AD9926_clk_3_OBUF
    SLICE_X6Y25          FDRE                                         r  AD9226_1/wave_CH_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  AD9226_1/wave_CH_buf_reg[9]/Q
                         net (fo=1, routed)           0.240    -0.138    Audio_Handle_u/wave_CH_buf[9]
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.023 r  Audio_Handle_u/Audio_SIG_r_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.202     0.180    Audio_Handle_u/Audio_CH1[9]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.107     0.287 r  Audio_Handle_u/Audio_SIG_r[11]_i_6/O
                         net (fo=1, routed)           0.000     0.287    Audio_Handle_u/Audio_SIG_r[11]_i_6_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.353 r  Audio_Handle_u/Audio_SIG_r_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.353    Audio_Handle_u/Audio_SIG_r_reg[11]_i_1_n_6
    SLICE_X12Y27         FDRE                                         r  Audio_Handle_u/Audio_SIG_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.823    -0.805    Audio_Handle_u/clk_50m
    SLICE_X12Y27         FDRE                                         r  Audio_Handle_u/Audio_SIG_r_reg[9]/C
                         clock pessimism              0.555    -0.251    
                         clock uncertainty            0.244    -0.006    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.134     0.128    Audio_Handle_u/Audio_SIG_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 AD9226_3/wave_CH_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Audio_Handle_u/Fre_word_r_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.251ns (37.015%)  route 0.427ns (62.985%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.440     0.727    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  CLK_Global_u/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    CLK_Global_u/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  CLK_Global_u/clkout3_buf/O
                         net (fo=39, routed)          0.556    -0.565    AD9226_3/AD9926_clk_3_OBUF
    SLICE_X13Y27         FDRE                                         r  AD9226_3/wave_CH_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  AD9226_3/wave_CH_buf_reg[10]/Q
                         net (fo=1, routed)           0.158    -0.266    AD9226_3/wave_CH_buf_reg_n_0_[10]
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.156 r  AD9226_3/Fre_word_r_reg_i_1/O[1]
                         net (fo=1, routed)           0.269     0.113    Audio_Handle_u/Fre_word_r_reg_0[10]
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_gen rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Global_u/sys_clk
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  CLK_Global_u/clkin_ibufg/O
                         net (fo=1, routed)           0.480     0.955    CLK_Global_u/clk_in_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.191 r  CLK_Global_u/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.657    CLK_Global_u/clk_out4_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  CLK_Global_u/clkout4_buf/O
                         net (fo=89, routed)          0.910    -0.718    Audio_Handle_u/clk_50m
    DSP48_X0Y10          DSP48E1                                      r  Audio_Handle_u/Fre_word_r_reg/CLK
                         clock pessimism              0.555    -0.163    
                         clock uncertainty            0.244     0.081    
    DSP48_X0Y10          DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                     -0.195    -0.114    Audio_Handle_u/Fre_word_r_reg
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.227    





