<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="367" />
   <irq preferredWidth="79" />
   <name preferredWidth="214" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="212" />
   <clocksource preferredWidth="212" />
   <frequency preferredWidth="210" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Memories and Memory Controllers/External Memory Interfaces/SDRAM Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/DDR3 Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/DDR2 Interfaces,Library/Memories and Memory Controllers,Library/Memories and Memory Controllers/External Memory Interfaces/DDR Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Models,Library/Memories and Memory Controllers/External Memory Interfaces,Project,Library/Memories and Memory Controllers/External Memory Interfaces/LPDDR2 Interfaces,Library" />
 <window width="954" height="909" x="-1" y="24" />
 <generation synthesis="VHDL" />
 <hdlexample language="VHDL" />
</preferences>
