

================================================================
== Vitis HLS Report for 'FIR_filter_2'
================================================================
* Date:           Wed Nov 12 23:44:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.855 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     896|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|      40|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|     206|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     206|     936|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_12s_43_1_1_U20  |mul_32s_12s_43_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_12s_44_1_1_U21  |mul_32s_12s_44_1_1  |        0|   2|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   4|  0|  40|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln45_10_fu_440_p2  |         +|   0|  0|  46|          46|          46|
    |add_ln45_11_fu_457_p2  |         +|   0|  0|  46|          46|          46|
    |add_ln45_12_fu_579_p2  |         +|   0|  0|  41|          41|          41|
    |add_ln45_1_fu_360_p2   |         +|   0|  0|  54|          47|          47|
    |add_ln45_2_fu_467_p2   |         +|   0|  0|  54|          47|          47|
    |add_ln45_3_fu_499_p2   |         +|   0|  0|  54|          47|          47|
    |add_ln45_4_fu_589_p2   |         +|   0|  0|  54|          47|          47|
    |add_ln45_5_fu_210_p2   |         +|   0|  0|  41|          41|          41|
    |add_ln45_6_fu_299_p2   |         +|   0|  0|  46|          46|          46|
    |add_ln45_7_fu_333_p2   |         +|   0|  0|  46|          46|          46|
    |add_ln45_8_fu_350_p2   |         +|   0|  0|  46|          46|          46|
    |add_ln45_9_fu_406_p2   |         +|   0|  0|  46|          46|          46|
    |add_ln45_fu_243_p2     |         +|   0|  0|  50|          43|          43|
    |sub_ln45_1_fu_192_p2   |         -|   0|  0|  41|          41|          41|
    |sub_ln45_2_fu_316_p2   |         -|   0|  0|  46|          46|          46|
    |sub_ln45_3_fu_423_p2   |         -|   0|  0|  46|          46|          46|
    |sub_ln45_4_fu_545_p2   |         -|   0|  0|  48|          41|          41|
    |sub_ln45_5_fu_562_p2   |         -|   0|  0|  41|          41|          41|
    |sub_ln45_fu_174_p2     |         -|   0|  0|  48|          41|          41|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 896|         846|         847|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |FIR_delays_read_1_reg_642  |  32|   0|   32|          0|
    |FIR_delays_read_2_reg_647  |  32|   0|   32|          0|
    |FIR_delays_read_3_reg_657  |  32|   0|   32|          0|
    |FIR_delays_read_4_reg_667  |  32|   0|   32|          0|
    |FIR_delays_read_9_reg_673  |  32|   0|   32|          0|
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |tmp_8_reg_681              |  28|   0|   28|          0|
    |x_n_read_reg_637           |  16|   0|   16|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 206|   0|  206|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_0         |  out|   16|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_1         |  out|   32|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_2         |  out|   32|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_3         |  out|   32|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_4         |  out|   32|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_5         |  out|   32|  ap_ctrl_hs|        FIR_filter.2|  return value|
|FIR_delays_read     |   in|   32|     ap_none|     FIR_delays_read|        scalar|
|FIR_delays_read_14  |   in|   32|     ap_none|  FIR_delays_read_14|        scalar|
|FIR_delays_read_15  |   in|   32|     ap_none|  FIR_delays_read_15|        scalar|
|FIR_delays_read_16  |   in|   32|     ap_none|  FIR_delays_read_16|        scalar|
|FIR_delays_read_17  |   in|   32|     ap_none|  FIR_delays_read_17|        scalar|
|x_n                 |   in|   16|     ap_none|                 x_n|        scalar|
+--------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.47>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n" [FIR_HLS.cpp:37]   --->   Operation 3 'read' 'x_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%FIR_delays_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_17" [FIR_HLS.cpp:37]   --->   Operation 4 'read' 'FIR_delays_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%FIR_delays_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_16" [FIR_HLS.cpp:37]   --->   Operation 5 'read' 'FIR_delays_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FIR_delays_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_15" [FIR_HLS.cpp:37]   --->   Operation 6 'read' 'FIR_delays_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_delays_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_14" [FIR_HLS.cpp:37]   --->   Operation 7 'read' 'FIR_delays_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_delays_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read" [FIR_HLS.cpp:37]   --->   Operation 8 'read' 'FIR_delays_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i16.i24, i16 %x_n_read, i24 0" [FIR_HLS.cpp:45]   --->   Operation 9 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i40 %tmp_1" [FIR_HLS.cpp:45]   --->   Operation 10 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i16.i21, i16 %x_n_read, i21 0" [FIR_HLS.cpp:45]   --->   Operation 11 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln45_1 = sext i37 %tmp_2" [FIR_HLS.cpp:45]   --->   Operation 12 'sext' 'sext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.03ns)   --->   "%sub_ln45 = sub i41 %sext_ln45, i41 %sext_ln45_1" [FIR_HLS.cpp:45]   --->   Operation 13 'sub' 'sub_ln45' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i16.i19, i16 %x_n_read, i19 0" [FIR_HLS.cpp:45]   --->   Operation 14 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln45_3 = sext i35 %tmp_3" [FIR_HLS.cpp:45]   --->   Operation 15 'sext' 'sext_ln45_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln45_1 = sub i41 %sub_ln45, i41 %sext_ln45_3" [FIR_HLS.cpp:45]   --->   Operation 16 'sub' 'sub_ln45_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %x_n_read, i17 0" [FIR_HLS.cpp:45]   --->   Operation 17 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln45_4 = sext i33 %tmp_4" [FIR_HLS.cpp:45]   --->   Operation 18 'sext' 'sext_ln45_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln45_5 = add i41 %sub_ln45_1, i41 %sext_ln45_4" [FIR_HLS.cpp:45]   --->   Operation 19 'add' 'add_ln45_5' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%FIR_accu32 = partselect i26 @_ssdm_op_PartSelect.i26.i41.i32.i32, i41 %add_ln45_5, i32 15, i32 40" [FIR_HLS.cpp:45]   --->   Operation 20 'partselect' 'FIR_accu32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i26.i15, i26 %FIR_accu32, i15 0" [FIR_HLS.cpp:45]   --->   Operation 21 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln45_6 = sext i41 %tmp" [FIR_HLS.cpp:45]   --->   Operation 22 'sext' 'sext_ln45_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln45_2 = sext i32 %FIR_delays_read_1" [FIR_HLS.cpp:45]   --->   Operation 23 'sext' 'sext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.42ns)   --->   "%mul_ln45 = mul i43 %sext_ln45_2, i43 8796093021181" [FIR_HLS.cpp:45]   --->   Operation 24 'mul' 'mul_ln45' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.05ns)   --->   "%add_ln45 = add i43 %sext_ln45_6, i43 %mul_ln45" [FIR_HLS.cpp:45]   --->   Operation 25 'add' 'add_ln45' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i28 @_ssdm_op_PartSelect.i28.i43.i32.i32, i43 %add_ln45, i32 15, i32 42" [FIR_HLS.cpp:45]   --->   Operation 26 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.85>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [FIR_HLS.cpp:37]   --->   Operation 27 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%FIR_delays_write_assign = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %x_n_read, i16 0" [FIR_HLS.cpp:42]   --->   Operation 28 'bitconcatenate' 'FIR_delays_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i28.i15, i28 %tmp_8, i15 0" [FIR_HLS.cpp:45]   --->   Operation 29 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln45_10 = sext i43 %tmp_9" [FIR_HLS.cpp:45]   --->   Operation 30 'sext' 'sext_ln45_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i32.i12, i32 %FIR_delays_read_2, i12 0" [FIR_HLS.cpp:45]   --->   Operation 31 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln45_12 = sext i44 %tmp_10" [FIR_HLS.cpp:45]   --->   Operation 32 'sext' 'sext_ln45_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i32.i10, i32 %FIR_delays_read_2, i10 0" [FIR_HLS.cpp:45]   --->   Operation 33 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln45_13 = sext i42 %tmp_11" [FIR_HLS.cpp:45]   --->   Operation 34 'sext' 'sext_ln45_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln45_6 = add i46 %sext_ln45_12, i46 %sext_ln45_13" [FIR_HLS.cpp:45]   --->   Operation 35 'add' 'add_ln45_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %FIR_delays_read_2, i8 0" [FIR_HLS.cpp:45]   --->   Operation 36 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln45_14 = sext i40 %tmp_12" [FIR_HLS.cpp:45]   --->   Operation 37 'sext' 'sext_ln45_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%sub_ln45_2 = sub i46 %add_ln45_6, i46 %sext_ln45_14" [FIR_HLS.cpp:45]   --->   Operation 38 'sub' 'sub_ln45_2' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %FIR_delays_read_2, i6 0" [FIR_HLS.cpp:45]   --->   Operation 39 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln45_15 = sext i38 %tmp_13" [FIR_HLS.cpp:45]   --->   Operation 40 'sext' 'sext_ln45_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln45_7 = add i46 %sub_ln45_2, i46 %sext_ln45_15" [FIR_HLS.cpp:45]   --->   Operation 41 'add' 'add_ln45_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %FIR_delays_read_2, i1 0" [FIR_HLS.cpp:45]   --->   Operation 42 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln45_16 = sext i33 %tmp_14" [FIR_HLS.cpp:45]   --->   Operation 43 'sext' 'sext_ln45_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln45_8 = add i46 %add_ln45_7, i46 %sext_ln45_16" [FIR_HLS.cpp:45]   --->   Operation 44 'add' 'add_ln45_8' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln45_5 = sext i46 %add_ln45_8" [FIR_HLS.cpp:45]   --->   Operation 45 'sext' 'sext_ln45_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.07ns)   --->   "%add_ln45_1 = add i47 %sext_ln45_10, i47 %sext_ln45_5" [FIR_HLS.cpp:45]   --->   Operation 46 'add' 'add_ln45_1' <Predicate = true> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln45_1, i32 15, i32 46" [FIR_HLS.cpp:45]   --->   Operation 47 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%and_ln45_1 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_5, i15 0" [FIR_HLS.cpp:45]   --->   Operation 48 'bitconcatenate' 'and_ln45_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i32.i12, i32 %FIR_delays_read_3, i12 0" [FIR_HLS.cpp:45]   --->   Operation 49 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln45_17 = sext i44 %tmp_15" [FIR_HLS.cpp:45]   --->   Operation 50 'sext' 'sext_ln45_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i32.i10, i32 %FIR_delays_read_3, i10 0" [FIR_HLS.cpp:45]   --->   Operation 51 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln45_18 = sext i42 %tmp_16" [FIR_HLS.cpp:45]   --->   Operation 52 'sext' 'sext_ln45_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln45_9 = add i46 %sext_ln45_17, i46 %sext_ln45_18" [FIR_HLS.cpp:45]   --->   Operation 53 'add' 'add_ln45_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %FIR_delays_read_3, i8 0" [FIR_HLS.cpp:45]   --->   Operation 54 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln45_19 = sext i40 %tmp_17" [FIR_HLS.cpp:45]   --->   Operation 55 'sext' 'sext_ln45_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%sub_ln45_3 = sub i46 %add_ln45_9, i46 %sext_ln45_19" [FIR_HLS.cpp:45]   --->   Operation 56 'sub' 'sub_ln45_3' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %FIR_delays_read_3, i6 0" [FIR_HLS.cpp:45]   --->   Operation 57 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln45_20 = sext i38 %tmp_18" [FIR_HLS.cpp:45]   --->   Operation 58 'sext' 'sext_ln45_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln45_10 = add i46 %sub_ln45_3, i46 %sext_ln45_20" [FIR_HLS.cpp:45]   --->   Operation 59 'add' 'add_ln45_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %FIR_delays_read_3, i1 0" [FIR_HLS.cpp:45]   --->   Operation 60 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln45_21 = sext i33 %tmp_19" [FIR_HLS.cpp:45]   --->   Operation 61 'sext' 'sext_ln45_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln45_11 = add i46 %add_ln45_10, i46 %sext_ln45_21" [FIR_HLS.cpp:45]   --->   Operation 62 'add' 'add_ln45_11' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln45_7 = sext i46 %add_ln45_11" [FIR_HLS.cpp:45]   --->   Operation 63 'sext' 'sext_ln45_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.08ns)   --->   "%add_ln45_2 = add i47 %and_ln45_1, i47 %sext_ln45_7" [FIR_HLS.cpp:45]   --->   Operation 64 'add' 'add_ln45_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln45_2, i32 15, i32 46" [FIR_HLS.cpp:45]   --->   Operation 65 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%and_ln45_2 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_6, i15 0" [FIR_HLS.cpp:45]   --->   Operation 66 'bitconcatenate' 'and_ln45_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln45_8 = sext i32 %FIR_delays_read_4" [FIR_HLS.cpp:45]   --->   Operation 67 'sext' 'sext_ln45_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (3.42ns)   --->   "%mul_ln45_1 = mul i44 %sext_ln45_8, i44 17592186043389" [FIR_HLS.cpp:45]   --->   Operation 68 'mul' 'mul_ln45_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln45_9 = sext i44 %mul_ln45_1" [FIR_HLS.cpp:45]   --->   Operation 69 'sext' 'sext_ln45_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.08ns)   --->   "%add_ln45_3 = add i47 %and_ln45_2, i47 %sext_ln45_9" [FIR_HLS.cpp:45]   --->   Operation 70 'add' 'add_ln45_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln45_3, i32 15, i32 46" [FIR_HLS.cpp:45]   --->   Operation 71 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%and_ln45_3 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_7, i15 0" [FIR_HLS.cpp:45]   --->   Operation 72 'bitconcatenate' 'and_ln45_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %FIR_delays_read_9, i8 0" [FIR_HLS.cpp:45]   --->   Operation 73 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln45_22 = sext i40 %tmp_20" [FIR_HLS.cpp:45]   --->   Operation 74 'sext' 'sext_ln45_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %FIR_delays_read_9, i5 0" [FIR_HLS.cpp:45]   --->   Operation 75 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln45_23 = sext i37 %tmp_21" [FIR_HLS.cpp:45]   --->   Operation 76 'sext' 'sext_ln45_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.03ns)   --->   "%sub_ln45_4 = sub i41 %sext_ln45_22, i41 %sext_ln45_23" [FIR_HLS.cpp:45]   --->   Operation 77 'sub' 'sub_ln45_4' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %FIR_delays_read_9, i3 0" [FIR_HLS.cpp:45]   --->   Operation 78 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln45_24 = sext i35 %tmp_22" [FIR_HLS.cpp:45]   --->   Operation 79 'sext' 'sext_ln45_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln45_5 = sub i41 %sub_ln45_4, i41 %sext_ln45_24" [FIR_HLS.cpp:45]   --->   Operation 80 'sub' 'sub_ln45_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %FIR_delays_read_9, i1 0" [FIR_HLS.cpp:45]   --->   Operation 81 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln45_25 = sext i33 %tmp_23" [FIR_HLS.cpp:45]   --->   Operation 82 'sext' 'sext_ln45_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln45_12 = add i41 %sub_ln45_5, i41 %sext_ln45_25" [FIR_HLS.cpp:45]   --->   Operation 83 'add' 'add_ln45_12' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln45_11 = sext i41 %add_ln45_12" [FIR_HLS.cpp:45]   --->   Operation 84 'sext' 'sext_ln45_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.08ns)   --->   "%add_ln45_4 = add i47 %and_ln45_3, i47 %sext_ln45_11" [FIR_HLS.cpp:45]   --->   Operation 85 'add' 'add_ln45_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i47.i32.i32, i47 %add_ln45_4, i32 31, i32 46" [FIR_HLS.cpp:47]   --->   Operation 86 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%newret = insertvalue i176 <undef>, i16 %y" [FIR_HLS.cpp:47]   --->   Operation 87 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i176 %newret, i32 %FIR_delays_read_4" [FIR_HLS.cpp:47]   --->   Operation 88 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i176 %newret2, i32 %FIR_delays_read_3" [FIR_HLS.cpp:47]   --->   Operation 89 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i176 %newret4, i32 %FIR_delays_read_2" [FIR_HLS.cpp:47]   --->   Operation 90 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i176 %newret6, i32 %FIR_delays_read_1" [FIR_HLS.cpp:47]   --->   Operation 91 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i176 %newret8, i32 %FIR_delays_write_assign" [FIR_HLS.cpp:47]   --->   Operation 92 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln47 = ret i176 %newret1" [FIR_HLS.cpp:47]   --->   Operation 93 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FIR_delays_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_n_read                (read          ) [ 011]
FIR_delays_read_1       (read          ) [ 011]
FIR_delays_read_2       (read          ) [ 011]
FIR_delays_read_3       (read          ) [ 011]
FIR_delays_read_4       (read          ) [ 011]
FIR_delays_read_9       (read          ) [ 011]
tmp_1                   (bitconcatenate) [ 000]
sext_ln45               (sext          ) [ 000]
tmp_2                   (bitconcatenate) [ 000]
sext_ln45_1             (sext          ) [ 000]
sub_ln45                (sub           ) [ 000]
tmp_3                   (bitconcatenate) [ 000]
sext_ln45_3             (sext          ) [ 000]
sub_ln45_1              (sub           ) [ 000]
tmp_4                   (bitconcatenate) [ 000]
sext_ln45_4             (sext          ) [ 000]
add_ln45_5              (add           ) [ 000]
FIR_accu32              (partselect    ) [ 000]
tmp                     (bitconcatenate) [ 000]
sext_ln45_6             (sext          ) [ 000]
sext_ln45_2             (sext          ) [ 000]
mul_ln45                (mul           ) [ 000]
add_ln45                (add           ) [ 000]
tmp_8                   (partselect    ) [ 011]
specpipeline_ln37       (specpipeline  ) [ 000]
FIR_delays_write_assign (bitconcatenate) [ 000]
tmp_9                   (bitconcatenate) [ 000]
sext_ln45_10            (sext          ) [ 000]
tmp_10                  (bitconcatenate) [ 000]
sext_ln45_12            (sext          ) [ 000]
tmp_11                  (bitconcatenate) [ 000]
sext_ln45_13            (sext          ) [ 000]
add_ln45_6              (add           ) [ 000]
tmp_12                  (bitconcatenate) [ 000]
sext_ln45_14            (sext          ) [ 000]
sub_ln45_2              (sub           ) [ 000]
tmp_13                  (bitconcatenate) [ 000]
sext_ln45_15            (sext          ) [ 000]
add_ln45_7              (add           ) [ 000]
tmp_14                  (bitconcatenate) [ 000]
sext_ln45_16            (sext          ) [ 000]
add_ln45_8              (add           ) [ 000]
sext_ln45_5             (sext          ) [ 000]
add_ln45_1              (add           ) [ 000]
tmp_5                   (partselect    ) [ 000]
and_ln45_1              (bitconcatenate) [ 000]
tmp_15                  (bitconcatenate) [ 000]
sext_ln45_17            (sext          ) [ 000]
tmp_16                  (bitconcatenate) [ 000]
sext_ln45_18            (sext          ) [ 000]
add_ln45_9              (add           ) [ 000]
tmp_17                  (bitconcatenate) [ 000]
sext_ln45_19            (sext          ) [ 000]
sub_ln45_3              (sub           ) [ 000]
tmp_18                  (bitconcatenate) [ 000]
sext_ln45_20            (sext          ) [ 000]
add_ln45_10             (add           ) [ 000]
tmp_19                  (bitconcatenate) [ 000]
sext_ln45_21            (sext          ) [ 000]
add_ln45_11             (add           ) [ 000]
sext_ln45_7             (sext          ) [ 000]
add_ln45_2              (add           ) [ 000]
tmp_6                   (partselect    ) [ 000]
and_ln45_2              (bitconcatenate) [ 000]
sext_ln45_8             (sext          ) [ 000]
mul_ln45_1              (mul           ) [ 000]
sext_ln45_9             (sext          ) [ 000]
add_ln45_3              (add           ) [ 000]
tmp_7                   (partselect    ) [ 000]
and_ln45_3              (bitconcatenate) [ 000]
tmp_20                  (bitconcatenate) [ 000]
sext_ln45_22            (sext          ) [ 000]
tmp_21                  (bitconcatenate) [ 000]
sext_ln45_23            (sext          ) [ 000]
sub_ln45_4              (sub           ) [ 000]
tmp_22                  (bitconcatenate) [ 000]
sext_ln45_24            (sext          ) [ 000]
sub_ln45_5              (sub           ) [ 000]
tmp_23                  (bitconcatenate) [ 000]
sext_ln45_25            (sext          ) [ 000]
add_ln45_12             (add           ) [ 000]
sext_ln45_11            (sext          ) [ 000]
add_ln45_4              (add           ) [ 000]
y                       (partselect    ) [ 000]
newret                  (insertvalue   ) [ 000]
newret2                 (insertvalue   ) [ 000]
newret4                 (insertvalue   ) [ 000]
newret6                 (insertvalue   ) [ 000]
newret8                 (insertvalue   ) [ 000]
newret1                 (insertvalue   ) [ 000]
ret_ln47                (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FIR_delays_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FIR_delays_read_14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_14"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FIR_delays_read_15">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_15"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FIR_delays_read_16">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FIR_delays_read_17">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_17"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_n">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_n"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i16.i24"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i16.i21"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i16.i19"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i16.i17"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i26.i15"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i28.i15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i32.i12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i32.i10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i32.i6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i47.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i47.i32.i15"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i47.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="x_n_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_n_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="FIR_delays_read_1_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="FIR_delays_read_2_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="FIR_delays_read_3_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="FIR_delays_read_4_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_4/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="FIR_delays_read_9_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_9/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mul_ln45_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln45/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="mul_ln45_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="12" slack="0"/>
<pin id="148" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln45_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="40" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln45_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="40" slack="0"/>
<pin id="160" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="37" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln45_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="37" slack="0"/>
<pin id="172" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sub_ln45_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="40" slack="0"/>
<pin id="176" dir="0" index="1" bw="37" slack="0"/>
<pin id="177" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln45/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="35" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln45_3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="35" slack="0"/>
<pin id="190" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sub_ln45_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="41" slack="0"/>
<pin id="194" dir="0" index="1" bw="35" slack="0"/>
<pin id="195" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln45_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_4_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="33" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln45_4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="33" slack="0"/>
<pin id="208" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_4/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln45_5_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="41" slack="0"/>
<pin id="212" dir="0" index="1" bw="33" slack="0"/>
<pin id="213" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_5/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="FIR_accu32_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="26" slack="0"/>
<pin id="218" dir="0" index="1" bw="41" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="0" index="3" bw="7" slack="0"/>
<pin id="221" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="FIR_accu32/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="41" slack="0"/>
<pin id="228" dir="0" index="1" bw="26" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sext_ln45_6_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="41" slack="0"/>
<pin id="236" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_6/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sext_ln45_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_2/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln45_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="41" slack="0"/>
<pin id="245" dir="0" index="1" bw="43" slack="0"/>
<pin id="246" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_8_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="28" slack="0"/>
<pin id="251" dir="0" index="1" bw="43" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="0" index="3" bw="7" slack="0"/>
<pin id="254" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="FIR_delays_write_assign_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="1"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="FIR_delays_write_assign/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_9_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="43" slack="0"/>
<pin id="268" dir="0" index="1" bw="28" slack="1"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sext_ln45_10_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="43" slack="0"/>
<pin id="275" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_10/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_10_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="44" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="1"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sext_ln45_12_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="44" slack="0"/>
<pin id="286" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_12/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_11_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="42" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="1"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sext_ln45_13_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="42" slack="0"/>
<pin id="297" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_13/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln45_6_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="44" slack="0"/>
<pin id="301" dir="0" index="1" bw="42" slack="0"/>
<pin id="302" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_6/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_12_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="40" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sext_ln45_14_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="40" slack="0"/>
<pin id="314" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_14/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sub_ln45_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="45" slack="0"/>
<pin id="318" dir="0" index="1" bw="40" slack="0"/>
<pin id="319" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln45_2/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_13_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="38" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="1"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln45_15_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="38" slack="0"/>
<pin id="331" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_15/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln45_7_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="46" slack="0"/>
<pin id="335" dir="0" index="1" bw="38" slack="0"/>
<pin id="336" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_7/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_14_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="33" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="1"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln45_16_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="33" slack="0"/>
<pin id="348" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_16/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln45_8_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="46" slack="0"/>
<pin id="352" dir="0" index="1" bw="33" slack="0"/>
<pin id="353" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_8/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln45_5_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="46" slack="0"/>
<pin id="358" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_5/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln45_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="43" slack="0"/>
<pin id="362" dir="0" index="1" bw="46" slack="0"/>
<pin id="363" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_5_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="47" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="0" index="3" bw="7" slack="0"/>
<pin id="371" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="and_ln45_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="47" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln45_1/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_15_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="44" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="1"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln45_17_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="44" slack="0"/>
<pin id="393" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_17/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_16_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="42" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="1"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sext_ln45_18_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="42" slack="0"/>
<pin id="404" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_18/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln45_9_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="44" slack="0"/>
<pin id="408" dir="0" index="1" bw="42" slack="0"/>
<pin id="409" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_9/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_17_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="40" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="1"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln45_19_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="40" slack="0"/>
<pin id="421" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_19/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sub_ln45_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="45" slack="0"/>
<pin id="425" dir="0" index="1" bw="40" slack="0"/>
<pin id="426" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln45_3/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_18_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="38" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="1"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sext_ln45_20_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="38" slack="0"/>
<pin id="438" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_20/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln45_10_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="46" slack="0"/>
<pin id="442" dir="0" index="1" bw="38" slack="0"/>
<pin id="443" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_10/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_19_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="33" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="1"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sext_ln45_21_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="33" slack="0"/>
<pin id="455" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_21/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln45_11_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="46" slack="0"/>
<pin id="459" dir="0" index="1" bw="33" slack="0"/>
<pin id="460" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_11/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sext_ln45_7_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="46" slack="0"/>
<pin id="465" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_7/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln45_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="47" slack="0"/>
<pin id="469" dir="0" index="1" bw="46" slack="0"/>
<pin id="470" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_2/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_6_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="47" slack="0"/>
<pin id="476" dir="0" index="2" bw="5" slack="0"/>
<pin id="477" dir="0" index="3" bw="7" slack="0"/>
<pin id="478" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="and_ln45_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="47" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln45_2/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln45_8_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_8/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext_ln45_9_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="44" slack="0"/>
<pin id="497" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_9/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln45_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="47" slack="0"/>
<pin id="501" dir="0" index="1" bw="44" slack="0"/>
<pin id="502" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_3/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_7_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="47" slack="0"/>
<pin id="508" dir="0" index="2" bw="5" slack="0"/>
<pin id="509" dir="0" index="3" bw="7" slack="0"/>
<pin id="510" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="and_ln45_3_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="47" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln45_3/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_20_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="40" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="1"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sext_ln45_22_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="40" slack="0"/>
<pin id="532" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_22/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_21_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="37" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="1"/>
<pin id="537" dir="0" index="2" bw="1" slack="0"/>
<pin id="538" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sext_ln45_23_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="37" slack="0"/>
<pin id="543" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_23/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="sub_ln45_4_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="40" slack="0"/>
<pin id="547" dir="0" index="1" bw="37" slack="0"/>
<pin id="548" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln45_4/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_22_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="35" slack="0"/>
<pin id="553" dir="0" index="1" bw="32" slack="1"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sext_ln45_24_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="35" slack="0"/>
<pin id="560" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_24/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sub_ln45_5_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="41" slack="0"/>
<pin id="564" dir="0" index="1" bw="35" slack="0"/>
<pin id="565" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln45_5/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_23_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="33" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="1"/>
<pin id="571" dir="0" index="2" bw="1" slack="0"/>
<pin id="572" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sext_ln45_25_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="33" slack="0"/>
<pin id="577" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_25/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln45_12_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="41" slack="0"/>
<pin id="581" dir="0" index="1" bw="33" slack="0"/>
<pin id="582" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_12/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sext_ln45_11_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="41" slack="0"/>
<pin id="587" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_11/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln45_4_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="47" slack="0"/>
<pin id="591" dir="0" index="1" bw="41" slack="0"/>
<pin id="592" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_4/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="y_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="0" index="1" bw="47" slack="0"/>
<pin id="598" dir="0" index="2" bw="6" slack="0"/>
<pin id="599" dir="0" index="3" bw="7" slack="0"/>
<pin id="600" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="newret_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="176" slack="0"/>
<pin id="607" dir="0" index="1" bw="16" slack="0"/>
<pin id="608" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="newret2_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="176" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="1"/>
<pin id="614" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="newret4_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="176" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="1"/>
<pin id="619" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="newret6_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="176" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="1"/>
<pin id="624" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="newret8_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="176" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="1"/>
<pin id="629" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret8/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="newret1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="176" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="0"/>
<pin id="634" dir="1" index="2" bw="176" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret1/2 "/>
</bind>
</comp>

<comp id="637" class="1005" name="x_n_read_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="1"/>
<pin id="639" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_n_read "/>
</bind>
</comp>

<comp id="642" class="1005" name="FIR_delays_read_1_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_read_1 "/>
</bind>
</comp>

<comp id="647" class="1005" name="FIR_delays_read_2_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_read_2 "/>
</bind>
</comp>

<comp id="657" class="1005" name="FIR_delays_read_3_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_read_3 "/>
</bind>
</comp>

<comp id="667" class="1005" name="FIR_delays_read_4_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_read_4 "/>
</bind>
</comp>

<comp id="673" class="1005" name="FIR_delays_read_9_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_read_9 "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_8_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="28" slack="1"/>
<pin id="683" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="108"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="88" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="104" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="150" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="104" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="158" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="104" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="174" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="104" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="192" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="216" pin="4"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="110" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="247"><net_src comp="234" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="140" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="243" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="264"><net_src comp="56" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="58" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="271"><net_src comp="60" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="276"><net_src comp="266" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="62" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="287"><net_src comp="277" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="66" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="68" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="298"><net_src comp="288" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="284" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="70" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="72" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="315"><net_src comp="305" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="299" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="312" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="74" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="76" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="332"><net_src comp="322" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="316" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="329" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="78" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="80" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="349"><net_src comp="339" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="333" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="273" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="82" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="34" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="84" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="381"><net_src comp="86" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="366" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="40" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="389"><net_src comp="62" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="64" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="394"><net_src comp="384" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="66" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="68" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="405"><net_src comp="395" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="391" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="402" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="70" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="72" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="422"><net_src comp="412" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="406" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="74" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="76" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="439"><net_src comp="429" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="423" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="436" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="78" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="80" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="456"><net_src comp="446" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="440" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="376" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="463" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="479"><net_src comp="82" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="467" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="34" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="482"><net_src comp="84" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="488"><net_src comp="86" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="473" pin="4"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="40" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="491" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="498"><net_src comp="145" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="483" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="511"><net_src comp="82" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="499" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="34" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="84" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="520"><net_src comp="86" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="505" pin="4"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="40" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="528"><net_src comp="70" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="72" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="533"><net_src comp="523" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="90" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="92" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="544"><net_src comp="534" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="530" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="541" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="94" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="96" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="561"><net_src comp="551" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="545" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="558" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="78" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="80" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="578"><net_src comp="568" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="562" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="575" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="515" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="585" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="601"><net_src comp="98" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="589" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="100" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="84" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="609"><net_src comp="102" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="595" pin="4"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="611" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="616" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="621" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="259" pin="3"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="104" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="645"><net_src comp="110" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="650"><net_src comp="116" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="653"><net_src comp="647" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="654"><net_src comp="647" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="656"><net_src comp="647" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="660"><net_src comp="122" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="664"><net_src comp="657" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="665"><net_src comp="657" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="666"><net_src comp="657" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="670"><net_src comp="128" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="676"><net_src comp="134" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="680"><net_src comp="673" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="684"><net_src comp="249" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="266" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FIR_delays_read | {}
	Port: FIR_delays_read_14 | {}
	Port: FIR_delays_read_15 | {}
	Port: FIR_delays_read_16 | {}
	Port: FIR_delays_read_17 | {}
	Port: x_n | {}
 - Input state : 
	Port: FIR_filter.2 : FIR_delays_read | {1 }
	Port: FIR_filter.2 : FIR_delays_read_14 | {1 }
	Port: FIR_filter.2 : FIR_delays_read_15 | {1 }
	Port: FIR_filter.2 : FIR_delays_read_16 | {1 }
	Port: FIR_filter.2 : FIR_delays_read_17 | {1 }
	Port: FIR_filter.2 : x_n | {1 }
  - Chain level:
	State 1
		sext_ln45 : 1
		sext_ln45_1 : 1
		sub_ln45 : 2
		sext_ln45_3 : 1
		sub_ln45_1 : 3
		sext_ln45_4 : 1
		add_ln45_5 : 4
		FIR_accu32 : 5
		tmp : 6
		sext_ln45_6 : 7
		mul_ln45 : 1
		add_ln45 : 8
		tmp_8 : 9
	State 2
		sext_ln45_10 : 1
		sext_ln45_12 : 1
		sext_ln45_13 : 1
		add_ln45_6 : 2
		sext_ln45_14 : 1
		sub_ln45_2 : 3
		sext_ln45_15 : 1
		add_ln45_7 : 4
		sext_ln45_16 : 1
		add_ln45_8 : 5
		sext_ln45_5 : 6
		add_ln45_1 : 7
		tmp_5 : 8
		and_ln45_1 : 9
		sext_ln45_17 : 1
		sext_ln45_18 : 1
		add_ln45_9 : 2
		sext_ln45_19 : 1
		sub_ln45_3 : 3
		sext_ln45_20 : 1
		add_ln45_10 : 4
		sext_ln45_21 : 1
		add_ln45_11 : 5
		sext_ln45_7 : 6
		add_ln45_2 : 10
		tmp_6 : 11
		and_ln45_2 : 12
		mul_ln45_1 : 1
		sext_ln45_9 : 2
		add_ln45_3 : 13
		tmp_7 : 14
		and_ln45_3 : 15
		sext_ln45_22 : 1
		sext_ln45_23 : 1
		sub_ln45_4 : 2
		sext_ln45_24 : 1
		sub_ln45_5 : 3
		sext_ln45_25 : 1
		add_ln45_12 : 4
		sext_ln45_11 : 5
		add_ln45_4 : 16
		y : 17
		newret : 18
		newret2 : 19
		newret4 : 20
		newret6 : 21
		newret8 : 22
		newret1 : 23
		ret_ln47 : 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |        add_ln45_5_fu_210       |    0    |    0    |    41   |
|          |         add_ln45_fu_243        |    0    |    0    |    50   |
|          |        add_ln45_6_fu_299       |    0    |    0    |    44   |
|          |        add_ln45_7_fu_333       |    0    |    0    |    46   |
|          |        add_ln45_8_fu_350       |    0    |    0    |    46   |
|          |        add_ln45_1_fu_360       |    0    |    0    |    53   |
|    add   |        add_ln45_9_fu_406       |    0    |    0    |    44   |
|          |       add_ln45_10_fu_440       |    0    |    0    |    46   |
|          |       add_ln45_11_fu_457       |    0    |    0    |    46   |
|          |        add_ln45_2_fu_467       |    0    |    0    |    54   |
|          |        add_ln45_3_fu_499       |    0    |    0    |    54   |
|          |       add_ln45_12_fu_579       |    0    |    0    |    41   |
|          |        add_ln45_4_fu_589       |    0    |    0    |    54   |
|----------|--------------------------------|---------|---------|---------|
|          |         sub_ln45_fu_174        |    0    |    0    |    47   |
|          |        sub_ln45_1_fu_192       |    0    |    0    |    41   |
|    sub   |        sub_ln45_2_fu_316       |    0    |    0    |    45   |
|          |        sub_ln45_3_fu_423       |    0    |    0    |    45   |
|          |        sub_ln45_4_fu_545       |    0    |    0    |    47   |
|          |        sub_ln45_5_fu_562       |    0    |    0    |    41   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |         mul_ln45_fu_140        |    2    |    0    |    20   |
|          |        mul_ln45_1_fu_145       |    2    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|
|          |      x_n_read_read_fu_104      |    0    |    0    |    0    |
|          |  FIR_delays_read_1_read_fu_110 |    0    |    0    |    0    |
|   read   |  FIR_delays_read_2_read_fu_116 |    0    |    0    |    0    |
|          |  FIR_delays_read_3_read_fu_122 |    0    |    0    |    0    |
|          |  FIR_delays_read_4_read_fu_128 |    0    |    0    |    0    |
|          |  FIR_delays_read_9_read_fu_134 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_1_fu_150          |    0    |    0    |    0    |
|          |          tmp_2_fu_162          |    0    |    0    |    0    |
|          |          tmp_3_fu_180          |    0    |    0    |    0    |
|          |          tmp_4_fu_198          |    0    |    0    |    0    |
|          |           tmp_fu_226           |    0    |    0    |    0    |
|          | FIR_delays_write_assign_fu_259 |    0    |    0    |    0    |
|          |          tmp_9_fu_266          |    0    |    0    |    0    |
|          |          tmp_10_fu_277         |    0    |    0    |    0    |
|          |          tmp_11_fu_288         |    0    |    0    |    0    |
|          |          tmp_12_fu_305         |    0    |    0    |    0    |
|          |          tmp_13_fu_322         |    0    |    0    |    0    |
|bitconcatenate|          tmp_14_fu_339         |    0    |    0    |    0    |
|          |        and_ln45_1_fu_376       |    0    |    0    |    0    |
|          |          tmp_15_fu_384         |    0    |    0    |    0    |
|          |          tmp_16_fu_395         |    0    |    0    |    0    |
|          |          tmp_17_fu_412         |    0    |    0    |    0    |
|          |          tmp_18_fu_429         |    0    |    0    |    0    |
|          |          tmp_19_fu_446         |    0    |    0    |    0    |
|          |        and_ln45_2_fu_483       |    0    |    0    |    0    |
|          |        and_ln45_3_fu_515       |    0    |    0    |    0    |
|          |          tmp_20_fu_523         |    0    |    0    |    0    |
|          |          tmp_21_fu_534         |    0    |    0    |    0    |
|          |          tmp_22_fu_551         |    0    |    0    |    0    |
|          |          tmp_23_fu_568         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        sext_ln45_fu_158        |    0    |    0    |    0    |
|          |       sext_ln45_1_fu_170       |    0    |    0    |    0    |
|          |       sext_ln45_3_fu_188       |    0    |    0    |    0    |
|          |       sext_ln45_4_fu_206       |    0    |    0    |    0    |
|          |       sext_ln45_6_fu_234       |    0    |    0    |    0    |
|          |       sext_ln45_2_fu_238       |    0    |    0    |    0    |
|          |       sext_ln45_10_fu_273      |    0    |    0    |    0    |
|          |       sext_ln45_12_fu_284      |    0    |    0    |    0    |
|          |       sext_ln45_13_fu_295      |    0    |    0    |    0    |
|          |       sext_ln45_14_fu_312      |    0    |    0    |    0    |
|          |       sext_ln45_15_fu_329      |    0    |    0    |    0    |
|          |       sext_ln45_16_fu_346      |    0    |    0    |    0    |
|   sext   |       sext_ln45_5_fu_356       |    0    |    0    |    0    |
|          |       sext_ln45_17_fu_391      |    0    |    0    |    0    |
|          |       sext_ln45_18_fu_402      |    0    |    0    |    0    |
|          |       sext_ln45_19_fu_419      |    0    |    0    |    0    |
|          |       sext_ln45_20_fu_436      |    0    |    0    |    0    |
|          |       sext_ln45_21_fu_453      |    0    |    0    |    0    |
|          |       sext_ln45_7_fu_463       |    0    |    0    |    0    |
|          |       sext_ln45_8_fu_491       |    0    |    0    |    0    |
|          |       sext_ln45_9_fu_495       |    0    |    0    |    0    |
|          |       sext_ln45_22_fu_530      |    0    |    0    |    0    |
|          |       sext_ln45_23_fu_541      |    0    |    0    |    0    |
|          |       sext_ln45_24_fu_558      |    0    |    0    |    0    |
|          |       sext_ln45_25_fu_575      |    0    |    0    |    0    |
|          |       sext_ln45_11_fu_585      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        FIR_accu32_fu_216       |    0    |    0    |    0    |
|          |          tmp_8_fu_249          |    0    |    0    |    0    |
|partselect|          tmp_5_fu_366          |    0    |    0    |    0    |
|          |          tmp_6_fu_473          |    0    |    0    |    0    |
|          |          tmp_7_fu_505          |    0    |    0    |    0    |
|          |            y_fu_595            |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          newret_fu_605         |    0    |    0    |    0    |
|          |         newret2_fu_611         |    0    |    0    |    0    |
|insertvalue|         newret4_fu_616         |    0    |    0    |    0    |
|          |         newret6_fu_621         |    0    |    0    |    0    |
|          |         newret8_fu_626         |    0    |    0    |    0    |
|          |         newret1_fu_631         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    4    |    0    |   925   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|FIR_delays_read_1_reg_642|   32   |
|FIR_delays_read_2_reg_647|   32   |
|FIR_delays_read_3_reg_657|   32   |
|FIR_delays_read_4_reg_667|   32   |
|FIR_delays_read_9_reg_673|   32   |
|      tmp_8_reg_681      |   28   |
|     x_n_read_reg_637    |   16   |
+-------------------------+--------+
|          Total          |   204  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   925  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   204  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   204  |   925  |
+-----------+--------+--------+--------+
