
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010633                       # Number of seconds simulated
sim_ticks                                 10632626802                       # Number of ticks simulated
final_tick                               535460220339                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 189251                       # Simulator instruction rate (inst/s)
host_op_rate                                   243850                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 255111                       # Simulator tick rate (ticks/s)
host_mem_usage                               67346500                       # Number of bytes of host memory used
host_seconds                                 41678.41                       # Real time elapsed on the host
sim_insts                                  7887661442                       # Number of instructions simulated
sim_ops                                   10163297909                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       281600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       101376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       124160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       180096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       208640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       281088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       206720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       123520                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1542400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       478080                       # Number of bytes written to this memory
system.physmem.bytes_written::total            478080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2200                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          792                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          970                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1407                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1630                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2196                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1615                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          965                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12050                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3735                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3735                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       433383                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     26484518                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       433383                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9534427                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       445421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11677265                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       421345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16938053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       361153                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     19622620                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       421345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     26436365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       337076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     19442044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       457460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11617073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               145062930                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       433383                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       433383                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       445421                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       421345                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       361153                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       421345                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       337076                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       457460                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3310565                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44963489                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44963489                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44963489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       433383                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     26484518                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       433383                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9534427                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       445421                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11677265                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       421345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16938053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       361153                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     19622620                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       421345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     26436365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       337076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     19442044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       457460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11617073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              190026419                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25497907                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2079524                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1700972                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205458                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       851558                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          816536                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213496                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9138                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     20177297                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11805889                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2079524                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1030032                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2470727                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         599097                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        345247                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1242930                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       206868                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23382423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.969283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20911696     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          133444      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          209794      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          336286      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          139732      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155298      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166315      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          109194      0.47%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1220664      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23382423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081557                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.463014                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19993235                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       531135                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2462771                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6409                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        388870                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340459                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          283                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14413362                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1663                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        388870                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        20024375                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         169536                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       273311                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2438416                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        87910                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14404302                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1577                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24994                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        33623                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2710                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     19997434                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     67002689                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     67002689                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17023993                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2973419                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3699                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2049                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           270564                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1373496                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       737824                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        22233                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       168628                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14384634                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3710                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13595918                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17344                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1859536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4159152                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          391                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23382423                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581459                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.273820                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17652381     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2300015      9.84%     85.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1255169      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       857827      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       803125      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       229836      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       180511      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        61134      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        42425      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23382423                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3220     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          9927     38.69%     51.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12513     48.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11388660     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       215033      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1646      0.01%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1257344      9.25%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       733235      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13595918                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533217                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              25660                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001887                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50617262                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16248032                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13373086                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13621578                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        40517                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       249937                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        23607                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          883                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        388870                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         118541                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12475                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14388368                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          641                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1373496                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       737824                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2052                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9290                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119084                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118132                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237216                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13399319                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1181787                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       196598                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1914635                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1884113                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            732848                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525507                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13373305                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13373086                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7819667                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20431559                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.524478                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382725                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12257191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2131246                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3319                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       209552                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22993553                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533071                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.386307                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18015145     78.35%     78.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2412311     10.49%     88.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       939105      4.08%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       505045      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       377968      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       211515      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       130589      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       116446      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       285429      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22993553                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12257191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1837776                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123559                       # Number of loads committed
system.switch_cpus0.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1759628                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11044453                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       248995                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       285429                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37096496                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29165791                       # The number of ROB writes
system.switch_cpus0.timesIdled                 327621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2115484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12257191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.549791                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.549791                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392189                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392189                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60421485                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18539019                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13443092                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3316                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                25497907                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2320534                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1932406                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212956                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       881003                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          846354                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          249350                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9822                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20173154                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12727528                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2320534                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1095704                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2651857                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         594323                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        602973                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1254945                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       203614                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23807397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.657114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.033436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21155540     88.86%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          162000      0.68%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          204195      0.86%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          326006      1.37%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          137034      0.58%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          176089      0.74%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          205435      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94213      0.40%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1346885      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23807397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091009                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.499160                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20054221                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       733478                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2639268                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1299                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        379130                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       352675                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          283                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      15558436                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1639                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        379130                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20075117                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          64397                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       611859                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2619623                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        57263                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      15462326                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          8177                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        39806                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     21593577                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     71898331                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     71898331                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18027938                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3565628                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3714                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1926                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           201867                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1450357                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       756058                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8537                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       167710                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          15092841                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3727                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14468586                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        14845                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1854195                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3788815                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          119                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23807397                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.607735                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.328898                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17682027     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2790635     11.72%     85.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1141740      4.80%     90.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       640015      2.69%     93.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       869621      3.65%     97.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       268023      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       262680      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       141501      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        11155      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23807397                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          99586     78.93%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13644     10.81%     89.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12940     10.26%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12188900     84.24%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       197540      1.37%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1788      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1326770      9.17%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       753588      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14468586                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.567442                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             126170                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008720                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     52885584                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16950859                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14088186                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14594756                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        10890                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       278577                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           98                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11345                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        379130                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          49146                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6222                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     15096575                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11627                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1450357                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       756058                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1925                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5409                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           98                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125487                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120013                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245500                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14213863                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1304006                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       254723                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2057487                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2009153                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            753481                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.557452                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14088274                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14088186                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8440994                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22682397                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.552523                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372139                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10488269                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12923994                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2172623                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3608                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214559                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23428267                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.551641                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372289                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17959637     76.66%     76.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2770871     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1006691      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       500628      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       458539      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       193053      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       190850      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        90648      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       257350      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23428267                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10488269                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12923994                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1916493                       # Number of memory references committed
system.switch_cpus1.commit.loads              1171780                       # Number of loads committed
system.switch_cpus1.commit.membars               1800                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1873167                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11635934                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       266890                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       257350                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            38267456                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           30572380                       # The number of ROB writes
system.switch_cpus1.timesIdled                 308533                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1690510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10488269                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12923994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10488269                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.431088                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.431088                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.411338                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.411338                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63952532                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19687753                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       14385546                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3604                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                25497907                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2112796                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1728807                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       208801                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       888693                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          830134                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          218215                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9480                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20362825                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11807789                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2112796                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1048349                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2464863                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         568530                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        417230                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1247459                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       208782                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23601964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.614478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.957314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21137101     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          114975      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          182740      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          246673      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          253368      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          216041      0.92%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          120220      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          179355      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1151491      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23601964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082862                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463089                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20158097                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       623994                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2460311                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2775                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        356784                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       347420                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14489670                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1536                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        356784                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20213560                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         131934                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       366135                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2408285                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       125263                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14483766                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         16529                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        54889                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     20216007                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     67370619                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     67370619                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17520338                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2695669                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3601                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1879                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           378774                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1357262                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       734097                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8587                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       208853                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14465100                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3612                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13741798                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2041                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1594988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3800089                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          142                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23601964                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582231                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.271457                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17759328     75.25%     75.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2424546     10.27%     85.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1223257      5.18%     90.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       902334      3.82%     94.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       711636      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       289166      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       183310      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        95594      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12793      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23601964                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2504     10.89%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8411     36.58%     47.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12077     52.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11558610     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       204467      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1722      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1245403      9.06%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       731596      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13741798                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538938                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              22992                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001673                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     51110593                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16063756                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13532920                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13764790                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        27874                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       219225                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10118                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        356784                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         104768                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11935                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14468734                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         3907                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1357262                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       734097                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1879                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10097                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       121206                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117455                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       238661                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13550015                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1171996                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       191783                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1903530                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1925736                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            731534                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.531417                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13533047                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13532920                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7769076                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20935077                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530746                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371103                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10213053                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12567146                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1901604                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3470                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       211183                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23245180                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540634                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.385255                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     18065835     77.72%     77.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2578230     11.09%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       964010      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       459865      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       401822      1.73%     96.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       223271      0.96%     97.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       185771      0.80%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        87976      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       278400      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23245180                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10213053                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12567146                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1862016                       # Number of memory references committed
system.switch_cpus2.commit.loads              1138037                       # Number of loads committed
system.switch_cpus2.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1812171                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11322942                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       258849                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       278400                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            37435465                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29294302                       # The number of ROB writes
system.switch_cpus2.timesIdled                 310124                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1895943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10213053                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12567146                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10213053                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.496600                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.496600                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400545                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400545                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        60985449                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18854766                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13431322                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3466                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                25497907                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2089181                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1713756                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       206358                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       862526                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          815184                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          213407                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9122                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19939028                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11871473                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2089181                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1028591                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2610756                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         586156                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        577605                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1229574                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       204607                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23503972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.969809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20893216     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          282089      1.20%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          327346      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          179479      0.76%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          208721      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          113658      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           77144      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          201795      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1220524      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23503972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081935                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.465586                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19779013                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       741111                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2589558                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19857                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        374431                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       338391                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2146                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14491300                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        11035                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        374431                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19809951                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         260664                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       393452                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2579693                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        85779                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14481752                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         22086                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        40198                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     20126363                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     67430696                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     67430696                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17161230                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2965125                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3721                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2046                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           232105                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1384790                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       752762                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        20105                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       166638                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14457682                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3725                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13653707                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        18624                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1821418                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4224028                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          355                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23503972                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580911                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270035                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17749407     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2315172      9.85%     85.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1243712      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       861330      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       751990      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       384901      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        92387      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        60250      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        44823      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23503972                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3463     11.74%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         12782     43.33%     55.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13252     44.93%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11429792     83.71%     83.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       213220      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1671      0.01%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1262265      9.24%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       746759      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13653707                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.535483                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              29497                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002160                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     50859507                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16282970                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13425578                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13683204                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        34194                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       247489                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          147                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        16871                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          834                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        374431                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         211387                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        14191                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14461429                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         4302                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1384790                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       752762                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2042                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9994                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          147                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       119282                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       116187                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       235469                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13450441                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1185240                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       203266                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1931728                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1882238                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            746488                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.527512                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13425902                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13425578                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7982021                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20910451                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.526536                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381724                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10078104                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12364763                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2096827                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3370                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       207336                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23129541                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.534587                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.353439                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18077869     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2343270     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       981492      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       588286      2.54%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       409432      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       264127      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       137538      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       110156      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       217371      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23129541                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10078104                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12364763                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1873192                       # Number of memory references committed
system.switch_cpus3.commit.loads              1137301                       # Number of loads committed
system.switch_cpus3.commit.membars               1682                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1769636                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11147370                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251606                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       217371                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            37373695                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29297628                       # The number of ROB writes
system.switch_cpus3.timesIdled                 306856                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1993935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10078104                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12364763                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10078104                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.530030                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.530030                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395252                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395252                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60673586                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18636787                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13523321                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3366                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                25497900                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1934682                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1731795                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       156412                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1310299                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1277764                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          113135                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4607                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20534355                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10998170                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1934682                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1390899                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2451804                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         515721                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        283906                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1244447                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       153257                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23628546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.520027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.758942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21176742     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          377239      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          185581      0.79%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          374191      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          115872      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          348152      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           53830      0.23%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           86226      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          910713      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23628546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.075876                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.431336                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20345228                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       478092                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2446773                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1969                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        356480                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       178114                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         1977                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12265205                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         4703                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        356480                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20367223                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         279965                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       130778                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2425374                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        68722                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12246842                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          9347                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        52278                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     16008741                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     55449788                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     55449788                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     12918610                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3090131                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1606                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          819                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           160049                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      2247327                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       349768                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3094                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        78815                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          12183370                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1613                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         11388560                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         7515                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2247248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4626572                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23628546                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.481983                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.093326                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18637961     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1549748      6.56%     85.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1693333      7.17%     92.60% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       973755      4.12%     96.73% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       497802      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       125206      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       144382      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3521      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2838      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23628546                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          18647     57.18%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          7662     23.50%     80.68% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         6301     19.32%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      8905913     78.20%     78.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        86919      0.76%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          788      0.01%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      2048684     17.99%     96.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       346256      3.04%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      11388560                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.446647                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              32610                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002863                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     46445791                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14432273                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     11094622                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      11421170                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         8768                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       468001                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         9192                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        356480                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         200421                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         8564                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     12184998                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1011                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      2247327                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       349768                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          818                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          4089                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          188                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       105601                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        59875                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       165476                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     11245694                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      2019017                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       142866                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2365218                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1712088                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            346201                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.441044                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              11097545                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             11094622                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6719309                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         14499521                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.435119                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.463416                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8837770                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      9920244                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2265210                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1592                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       155257                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23272066                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.426273                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.297201                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     19592645     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1434822      6.17%     90.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       931318      4.00%     94.36% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       292415      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       491835      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        93558      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        59752      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        53869      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       321852      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23272066                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8837770                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       9920244                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2119902                       # Number of memory references committed
system.switch_cpus4.commit.loads              1779326                       # Number of loads committed
system.switch_cpus4.commit.membars                794                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1524539                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          8660890                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       121266                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       321852                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            35135629                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           24727678                       # The number of ROB writes
system.switch_cpus4.timesIdled                 464705                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1869354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8837770                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              9920244                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8837770                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.885106                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.885106                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.346608                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.346608                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        52323404                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       14421574                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13078947                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1590                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                25497907                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2078049                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1699701                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       205444                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       851963                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          816913                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          213291                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9086                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20177069                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11796290                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2078049                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1030204                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2469750                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         597686                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        349217                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1242759                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       206875                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23383786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.968342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20914036     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          133566      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          210896      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          336138      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          139217      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          155069      0.66%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          166477      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          109032      0.47%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1219355      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23383786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081499                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462638                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19993105                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       534978                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2461863                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6365                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        387472                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       340302                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14401540                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1634                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        387472                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20024108                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         168615                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       278043                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2437670                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        87873                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14392745                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         1594                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         24884                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        33491                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         3065                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     19981401                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     66949097                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     66949097                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17022682                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2958581                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3680                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2032                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           269040                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1372051                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       737572                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        22220                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       168714                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14373196                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3685                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13589880                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        17079                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1846775                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4131988                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          367                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23383786                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581167                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273394                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17655888     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2298435      9.83%     85.33% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1255098      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       858485      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       803077      3.43%     97.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       229223      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       180232      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        60805      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        42543      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23383786                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3216     12.60%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          9824     38.50%     51.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12475     48.89%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11383969     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       214898      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1646      0.01%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1256456      9.25%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       732911      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13589880                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.532980                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              25515                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001878                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50606139                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16223810                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13367482                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13615395                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        40374                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       248556                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        23393                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          884                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        387472                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         118864                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        12413                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14376906                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          684                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1372051                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       737572                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2028                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9256                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       119291                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       117775                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       237066                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13393429                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1181038                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       196450                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1913554                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1883583                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            732516                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525276                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13367721                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13367482                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7816684                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20420981                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524258                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382777                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9999238                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12256262                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2120585                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3318                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       209546                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22996314                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.532966                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.386183                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18018720     78.35%     78.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2411369     10.49%     88.84% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       939023      4.08%     92.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       505400      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       377856      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       211533      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       130681      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       116384      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       285348      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22996314                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9999238                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12256262                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1837652                       # Number of memory references committed
system.switch_cpus5.commit.loads              1123484                       # Number of loads committed
system.switch_cpus5.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1759498                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11043616                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       248976                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       285348                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            37087748                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29141303                       # The number of ROB writes
system.switch_cpus5.timesIdled                 327531                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2114121                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9999238                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12256262                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9999238                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.549985                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.549985                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392159                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392159                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        60394420                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18532035                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13432738                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3314                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                25497907                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1936087                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1732929                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       156149                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      1309591                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         1277616                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          113274                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4613                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20540248                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11006751                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1936087                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1390890                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2453316                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         514794                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        283107                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1244550                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       152971                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23634491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.520307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.759625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21181175     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          377896      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          185604      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          374346      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          115229      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          347997      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           53822      0.23%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           86155      0.36%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          912267      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23634491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.075931                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.431673                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20351068                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       477362                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2448250                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1994                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        355813                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       178266                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         1983                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      12274712                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         4748                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        355813                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20373136                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         279303                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       130469                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2426807                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        68959                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      12256076                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          9425                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        52449                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     16021150                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     55488951                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     55488951                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     12933167                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3087973                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1600                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          812                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           161136                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      2248081                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       350164                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         3051                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        78760                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          12191700                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1605                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         11398528                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7522                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2244591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4615210                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23634491                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.482284                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.093706                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     18640015     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1550920      6.56%     85.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1694349      7.17%     92.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       974743      4.12%     96.72% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       498021      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       125270      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       144818      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3501      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         2854      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23634491                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          18732     57.31%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          7646     23.39%     80.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         6309     19.30%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8914366     78.21%     78.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        87005      0.76%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          789      0.01%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      2049632     17.98%     96.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       346736      3.04%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      11398528                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.447038                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              32687                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002868                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     46471756                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14437935                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     11104741                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      11431215                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         8888                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       467242                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         9075                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        355813                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         200025                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         8558                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     12193320                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          983                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      2248081                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       350164                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          811                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          4078                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents          191                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       105027                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        60145                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       165172                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     11255834                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      2020530                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       142694                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2367213                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1713689                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            346683                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.441441                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              11107711                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             11104741                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          6726347                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14514852                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.435516                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.463411                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      8847007                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      9931186                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2262582                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1591                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       154987                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23278678                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.426622                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.297712                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     19595216     84.18%     84.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1436486      6.17%     90.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       931971      4.00%     94.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       293507      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       491904      2.11%     97.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        93608      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        59695      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        53917      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       322374      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23278678                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      8847007                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       9931186                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2121924                       # Number of memory references committed
system.switch_cpus6.commit.loads              1780835                       # Number of loads committed
system.switch_cpus6.commit.membars                794                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1526218                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          8670590                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       121463                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       322374                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35150033                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           24743645                       # The number of ROB writes
system.switch_cpus6.timesIdled                 464535                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1863416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            8847007                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              9931186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      8847007                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.882094                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.882094                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.346970                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.346970                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        52369760                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       14435584                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13089297                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1588                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                25497907                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2111465                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1727445                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       209126                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       890380                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          829420                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          217762                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9415                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20364766                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11800733                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2111465                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1047182                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2462412                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         569196                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        417679                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1247552                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       209203                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23602246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.614226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.957117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21139834     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          114131      0.48%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          181534      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          246717      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          253350      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          215416      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          120074      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          180680      0.77%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1150510      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23602246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082809                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462812                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20161023                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       623422                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2457930                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2740                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        357128                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       347580                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14484023                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1523                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        357128                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20215778                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         131545                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       366528                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2406611                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       124653                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14478750                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         16340                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        54666                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     20206788                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     67347140                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     67347140                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17509248                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2697540                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3545                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1821                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           377017                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1357739                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       733552                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8512                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       177702                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14461082                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3557                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13737143                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2022                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1596335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3811624                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           87                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23602246                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582027                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.272988                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17785635     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2395466     10.15%     85.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1213238      5.14%     90.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       910540      3.86%     94.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       716148      3.03%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       289731      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       183093      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        95384      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        13011      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23602246                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2520     10.95%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8394     36.46%     47.41% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12106     52.59%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11555063     84.12%     84.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       204237      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1721      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1245031      9.06%     94.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       731091      5.32%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13737143                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538756                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              23020                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     51101574                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16061030                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13527078                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13760163                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        27128                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       220447                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10051                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        357128                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         104622                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11847                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14464660                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           19                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1357739                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       733552                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1824                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9998                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       121479                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       117371                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       238850                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13543781                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1170169                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       193362                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1901193                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1924642                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            731024                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.531172                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13527210                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13527078                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7764687                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20928569                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530517                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371009                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10206592                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12559101                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1905572                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3470                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       211507                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23245118                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.540290                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.388334                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18088786     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2557842     11.00%     88.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       964878      4.15%     92.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       458971      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       390090      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       222463      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       193481      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        87827      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       280780      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23245118                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10206592                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12559101                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1860793                       # Number of memory references committed
system.switch_cpus7.commit.loads              1137292                       # Number of loads committed
system.switch_cpus7.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1810985                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11315709                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       258676                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       280780                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            37428946                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           29286491                       # The number of ROB writes
system.switch_cpus7.timesIdled                 310443                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1895661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10206592                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12559101                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10206592                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.498180                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.498180                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400291                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400291                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        60953449                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18846272                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13422494                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3466                       # number of misc regfile writes
system.l2.replacements                          12052                       # number of replacements
system.l2.tagsinuse                      32764.401026                       # Cycle average of tags in use
system.l2.total_refs                          1333486                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44817                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.754022                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           298.613950                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     30.449542                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1086.234055                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     27.271776                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    387.612830                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     30.404908                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    482.167991                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     26.913842                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    655.281820                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     25.008986                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    838.144603                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     29.355544                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1086.036411                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     24.370657                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    827.467093                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     29.743233                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    478.230198                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3818.144947                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2079.394393                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2593.660723                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3366.509734                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4089.898268                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3755.494159                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4086.122080                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2611.869284                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009113                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000929                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.033149                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000832                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.011829                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000928                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.014715                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000821                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.019998                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000763                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.025578                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000896                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.033143                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000744                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.025252                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000908                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.014594                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.116521                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.063458                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.079152                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.102738                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.124814                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.114609                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.124699                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.079708                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999890                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         5110                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2933                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3033                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4127                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4098                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         5127                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4121                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         3037                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   31599                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9153                       # number of Writeback hits
system.l2.Writeback_hits::total                  9153                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   109                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5125                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2949                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3048                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4142                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4107                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         5142                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4130                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         3052                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31708                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5125                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2949                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3048                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4142                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4107                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         5142                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4130                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         3052                       # number of overall hits
system.l2.overall_hits::total                   31708                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2200                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          792                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          970                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1404                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1630                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2196                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1615                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          965                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12047                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2200                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          792                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          970                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1407                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1630                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2196                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1615                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          965                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12050                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2200                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          792                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          970                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1407                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1630                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2196                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1615                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          965                       # number of overall misses
system.l2.overall_misses::total                 12050                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5392875                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    331855514                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5209442                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    119469317                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5738839                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    145478745                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5314859                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    211477578                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4591566                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    245198387                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5469746                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    330998654                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4304172                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    242088411                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5716958                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    145795893                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1814100956                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       425126                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        425126                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5392875                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    331855514                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5209442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    119469317                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5738839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    145478745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5314859                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    211902704                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4591566                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    245198387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5469746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    330998654                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4304172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    242088411                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5716958                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    145795893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1814526082                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5392875                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    331855514                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5209442                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    119469317                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5738839                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    145478745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5314859                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    211902704                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4591566                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    245198387                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5469746                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    330998654                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4304172                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    242088411                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5716958                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    145795893                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1814526082                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7310                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3725                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4003                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5531                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         5728                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         7323                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         5736                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         4002                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               43646                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9153                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9153                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               112                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7325                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3741                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4018                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5549                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         5737                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         7338                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         5745                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         4017                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                43758                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7325                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3741                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4018                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5549                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         5737                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         7338                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         5745                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         4017                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               43758                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.300958                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.212617                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.925000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.242318                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.253842                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.284567                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.299877                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.281555                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.926829                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.241129                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.276016                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.026786                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.300341                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.211708                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.925000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.241414                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.253559                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.284121                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.299264                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.281114                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.926829                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.240229                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.275378                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.300341                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.211708                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.925000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.241414                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.253559                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.284121                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.299264                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.281114                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.926829                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.240229                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.275378                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149802.083333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150843.415455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 144706.722222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150845.097222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 155103.756757                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 149978.087629                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 151853.114286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150625.055556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153052.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150428.458282                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 156278.457143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150727.984517                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 153720.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 149899.944892                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150446.263158                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151083.826943                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150585.287291                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 141708.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 141708.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149802.083333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150843.415455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 144706.722222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150845.097222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 155103.756757                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 149978.087629                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 151853.114286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150606.044065                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153052.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150428.458282                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 156278.457143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150727.984517                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 153720.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 149899.944892                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150446.263158                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151083.826943                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150583.077344                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149802.083333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150843.415455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 144706.722222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150845.097222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 155103.756757                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 149978.087629                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 151853.114286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150606.044065                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153052.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150428.458282                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 156278.457143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150727.984517                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 153720.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 149899.944892                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150446.263158                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151083.826943                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150583.077344                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3735                       # number of writebacks
system.l2.writebacks::total                      3735                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2200                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          792                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          970                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1404                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1630                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2196                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1615                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          965                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12047                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          970                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          965                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12050                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          965                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12050                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3295622                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    203718110                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3114750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     73335661                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3588985                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     88982546                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3277273                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    129681787                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2846105                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    150194389                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3428856                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    203099966                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2675663                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    147995940                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3504974                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     89596287                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1112336914                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       250878                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       250878                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3295622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    203718110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3114750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     73335661                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3588985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     88982546                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3277273                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    129932665                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2846105                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    150194389                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3428856                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    203099966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2675663                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    147995940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3504974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     89596287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1112587792                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3295622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    203718110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3114750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     73335661                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3588985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     88982546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3277273                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    129932665                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2846105                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    150194389                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3428856                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    203099966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2675663                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    147995940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3504974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     89596287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1112587792                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.300958                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.212617                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.925000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.242318                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.253842                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.284567                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.299877                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.281555                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.926829                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.241129                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.276016                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.026786                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.300341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.211708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.925000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.241414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.253559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.284121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.299264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.281114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.926829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.240229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.275378                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.300341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.211708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.925000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.241414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.253559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.284121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.299264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.281114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.926829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.240229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.275378                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91545.055556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92599.140909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 86520.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92595.531566                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 96999.594595                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91734.583505                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93636.371429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92365.945157                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 94870.166667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92143.796933                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 97967.314286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92486.323315                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 95559.392857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91638.352941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92236.157895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92845.893264                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92333.104839                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        83626                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        83626                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91545.055556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92599.140909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 86520.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92595.531566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 96999.594595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91734.583505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93636.371429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92347.309879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 94870.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92143.796933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 97967.314286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92486.323315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 95559.392857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 91638.352941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92236.157895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92845.893264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92330.937095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91545.055556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92599.140909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 86520.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92595.531566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 96999.594595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91734.583505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93636.371429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92347.309879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 94870.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92143.796933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 97967.314286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92486.323315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 95559.392857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 91638.352941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92236.157895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92845.893264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92330.937095                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               521.601838                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001250932                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1899906.891841                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    31.601838                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.050644                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.835900                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1242883                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1242883                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1242883                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1242883                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1242883                       # number of overall hits
system.cpu0.icache.overall_hits::total        1242883                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total           47                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7316025                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7316025                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7316025                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7316025                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7316025                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7316025                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1242930                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1242930                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1242930                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1242930                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1242930                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1242930                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 155660.106383                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 155660.106383                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 155660.106383                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 155660.106383                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 155660.106383                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 155660.106383                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5793130                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5793130                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5793130                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5793130                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5793130                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5793130                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156571.081081                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156571.081081                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156571.081081                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156571.081081                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156571.081081                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156571.081081                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7325                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166552017                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7581                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21969.663237                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   228.301377                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    27.698623                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.891802                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.108198                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       860077                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         860077                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       710780                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        710780                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1658                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1658                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1570857                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1570857                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1570857                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1570857                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18768                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18768                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           88                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18856                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18856                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18856                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18856                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2050842678                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2050842678                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7257823                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7257823                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2058100501                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2058100501                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2058100501                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2058100501                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       878845                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       878845                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1589713                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1589713                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1589713                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1589713                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021355                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021355                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000124                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011861                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011861                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011861                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011861                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109273.373721                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109273.373721                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82475.261364                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82475.261364                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109148.308284                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109148.308284                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109148.308284                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109148.308284                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1459                       # number of writebacks
system.cpu0.dcache.writebacks::total             1459                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11458                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11458                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           73                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11531                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11531                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11531                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11531                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7310                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7310                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7325                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7325                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7325                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7325                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    691825468                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    691825468                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       979944                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       979944                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    692805412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    692805412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    692805412                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    692805412                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008318                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008318                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004608                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004608                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004608                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004608                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94640.966895                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94640.966895                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65329.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65329.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94580.943618                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94580.943618                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94580.943618                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94580.943618                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               484.741279                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998617415                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2025593.133874                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    29.741279                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.047662                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.776829                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1254895                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1254895                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1254895                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1254895                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1254895                       # number of overall hits
system.cpu1.icache.overall_hits::total        1254895                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7257113                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7257113                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7257113                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7257113                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7257113                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7257113                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1254945                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1254945                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1254945                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1254945                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1254945                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1254945                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 145142.260000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 145142.260000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 145142.260000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 145142.260000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 145142.260000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 145142.260000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5723339                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5723339                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5723339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5723339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5723339                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5723339                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 150614.184211                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 150614.184211                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 150614.184211                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 150614.184211                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 150614.184211                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 150614.184211                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3741                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148106772                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3997                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              37054.483863                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   217.029119                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    38.970881                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.847770                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.152230                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       998756                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         998756                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       740991                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        740991                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1887                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1887                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1802                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1802                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1739747                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1739747                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1739747                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1739747                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9572                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           78                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           78                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9650                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9650                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9650                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9650                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    917060828                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    917060828                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6109684                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6109684                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    923170512                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    923170512                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    923170512                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    923170512                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1008328                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1008328                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       741069                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       741069                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1887                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1887                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1802                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1802                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1749397                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1749397                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1749397                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1749397                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009493                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009493                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000105                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000105                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005516                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005516                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005516                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005516                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95806.605516                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95806.605516                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 78329.282051                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78329.282051                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95665.338031                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95665.338031                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95665.338031                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95665.338031                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         9353                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets         9353                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          805                       # number of writebacks
system.cpu1.dcache.writebacks::total              805                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5847                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5847                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           62                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           62                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         5909                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5909                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         5909                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5909                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3725                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3725                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3741                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3741                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3741                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3741                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    320270501                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    320270501                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1117908                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1117908                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    321388409                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    321388409                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    321388409                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    321388409                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003694                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003694                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002138                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002138                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002138                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002138                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 85978.657987                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85978.657987                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69869.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69869.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 85909.759155                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85909.759155                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 85909.759155                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85909.759155                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               508.138252                       # Cycle average of tags in use
system.cpu2.icache.total_refs               995510516                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1933030.128155                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    33.138252                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.053106                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.814324                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1247414                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1247414                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1247414                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1247414                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1247414                       # number of overall hits
system.cpu2.icache.overall_hits::total        1247414                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.cpu2.icache.overall_misses::total           45                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7583185                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7583185                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7583185                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7583185                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7583185                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7583185                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1247459                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1247459                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1247459                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1247459                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1247459                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1247459                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 168515.222222                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 168515.222222                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 168515.222222                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 168515.222222                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 168515.222222                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 168515.222222                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6614558                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6614558                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6614558                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6614558                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6614558                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6614558                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165363.950000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 165363.950000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 165363.950000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 165363.950000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 165363.950000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 165363.950000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4018                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               151804941                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4274                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35518.236079                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   222.907092                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    33.092908                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.870731                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.129269                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       857892                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         857892                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       720575                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        720575                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1858                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1858                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1733                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1733                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1578467                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1578467                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1578467                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1578467                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12860                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12860                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           85                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12945                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12945                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12945                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12945                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1405956360                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1405956360                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7012195                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7012195                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1412968555                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1412968555                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1412968555                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1412968555                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       870752                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       870752                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       720660                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       720660                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1733                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1733                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1591412                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1591412                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1591412                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1591412                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014769                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014769                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000118                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008134                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008134                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008134                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008134                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 109327.866252                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109327.866252                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82496.411765                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82496.411765                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 109151.684434                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109151.684434                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 109151.684434                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109151.684434                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          862                       # number of writebacks
system.cpu2.dcache.writebacks::total              862                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8857                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8857                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           70                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8927                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8927                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8927                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8927                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4003                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4003                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4018                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4018                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4018                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4018                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    354904727                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    354904727                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       995693                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       995693                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    355900420                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    355900420                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    355900420                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    355900420                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004597                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004597                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002525                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002525                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002525                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002525                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88659.686985                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88659.686985                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66379.533333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66379.533333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88576.510702                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88576.510702                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88576.510702                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88576.510702                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               511.189818                       # Cycle average of tags in use
system.cpu3.icache.total_refs               996791975                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1924308.832046                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    29.189818                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.046779                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.819214                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1229529                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1229529                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1229529                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1229529                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1229529                       # number of overall hits
system.cpu3.icache.overall_hits::total        1229529                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.cpu3.icache.overall_misses::total           45                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6950701                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6950701                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6950701                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6950701                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6950701                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6950701                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1229574                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1229574                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1229574                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1229574                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1229574                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1229574                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 154460.022222                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 154460.022222                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 154460.022222                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 154460.022222                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 154460.022222                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 154460.022222                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5721838                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5721838                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5721838                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5721838                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5721838                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5721838                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 158939.944444                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 158939.944444                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 158939.944444                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 158939.944444                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 158939.944444                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 158939.944444                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5549                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157695917                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5805                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27165.532644                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.308266                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.691734                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884017                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115983                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       865859                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         865859                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       731832                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        731832                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1709                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1709                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1683                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1683                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1597691                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1597691                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1597691                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1597691                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19063                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19063                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          455                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          455                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19518                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19518                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19518                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19518                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2188732979                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2188732979                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     52919524                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     52919524                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2241652503                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2241652503                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2241652503                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2241652503                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       884922                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       884922                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       732287                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       732287                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1617209                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1617209                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1617209                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1617209                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021542                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021542                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000621                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000621                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012069                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012069                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012069                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012069                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 114815.767665                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114815.767665                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 116306.646154                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 116306.646154                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 114850.522748                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 114850.522748                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 114850.522748                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 114850.522748                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2214                       # number of writebacks
system.cpu3.dcache.writebacks::total             2214                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13532                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13532                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          437                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          437                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13969                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13969                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13969                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13969                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5531                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5531                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5549                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5549                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5549                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5549                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    498127046                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    498127046                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1424991                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1424991                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    499552037                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    499552037                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    499552037                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    499552037                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006250                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006250                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003431                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003431                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003431                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003431                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90060.937624                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90060.937624                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 79166.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 79166.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 90025.596864                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90025.596864                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 90025.596864                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90025.596864                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               552.380508                       # Cycle average of tags in use
system.cpu4.icache.total_refs               915062956                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1639897.770609                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    26.817283                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.563225                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.042976                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842249                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.885225                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1244409                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1244409                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1244409                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1244409                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1244409                       # number of overall hits
system.cpu4.icache.overall_hits::total        1244409                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.cpu4.icache.overall_misses::total           38                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6008437                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6008437                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6008437                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6008437                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6008437                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6008437                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1244447                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1244447                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1244447                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1244447                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1244447                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1244447                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000031                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000031                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 158116.763158                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 158116.763158                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 158116.763158                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 158116.763158                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 158116.763158                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 158116.763158                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           31                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           31                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           31                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4942691                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4942691                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4942691                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4942691                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4942691                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4942691                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 159441.645161                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 159441.645161                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 159441.645161                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 159441.645161                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 159441.645161                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 159441.645161                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5737                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               204292575                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5993                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              34088.532455                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   184.807147                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    71.192853                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.721903                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.278097                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1849668                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1849668                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       338921                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        338921                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          804                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          804                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          795                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          795                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2188589                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2188589                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2188589                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2188589                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        19509                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        19509                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           45                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        19554                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         19554                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        19554                       # number of overall misses
system.cpu4.dcache.overall_misses::total        19554                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1981735764                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1981735764                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      3848702                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      3848702                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1985584466                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1985584466                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1985584466                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1985584466                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1869177                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1869177                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       338966                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       338966                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          795                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          795                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2208143                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2208143                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2208143                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2208143                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010437                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010437                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000133                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008855                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008855                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008855                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008855                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 101580.591727                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 101580.591727                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85526.711111                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85526.711111                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 101543.646620                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 101543.646620                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 101543.646620                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 101543.646620                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          703                       # number of writebacks
system.cpu4.dcache.writebacks::total              703                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13781                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13781                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           36                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13817                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13817                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13817                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13817                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5728                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5728                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5737                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5737                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5737                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5737                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    531992185                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    531992185                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       587310                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       587310                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    532579495                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    532579495                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    532579495                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    532579495                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003064                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003064                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002598                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002598                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002598                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002598                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92875.730622                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 92875.730622                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65256.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65256.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 92832.402824                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 92832.402824                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 92832.402824                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 92832.402824                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               521.216993                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001250760                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1903518.555133                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    31.216993                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.050027                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.835284                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1242711                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1242711                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1242711                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1242711                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1242711                       # number of overall hits
system.cpu5.icache.overall_hits::total        1242711                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           48                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           48                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           48                       # number of overall misses
system.cpu5.icache.overall_misses::total           48                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7556548                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7556548                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7556548                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7556548                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7556548                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7556548                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1242759                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1242759                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1242759                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1242759                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1242759                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1242759                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 157428.083333                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 157428.083333                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 157428.083333                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 157428.083333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 157428.083333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 157428.083333                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5909720                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5909720                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5909720                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5909720                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5909720                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5909720                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 164158.888889                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 164158.888889                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 164158.888889                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 164158.888889                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 164158.888889                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 164158.888889                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7338                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               166551379                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7594                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              21931.969845                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   228.270028                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    27.729972                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.891680                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.108320                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       859514                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         859514                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       710731                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        710731                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1975                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1975                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1657                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1657                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1570245                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1570245                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1570245                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1570245                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18771                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18771                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           89                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18860                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18860                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18860                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18860                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2056415765                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2056415765                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      7269940                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      7269940                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2063685705                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2063685705                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2063685705                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2063685705                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       878285                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       878285                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       710820                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       710820                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1589105                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1589105                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1589105                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1589105                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021372                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021372                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000125                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000125                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011868                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011868                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011868                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011868                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 109552.808321                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 109552.808321                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 81684.719101                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 81684.719101                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 109421.299311                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 109421.299311                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 109421.299311                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 109421.299311                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1507                       # number of writebacks
system.cpu5.dcache.writebacks::total             1507                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        11448                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        11448                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           74                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        11522                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        11522                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        11522                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        11522                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7323                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7323                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7338                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7338                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7338                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7338                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    692133997                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    692133997                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       983067                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       983067                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    693117064                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    693117064                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    693117064                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    693117064                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008338                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008338                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004618                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004618                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004618                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004618                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94515.089035                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 94515.089035                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65537.800000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65537.800000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 94455.855001                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 94455.855001                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 94455.855001                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 94455.855001                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               551.882086                       # Cycle average of tags in use
system.cpu6.icache.total_refs               915063060                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1645796.870504                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    25.818903                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   526.063183                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.041376                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.843050                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.884426                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1244513                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1244513                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1244513                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1244513                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1244513                       # number of overall hits
system.cpu6.icache.overall_hits::total        1244513                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.cpu6.icache.overall_misses::total           37                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5667439                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5667439                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5667439                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5667439                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5667439                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5667439                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1244550                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1244550                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1244550                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1244550                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1244550                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1244550                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000030                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000030                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 153174.027027                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 153174.027027                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 153174.027027                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 153174.027027                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 153174.027027                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 153174.027027                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           29                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           29                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           29                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4650173                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4650173                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4650173                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4650173                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4650173                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4650173                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 160350.793103                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 160350.793103                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 160350.793103                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 160350.793103                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 160350.793103                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 160350.793103                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5745                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               204294200                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  6001                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              34043.359440                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   183.596674                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    72.403326                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.717175                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.282825                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1850787                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1850787                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       339434                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        339434                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          798                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          798                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          794                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          794                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      2190221                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2190221                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      2190221                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2190221                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        19535                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        19535                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           45                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        19580                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         19580                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        19580                       # number of overall misses
system.cpu6.dcache.overall_misses::total        19580                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1978355188                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1978355188                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      3779813                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      3779813                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1982135001                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1982135001                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1982135001                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1982135001                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1870322                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1870322                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       339479                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       339479                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      2209801                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2209801                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      2209801                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2209801                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010445                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010445                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000133                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008861                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008861                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008861                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008861                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 101272.341336                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 101272.341336                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 83995.844444                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 83995.844444                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 101232.635393                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 101232.635393                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 101232.635393                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 101232.635393                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          734                       # number of writebacks
system.cpu6.dcache.writebacks::total              734                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        13799                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        13799                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           36                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        13835                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        13835                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        13835                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        13835                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5736                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5736                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5745                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5745                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5745                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5745                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    530382334                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    530382334                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    530959234                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    530959234                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    530959234                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    530959234                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003067                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003067                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002600                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002600                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002600                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002600                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92465.539400                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 92465.539400                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 92421.102524                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 92421.102524                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 92421.102524                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 92421.102524                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               507.928874                       # Cycle average of tags in use
system.cpu7.icache.total_refs               995510606                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1929284.120155                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    32.928874                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.052771                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.813989                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1247504                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1247504                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1247504                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1247504                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1247504                       # number of overall hits
system.cpu7.icache.overall_hits::total        1247504                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           48                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           48                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           48                       # number of overall misses
system.cpu7.icache.overall_misses::total           48                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7672586                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7672586                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7672586                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7672586                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7672586                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7672586                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1247552                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1247552                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1247552                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1247552                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1247552                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1247552                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000038                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000038                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 159845.541667                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 159845.541667                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 159845.541667                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 159845.541667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 159845.541667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 159845.541667                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6486173                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6486173                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6486173                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6486173                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6486173                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6486173                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 158199.341463                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 158199.341463                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 158199.341463                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 158199.341463                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 158199.341463                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 158199.341463                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4017                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               151803588                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4273                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35526.231687                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   222.904493                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    33.095507                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.870721                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.129279                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       857076                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         857076                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       720096                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        720096                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1800                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1800                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1733                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1733                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1577172                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1577172                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1577172                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1577172                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        12826                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        12826                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           87                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        12913                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         12913                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        12913                       # number of overall misses
system.cpu7.dcache.overall_misses::total        12913                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1405644490                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1405644490                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      6922824                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6922824                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1412567314                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1412567314                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1412567314                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1412567314                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       869902                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       869902                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       720183                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       720183                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1733                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1733                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1590085                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1590085                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1590085                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1590085                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014744                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014744                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000121                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008121                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008121                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008121                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008121                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 109593.364260                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 109593.364260                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 79572.689655                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 79572.689655                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 109391.103074                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 109391.103074                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 109391.103074                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 109391.103074                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          869                       # number of writebacks
system.cpu7.dcache.writebacks::total              869                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         8824                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         8824                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           72                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         8896                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         8896                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         8896                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         8896                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4002                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4002                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4017                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4017                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4017                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4017                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    355235595                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    355235595                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       972863                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       972863                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    356208458                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    356208458                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    356208458                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    356208458                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004601                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004601                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002526                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002526                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002526                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002526                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 88764.516492                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 88764.516492                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64857.533333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64857.533333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 88675.244710                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 88675.244710                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 88675.244710                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 88675.244710                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
