Active-HDL 9.3.2745.4995  2015-03-19 11:14:10

Elaboration top modules:
Architecture                  RTL(device0_tb)


--------------------------------------------------------------------------------------------
Entity     | Architecture | Library | Info | Compiler Version         | Compilation Options
--------------------------------------------------------------------------------------------
device0_tb | RTL          | lab1    |      | 9.3.2745.4995  (Windows) | -O3
device0    | rtl          | lab1    |      | 9.3.2745.4995  (Windows) | -O3
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
VHDL Package              | Library | Info | Compiler Version         | Compilation Options
--------------------------------------------------------------------------------------------
standard                  | std     |      |                          | 
TEXTIO                    | std     |      | 9.3.2745.4995  (Windows) |  -2008
std_logic_1164            | ieee    |      | 9.3.2745.4995  (Windows) |  -2008
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
Library                   | Comment
--------------------------------------------------------------------------------------------
ieee                      | Standard IEEE packages library
lab1                      | None
std                       | Standard VHDL library
--------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+device0_tb device0_tb RTL


The performance of simulation is reduced. Version Student Edition
