
<html><head><title>Packaging-Related Terminology</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-06-13" />
<meta name="CreateTime" content="1686648436" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso RF Solution that enables to create package layouts in Virtuoso Studio" />
<meta name="DocTitle" content="Virtuoso RF Solution Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Packaging-Related Terminology" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vrf" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-06-13" />
<meta name="ModifiedTime" content="1686648436" />
<meta name="NextFile" content="chap1_ct_vrf_pkg_def.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap1.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso RF Solution Guide -- Packaging-Related Terminology" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vrfIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vrfTOC.html">Contents</a></li><li><a class="prev" href="chap1.html" title="Introduction to Packaging">Introduction to Packaging </a></li><li style="float: right;"><a class="viewPrint" href="vrf.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1_ct_vrf_pkg_def.html" title="Package Definition">Package Definition</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso RF Solution Guide<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_vrf_lib_pkg_term" title="Packaging-Related Terminology"></a><h2>
<a id="pgfId-926620"></a><a id="22023"></a>Packaging-Related Terminology </h2>

<p>
<a id="pgfId-926643"></a>It is important<a id="package_def"></a> to know a few packaging-related key terms.</p>

<p>
<a id="pgfId-926743"></a></p>
<table class="webflareTable" id="#id926744">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-926746"></a><strong>Package Terminology</strong></p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-926748"></a><strong>Definitions</strong></p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-927175"></a><strong>Package</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-927177"></a>A physical symbol designated as the Drawing Type package in the Symbol Editor. Typically used as the database element for components that have electrical connectivity. Stored as a library element with an extension of <code>.psm</code>. A package contains the padstacks, labels, outline, TILPs, and so on. It visually represents the component in Layout MXL. Note that a single package may consist of a symbol or multiple logical symbols.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926750"></a><strong>SMD (Surface Mounted Device)</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926752"></a>A technology using surface-mounted components that have pins glued to the surface of a design. Designs that contain SMDs can have components at the top and bottom.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926754"></a><strong>Embedded Component</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926756"></a>Embedded technology plays an active role in shrinking interconnect path between components and reducing the transmission loss. Embedded components could be Active Devices (ADs) or Passive Devices (PDs). Embedding components leads to reduction of connection points, external pads, number of through holes, and lead length so that circuit board integrity can be improved and parasitic inductance of printed circuit can be decreased.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926758"></a><strong>Transmission Line</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926760"></a>An electric conductor exhibiting series inductance and shunt capacitance distributed along its length and logically divided into chunks. A signal must charge up each chunk or inductance and capacitance before it is passed along to the next chunk, therefore, reducing the propagation velocity.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926762"></a><strong>Heterogeneous Integration</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926764"></a>Heterogeneous integration is about integrating components with different functionalities and thicknesses, or could be available in the market as pre-packaged components with solder terminations, such as BGA, CSP, in the inner layer of PCBs as assembled components. Using packaging technology to integrate dissimilar chips with different functions instead of integrating all the functions into a single chip and going for finer feature size achieves this.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926766"></a><strong>Die, Die pad, Die Stack</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926768"></a>Die is an unpackaged chip. </p>
<p>
<a id="pgfId-927106"></a>Die pad is a metal contact on the die of an IC that is used to make electrical connections between the IC and the component (also called I/O pad or die pin. For flip-chip, they are called solder bumps, while for wire bound ICs they may be called bond wire pads). In IC tool terminology, wire bonded ICs are often referred to as bond pads. </p>
<p>
<a id="pgfId-927109"></a>Die stack is a vertical stack of dies consisting of one or more dies, spacers, and interposers.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926770"></a><strong>Bond wire, Bond finger</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926772"></a>A wire (usually gold) that connects a die pad to its respective bond finger on the component substrate or to another die pad on another die.</p>
<p>
<a id="pgfId-927125"></a>A metal pad on the outer layer of component substrate to which a bond wire will be attached to form an electrical connection between the component and die.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926774"></a><strong>Flip Chip</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926776"></a>An unpackaged integrated circuit that connects to a hybrid circuit by means of solder bumps on its faces that correspond to its pin-outs.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926778"></a><strong>Silicon Substrate</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926780"></a>The silicon &quot;wafer&quot; onto and into which the IC circuitry is placed.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926782"></a><strong>BGA, LGA</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926784"></a>Ball grid array (BGA) is a type of die component whose pins are solder balls arranged in a grid pattern.</p>
<p>
<a id="pgfId-927291"></a>Land grid array (LGA) is a a type of die component with a rectangular grid of solder balls on the underside of a package.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926786"></a><strong>Interposers</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926788"></a>A substrate with a single conductor layer that is used in the manufacture of a die stack to support the die connectivity. It provides the capability to wire bound dies whose die pad positions create the wire-bound lateral spans that are beyond the physical limits of a wire-bounding machine.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926790"></a><strong>Vias</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926792"></a>An opening in a dielectric layer that connects adjacent conductor layers. A via is a plated-through hole with ETCH/CONDUCTOR on every ETCH/CONDUCTOR subclass. Vias make it possible to route a single connection through more than one ETCH/CONDUCTOR subclass. Also called a feedthrough.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926794"></a><strong>Padstack</strong><a id="padstack"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926796"></a>A list of all data for each pad definition in the design drawing; each pin and via refers to a padstack for size, shape, and drill information.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926798"></a><strong>Cut Shapes, Drill Holes</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926800"></a>Cut shapes is about trimming the conductive planes in the PCB into separate electrical pieces.</p>
<p>
<a id="pgfId-927450"></a>Drill holes are important for multilayer PCB. These holes are used for electrical connection between each layers and fix or position the components.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926802"></a><strong>Technology Independence</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926804"></a>The ability to be used in any design and accept user-preferred units, constraint and parameter values, and user properties on any platform.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926806"></a><strong>TILP</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926808"></a>Technology Independent Layout Pcells (TILPs) are created from the die symbols, which have been created from exporting the die. TILPs are added to the libraries from importing into the package layout.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926810"></a><strong>Planes</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-927684"></a>A conductive layer in the cross-section editor designated as layer type &quot;plane&quot;. These layers are typically used to create shapes for the purpose of Power and GND distribution. These layers exist within the component substrate that routes the signals and distributes the power from the die to the host PCB.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926814"></a><strong>Voiding Shape</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926816"></a>A void is generated for dynamic shapes when a change is made that affects the shape connectivity. It insulates the signal shapes from other shapes, such as power and ground. Voiding associated with the rectangular pads maintains a more consistent minimum clearance to the pad boundary. It improves the copper shape flow between the adjacent rectangular pads.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-927983"></a><strong>IC and Package Shape Interface</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-927985"></a>IC and package interconnect, which is through bond wires or IO pads.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-927987"></a><strong>Significance of Ground and Power Planes in Packages</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-927989"></a>Ground and power plane is also a shape in package. The package traces are long and they behave like transmission lines. Therefore, there is a need to provide a return path for it. On the other hand, IC traces are short so no planes are needed for return path. Power planes reduce the impedance of the power net which, in turn, reduces the voltage drop.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-926818"></a><strong>Stackup</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-927966"></a>The arrangement of copper layers and insulating layers that make up a PCB prior to the board layout design. While a layer stack-up allows you to get more circuitry on a single board through the various PCB board layers, the structure of PCB stack-up design has many other advantages:</p>

<ul><li>
<a id="pgfId-927967"></a>Minimize the circuit&#39;s vulnerability to external noise as well as minimize radiation, reduce impedance, and crosstalk concerns on high-speed PCB layouts.</li><li>
<a id="pgfId-927968"></a>Balance the need for low-cost, efficient manufacturing methods with concerns about signal integrity issues</li><li>
<a id="pgfId-926820"></a>Enhance the electromagnetic compatibility of the design as well. </li></ul>



</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-927995"></a><strong>WLP</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-927997"></a>Wafer-level packaging (WLP) is the technology of packaging an IC that is the part of the wafer itself. It involves attaching the top and bottom outer layers of packaging and the solder bumps to ICs on the wafer, and then dicing the wafer. All packaging and interconnection must be fabricated on the wafer prior to dicing.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-931543"></a><strong>Hug</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-931545"></a>A mode in which the edited wire avoids moving the existing shapes and respects <code>minSpacing</code> value set between the wire and the existing shapes.</p>
<p>
<a id="pgfId-932217"></a></p>
<div class="webflare-div-image">
<img width="446" height="78" src="images/chap1-2.gif" /></div>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-931673"></a><strong>Shove</strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-932463"></a>A mode in which an edited wire pushes the non-static shapes when it is extending and respects <code>minSpacing</code> values set between the wire and the existing shapes.</p>
<p>
<a id="pgfId-932249"></a></p>
<div class="webflare-div-image">
<img width="446" height="209" src="images/chap1-3.gif" /></div>
</td>
</tr>
</tbody></table>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap1.html" id="prev" title="Introduction to Packaging">Introduction to Packaging </a></em></b><b><em><a href="chap1_ct_vrf_pkg_def.html" id="nex" title="Package Definition">Package Definition</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;⠀ </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>