########################################################################
# NOTE: This is a tool-generated file and should not be edited manually.
########################################################################

# Core: u_ila_0
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list {design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1} ]]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/ai_engine_0_ss_dma_rx_TDATA[0]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[1]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[2]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[3]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[4]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[5]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[6]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[7]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[8]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[9]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[10]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[11]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[12]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[13]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[14]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[15]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[16]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[17]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[18]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[19]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[20]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[21]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[22]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[23]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[24]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[25]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[26]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[27]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[28]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[29]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[30]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[31]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[32]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[33]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[34]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[35]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[36]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[37]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[38]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[39]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[40]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[41]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[42]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[43]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[44]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[45]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[46]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[47]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[48]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[49]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[50]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[51]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[52]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[53]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[54]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[55]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[56]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[57]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[58]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[59]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[60]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[61]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[62]} {design_1_i/ai_engine_0_ss_dma_rx_TDATA[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[0]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[1]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[2]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[3]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[4]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[5]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[6]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[7]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[8]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[9]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[10]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[11]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[12]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[13]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[14]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[15]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[16]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[17]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[18]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[19]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[20]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[21]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[22]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[23]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[24]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[25]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[26]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[27]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[28]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[29]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[30]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[31]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[32]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[33]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[34]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[35]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[36]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[37]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[38]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[39]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[40]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[41]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[42]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[43]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[44]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[45]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[46]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[47]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[48]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[49]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[50]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[51]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[52]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[53]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[54]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[55]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[56]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[57]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[58]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[59]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[60]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[61]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[62]} {design_1_i/axi_dma_2_M_AXI_S2MM_WDATA[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/ai_engine_0_ss/dma_tx_tdata[0]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[1]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[2]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[3]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[4]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[5]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[6]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[7]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[8]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[9]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[10]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[11]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[12]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[13]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[14]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[15]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[16]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[17]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[18]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[19]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[20]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[21]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[22]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[23]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[24]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[25]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[26]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[27]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[28]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[29]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[30]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[31]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[32]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[33]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[34]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[35]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[36]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[37]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[38]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[39]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[40]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[41]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[42]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[43]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[44]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[45]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[46]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[47]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[48]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[49]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[50]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[51]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[52]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[53]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[54]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[55]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[56]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[57]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[58]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[59]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[60]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[61]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[62]} {design_1_i/ai_engine_0_ss/dma_tx_tdata[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axi_dma_0_M_AXI_MM2S_RRESP[0]} {design_1_i/axi_dma_0_M_AXI_MM2S_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[0]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[1]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[2]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[3]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[4]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[5]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[6]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[7]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[8]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[9]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[10]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[11]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[12]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[13]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[14]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[15]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[16]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[17]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[18]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[19]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[20]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[21]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[22]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[23]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[24]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[25]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[26]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[27]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[28]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[29]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[30]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[31]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[32]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[33]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[34]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[35]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[36]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[37]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[38]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[39]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[40]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[41]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[42]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[43]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[44]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[45]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[46]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[47]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[48]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[49]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[50]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[51]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[52]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[53]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[54]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[55]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[56]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[57]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[58]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[59]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[60]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[61]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[62]} {design_1_i/axi_dma_0_M_AXI_MM2S_RDATA[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/ai_engine_0_ss/bf_ifft_pl_0/gpio_output[0]} {design_1_i/ai_engine_0_ss/bf_ifft_pl_0/gpio_output[1]} {design_1_i/ai_engine_0_ss/bf_ifft_pl_0/gpio_output[2]} {design_1_i/ai_engine_0_ss/bf_ifft_pl_0/gpio_output[3]} {design_1_i/ai_engine_0_ss/bf_ifft_pl_0/gpio_output[4]} {design_1_i/ai_engine_0_ss/bf_ifft_pl_0/gpio_output[5]} {design_1_i/ai_engine_0_ss/bf_ifft_pl_0/gpio_output[6]} {design_1_i/ai_engine_0_ss/bf_ifft_pl_0/gpio_output[7]} {design_1_i/ai_engine_0_ss/bf_ifft_pl_0/gpio_output[8]} {design_1_i/ai_engine_0_ss/bf_ifft_pl_0/gpio_output[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/ai_engine_0_ss_dma_rx_TREADY} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/ai_engine_0_ss_dma_rx_TVALID} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axi_dma_0_M_AXI_MM2S_RREADY} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axi_dma_0_M_AXI_MM2S_RVALID} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axi_dma_2_M_AXI_S2MM_WREADY} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/axi_dma_2_M_AXI_S2MM_WVALID} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/ai_engine_0_ss/dma_tx_tready} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/ai_engine_0_ss/dma_tx_tvalid} ]]

