
display_board_oled.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e938  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000189c  0800eac8  0800eac8  0001eac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010364  08010364  00030094  2**0
                  CONTENTS
  4 .ARM          00000008  08010364  08010364  00020364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801036c  0801036c  00030094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801036c  0801036c  0002036c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010370  08010370  00020370  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08010374  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005680  20000094  08010408  00030094  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005714  08010408  00035714  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00032439  00000000  00000000  000300c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000628e  00000000  00000000  000624fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000022e0  00000000  00000000  00068790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000020d0  00000000  00000000  0006aa70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007f73  00000000  00000000  0006cb40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029d2e  00000000  00000000  00074ab3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e174b  00000000  00000000  0009e7e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0017ff2c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000984c  00000000  00000000  0017ff80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000094 	.word	0x20000094
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800eab0 	.word	0x0800eab0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000098 	.word	0x20000098
 80001cc:	0800eab0 	.word	0x0800eab0

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_d2uiz>:
 8000a7c:	004a      	lsls	r2, r1, #1
 8000a7e:	d211      	bcs.n	8000aa4 <__aeabi_d2uiz+0x28>
 8000a80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a84:	d211      	bcs.n	8000aaa <__aeabi_d2uiz+0x2e>
 8000a86:	d50d      	bpl.n	8000aa4 <__aeabi_d2uiz+0x28>
 8000a88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a90:	d40e      	bmi.n	8000ab0 <__aeabi_d2uiz+0x34>
 8000a92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d102      	bne.n	8000ab6 <__aeabi_d2uiz+0x3a>
 8000ab0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ab4:	4770      	bx	lr
 8000ab6:	f04f 0000 	mov.w	r0, #0
 8000aba:	4770      	bx	lr

08000abc <__aeabi_d2f>:
 8000abc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ac4:	bf24      	itt	cs
 8000ac6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ace:	d90d      	bls.n	8000aec <__aeabi_d2f+0x30>
 8000ad0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ad4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ad8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000adc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ae0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae4:	bf08      	it	eq
 8000ae6:	f020 0001 	biceq.w	r0, r0, #1
 8000aea:	4770      	bx	lr
 8000aec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000af0:	d121      	bne.n	8000b36 <__aeabi_d2f+0x7a>
 8000af2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000af6:	bfbc      	itt	lt
 8000af8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000afc:	4770      	bxlt	lr
 8000afe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b06:	f1c2 0218 	rsb	r2, r2, #24
 8000b0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b12:	fa20 f002 	lsr.w	r0, r0, r2
 8000b16:	bf18      	it	ne
 8000b18:	f040 0001 	orrne.w	r0, r0, #1
 8000b1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b28:	ea40 000c 	orr.w	r0, r0, ip
 8000b2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b34:	e7cc      	b.n	8000ad0 <__aeabi_d2f+0x14>
 8000b36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b3a:	d107      	bne.n	8000b4c <__aeabi_d2f+0x90>
 8000b3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b40:	bf1e      	ittt	ne
 8000b42:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b46:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b4a:	4770      	bxne	lr
 8000b4c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop

08000b5c <__aeabi_uldivmod>:
 8000b5c:	b953      	cbnz	r3, 8000b74 <__aeabi_uldivmod+0x18>
 8000b5e:	b94a      	cbnz	r2, 8000b74 <__aeabi_uldivmod+0x18>
 8000b60:	2900      	cmp	r1, #0
 8000b62:	bf08      	it	eq
 8000b64:	2800      	cmpeq	r0, #0
 8000b66:	bf1c      	itt	ne
 8000b68:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b6c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b70:	f000 b96e 	b.w	8000e50 <__aeabi_idiv0>
 8000b74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b7c:	f000 f806 	bl	8000b8c <__udivmoddi4>
 8000b80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b88:	b004      	add	sp, #16
 8000b8a:	4770      	bx	lr

08000b8c <__udivmoddi4>:
 8000b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b90:	9d08      	ldr	r5, [sp, #32]
 8000b92:	4604      	mov	r4, r0
 8000b94:	468c      	mov	ip, r1
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	f040 8083 	bne.w	8000ca2 <__udivmoddi4+0x116>
 8000b9c:	428a      	cmp	r2, r1
 8000b9e:	4617      	mov	r7, r2
 8000ba0:	d947      	bls.n	8000c32 <__udivmoddi4+0xa6>
 8000ba2:	fab2 f282 	clz	r2, r2
 8000ba6:	b142      	cbz	r2, 8000bba <__udivmoddi4+0x2e>
 8000ba8:	f1c2 0020 	rsb	r0, r2, #32
 8000bac:	fa24 f000 	lsr.w	r0, r4, r0
 8000bb0:	4091      	lsls	r1, r2
 8000bb2:	4097      	lsls	r7, r2
 8000bb4:	ea40 0c01 	orr.w	ip, r0, r1
 8000bb8:	4094      	lsls	r4, r2
 8000bba:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bbe:	0c23      	lsrs	r3, r4, #16
 8000bc0:	fbbc f6f8 	udiv	r6, ip, r8
 8000bc4:	fa1f fe87 	uxth.w	lr, r7
 8000bc8:	fb08 c116 	mls	r1, r8, r6, ip
 8000bcc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bd0:	fb06 f10e 	mul.w	r1, r6, lr
 8000bd4:	4299      	cmp	r1, r3
 8000bd6:	d909      	bls.n	8000bec <__udivmoddi4+0x60>
 8000bd8:	18fb      	adds	r3, r7, r3
 8000bda:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000bde:	f080 8119 	bcs.w	8000e14 <__udivmoddi4+0x288>
 8000be2:	4299      	cmp	r1, r3
 8000be4:	f240 8116 	bls.w	8000e14 <__udivmoddi4+0x288>
 8000be8:	3e02      	subs	r6, #2
 8000bea:	443b      	add	r3, r7
 8000bec:	1a5b      	subs	r3, r3, r1
 8000bee:	b2a4      	uxth	r4, r4
 8000bf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000bf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bfc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c00:	45a6      	cmp	lr, r4
 8000c02:	d909      	bls.n	8000c18 <__udivmoddi4+0x8c>
 8000c04:	193c      	adds	r4, r7, r4
 8000c06:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c0a:	f080 8105 	bcs.w	8000e18 <__udivmoddi4+0x28c>
 8000c0e:	45a6      	cmp	lr, r4
 8000c10:	f240 8102 	bls.w	8000e18 <__udivmoddi4+0x28c>
 8000c14:	3802      	subs	r0, #2
 8000c16:	443c      	add	r4, r7
 8000c18:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c1c:	eba4 040e 	sub.w	r4, r4, lr
 8000c20:	2600      	movs	r6, #0
 8000c22:	b11d      	cbz	r5, 8000c2c <__udivmoddi4+0xa0>
 8000c24:	40d4      	lsrs	r4, r2
 8000c26:	2300      	movs	r3, #0
 8000c28:	e9c5 4300 	strd	r4, r3, [r5]
 8000c2c:	4631      	mov	r1, r6
 8000c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c32:	b902      	cbnz	r2, 8000c36 <__udivmoddi4+0xaa>
 8000c34:	deff      	udf	#255	; 0xff
 8000c36:	fab2 f282 	clz	r2, r2
 8000c3a:	2a00      	cmp	r2, #0
 8000c3c:	d150      	bne.n	8000ce0 <__udivmoddi4+0x154>
 8000c3e:	1bcb      	subs	r3, r1, r7
 8000c40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c44:	fa1f f887 	uxth.w	r8, r7
 8000c48:	2601      	movs	r6, #1
 8000c4a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c4e:	0c21      	lsrs	r1, r4, #16
 8000c50:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c58:	fb08 f30c 	mul.w	r3, r8, ip
 8000c5c:	428b      	cmp	r3, r1
 8000c5e:	d907      	bls.n	8000c70 <__udivmoddi4+0xe4>
 8000c60:	1879      	adds	r1, r7, r1
 8000c62:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c66:	d202      	bcs.n	8000c6e <__udivmoddi4+0xe2>
 8000c68:	428b      	cmp	r3, r1
 8000c6a:	f200 80e9 	bhi.w	8000e40 <__udivmoddi4+0x2b4>
 8000c6e:	4684      	mov	ip, r0
 8000c70:	1ac9      	subs	r1, r1, r3
 8000c72:	b2a3      	uxth	r3, r4
 8000c74:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c78:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c7c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c80:	fb08 f800 	mul.w	r8, r8, r0
 8000c84:	45a0      	cmp	r8, r4
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0x10c>
 8000c88:	193c      	adds	r4, r7, r4
 8000c8a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c8e:	d202      	bcs.n	8000c96 <__udivmoddi4+0x10a>
 8000c90:	45a0      	cmp	r8, r4
 8000c92:	f200 80d9 	bhi.w	8000e48 <__udivmoddi4+0x2bc>
 8000c96:	4618      	mov	r0, r3
 8000c98:	eba4 0408 	sub.w	r4, r4, r8
 8000c9c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ca0:	e7bf      	b.n	8000c22 <__udivmoddi4+0x96>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0x12e>
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	f000 80b1 	beq.w	8000e0e <__udivmoddi4+0x282>
 8000cac:	2600      	movs	r6, #0
 8000cae:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb2:	4630      	mov	r0, r6
 8000cb4:	4631      	mov	r1, r6
 8000cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cba:	fab3 f683 	clz	r6, r3
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	d14a      	bne.n	8000d58 <__udivmoddi4+0x1cc>
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d302      	bcc.n	8000ccc <__udivmoddi4+0x140>
 8000cc6:	4282      	cmp	r2, r0
 8000cc8:	f200 80b8 	bhi.w	8000e3c <__udivmoddi4+0x2b0>
 8000ccc:	1a84      	subs	r4, r0, r2
 8000cce:	eb61 0103 	sbc.w	r1, r1, r3
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	468c      	mov	ip, r1
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	d0a8      	beq.n	8000c2c <__udivmoddi4+0xa0>
 8000cda:	e9c5 4c00 	strd	r4, ip, [r5]
 8000cde:	e7a5      	b.n	8000c2c <__udivmoddi4+0xa0>
 8000ce0:	f1c2 0320 	rsb	r3, r2, #32
 8000ce4:	fa20 f603 	lsr.w	r6, r0, r3
 8000ce8:	4097      	lsls	r7, r2
 8000cea:	fa01 f002 	lsl.w	r0, r1, r2
 8000cee:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cf2:	40d9      	lsrs	r1, r3
 8000cf4:	4330      	orrs	r0, r6
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000cfc:	fa1f f887 	uxth.w	r8, r7
 8000d00:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d04:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d08:	fb06 f108 	mul.w	r1, r6, r8
 8000d0c:	4299      	cmp	r1, r3
 8000d0e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x19c>
 8000d14:	18fb      	adds	r3, r7, r3
 8000d16:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000d1a:	f080 808d 	bcs.w	8000e38 <__udivmoddi4+0x2ac>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 808a 	bls.w	8000e38 <__udivmoddi4+0x2ac>
 8000d24:	3e02      	subs	r6, #2
 8000d26:	443b      	add	r3, r7
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b281      	uxth	r1, r0
 8000d2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d38:	fb00 f308 	mul.w	r3, r0, r8
 8000d3c:	428b      	cmp	r3, r1
 8000d3e:	d907      	bls.n	8000d50 <__udivmoddi4+0x1c4>
 8000d40:	1879      	adds	r1, r7, r1
 8000d42:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d46:	d273      	bcs.n	8000e30 <__udivmoddi4+0x2a4>
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d971      	bls.n	8000e30 <__udivmoddi4+0x2a4>
 8000d4c:	3802      	subs	r0, #2
 8000d4e:	4439      	add	r1, r7
 8000d50:	1acb      	subs	r3, r1, r3
 8000d52:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d56:	e778      	b.n	8000c4a <__udivmoddi4+0xbe>
 8000d58:	f1c6 0c20 	rsb	ip, r6, #32
 8000d5c:	fa03 f406 	lsl.w	r4, r3, r6
 8000d60:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d64:	431c      	orrs	r4, r3
 8000d66:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d6e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d72:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d76:	431f      	orrs	r7, r3
 8000d78:	0c3b      	lsrs	r3, r7, #16
 8000d7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7e:	fa1f f884 	uxth.w	r8, r4
 8000d82:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d86:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d8a:	fb09 fa08 	mul.w	sl, r9, r8
 8000d8e:	458a      	cmp	sl, r1
 8000d90:	fa02 f206 	lsl.w	r2, r2, r6
 8000d94:	fa00 f306 	lsl.w	r3, r0, r6
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x220>
 8000d9a:	1861      	adds	r1, r4, r1
 8000d9c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000da0:	d248      	bcs.n	8000e34 <__udivmoddi4+0x2a8>
 8000da2:	458a      	cmp	sl, r1
 8000da4:	d946      	bls.n	8000e34 <__udivmoddi4+0x2a8>
 8000da6:	f1a9 0902 	sub.w	r9, r9, #2
 8000daa:	4421      	add	r1, r4
 8000dac:	eba1 010a 	sub.w	r1, r1, sl
 8000db0:	b2bf      	uxth	r7, r7
 8000db2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dba:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000dbe:	fb00 f808 	mul.w	r8, r0, r8
 8000dc2:	45b8      	cmp	r8, r7
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x24a>
 8000dc6:	19e7      	adds	r7, r4, r7
 8000dc8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000dcc:	d22e      	bcs.n	8000e2c <__udivmoddi4+0x2a0>
 8000dce:	45b8      	cmp	r8, r7
 8000dd0:	d92c      	bls.n	8000e2c <__udivmoddi4+0x2a0>
 8000dd2:	3802      	subs	r0, #2
 8000dd4:	4427      	add	r7, r4
 8000dd6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dda:	eba7 0708 	sub.w	r7, r7, r8
 8000dde:	fba0 8902 	umull	r8, r9, r0, r2
 8000de2:	454f      	cmp	r7, r9
 8000de4:	46c6      	mov	lr, r8
 8000de6:	4649      	mov	r1, r9
 8000de8:	d31a      	bcc.n	8000e20 <__udivmoddi4+0x294>
 8000dea:	d017      	beq.n	8000e1c <__udivmoddi4+0x290>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x27a>
 8000dee:	ebb3 020e 	subs.w	r2, r3, lr
 8000df2:	eb67 0701 	sbc.w	r7, r7, r1
 8000df6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000dfa:	40f2      	lsrs	r2, r6
 8000dfc:	ea4c 0202 	orr.w	r2, ip, r2
 8000e00:	40f7      	lsrs	r7, r6
 8000e02:	e9c5 2700 	strd	r2, r7, [r5]
 8000e06:	2600      	movs	r6, #0
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	462e      	mov	r6, r5
 8000e10:	4628      	mov	r0, r5
 8000e12:	e70b      	b.n	8000c2c <__udivmoddi4+0xa0>
 8000e14:	4606      	mov	r6, r0
 8000e16:	e6e9      	b.n	8000bec <__udivmoddi4+0x60>
 8000e18:	4618      	mov	r0, r3
 8000e1a:	e6fd      	b.n	8000c18 <__udivmoddi4+0x8c>
 8000e1c:	4543      	cmp	r3, r8
 8000e1e:	d2e5      	bcs.n	8000dec <__udivmoddi4+0x260>
 8000e20:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e24:	eb69 0104 	sbc.w	r1, r9, r4
 8000e28:	3801      	subs	r0, #1
 8000e2a:	e7df      	b.n	8000dec <__udivmoddi4+0x260>
 8000e2c:	4608      	mov	r0, r1
 8000e2e:	e7d2      	b.n	8000dd6 <__udivmoddi4+0x24a>
 8000e30:	4660      	mov	r0, ip
 8000e32:	e78d      	b.n	8000d50 <__udivmoddi4+0x1c4>
 8000e34:	4681      	mov	r9, r0
 8000e36:	e7b9      	b.n	8000dac <__udivmoddi4+0x220>
 8000e38:	4666      	mov	r6, ip
 8000e3a:	e775      	b.n	8000d28 <__udivmoddi4+0x19c>
 8000e3c:	4630      	mov	r0, r6
 8000e3e:	e74a      	b.n	8000cd6 <__udivmoddi4+0x14a>
 8000e40:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e44:	4439      	add	r1, r7
 8000e46:	e713      	b.n	8000c70 <__udivmoddi4+0xe4>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	443c      	add	r4, r7
 8000e4c:	e724      	b.n	8000c98 <__udivmoddi4+0x10c>
 8000e4e:	bf00      	nop

08000e50 <__aeabi_idiv0>:
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop

08000e54 <start_normal>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void start_normal(void *parameters)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		  PCA9685_SetServoAngle(0, 110);
 8000e5c:	ed9f 0a20 	vldr	s0, [pc, #128]	; 8000ee0 <start_normal+0x8c>
 8000e60:	2000      	movs	r0, #0
 8000e62:	f000 fd65 	bl	8001930 <PCA9685_SetServoAngle>
		  PCA9685_SetServoAngle(1, 100);
 8000e66:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 8000ee4 <start_normal+0x90>
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	f000 fd60 	bl	8001930 <PCA9685_SetServoAngle>
		  PCA9685_SetServoAngle(2, 110);
 8000e70:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 8000ee0 <start_normal+0x8c>
 8000e74:	2002      	movs	r0, #2
 8000e76:	f000 fd5b 	bl	8001930 <PCA9685_SetServoAngle>
		  PCA9685_SetServoAngle(3, 45);
 8000e7a:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 8000ee8 <start_normal+0x94>
 8000e7e:	2003      	movs	r0, #3
 8000e80:	f000 fd56 	bl	8001930 <PCA9685_SetServoAngle>
		  HAL_Delay(500);
 8000e84:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e88:	f001 fb3a 	bl	8002500 <HAL_Delay>
		  PCA9685_SetServoAngle(4, 60);
 8000e8c:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8000eec <start_normal+0x98>
 8000e90:	2004      	movs	r0, #4
 8000e92:	f000 fd4d 	bl	8001930 <PCA9685_SetServoAngle>
		  PCA9685_SetServoAngle(5, 40);
 8000e96:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8000ef0 <start_normal+0x9c>
 8000e9a:	2005      	movs	r0, #5
 8000e9c:	f000 fd48 	bl	8001930 <PCA9685_SetServoAngle>
		  PCA9685_SetServoAngle(6, 95);
 8000ea0:	ed9f 0a14 	vldr	s0, [pc, #80]	; 8000ef4 <start_normal+0xa0>
 8000ea4:	2006      	movs	r0, #6
 8000ea6:	f000 fd43 	bl	8001930 <PCA9685_SetServoAngle>
		  PCA9685_SetServoAngle(7, 110);
 8000eaa:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8000ee0 <start_normal+0x8c>
 8000eae:	2007      	movs	r0, #7
 8000eb0:	f000 fd3e 	bl	8001930 <PCA9685_SetServoAngle>
		  PCA9685_SetServoAngle(8, 75);
 8000eb4:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8000ef8 <start_normal+0xa4>
 8000eb8:	2008      	movs	r0, #8
 8000eba:	f000 fd39 	bl	8001930 <PCA9685_SetServoAngle>
		  PCA9685_SetServoAngle(9, 100);
 8000ebe:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8000ee4 <start_normal+0x90>
 8000ec2:	2009      	movs	r0, #9
 8000ec4:	f000 fd34 	bl	8001930 <PCA9685_SetServoAngle>
		  PCA9685_SetServoAngle(10, 125);
 8000ec8:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8000efc <start_normal+0xa8>
 8000ecc:	200a      	movs	r0, #10
 8000ece:	f000 fd2f 	bl	8001930 <PCA9685_SetServoAngle>
		  PCA9685_SetServoAngle(11, 35);
 8000ed2:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8000f00 <start_normal+0xac>
 8000ed6:	200b      	movs	r0, #11
 8000ed8:	f000 fd2a 	bl	8001930 <PCA9685_SetServoAngle>
		  PCA9685_SetServoAngle(0, 110);
 8000edc:	e7be      	b.n	8000e5c <start_normal+0x8>
 8000ede:	bf00      	nop
 8000ee0:	42dc0000 	.word	0x42dc0000
 8000ee4:	42c80000 	.word	0x42c80000
 8000ee8:	42340000 	.word	0x42340000
 8000eec:	42700000 	.word	0x42700000
 8000ef0:	42200000 	.word	0x42200000
 8000ef4:	42be0000 	.word	0x42be0000
 8000ef8:	42960000 	.word	0x42960000
 8000efc:	42fa0000 	.word	0x42fa0000
 8000f00:	420c0000 	.word	0x420c0000

08000f04 <faces>:
  }
  vTaskDelete(NULL);
}

void faces(void *parameters)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af02      	add	r7, sp, #8
 8000f0a:	6078      	str	r0, [r7, #4]
  int times = 0;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	60fb      	str	r3, [r7, #12]
  while (1)
  {
    SSD1306_DrawBitmap(0, 0, face1, 128, 64, 1);
 8000f10:	2301      	movs	r3, #1
 8000f12:	9301      	str	r3, [sp, #4]
 8000f14:	2340      	movs	r3, #64	; 0x40
 8000f16:	9300      	str	r3, [sp, #0]
 8000f18:	2380      	movs	r3, #128	; 0x80
 8000f1a:	4a35      	ldr	r2, [pc, #212]	; (8000ff0 <faces+0xec>)
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	2000      	movs	r0, #0
 8000f20:	f000 fd78 	bl	8001a14 <SSD1306_DrawBitmap>
    SSD1306_UpdateScreen();
 8000f24:	f000 fea2 	bl	8001c6c <SSD1306_UpdateScreen>
    HAL_Delay(times + 1000);
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f001 fae6 	bl	8002500 <HAL_Delay>
    SSD1306_Clear();
 8000f34:	f000 ff40 	bl	8001db8 <SSD1306_Clear>

    SSD1306_DrawBitmap(0, 0, face2, 128, 64, 1);
 8000f38:	2301      	movs	r3, #1
 8000f3a:	9301      	str	r3, [sp, #4]
 8000f3c:	2340      	movs	r3, #64	; 0x40
 8000f3e:	9300      	str	r3, [sp, #0]
 8000f40:	2380      	movs	r3, #128	; 0x80
 8000f42:	4a2c      	ldr	r2, [pc, #176]	; (8000ff4 <faces+0xf0>)
 8000f44:	2100      	movs	r1, #0
 8000f46:	2000      	movs	r0, #0
 8000f48:	f000 fd64 	bl	8001a14 <SSD1306_DrawBitmap>
    SSD1306_UpdateScreen();
 8000f4c:	f000 fe8e 	bl	8001c6c <SSD1306_UpdateScreen>
    HAL_Delay(times);
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f001 fad4 	bl	8002500 <HAL_Delay>
    SSD1306_Clear();
 8000f58:	f000 ff2e 	bl	8001db8 <SSD1306_Clear>

    SSD1306_DrawBitmap(0, 0, face3, 128, 64, 1);
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	9301      	str	r3, [sp, #4]
 8000f60:	2340      	movs	r3, #64	; 0x40
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	2380      	movs	r3, #128	; 0x80
 8000f66:	4a24      	ldr	r2, [pc, #144]	; (8000ff8 <faces+0xf4>)
 8000f68:	2100      	movs	r1, #0
 8000f6a:	2000      	movs	r0, #0
 8000f6c:	f000 fd52 	bl	8001a14 <SSD1306_DrawBitmap>
    SSD1306_UpdateScreen();
 8000f70:	f000 fe7c 	bl	8001c6c <SSD1306_UpdateScreen>
    HAL_Delay(times);
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f001 fac2 	bl	8002500 <HAL_Delay>
    SSD1306_Clear();
 8000f7c:	f000 ff1c 	bl	8001db8 <SSD1306_Clear>

    SSD1306_DrawBitmap(0, 0, face4, 128, 64, 1);
 8000f80:	2301      	movs	r3, #1
 8000f82:	9301      	str	r3, [sp, #4]
 8000f84:	2340      	movs	r3, #64	; 0x40
 8000f86:	9300      	str	r3, [sp, #0]
 8000f88:	2380      	movs	r3, #128	; 0x80
 8000f8a:	4a1c      	ldr	r2, [pc, #112]	; (8000ffc <faces+0xf8>)
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f000 fd40 	bl	8001a14 <SSD1306_DrawBitmap>
    SSD1306_UpdateScreen();
 8000f94:	f000 fe6a 	bl	8001c6c <SSD1306_UpdateScreen>
    HAL_Delay(times);
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f001 fab0 	bl	8002500 <HAL_Delay>
    SSD1306_Clear();
 8000fa0:	f000 ff0a 	bl	8001db8 <SSD1306_Clear>

    SSD1306_DrawBitmap(0, 0, face5, 128, 64, 1);
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	9301      	str	r3, [sp, #4]
 8000fa8:	2340      	movs	r3, #64	; 0x40
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	2380      	movs	r3, #128	; 0x80
 8000fae:	4a14      	ldr	r2, [pc, #80]	; (8001000 <faces+0xfc>)
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	2000      	movs	r0, #0
 8000fb4:	f000 fd2e 	bl	8001a14 <SSD1306_DrawBitmap>
    SSD1306_UpdateScreen();
 8000fb8:	f000 fe58 	bl	8001c6c <SSD1306_UpdateScreen>
    HAL_Delay(times);
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f001 fa9e 	bl	8002500 <HAL_Delay>
    SSD1306_Clear();
 8000fc4:	f000 fef8 	bl	8001db8 <SSD1306_Clear>

    SSD1306_DrawBitmap(0, 0, face6, 128, 64, 1);
 8000fc8:	2301      	movs	r3, #1
 8000fca:	9301      	str	r3, [sp, #4]
 8000fcc:	2340      	movs	r3, #64	; 0x40
 8000fce:	9300      	str	r3, [sp, #0]
 8000fd0:	2380      	movs	r3, #128	; 0x80
 8000fd2:	4a0c      	ldr	r2, [pc, #48]	; (8001004 <faces+0x100>)
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	2000      	movs	r0, #0
 8000fd8:	f000 fd1c 	bl	8001a14 <SSD1306_DrawBitmap>
    SSD1306_UpdateScreen();
 8000fdc:	f000 fe46 	bl	8001c6c <SSD1306_UpdateScreen>
    HAL_Delay(times);
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f001 fa8c 	bl	8002500 <HAL_Delay>
    SSD1306_Clear();
 8000fe8:	f000 fee6 	bl	8001db8 <SSD1306_Clear>
    SSD1306_DrawBitmap(0, 0, face1, 128, 64, 1);
 8000fec:	e790      	b.n	8000f10 <faces+0xc>
 8000fee:	bf00      	nop
 8000ff0:	0800eb28 	.word	0x0800eb28
 8000ff4:	0800ef28 	.word	0x0800ef28
 8000ff8:	0800f328 	.word	0x0800f328
 8000ffc:	0800f728 	.word	0x0800f728
 8001000:	0800fb28 	.word	0x0800fb28
 8001004:	0800ff28 	.word	0x0800ff28

08001008 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800100e:	f001 fa35 	bl	800247c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001012:	f000 f845 	bl	80010a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001016:	f000 f9b1 	bl	800137c <MX_GPIO_Init>
  MX_I2C1_Init();
 800101a:	f000 f8c3 	bl	80011a4 <MX_I2C1_Init>
  MX_I2S3_Init();
 800101e:	f000 f91d 	bl	800125c <MX_I2S3_Init>
  MX_SPI1_Init();
 8001022:	f000 f94b 	bl	80012bc <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001026:	f000 f97f 	bl	8001328 <MX_USART2_UART_Init>
  MX_I2C3_Init();
 800102a:	f000 f8e9 	bl	8001200 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 800102e:	f000 fd59 	bl	8001ae4 <SSD1306_Init>
  PCA9685_Init(&hi2c3);
 8001032:	4813      	ldr	r0, [pc, #76]	; (8001080 <main+0x78>)
 8001034:	f000 fcd8 	bl	80019e8 <PCA9685_Init>



  //
  xTaskHandle HT1,HT2;
  xTaskCreate(faces, "face_show", configMINIMAL_STACK_SIZE, 0, tskIDLE_PRIORITY, &HT1);
 8001038:	1d3b      	adds	r3, r7, #4
 800103a:	9301      	str	r3, [sp, #4]
 800103c:	2300      	movs	r3, #0
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	2300      	movs	r3, #0
 8001042:	2280      	movs	r2, #128	; 0x80
 8001044:	490f      	ldr	r1, [pc, #60]	; (8001084 <main+0x7c>)
 8001046:	4810      	ldr	r0, [pc, #64]	; (8001088 <main+0x80>)
 8001048:	f00b fa73 	bl	800c532 <xTaskCreate>
  xTaskCreate(start_normal, "debugging", configMINIMAL_STACK_SIZE, 0, tskIDLE_PRIORITY, &HT2);
 800104c:	463b      	mov	r3, r7
 800104e:	9301      	str	r3, [sp, #4]
 8001050:	2300      	movs	r3, #0
 8001052:	9300      	str	r3, [sp, #0]
 8001054:	2300      	movs	r3, #0
 8001056:	2280      	movs	r2, #128	; 0x80
 8001058:	490c      	ldr	r1, [pc, #48]	; (800108c <main+0x84>)
 800105a:	480d      	ldr	r0, [pc, #52]	; (8001090 <main+0x88>)
 800105c:	f00b fa69 	bl	800c532 <xTaskCreate>
//  servos();
   vTaskStartScheduler();
 8001060:	f00b fbe0 	bl	800c824 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001064:	f00a f952 	bl	800b30c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001068:	4a0a      	ldr	r2, [pc, #40]	; (8001094 <main+0x8c>)
 800106a:	2100      	movs	r1, #0
 800106c:	480a      	ldr	r0, [pc, #40]	; (8001098 <main+0x90>)
 800106e:	f00a f997 	bl	800b3a0 <osThreadNew>
 8001072:	4603      	mov	r3, r0
 8001074:	4a09      	ldr	r2, [pc, #36]	; (800109c <main+0x94>)
 8001076:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001078:	f00a f96c 	bl	800b354 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800107c:	e7fe      	b.n	800107c <main+0x74>
 800107e:	bf00      	nop
 8001080:	20004ddc 	.word	0x20004ddc
 8001084:	0800eae8 	.word	0x0800eae8
 8001088:	08000f05 	.word	0x08000f05
 800108c:	0800eaf4 	.word	0x0800eaf4
 8001090:	08000e55 	.word	0x08000e55
 8001094:	08010328 	.word	0x08010328
 8001098:	08001579 	.word	0x08001579
 800109c:	20004dd8 	.word	0x20004dd8

080010a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b098      	sub	sp, #96	; 0x60
 80010a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010a6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010aa:	2230      	movs	r2, #48	; 0x30
 80010ac:	2100      	movs	r1, #0
 80010ae:	4618      	mov	r0, r3
 80010b0:	f00d fbae 	bl	800e810 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010b4:	f107 031c 	add.w	r3, r7, #28
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
 80010c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010c4:	f107 030c 	add.w	r3, r7, #12
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	60bb      	str	r3, [r7, #8]
 80010d6:	4b31      	ldr	r3, [pc, #196]	; (800119c <SystemClock_Config+0xfc>)
 80010d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010da:	4a30      	ldr	r2, [pc, #192]	; (800119c <SystemClock_Config+0xfc>)
 80010dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010e0:	6413      	str	r3, [r2, #64]	; 0x40
 80010e2:	4b2e      	ldr	r3, [pc, #184]	; (800119c <SystemClock_Config+0xfc>)
 80010e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ea:	60bb      	str	r3, [r7, #8]
 80010ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010ee:	2300      	movs	r3, #0
 80010f0:	607b      	str	r3, [r7, #4]
 80010f2:	4b2b      	ldr	r3, [pc, #172]	; (80011a0 <SystemClock_Config+0x100>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a2a      	ldr	r2, [pc, #168]	; (80011a0 <SystemClock_Config+0x100>)
 80010f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010fc:	6013      	str	r3, [r2, #0]
 80010fe:	4b28      	ldr	r3, [pc, #160]	; (80011a0 <SystemClock_Config+0x100>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001106:	607b      	str	r3, [r7, #4]
 8001108:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800110a:	2301      	movs	r3, #1
 800110c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800110e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001112:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001114:	2302      	movs	r3, #2
 8001116:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001118:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800111c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800111e:	2308      	movs	r3, #8
 8001120:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001122:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001126:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001128:	2302      	movs	r3, #2
 800112a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800112c:	2307      	movs	r3, #7
 800112e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001130:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001134:	4618      	mov	r0, r3
 8001136:	f005 f9a3 	bl	8006480 <HAL_RCC_OscConfig>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001140:	f000 fa36 	bl	80015b0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001144:	230f      	movs	r3, #15
 8001146:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001148:	2302      	movs	r3, #2
 800114a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800114c:	2300      	movs	r3, #0
 800114e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001150:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001154:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001156:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800115a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800115c:	f107 031c 	add.w	r3, r7, #28
 8001160:	2105      	movs	r1, #5
 8001162:	4618      	mov	r0, r3
 8001164:	f005 fc04 	bl	8006970 <HAL_RCC_ClockConfig>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800116e:	f000 fa1f 	bl	80015b0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001172:	2301      	movs	r3, #1
 8001174:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001176:	23c0      	movs	r3, #192	; 0xc0
 8001178:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800117a:	2302      	movs	r3, #2
 800117c:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800117e:	f107 030c 	add.w	r3, r7, #12
 8001182:	4618      	mov	r0, r3
 8001184:	f005 fe22 	bl	8006dcc <HAL_RCCEx_PeriphCLKConfig>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 800118e:	f000 fa0f 	bl	80015b0 <Error_Handler>
  }
}
 8001192:	bf00      	nop
 8001194:	3760      	adds	r7, #96	; 0x60
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40023800 	.word	0x40023800
 80011a0:	40007000 	.word	0x40007000

080011a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011a8:	4b12      	ldr	r3, [pc, #72]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011aa:	4a13      	ldr	r2, [pc, #76]	; (80011f8 <MX_I2C1_Init+0x54>)
 80011ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80011ae:	4b11      	ldr	r3, [pc, #68]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011b0:	4a12      	ldr	r2, [pc, #72]	; (80011fc <MX_I2C1_Init+0x58>)
 80011b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011b4:	4b0f      	ldr	r3, [pc, #60]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011ba:	4b0e      	ldr	r3, [pc, #56]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011bc:	2200      	movs	r2, #0
 80011be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011c0:	4b0c      	ldr	r3, [pc, #48]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011c8:	4b0a      	ldr	r3, [pc, #40]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011ce:	4b09      	ldr	r3, [pc, #36]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011d4:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011da:	4b06      	ldr	r3, [pc, #24]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011dc:	2200      	movs	r2, #0
 80011de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011e0:	4804      	ldr	r0, [pc, #16]	; (80011f4 <MX_I2C1_Init+0x50>)
 80011e2:	f003 fa3f 	bl	8004664 <HAL_I2C_Init>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011ec:	f000 f9e0 	bl	80015b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011f0:	bf00      	nop
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	20004e30 	.word	0x20004e30
 80011f8:	40005400 	.word	0x40005400
 80011fc:	00061a80 	.word	0x00061a80

08001200 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001204:	4b12      	ldr	r3, [pc, #72]	; (8001250 <MX_I2C3_Init+0x50>)
 8001206:	4a13      	ldr	r2, [pc, #76]	; (8001254 <MX_I2C3_Init+0x54>)
 8001208:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 800120a:	4b11      	ldr	r3, [pc, #68]	; (8001250 <MX_I2C3_Init+0x50>)
 800120c:	4a12      	ldr	r2, [pc, #72]	; (8001258 <MX_I2C3_Init+0x58>)
 800120e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001210:	4b0f      	ldr	r3, [pc, #60]	; (8001250 <MX_I2C3_Init+0x50>)
 8001212:	2200      	movs	r2, #0
 8001214:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001216:	4b0e      	ldr	r3, [pc, #56]	; (8001250 <MX_I2C3_Init+0x50>)
 8001218:	2200      	movs	r2, #0
 800121a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800121c:	4b0c      	ldr	r3, [pc, #48]	; (8001250 <MX_I2C3_Init+0x50>)
 800121e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001222:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001224:	4b0a      	ldr	r3, [pc, #40]	; (8001250 <MX_I2C3_Init+0x50>)
 8001226:	2200      	movs	r2, #0
 8001228:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800122a:	4b09      	ldr	r3, [pc, #36]	; (8001250 <MX_I2C3_Init+0x50>)
 800122c:	2200      	movs	r2, #0
 800122e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001230:	4b07      	ldr	r3, [pc, #28]	; (8001250 <MX_I2C3_Init+0x50>)
 8001232:	2200      	movs	r2, #0
 8001234:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001236:	4b06      	ldr	r3, [pc, #24]	; (8001250 <MX_I2C3_Init+0x50>)
 8001238:	2200      	movs	r2, #0
 800123a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800123c:	4804      	ldr	r0, [pc, #16]	; (8001250 <MX_I2C3_Init+0x50>)
 800123e:	f003 fa11 	bl	8004664 <HAL_I2C_Init>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001248:	f000 f9b2 	bl	80015b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800124c:	bf00      	nop
 800124e:	bd80      	pop	{r7, pc}
 8001250:	20004ddc 	.word	0x20004ddc
 8001254:	40005c00 	.word	0x40005c00
 8001258:	00061a80 	.word	0x00061a80

0800125c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001260:	4b13      	ldr	r3, [pc, #76]	; (80012b0 <MX_I2S3_Init+0x54>)
 8001262:	4a14      	ldr	r2, [pc, #80]	; (80012b4 <MX_I2S3_Init+0x58>)
 8001264:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001266:	4b12      	ldr	r3, [pc, #72]	; (80012b0 <MX_I2S3_Init+0x54>)
 8001268:	f44f 7200 	mov.w	r2, #512	; 0x200
 800126c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800126e:	4b10      	ldr	r3, [pc, #64]	; (80012b0 <MX_I2S3_Init+0x54>)
 8001270:	2200      	movs	r2, #0
 8001272:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001274:	4b0e      	ldr	r3, [pc, #56]	; (80012b0 <MX_I2S3_Init+0x54>)
 8001276:	2200      	movs	r2, #0
 8001278:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800127a:	4b0d      	ldr	r3, [pc, #52]	; (80012b0 <MX_I2S3_Init+0x54>)
 800127c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001280:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001282:	4b0b      	ldr	r3, [pc, #44]	; (80012b0 <MX_I2S3_Init+0x54>)
 8001284:	4a0c      	ldr	r2, [pc, #48]	; (80012b8 <MX_I2S3_Init+0x5c>)
 8001286:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001288:	4b09      	ldr	r3, [pc, #36]	; (80012b0 <MX_I2S3_Init+0x54>)
 800128a:	2200      	movs	r2, #0
 800128c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800128e:	4b08      	ldr	r3, [pc, #32]	; (80012b0 <MX_I2S3_Init+0x54>)
 8001290:	2200      	movs	r2, #0
 8001292:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001294:	4b06      	ldr	r3, [pc, #24]	; (80012b0 <MX_I2S3_Init+0x54>)
 8001296:	2200      	movs	r2, #0
 8001298:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800129a:	4805      	ldr	r0, [pc, #20]	; (80012b0 <MX_I2S3_Init+0x54>)
 800129c:	f004 fc50 	bl	8005b40 <HAL_I2S_Init>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80012a6:	f000 f983 	bl	80015b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80012aa:	bf00      	nop
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	20004f20 	.word	0x20004f20
 80012b4:	40003c00 	.word	0x40003c00
 80012b8:	00017700 	.word	0x00017700

080012bc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80012c0:	4b17      	ldr	r3, [pc, #92]	; (8001320 <MX_SPI1_Init+0x64>)
 80012c2:	4a18      	ldr	r2, [pc, #96]	; (8001324 <MX_SPI1_Init+0x68>)
 80012c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012c6:	4b16      	ldr	r3, [pc, #88]	; (8001320 <MX_SPI1_Init+0x64>)
 80012c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012ce:	4b14      	ldr	r3, [pc, #80]	; (8001320 <MX_SPI1_Init+0x64>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012d4:	4b12      	ldr	r3, [pc, #72]	; (8001320 <MX_SPI1_Init+0x64>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012da:	4b11      	ldr	r3, [pc, #68]	; (8001320 <MX_SPI1_Init+0x64>)
 80012dc:	2200      	movs	r2, #0
 80012de:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012e0:	4b0f      	ldr	r3, [pc, #60]	; (8001320 <MX_SPI1_Init+0x64>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80012e6:	4b0e      	ldr	r3, [pc, #56]	; (8001320 <MX_SPI1_Init+0x64>)
 80012e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012ec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012ee:	4b0c      	ldr	r3, [pc, #48]	; (8001320 <MX_SPI1_Init+0x64>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012f4:	4b0a      	ldr	r3, [pc, #40]	; (8001320 <MX_SPI1_Init+0x64>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012fa:	4b09      	ldr	r3, [pc, #36]	; (8001320 <MX_SPI1_Init+0x64>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001300:	4b07      	ldr	r3, [pc, #28]	; (8001320 <MX_SPI1_Init+0x64>)
 8001302:	2200      	movs	r2, #0
 8001304:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001306:	4b06      	ldr	r3, [pc, #24]	; (8001320 <MX_SPI1_Init+0x64>)
 8001308:	220a      	movs	r2, #10
 800130a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800130c:	4804      	ldr	r0, [pc, #16]	; (8001320 <MX_SPI1_Init+0x64>)
 800130e:	f005 fe9d 	bl	800704c <HAL_SPI_Init>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001318:	f000 f94a 	bl	80015b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800131c:	bf00      	nop
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20004e84 	.word	0x20004e84
 8001324:	40013000 	.word	0x40013000

08001328 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800132c:	4b11      	ldr	r3, [pc, #68]	; (8001374 <MX_USART2_UART_Init+0x4c>)
 800132e:	4a12      	ldr	r2, [pc, #72]	; (8001378 <MX_USART2_UART_Init+0x50>)
 8001330:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001332:	4b10      	ldr	r3, [pc, #64]	; (8001374 <MX_USART2_UART_Init+0x4c>)
 8001334:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001338:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800133a:	4b0e      	ldr	r3, [pc, #56]	; (8001374 <MX_USART2_UART_Init+0x4c>)
 800133c:	2200      	movs	r2, #0
 800133e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001340:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <MX_USART2_UART_Init+0x4c>)
 8001342:	2200      	movs	r2, #0
 8001344:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001346:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <MX_USART2_UART_Init+0x4c>)
 8001348:	2200      	movs	r2, #0
 800134a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800134c:	4b09      	ldr	r3, [pc, #36]	; (8001374 <MX_USART2_UART_Init+0x4c>)
 800134e:	220c      	movs	r2, #12
 8001350:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001352:	4b08      	ldr	r3, [pc, #32]	; (8001374 <MX_USART2_UART_Init+0x4c>)
 8001354:	2200      	movs	r2, #0
 8001356:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001358:	4b06      	ldr	r3, [pc, #24]	; (8001374 <MX_USART2_UART_Init+0x4c>)
 800135a:	2200      	movs	r2, #0
 800135c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800135e:	4805      	ldr	r0, [pc, #20]	; (8001374 <MX_USART2_UART_Init+0x4c>)
 8001360:	f006 f9aa 	bl	80076b8 <HAL_UART_Init>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800136a:	f000 f921 	bl	80015b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	20004edc 	.word	0x20004edc
 8001378:	40004400 	.word	0x40004400

0800137c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b08c      	sub	sp, #48	; 0x30
 8001380:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001382:	f107 031c 	add.w	r3, r7, #28
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	605a      	str	r2, [r3, #4]
 800138c:	609a      	str	r2, [r3, #8]
 800138e:	60da      	str	r2, [r3, #12]
 8001390:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001392:	2300      	movs	r3, #0
 8001394:	61bb      	str	r3, [r7, #24]
 8001396:	4b71      	ldr	r3, [pc, #452]	; (800155c <MX_GPIO_Init+0x1e0>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139a:	4a70      	ldr	r2, [pc, #448]	; (800155c <MX_GPIO_Init+0x1e0>)
 800139c:	f043 0310 	orr.w	r3, r3, #16
 80013a0:	6313      	str	r3, [r2, #48]	; 0x30
 80013a2:	4b6e      	ldr	r3, [pc, #440]	; (800155c <MX_GPIO_Init+0x1e0>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	f003 0310 	and.w	r3, r3, #16
 80013aa:	61bb      	str	r3, [r7, #24]
 80013ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	617b      	str	r3, [r7, #20]
 80013b2:	4b6a      	ldr	r3, [pc, #424]	; (800155c <MX_GPIO_Init+0x1e0>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b6:	4a69      	ldr	r2, [pc, #420]	; (800155c <MX_GPIO_Init+0x1e0>)
 80013b8:	f043 0304 	orr.w	r3, r3, #4
 80013bc:	6313      	str	r3, [r2, #48]	; 0x30
 80013be:	4b67      	ldr	r3, [pc, #412]	; (800155c <MX_GPIO_Init+0x1e0>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	f003 0304 	and.w	r3, r3, #4
 80013c6:	617b      	str	r3, [r7, #20]
 80013c8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	613b      	str	r3, [r7, #16]
 80013ce:	4b63      	ldr	r3, [pc, #396]	; (800155c <MX_GPIO_Init+0x1e0>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	4a62      	ldr	r2, [pc, #392]	; (800155c <MX_GPIO_Init+0x1e0>)
 80013d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013d8:	6313      	str	r3, [r2, #48]	; 0x30
 80013da:	4b60      	ldr	r3, [pc, #384]	; (800155c <MX_GPIO_Init+0x1e0>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013e2:	613b      	str	r3, [r7, #16]
 80013e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e6:	2300      	movs	r3, #0
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	4b5c      	ldr	r3, [pc, #368]	; (800155c <MX_GPIO_Init+0x1e0>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ee:	4a5b      	ldr	r2, [pc, #364]	; (800155c <MX_GPIO_Init+0x1e0>)
 80013f0:	f043 0301 	orr.w	r3, r3, #1
 80013f4:	6313      	str	r3, [r2, #48]	; 0x30
 80013f6:	4b59      	ldr	r3, [pc, #356]	; (800155c <MX_GPIO_Init+0x1e0>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fa:	f003 0301 	and.w	r3, r3, #1
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	60bb      	str	r3, [r7, #8]
 8001406:	4b55      	ldr	r3, [pc, #340]	; (800155c <MX_GPIO_Init+0x1e0>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140a:	4a54      	ldr	r2, [pc, #336]	; (800155c <MX_GPIO_Init+0x1e0>)
 800140c:	f043 0302 	orr.w	r3, r3, #2
 8001410:	6313      	str	r3, [r2, #48]	; 0x30
 8001412:	4b52      	ldr	r3, [pc, #328]	; (800155c <MX_GPIO_Init+0x1e0>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	f003 0302 	and.w	r3, r3, #2
 800141a:	60bb      	str	r3, [r7, #8]
 800141c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	607b      	str	r3, [r7, #4]
 8001422:	4b4e      	ldr	r3, [pc, #312]	; (800155c <MX_GPIO_Init+0x1e0>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001426:	4a4d      	ldr	r2, [pc, #308]	; (800155c <MX_GPIO_Init+0x1e0>)
 8001428:	f043 0308 	orr.w	r3, r3, #8
 800142c:	6313      	str	r3, [r2, #48]	; 0x30
 800142e:	4b4b      	ldr	r3, [pc, #300]	; (800155c <MX_GPIO_Init+0x1e0>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001432:	f003 0308 	and.w	r3, r3, #8
 8001436:	607b      	str	r3, [r7, #4]
 8001438:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800143a:	2200      	movs	r2, #0
 800143c:	2108      	movs	r1, #8
 800143e:	4848      	ldr	r0, [pc, #288]	; (8001560 <MX_GPIO_Init+0x1e4>)
 8001440:	f001 fb92 	bl	8002b68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001444:	2201      	movs	r2, #1
 8001446:	2101      	movs	r1, #1
 8001448:	4846      	ldr	r0, [pc, #280]	; (8001564 <MX_GPIO_Init+0x1e8>)
 800144a:	f001 fb8d 	bl	8002b68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800144e:	2200      	movs	r2, #0
 8001450:	f24f 0110 	movw	r1, #61456	; 0xf010
 8001454:	4844      	ldr	r0, [pc, #272]	; (8001568 <MX_GPIO_Init+0x1ec>)
 8001456:	f001 fb87 	bl	8002b68 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800145a:	2308      	movs	r3, #8
 800145c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800145e:	2301      	movs	r3, #1
 8001460:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001466:	2300      	movs	r3, #0
 8001468:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800146a:	f107 031c 	add.w	r3, r7, #28
 800146e:	4619      	mov	r1, r3
 8001470:	483b      	ldr	r0, [pc, #236]	; (8001560 <MX_GPIO_Init+0x1e4>)
 8001472:	f001 f9dd 	bl	8002830 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001476:	2301      	movs	r3, #1
 8001478:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800147a:	2301      	movs	r3, #1
 800147c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001482:	2300      	movs	r3, #0
 8001484:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001486:	f107 031c 	add.w	r3, r7, #28
 800148a:	4619      	mov	r1, r3
 800148c:	4835      	ldr	r0, [pc, #212]	; (8001564 <MX_GPIO_Init+0x1e8>)
 800148e:	f001 f9cf 	bl	8002830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001492:	2308      	movs	r3, #8
 8001494:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001496:	2302      	movs	r3, #2
 8001498:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149e:	2300      	movs	r3, #0
 80014a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014a2:	2305      	movs	r3, #5
 80014a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80014a6:	f107 031c 	add.w	r3, r7, #28
 80014aa:	4619      	mov	r1, r3
 80014ac:	482d      	ldr	r0, [pc, #180]	; (8001564 <MX_GPIO_Init+0x1e8>)
 80014ae:	f001 f9bf 	bl	8002830 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014b2:	2301      	movs	r3, #1
 80014b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80014b6:	4b2d      	ldr	r3, [pc, #180]	; (800156c <MX_GPIO_Init+0x1f0>)
 80014b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014be:	f107 031c 	add.w	r3, r7, #28
 80014c2:	4619      	mov	r1, r3
 80014c4:	482a      	ldr	r0, [pc, #168]	; (8001570 <MX_GPIO_Init+0x1f4>)
 80014c6:	f001 f9b3 	bl	8002830 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80014ca:	2304      	movs	r3, #4
 80014cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ce:	2300      	movs	r3, #0
 80014d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d2:	2300      	movs	r3, #0
 80014d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80014d6:	f107 031c 	add.w	r3, r7, #28
 80014da:	4619      	mov	r1, r3
 80014dc:	4825      	ldr	r0, [pc, #148]	; (8001574 <MX_GPIO_Init+0x1f8>)
 80014de:	f001 f9a7 	bl	8002830 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80014e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e8:	2302      	movs	r3, #2
 80014ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f0:	2300      	movs	r3, #0
 80014f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014f4:	2305      	movs	r3, #5
 80014f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80014f8:	f107 031c 	add.w	r3, r7, #28
 80014fc:	4619      	mov	r1, r3
 80014fe:	481d      	ldr	r0, [pc, #116]	; (8001574 <MX_GPIO_Init+0x1f8>)
 8001500:	f001 f996 	bl	8002830 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001504:	f24f 0310 	movw	r3, #61456	; 0xf010
 8001508:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800150a:	2301      	movs	r3, #1
 800150c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	2300      	movs	r3, #0
 8001510:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001512:	2300      	movs	r3, #0
 8001514:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001516:	f107 031c 	add.w	r3, r7, #28
 800151a:	4619      	mov	r1, r3
 800151c:	4812      	ldr	r0, [pc, #72]	; (8001568 <MX_GPIO_Init+0x1ec>)
 800151e:	f001 f987 	bl	8002830 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001522:	2320      	movs	r3, #32
 8001524:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001526:	2300      	movs	r3, #0
 8001528:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800152e:	f107 031c 	add.w	r3, r7, #28
 8001532:	4619      	mov	r1, r3
 8001534:	480c      	ldr	r0, [pc, #48]	; (8001568 <MX_GPIO_Init+0x1ec>)
 8001536:	f001 f97b 	bl	8002830 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800153a:	2302      	movs	r3, #2
 800153c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800153e:	4b0b      	ldr	r3, [pc, #44]	; (800156c <MX_GPIO_Init+0x1f0>)
 8001540:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001542:	2300      	movs	r3, #0
 8001544:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001546:	f107 031c 	add.w	r3, r7, #28
 800154a:	4619      	mov	r1, r3
 800154c:	4804      	ldr	r0, [pc, #16]	; (8001560 <MX_GPIO_Init+0x1e4>)
 800154e:	f001 f96f 	bl	8002830 <HAL_GPIO_Init>

}
 8001552:	bf00      	nop
 8001554:	3730      	adds	r7, #48	; 0x30
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40023800 	.word	0x40023800
 8001560:	40021000 	.word	0x40021000
 8001564:	40020800 	.word	0x40020800
 8001568:	40020c00 	.word	0x40020c00
 800156c:	10120000 	.word	0x10120000
 8001570:	40020000 	.word	0x40020000
 8001574:	40020400 	.word	0x40020400

08001578 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8001580:	f00c fdfc 	bl	800e17c <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8001584:	2001      	movs	r0, #1
 8001586:	f009 ff9d 	bl	800b4c4 <osDelay>
 800158a:	e7fb      	b.n	8001584 <StartDefaultTask+0xc>

0800158c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a04      	ldr	r2, [pc, #16]	; (80015ac <HAL_TIM_PeriodElapsedCallback+0x20>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d101      	bne.n	80015a2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800159e:	f000 ff8f 	bl	80024c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80015a2:	bf00      	nop
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40001000 	.word	0x40001000

080015b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015b4:	b672      	cpsid	i
}
 80015b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015b8:	e7fe      	b.n	80015b8 <Error_Handler+0x8>
	...

080015bc <PCA9685_SetBit>:
#include "main.h"

I2C_HandleTypeDef *pca9685_i2c;

PCA9685_STATUS PCA9685_SetBit(uint8_t Register, uint8_t Bit, uint8_t Value)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b088      	sub	sp, #32
 80015c0:	af04      	add	r7, sp, #16
 80015c2:	4603      	mov	r3, r0
 80015c4:	71fb      	strb	r3, [r7, #7]
 80015c6:	460b      	mov	r3, r1
 80015c8:	71bb      	strb	r3, [r7, #6]
 80015ca:	4613      	mov	r3, r2
 80015cc:	717b      	strb	r3, [r7, #5]
	uint8_t tmp;
	if(Value) Value = 1;
 80015ce:	797b      	ldrb	r3, [r7, #5]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <PCA9685_SetBit+0x1c>
 80015d4:	2301      	movs	r3, #1
 80015d6:	717b      	strb	r3, [r7, #5]

	if(HAL_OK != HAL_I2C_Mem_Read(pca9685_i2c, PCA9685_ADDRESS, Register, 1, &tmp, 1, 10))
 80015d8:	4b24      	ldr	r3, [pc, #144]	; (800166c <PCA9685_SetBit+0xb0>)
 80015da:	6818      	ldr	r0, [r3, #0]
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	b29a      	uxth	r2, r3
 80015e0:	230a      	movs	r3, #10
 80015e2:	9302      	str	r3, [sp, #8]
 80015e4:	2301      	movs	r3, #1
 80015e6:	9301      	str	r3, [sp, #4]
 80015e8:	f107 030f 	add.w	r3, r7, #15
 80015ec:	9300      	str	r3, [sp, #0]
 80015ee:	2301      	movs	r3, #1
 80015f0:	2180      	movs	r1, #128	; 0x80
 80015f2:	f003 fb73 	bl	8004cdc <HAL_I2C_Mem_Read>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <PCA9685_SetBit+0x44>
	{
		return PCA9685_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e031      	b.n	8001664 <PCA9685_SetBit+0xa8>
	}
	tmp &= ~((1<<PCA9685_MODE1_RESTART_BIT)|(1<<Bit));
 8001600:	79bb      	ldrb	r3, [r7, #6]
 8001602:	2201      	movs	r2, #1
 8001604:	fa02 f303 	lsl.w	r3, r2, r3
 8001608:	b25b      	sxtb	r3, r3
 800160a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800160e:	b25b      	sxtb	r3, r3
 8001610:	43db      	mvns	r3, r3
 8001612:	b25a      	sxtb	r2, r3
 8001614:	7bfb      	ldrb	r3, [r7, #15]
 8001616:	b25b      	sxtb	r3, r3
 8001618:	4013      	ands	r3, r2
 800161a:	b25b      	sxtb	r3, r3
 800161c:	b2db      	uxtb	r3, r3
 800161e:	73fb      	strb	r3, [r7, #15]
	tmp |= (Value&1)<<Bit;
 8001620:	797b      	ldrb	r3, [r7, #5]
 8001622:	f003 0201 	and.w	r2, r3, #1
 8001626:	79bb      	ldrb	r3, [r7, #6]
 8001628:	fa02 f303 	lsl.w	r3, r2, r3
 800162c:	b25a      	sxtb	r2, r3
 800162e:	7bfb      	ldrb	r3, [r7, #15]
 8001630:	b25b      	sxtb	r3, r3
 8001632:	4313      	orrs	r3, r2
 8001634:	b25b      	sxtb	r3, r3
 8001636:	b2db      	uxtb	r3, r3
 8001638:	73fb      	strb	r3, [r7, #15]

	if(HAL_OK != HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, Register, 1, &tmp, 1, 10))
 800163a:	4b0c      	ldr	r3, [pc, #48]	; (800166c <PCA9685_SetBit+0xb0>)
 800163c:	6818      	ldr	r0, [r3, #0]
 800163e:	79fb      	ldrb	r3, [r7, #7]
 8001640:	b29a      	uxth	r2, r3
 8001642:	230a      	movs	r3, #10
 8001644:	9302      	str	r3, [sp, #8]
 8001646:	2301      	movs	r3, #1
 8001648:	9301      	str	r3, [sp, #4]
 800164a:	f107 030f 	add.w	r3, r7, #15
 800164e:	9300      	str	r3, [sp, #0]
 8001650:	2301      	movs	r3, #1
 8001652:	2180      	movs	r1, #128	; 0x80
 8001654:	f003 fa48 	bl	8004ae8 <HAL_I2C_Mem_Write>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <PCA9685_SetBit+0xa6>
	{
		return PCA9685_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e000      	b.n	8001664 <PCA9685_SetBit+0xa8>
	}

	return PCA9685_OK;
 8001662:	2300      	movs	r3, #0
}
 8001664:	4618      	mov	r0, r3
 8001666:	3710      	adds	r7, #16
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	20004f68 	.word	0x20004f68

08001670 <PCA9685_SoftwareReset>:

PCA9685_STATUS PCA9685_SoftwareReset(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af02      	add	r7, sp, #8
	uint8_t cmd = 0x6;
 8001676:	2306      	movs	r3, #6
 8001678:	71fb      	strb	r3, [r7, #7]
	if(HAL_OK == HAL_I2C_Master_Transmit(pca9685_i2c, 0x00, &cmd, 1, 10))
 800167a:	4b09      	ldr	r3, [pc, #36]	; (80016a0 <PCA9685_SoftwareReset+0x30>)
 800167c:	6818      	ldr	r0, [r3, #0]
 800167e:	1dfa      	adds	r2, r7, #7
 8001680:	230a      	movs	r3, #10
 8001682:	9300      	str	r3, [sp, #0]
 8001684:	2301      	movs	r3, #1
 8001686:	2100      	movs	r1, #0
 8001688:	f003 f930 	bl	80048ec <HAL_I2C_Master_Transmit>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d101      	bne.n	8001696 <PCA9685_SoftwareReset+0x26>
	{
		return PCA9685_OK;
 8001692:	2300      	movs	r3, #0
 8001694:	e000      	b.n	8001698 <PCA9685_SoftwareReset+0x28>
	}
	return PCA9685_ERROR;
 8001696:	2301      	movs	r3, #1
}
 8001698:	4618      	mov	r0, r3
 800169a:	3708      	adds	r7, #8
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	20004f68 	.word	0x20004f68

080016a4 <PCA9685_SleepMode>:

PCA9685_STATUS PCA9685_SleepMode(uint8_t Enable)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	71fb      	strb	r3, [r7, #7]
	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, Enable);
 80016ae:	79fb      	ldrb	r3, [r7, #7]
 80016b0:	461a      	mov	r2, r3
 80016b2:	2104      	movs	r1, #4
 80016b4:	2000      	movs	r0, #0
 80016b6:	f7ff ff81 	bl	80015bc <PCA9685_SetBit>
 80016ba:	4603      	mov	r3, r0
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <PCA9685_RestartMode>:

PCA9685_STATUS PCA9685_RestartMode(uint8_t Enable)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	71fb      	strb	r3, [r7, #7]
	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_RESTART_BIT, Enable);
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	461a      	mov	r2, r3
 80016d2:	2107      	movs	r1, #7
 80016d4:	2000      	movs	r0, #0
 80016d6:	f7ff ff71 	bl	80015bc <PCA9685_SetBit>
 80016da:	4603      	mov	r3, r0
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <PCA9685_AutoIncrement>:

PCA9685_STATUS PCA9685_AutoIncrement(uint8_t Enable)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	71fb      	strb	r3, [r7, #7]
	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_AI_BIT, Enable);
 80016ee:	79fb      	ldrb	r3, [r7, #7]
 80016f0:	461a      	mov	r2, r3
 80016f2:	2105      	movs	r1, #5
 80016f4:	2000      	movs	r0, #0
 80016f6:	f7ff ff61 	bl	80015bc <PCA9685_SetBit>
 80016fa:	4603      	mov	r3, r0
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	0000      	movs	r0, r0
	...

08001708 <PCA9685_SetPwmFrequency>:

//
//	Frequency - Hz value
//
PCA9685_STATUS PCA9685_SetPwmFrequency(uint16_t Frequency)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b088      	sub	sp, #32
 800170c:	af04      	add	r7, sp, #16
 800170e:	4603      	mov	r3, r0
 8001710:	80fb      	strh	r3, [r7, #6]
	float PrescalerVal;
	uint8_t Prescale;

	if(Frequency >= 1526)
 8001712:	88fb      	ldrh	r3, [r7, #6]
 8001714:	f240 52f5 	movw	r2, #1525	; 0x5f5
 8001718:	4293      	cmp	r3, r2
 800171a:	d902      	bls.n	8001722 <PCA9685_SetPwmFrequency+0x1a>
	{
		Prescale = 0x03;
 800171c:	2303      	movs	r3, #3
 800171e:	72fb      	strb	r3, [r7, #11]
 8001720:	e046      	b.n	80017b0 <PCA9685_SetPwmFrequency+0xa8>
	}
	else if(Frequency <= 24)
 8001722:	88fb      	ldrh	r3, [r7, #6]
 8001724:	2b18      	cmp	r3, #24
 8001726:	d802      	bhi.n	800172e <PCA9685_SetPwmFrequency+0x26>
	{
		Prescale = 0xFF;
 8001728:	23ff      	movs	r3, #255	; 0xff
 800172a:	72fb      	strb	r3, [r7, #11]
 800172c:	e040      	b.n	80017b0 <PCA9685_SetPwmFrequency+0xa8>
	}
	else
	{
		PrescalerVal = (25000000 / (4096.0 * (float)Frequency)) - 1;
 800172e:	88fb      	ldrh	r3, [r7, #6]
 8001730:	ee07 3a90 	vmov	s15, r3
 8001734:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001738:	ee17 0a90 	vmov	r0, s15
 800173c:	f7fe feac 	bl	8000498 <__aeabi_f2d>
 8001740:	f04f 0200 	mov.w	r2, #0
 8001744:	4b2a      	ldr	r3, [pc, #168]	; (80017f0 <PCA9685_SetPwmFrequency+0xe8>)
 8001746:	f7fe feff 	bl	8000548 <__aeabi_dmul>
 800174a:	4602      	mov	r2, r0
 800174c:	460b      	mov	r3, r1
 800174e:	a126      	add	r1, pc, #152	; (adr r1, 80017e8 <PCA9685_SetPwmFrequency+0xe0>)
 8001750:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001754:	f7ff f822 	bl	800079c <__aeabi_ddiv>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	4610      	mov	r0, r2
 800175e:	4619      	mov	r1, r3
 8001760:	f04f 0200 	mov.w	r2, #0
 8001764:	4b23      	ldr	r3, [pc, #140]	; (80017f4 <PCA9685_SetPwmFrequency+0xec>)
 8001766:	f7fe fd37 	bl	80001d8 <__aeabi_dsub>
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	4610      	mov	r0, r2
 8001770:	4619      	mov	r1, r3
 8001772:	f7ff f9a3 	bl	8000abc <__aeabi_d2f>
 8001776:	4603      	mov	r3, r0
 8001778:	60fb      	str	r3, [r7, #12]
		Prescale = floor(PrescalerVal + 0.5);
 800177a:	68f8      	ldr	r0, [r7, #12]
 800177c:	f7fe fe8c 	bl	8000498 <__aeabi_f2d>
 8001780:	f04f 0200 	mov.w	r2, #0
 8001784:	4b1c      	ldr	r3, [pc, #112]	; (80017f8 <PCA9685_SetPwmFrequency+0xf0>)
 8001786:	f7fe fd29 	bl	80001dc <__adddf3>
 800178a:	4602      	mov	r2, r0
 800178c:	460b      	mov	r3, r1
 800178e:	ec43 2b17 	vmov	d7, r2, r3
 8001792:	eeb0 0a47 	vmov.f32	s0, s14
 8001796:	eef0 0a67 	vmov.f32	s1, s15
 800179a:	f00d f909 	bl	800e9b0 <floor>
 800179e:	ec53 2b10 	vmov	r2, r3, d0
 80017a2:	4610      	mov	r0, r2
 80017a4:	4619      	mov	r1, r3
 80017a6:	f7ff f969 	bl	8000a7c <__aeabi_d2uiz>
 80017aa:	4603      	mov	r3, r0
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	72fb      	strb	r3, [r7, #11]
	}

	//
	//	To change the frequency, PCA9685 have to be in Sleep mode.
	//
	PCA9685_SleepMode(1);
 80017b0:	2001      	movs	r0, #1
 80017b2:	f7ff ff77 	bl	80016a4 <PCA9685_SleepMode>
	HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, PCA9685_PRESCALE, 1, &Prescale, 1, 10); // Write Prescale value
 80017b6:	4b11      	ldr	r3, [pc, #68]	; (80017fc <PCA9685_SetPwmFrequency+0xf4>)
 80017b8:	6818      	ldr	r0, [r3, #0]
 80017ba:	230a      	movs	r3, #10
 80017bc:	9302      	str	r3, [sp, #8]
 80017be:	2301      	movs	r3, #1
 80017c0:	9301      	str	r3, [sp, #4]
 80017c2:	f107 030b 	add.w	r3, r7, #11
 80017c6:	9300      	str	r3, [sp, #0]
 80017c8:	2301      	movs	r3, #1
 80017ca:	22fe      	movs	r2, #254	; 0xfe
 80017cc:	2180      	movs	r1, #128	; 0x80
 80017ce:	f003 f98b 	bl	8004ae8 <HAL_I2C_Mem_Write>
	PCA9685_SleepMode(0);
 80017d2:	2000      	movs	r0, #0
 80017d4:	f7ff ff66 	bl	80016a4 <PCA9685_SleepMode>
	PCA9685_RestartMode(1);
 80017d8:	2001      	movs	r0, #1
 80017da:	f7ff ff73 	bl	80016c4 <PCA9685_RestartMode>
	return PCA9685_OK;
 80017de:	2300      	movs	r3, #0
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3710      	adds	r7, #16
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	00000000 	.word	0x00000000
 80017ec:	4177d784 	.word	0x4177d784
 80017f0:	40b00000 	.word	0x40b00000
 80017f4:	3ff00000 	.word	0x3ff00000
 80017f8:	3fe00000 	.word	0x3fe00000
 80017fc:	20004f68 	.word	0x20004f68

08001800 <PCA9685_SetPwm>:

PCA9685_STATUS PCA9685_SetPwm(uint8_t Channel, uint16_t OnTime, uint16_t OffTime)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b088      	sub	sp, #32
 8001804:	af04      	add	r7, sp, #16
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
 800180a:	460b      	mov	r3, r1
 800180c:	80bb      	strh	r3, [r7, #4]
 800180e:	4613      	mov	r3, r2
 8001810:	807b      	strh	r3, [r7, #2]
	uint8_t RegisterAddress;
	uint8_t Message[4];

	RegisterAddress = PCA9685_LED0_ON_L + (4 * Channel);
 8001812:	79fb      	ldrb	r3, [r7, #7]
 8001814:	009b      	lsls	r3, r3, #2
 8001816:	b2db      	uxtb	r3, r3
 8001818:	3306      	adds	r3, #6
 800181a:	73fb      	strb	r3, [r7, #15]
	Message[0] = OnTime & 0xFF;
 800181c:	88bb      	ldrh	r3, [r7, #4]
 800181e:	b2db      	uxtb	r3, r3
 8001820:	723b      	strb	r3, [r7, #8]
	Message[1] = OnTime>>8;
 8001822:	88bb      	ldrh	r3, [r7, #4]
 8001824:	0a1b      	lsrs	r3, r3, #8
 8001826:	b29b      	uxth	r3, r3
 8001828:	b2db      	uxtb	r3, r3
 800182a:	727b      	strb	r3, [r7, #9]
	Message[2] = OffTime & 0xFF;
 800182c:	887b      	ldrh	r3, [r7, #2]
 800182e:	b2db      	uxtb	r3, r3
 8001830:	72bb      	strb	r3, [r7, #10]
	Message[3] = OffTime>>8;
 8001832:	887b      	ldrh	r3, [r7, #2]
 8001834:	0a1b      	lsrs	r3, r3, #8
 8001836:	b29b      	uxth	r3, r3
 8001838:	b2db      	uxtb	r3, r3
 800183a:	72fb      	strb	r3, [r7, #11]

	if(HAL_OK != HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, RegisterAddress, 1, Message, 4, 10))
 800183c:	4b0c      	ldr	r3, [pc, #48]	; (8001870 <PCA9685_SetPwm+0x70>)
 800183e:	6818      	ldr	r0, [r3, #0]
 8001840:	7bfb      	ldrb	r3, [r7, #15]
 8001842:	b29a      	uxth	r2, r3
 8001844:	230a      	movs	r3, #10
 8001846:	9302      	str	r3, [sp, #8]
 8001848:	2304      	movs	r3, #4
 800184a:	9301      	str	r3, [sp, #4]
 800184c:	f107 0308 	add.w	r3, r7, #8
 8001850:	9300      	str	r3, [sp, #0]
 8001852:	2301      	movs	r3, #1
 8001854:	2180      	movs	r1, #128	; 0x80
 8001856:	f003 f947 	bl	8004ae8 <HAL_I2C_Mem_Write>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <PCA9685_SetPwm+0x64>
	{
		return PCA9685_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e000      	b.n	8001866 <PCA9685_SetPwm+0x66>
	}

	return PCA9685_OK;
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3710      	adds	r7, #16
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20004f68 	.word	0x20004f68

08001874 <PCA9685_SetPin>:

PCA9685_STATUS PCA9685_SetPin(uint8_t Channel, uint16_t Value, uint8_t Invert)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	71fb      	strb	r3, [r7, #7]
 800187e:	460b      	mov	r3, r1
 8001880:	80bb      	strh	r3, [r7, #4]
 8001882:	4613      	mov	r3, r2
 8001884:	71bb      	strb	r3, [r7, #6]
  if(Value > 4095) Value = 4095;
 8001886:	88bb      	ldrh	r3, [r7, #4]
 8001888:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800188c:	d302      	bcc.n	8001894 <PCA9685_SetPin+0x20>
 800188e:	f640 73ff 	movw	r3, #4095	; 0xfff
 8001892:	80bb      	strh	r3, [r7, #4]

  if (Invert) {
 8001894:	79bb      	ldrb	r3, [r7, #6]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d025      	beq.n	80018e6 <PCA9685_SetPin+0x72>
    if (Value == 0) {
 800189a:	88bb      	ldrh	r3, [r7, #4]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d108      	bne.n	80018b2 <PCA9685_SetPin+0x3e>
      // Special value for signal fully on.
      return PCA9685_SetPwm(Channel, 4096, 0);
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	2200      	movs	r2, #0
 80018a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff ffa9 	bl	8001800 <PCA9685_SetPwm>
 80018ae:	4603      	mov	r3, r0
 80018b0:	e03a      	b.n	8001928 <PCA9685_SetPin+0xb4>
    }
    else if (Value == 4095) {
 80018b2:	88bb      	ldrh	r3, [r7, #4]
 80018b4:	f640 72ff 	movw	r2, #4095	; 0xfff
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d108      	bne.n	80018ce <PCA9685_SetPin+0x5a>
      // Special value for signal fully off.
    	return PCA9685_SetPwm(Channel, 0, 4096);
 80018bc:	79fb      	ldrb	r3, [r7, #7]
 80018be:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018c2:	2100      	movs	r1, #0
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff ff9b 	bl	8001800 <PCA9685_SetPwm>
 80018ca:	4603      	mov	r3, r0
 80018cc:	e02c      	b.n	8001928 <PCA9685_SetPin+0xb4>
    }
    else {
    	return PCA9685_SetPwm(Channel, 0, 4095-Value);
 80018ce:	88bb      	ldrh	r3, [r7, #4]
 80018d0:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 80018d4:	330f      	adds	r3, #15
 80018d6:	b29a      	uxth	r2, r3
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	2100      	movs	r1, #0
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff ff8f 	bl	8001800 <PCA9685_SetPwm>
 80018e2:	4603      	mov	r3, r0
 80018e4:	e020      	b.n	8001928 <PCA9685_SetPin+0xb4>
    }
  }
  else {
    if (Value == 4095) {
 80018e6:	88bb      	ldrh	r3, [r7, #4]
 80018e8:	f640 72ff 	movw	r2, #4095	; 0xfff
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d108      	bne.n	8001902 <PCA9685_SetPin+0x8e>
      // Special value for signal fully on.
    	return PCA9685_SetPwm(Channel, 4096, 0);
 80018f0:	79fb      	ldrb	r3, [r7, #7]
 80018f2:	2200      	movs	r2, #0
 80018f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7ff ff81 	bl	8001800 <PCA9685_SetPwm>
 80018fe:	4603      	mov	r3, r0
 8001900:	e012      	b.n	8001928 <PCA9685_SetPin+0xb4>
    }
    else if (Value == 0) {
 8001902:	88bb      	ldrh	r3, [r7, #4]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d108      	bne.n	800191a <PCA9685_SetPin+0xa6>
      // Special value for signal fully off.
    	return PCA9685_SetPwm(Channel, 0, 4096);
 8001908:	79fb      	ldrb	r3, [r7, #7]
 800190a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800190e:	2100      	movs	r1, #0
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff ff75 	bl	8001800 <PCA9685_SetPwm>
 8001916:	4603      	mov	r3, r0
 8001918:	e006      	b.n	8001928 <PCA9685_SetPin+0xb4>
    }
    else {
    	return PCA9685_SetPwm(Channel, 0, Value);
 800191a:	88ba      	ldrh	r2, [r7, #4]
 800191c:	79fb      	ldrb	r3, [r7, #7]
 800191e:	2100      	movs	r1, #0
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff ff6d 	bl	8001800 <PCA9685_SetPwm>
 8001926:	4603      	mov	r3, r0
    }
  }
}
 8001928:	4618      	mov	r0, r3
 800192a:	3708      	adds	r7, #8
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}

08001930 <PCA9685_SetServoAngle>:

#ifdef PCA9685_SERVO_MODE
PCA9685_STATUS PCA9685_SetServoAngle(uint8_t Channel, float Angle)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0
 8001936:	4603      	mov	r3, r0
 8001938:	ed87 0a00 	vstr	s0, [r7]
 800193c:	71fb      	strb	r3, [r7, #7]
	float Value;
	if(Angle < MIN_ANGLE) Angle = MIN_ANGLE;
 800193e:	edd7 7a00 	vldr	s15, [r7]
 8001942:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800194a:	d502      	bpl.n	8001952 <PCA9685_SetServoAngle+0x22>
 800194c:	f04f 0300 	mov.w	r3, #0
 8001950:	603b      	str	r3, [r7, #0]
	if(Angle > MAX_ANGLE) Angle = MAX_ANGLE;
 8001952:	edd7 7a00 	vldr	s15, [r7]
 8001956:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80019d8 <PCA9685_SetServoAngle+0xa8>
 800195a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800195e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001962:	dd01      	ble.n	8001968 <PCA9685_SetServoAngle+0x38>
 8001964:	4b1d      	ldr	r3, [pc, #116]	; (80019dc <PCA9685_SetServoAngle+0xac>)
 8001966:	603b      	str	r3, [r7, #0]

	Value = (Angle - MIN_ANGLE) * ((float)SERVO_MAX - (float)SERVO_MIN) / (MAX_ANGLE - MIN_ANGLE) + (float)SERVO_MIN;
 8001968:	6838      	ldr	r0, [r7, #0]
 800196a:	f7fe fd95 	bl	8000498 <__aeabi_f2d>
 800196e:	a318      	add	r3, pc, #96	; (adr r3, 80019d0 <PCA9685_SetServoAngle+0xa0>)
 8001970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001974:	f7fe fde8 	bl	8000548 <__aeabi_dmul>
 8001978:	4602      	mov	r2, r0
 800197a:	460b      	mov	r3, r1
 800197c:	4610      	mov	r0, r2
 800197e:	4619      	mov	r1, r3
 8001980:	f04f 0200 	mov.w	r2, #0
 8001984:	4b16      	ldr	r3, [pc, #88]	; (80019e0 <PCA9685_SetServoAngle+0xb0>)
 8001986:	f7fe ff09 	bl	800079c <__aeabi_ddiv>
 800198a:	4602      	mov	r2, r0
 800198c:	460b      	mov	r3, r1
 800198e:	4610      	mov	r0, r2
 8001990:	4619      	mov	r1, r3
 8001992:	f04f 0200 	mov.w	r2, #0
 8001996:	4b13      	ldr	r3, [pc, #76]	; (80019e4 <PCA9685_SetServoAngle+0xb4>)
 8001998:	f7fe fc20 	bl	80001dc <__adddf3>
 800199c:	4602      	mov	r2, r0
 800199e:	460b      	mov	r3, r1
 80019a0:	4610      	mov	r0, r2
 80019a2:	4619      	mov	r1, r3
 80019a4:	f7ff f88a 	bl	8000abc <__aeabi_d2f>
 80019a8:	4603      	mov	r3, r0
 80019aa:	60fb      	str	r3, [r7, #12]

	return PCA9685_SetPin(Channel, (uint16_t)Value, 0);
 80019ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80019b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019b4:	ee17 3a90 	vmov	r3, s15
 80019b8:	b299      	uxth	r1, r3
 80019ba:	79fb      	ldrb	r3, [r7, #7]
 80019bc:	2200      	movs	r2, #0
 80019be:	4618      	mov	r0, r3
 80019c0:	f7ff ff58 	bl	8001874 <PCA9685_SetPin>
 80019c4:	4603      	mov	r3, r0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3710      	adds	r7, #16
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	00000000 	.word	0x00000000
 80019d4:	407c2000 	.word	0x407c2000
 80019d8:	43340000 	.word	0x43340000
 80019dc:	43340000 	.word	0x43340000
 80019e0:	40668000 	.word	0x40668000
 80019e4:	405f4000 	.word	0x405f4000

080019e8 <PCA9685_Init>:
#endif

PCA9685_STATUS PCA9685_Init(I2C_HandleTypeDef *hi2c)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
	pca9685_i2c = hi2c;
 80019f0:	4a07      	ldr	r2, [pc, #28]	; (8001a10 <PCA9685_Init+0x28>)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6013      	str	r3, [r2, #0]

	PCA9685_SoftwareReset();
 80019f6:	f7ff fe3b 	bl	8001670 <PCA9685_SoftwareReset>
#ifdef PCA9685_SERVO_MODE
	PCA9685_SetPwmFrequency(48);
 80019fa:	2030      	movs	r0, #48	; 0x30
 80019fc:	f7ff fe84 	bl	8001708 <PCA9685_SetPwmFrequency>
#else
	PCA9685_SetPwmFrequency(1000);
#endif
	PCA9685_AutoIncrement(1);
 8001a00:	2001      	movs	r0, #1
 8001a02:	f7ff fe6f 	bl	80016e4 <PCA9685_AutoIncrement>

	return PCA9685_OK;
 8001a06:	2300      	movs	r3, #0
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	20004f68 	.word	0x20004f68

08001a14 <SSD1306_DrawBitmap>:

}


void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h, uint16_t color)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60ba      	str	r2, [r7, #8]
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	4603      	mov	r3, r0
 8001a20:	81fb      	strh	r3, [r7, #14]
 8001a22:	460b      	mov	r3, r1
 8001a24:	81bb      	strh	r3, [r7, #12]
 8001a26:	4613      	mov	r3, r2
 8001a28:	80fb      	strh	r3, [r7, #6]

    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8001a2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a2e:	3307      	adds	r3, #7
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	da00      	bge.n	8001a36 <SSD1306_DrawBitmap+0x22>
 8001a34:	3307      	adds	r3, #7
 8001a36:	10db      	asrs	r3, r3, #3
 8001a38:	823b      	strh	r3, [r7, #16]
    uint8_t byte = 0;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	75fb      	strb	r3, [r7, #23]

    for(int16_t j=0; j<h; j++, y++)
 8001a3e:	2300      	movs	r3, #0
 8001a40:	82bb      	strh	r3, [r7, #20]
 8001a42:	e044      	b.n	8001ace <SSD1306_DrawBitmap+0xba>
    {
        for(int16_t i=0; i<w; i++)
 8001a44:	2300      	movs	r3, #0
 8001a46:	827b      	strh	r3, [r7, #18]
 8001a48:	e02f      	b.n	8001aaa <SSD1306_DrawBitmap+0x96>
        {
            if(i & 7)
 8001a4a:	8a7b      	ldrh	r3, [r7, #18]
 8001a4c:	f003 0307 	and.w	r3, r3, #7
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d003      	beq.n	8001a5c <SSD1306_DrawBitmap+0x48>
            {
               byte <<= 1;
 8001a54:	7dfb      	ldrb	r3, [r7, #23]
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	75fb      	strb	r3, [r7, #23]
 8001a5a:	e012      	b.n	8001a82 <SSD1306_DrawBitmap+0x6e>
            }
            else
            {
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001a5c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001a60:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001a64:	fb02 f203 	mul.w	r2, r2, r3
 8001a68:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	da00      	bge.n	8001a72 <SSD1306_DrawBitmap+0x5e>
 8001a70:	3307      	adds	r3, #7
 8001a72:	10db      	asrs	r3, r3, #3
 8001a74:	b21b      	sxth	r3, r3
 8001a76:	4413      	add	r3, r2
 8001a78:	461a      	mov	r2, r3
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	75fb      	strb	r3, [r7, #23]
            }
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 8001a82:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	da09      	bge.n	8001a9e <SSD1306_DrawBitmap+0x8a>
 8001a8a:	89fa      	ldrh	r2, [r7, #14]
 8001a8c:	8a7b      	ldrh	r3, [r7, #18]
 8001a8e:	4413      	add	r3, r2
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	89b9      	ldrh	r1, [r7, #12]
 8001a94:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001a96:	b2d2      	uxtb	r2, r2
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f000 f92d 	bl	8001cf8 <SSD1306_DrawPixel>
        for(int16_t i=0; i<w; i++)
 8001a9e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001aa2:	b29b      	uxth	r3, r3
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	827b      	strh	r3, [r7, #18]
 8001aaa:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001aae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	dbc9      	blt.n	8001a4a <SSD1306_DrawBitmap+0x36>
    for(int16_t j=0; j<h; j++, y++)
 8001ab6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	3301      	adds	r3, #1
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	82bb      	strh	r3, [r7, #20]
 8001ac2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	3301      	adds	r3, #1
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	81bb      	strh	r3, [r7, #12]
 8001ace:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001ad2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	dbb4      	blt.n	8001a44 <SSD1306_DrawBitmap+0x30>
        }
    }
}
 8001ada:	bf00      	nop
 8001adc:	bf00      	nop
 8001ade:	3718      	adds	r7, #24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001aea:	f000 f96f 	bl	8001dcc <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001aee:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001af2:	2201      	movs	r2, #1
 8001af4:	2178      	movs	r1, #120	; 0x78
 8001af6:	485b      	ldr	r0, [pc, #364]	; (8001c64 <SSD1306_Init+0x180>)
 8001af8:	f003 fb16 	bl	8005128 <HAL_I2C_IsDeviceReady>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001b02:	2300      	movs	r3, #0
 8001b04:	e0a9      	b.n	8001c5a <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8001b06:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001b0a:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001b0c:	e002      	b.n	8001b14 <SSD1306_Init+0x30>
		p--;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	3b01      	subs	r3, #1
 8001b12:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d1f9      	bne.n	8001b0e <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001b1a:	22ae      	movs	r2, #174	; 0xae
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	2078      	movs	r0, #120	; 0x78
 8001b20:	f000 f9b2 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8001b24:	2220      	movs	r2, #32
 8001b26:	2100      	movs	r1, #0
 8001b28:	2078      	movs	r0, #120	; 0x78
 8001b2a:	f000 f9ad 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001b2e:	2210      	movs	r2, #16
 8001b30:	2100      	movs	r1, #0
 8001b32:	2078      	movs	r0, #120	; 0x78
 8001b34:	f000 f9a8 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001b38:	22b0      	movs	r2, #176	; 0xb0
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	2078      	movs	r0, #120	; 0x78
 8001b3e:	f000 f9a3 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001b42:	22c8      	movs	r2, #200	; 0xc8
 8001b44:	2100      	movs	r1, #0
 8001b46:	2078      	movs	r0, #120	; 0x78
 8001b48:	f000 f99e 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	2100      	movs	r1, #0
 8001b50:	2078      	movs	r0, #120	; 0x78
 8001b52:	f000 f999 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001b56:	2210      	movs	r2, #16
 8001b58:	2100      	movs	r1, #0
 8001b5a:	2078      	movs	r0, #120	; 0x78
 8001b5c:	f000 f994 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001b60:	2240      	movs	r2, #64	; 0x40
 8001b62:	2100      	movs	r1, #0
 8001b64:	2078      	movs	r0, #120	; 0x78
 8001b66:	f000 f98f 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001b6a:	2281      	movs	r2, #129	; 0x81
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	2078      	movs	r0, #120	; 0x78
 8001b70:	f000 f98a 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001b74:	22ff      	movs	r2, #255	; 0xff
 8001b76:	2100      	movs	r1, #0
 8001b78:	2078      	movs	r0, #120	; 0x78
 8001b7a:	f000 f985 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001b7e:	22a1      	movs	r2, #161	; 0xa1
 8001b80:	2100      	movs	r1, #0
 8001b82:	2078      	movs	r0, #120	; 0x78
 8001b84:	f000 f980 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001b88:	22a6      	movs	r2, #166	; 0xa6
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	2078      	movs	r0, #120	; 0x78
 8001b8e:	f000 f97b 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001b92:	22a8      	movs	r2, #168	; 0xa8
 8001b94:	2100      	movs	r1, #0
 8001b96:	2078      	movs	r0, #120	; 0x78
 8001b98:	f000 f976 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001b9c:	223f      	movs	r2, #63	; 0x3f
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	2078      	movs	r0, #120	; 0x78
 8001ba2:	f000 f971 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001ba6:	22a4      	movs	r2, #164	; 0xa4
 8001ba8:	2100      	movs	r1, #0
 8001baa:	2078      	movs	r0, #120	; 0x78
 8001bac:	f000 f96c 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001bb0:	22d3      	movs	r2, #211	; 0xd3
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	2078      	movs	r0, #120	; 0x78
 8001bb6:	f000 f967 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001bba:	2200      	movs	r2, #0
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	2078      	movs	r0, #120	; 0x78
 8001bc0:	f000 f962 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001bc4:	22d5      	movs	r2, #213	; 0xd5
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	2078      	movs	r0, #120	; 0x78
 8001bca:	f000 f95d 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001bce:	22f0      	movs	r2, #240	; 0xf0
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	2078      	movs	r0, #120	; 0x78
 8001bd4:	f000 f958 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001bd8:	22d9      	movs	r2, #217	; 0xd9
 8001bda:	2100      	movs	r1, #0
 8001bdc:	2078      	movs	r0, #120	; 0x78
 8001bde:	f000 f953 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001be2:	2222      	movs	r2, #34	; 0x22
 8001be4:	2100      	movs	r1, #0
 8001be6:	2078      	movs	r0, #120	; 0x78
 8001be8:	f000 f94e 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001bec:	22da      	movs	r2, #218	; 0xda
 8001bee:	2100      	movs	r1, #0
 8001bf0:	2078      	movs	r0, #120	; 0x78
 8001bf2:	f000 f949 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001bf6:	2212      	movs	r2, #18
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	2078      	movs	r0, #120	; 0x78
 8001bfc:	f000 f944 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001c00:	22db      	movs	r2, #219	; 0xdb
 8001c02:	2100      	movs	r1, #0
 8001c04:	2078      	movs	r0, #120	; 0x78
 8001c06:	f000 f93f 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001c0a:	2220      	movs	r2, #32
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	2078      	movs	r0, #120	; 0x78
 8001c10:	f000 f93a 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001c14:	228d      	movs	r2, #141	; 0x8d
 8001c16:	2100      	movs	r1, #0
 8001c18:	2078      	movs	r0, #120	; 0x78
 8001c1a:	f000 f935 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001c1e:	2214      	movs	r2, #20
 8001c20:	2100      	movs	r1, #0
 8001c22:	2078      	movs	r0, #120	; 0x78
 8001c24:	f000 f930 	bl	8001e88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001c28:	22af      	movs	r2, #175	; 0xaf
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	2078      	movs	r0, #120	; 0x78
 8001c2e:	f000 f92b 	bl	8001e88 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001c32:	222e      	movs	r2, #46	; 0x2e
 8001c34:	2100      	movs	r1, #0
 8001c36:	2078      	movs	r0, #120	; 0x78
 8001c38:	f000 f926 	bl	8001e88 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001c3c:	2000      	movs	r0, #0
 8001c3e:	f000 f843 	bl	8001cc8 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8001c42:	f000 f813 	bl	8001c6c <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8001c46:	4b08      	ldr	r3, [pc, #32]	; (8001c68 <SSD1306_Init+0x184>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001c4c:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <SSD1306_Init+0x184>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001c52:	4b05      	ldr	r3, [pc, #20]	; (8001c68 <SSD1306_Init+0x184>)
 8001c54:	2201      	movs	r2, #1
 8001c56:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8001c58:	2301      	movs	r3, #1
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	20004e30 	.word	0x20004e30
 8001c68:	200004b0 	.word	0x200004b0

08001c6c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8001c72:	2300      	movs	r3, #0
 8001c74:	71fb      	strb	r3, [r7, #7]
 8001c76:	e01d      	b.n	8001cb4 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001c78:	79fb      	ldrb	r3, [r7, #7]
 8001c7a:	3b50      	subs	r3, #80	; 0x50
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	461a      	mov	r2, r3
 8001c80:	2100      	movs	r1, #0
 8001c82:	2078      	movs	r0, #120	; 0x78
 8001c84:	f000 f900 	bl	8001e88 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001c88:	2200      	movs	r2, #0
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	2078      	movs	r0, #120	; 0x78
 8001c8e:	f000 f8fb 	bl	8001e88 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001c92:	2210      	movs	r2, #16
 8001c94:	2100      	movs	r1, #0
 8001c96:	2078      	movs	r0, #120	; 0x78
 8001c98:	f000 f8f6 	bl	8001e88 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001c9c:	79fb      	ldrb	r3, [r7, #7]
 8001c9e:	01db      	lsls	r3, r3, #7
 8001ca0:	4a08      	ldr	r2, [pc, #32]	; (8001cc4 <SSD1306_UpdateScreen+0x58>)
 8001ca2:	441a      	add	r2, r3
 8001ca4:	2380      	movs	r3, #128	; 0x80
 8001ca6:	2140      	movs	r1, #64	; 0x40
 8001ca8:	2078      	movs	r0, #120	; 0x78
 8001caa:	f000 f8a5 	bl	8001df8 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001cae:	79fb      	ldrb	r3, [r7, #7]
 8001cb0:	3301      	adds	r3, #1
 8001cb2:	71fb      	strb	r3, [r7, #7]
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
 8001cb6:	2b07      	cmp	r3, #7
 8001cb8:	d9de      	bls.n	8001c78 <SSD1306_UpdateScreen+0xc>
	}
}
 8001cba:	bf00      	nop
 8001cbc:	bf00      	nop
 8001cbe:	3708      	adds	r7, #8
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	200000b0 	.word	0x200000b0

08001cc8 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	4603      	mov	r3, r0
 8001cd0:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d101      	bne.n	8001cdc <SSD1306_Fill+0x14>
 8001cd8:	2300      	movs	r3, #0
 8001cda:	e000      	b.n	8001cde <SSD1306_Fill+0x16>
 8001cdc:	23ff      	movs	r3, #255	; 0xff
 8001cde:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	4803      	ldr	r0, [pc, #12]	; (8001cf4 <SSD1306_Fill+0x2c>)
 8001ce6:	f00c fd93 	bl	800e810 <memset>
}
 8001cea:	bf00      	nop
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	200000b0 	.word	0x200000b0

08001cf8 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	80fb      	strh	r3, [r7, #6]
 8001d02:	460b      	mov	r3, r1
 8001d04:	80bb      	strh	r3, [r7, #4]
 8001d06:	4613      	mov	r3, r2
 8001d08:	70fb      	strb	r3, [r7, #3]
	if (
 8001d0a:	88fb      	ldrh	r3, [r7, #6]
 8001d0c:	2b7f      	cmp	r3, #127	; 0x7f
 8001d0e:	d848      	bhi.n	8001da2 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001d10:	88bb      	ldrh	r3, [r7, #4]
 8001d12:	2b3f      	cmp	r3, #63	; 0x3f
 8001d14:	d845      	bhi.n	8001da2 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001d16:	4b26      	ldr	r3, [pc, #152]	; (8001db0 <SSD1306_DrawPixel+0xb8>)
 8001d18:	791b      	ldrb	r3, [r3, #4]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d006      	beq.n	8001d2c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001d1e:	78fb      	ldrb	r3, [r7, #3]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	bf0c      	ite	eq
 8001d24:	2301      	moveq	r3, #1
 8001d26:	2300      	movne	r3, #0
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001d2c:	78fb      	ldrb	r3, [r7, #3]
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d11a      	bne.n	8001d68 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001d32:	88fa      	ldrh	r2, [r7, #6]
 8001d34:	88bb      	ldrh	r3, [r7, #4]
 8001d36:	08db      	lsrs	r3, r3, #3
 8001d38:	b298      	uxth	r0, r3
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	01db      	lsls	r3, r3, #7
 8001d3e:	4413      	add	r3, r2
 8001d40:	4a1c      	ldr	r2, [pc, #112]	; (8001db4 <SSD1306_DrawPixel+0xbc>)
 8001d42:	5cd3      	ldrb	r3, [r2, r3]
 8001d44:	b25a      	sxtb	r2, r3
 8001d46:	88bb      	ldrh	r3, [r7, #4]
 8001d48:	f003 0307 	and.w	r3, r3, #7
 8001d4c:	2101      	movs	r1, #1
 8001d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d52:	b25b      	sxtb	r3, r3
 8001d54:	4313      	orrs	r3, r2
 8001d56:	b259      	sxtb	r1, r3
 8001d58:	88fa      	ldrh	r2, [r7, #6]
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	01db      	lsls	r3, r3, #7
 8001d5e:	4413      	add	r3, r2
 8001d60:	b2c9      	uxtb	r1, r1
 8001d62:	4a14      	ldr	r2, [pc, #80]	; (8001db4 <SSD1306_DrawPixel+0xbc>)
 8001d64:	54d1      	strb	r1, [r2, r3]
 8001d66:	e01d      	b.n	8001da4 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001d68:	88fa      	ldrh	r2, [r7, #6]
 8001d6a:	88bb      	ldrh	r3, [r7, #4]
 8001d6c:	08db      	lsrs	r3, r3, #3
 8001d6e:	b298      	uxth	r0, r3
 8001d70:	4603      	mov	r3, r0
 8001d72:	01db      	lsls	r3, r3, #7
 8001d74:	4413      	add	r3, r2
 8001d76:	4a0f      	ldr	r2, [pc, #60]	; (8001db4 <SSD1306_DrawPixel+0xbc>)
 8001d78:	5cd3      	ldrb	r3, [r2, r3]
 8001d7a:	b25a      	sxtb	r2, r3
 8001d7c:	88bb      	ldrh	r3, [r7, #4]
 8001d7e:	f003 0307 	and.w	r3, r3, #7
 8001d82:	2101      	movs	r1, #1
 8001d84:	fa01 f303 	lsl.w	r3, r1, r3
 8001d88:	b25b      	sxtb	r3, r3
 8001d8a:	43db      	mvns	r3, r3
 8001d8c:	b25b      	sxtb	r3, r3
 8001d8e:	4013      	ands	r3, r2
 8001d90:	b259      	sxtb	r1, r3
 8001d92:	88fa      	ldrh	r2, [r7, #6]
 8001d94:	4603      	mov	r3, r0
 8001d96:	01db      	lsls	r3, r3, #7
 8001d98:	4413      	add	r3, r2
 8001d9a:	b2c9      	uxtb	r1, r1
 8001d9c:	4a05      	ldr	r2, [pc, #20]	; (8001db4 <SSD1306_DrawPixel+0xbc>)
 8001d9e:	54d1      	strb	r1, [r2, r3]
 8001da0:	e000      	b.n	8001da4 <SSD1306_DrawPixel+0xac>
		return;
 8001da2:	bf00      	nop
	}
}
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	200004b0 	.word	0x200004b0
 8001db4:	200000b0 	.word	0x200000b0

08001db8 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8001dbc:	2000      	movs	r0, #0
 8001dbe:	f7ff ff83 	bl	8001cc8 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001dc2:	f7ff ff53 	bl	8001c6c <SSD1306_UpdateScreen>
}
 8001dc6:	bf00      	nop
 8001dc8:	bd80      	pop	{r7, pc}
	...

08001dcc <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001dd2:	4b08      	ldr	r3, [pc, #32]	; (8001df4 <ssd1306_I2C_Init+0x28>)
 8001dd4:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001dd6:	e002      	b.n	8001dde <ssd1306_I2C_Init+0x12>
		p--;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	3b01      	subs	r3, #1
 8001ddc:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d1f9      	bne.n	8001dd8 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001de4:	bf00      	nop
 8001de6:	bf00      	nop
 8001de8:	370c      	adds	r7, #12
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	0003d090 	.word	0x0003d090

08001df8 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001df8:	b590      	push	{r4, r7, lr}
 8001dfa:	b0c7      	sub	sp, #284	; 0x11c
 8001dfc:	af02      	add	r7, sp, #8
 8001dfe:	4604      	mov	r4, r0
 8001e00:	4608      	mov	r0, r1
 8001e02:	4639      	mov	r1, r7
 8001e04:	600a      	str	r2, [r1, #0]
 8001e06:	4619      	mov	r1, r3
 8001e08:	1dfb      	adds	r3, r7, #7
 8001e0a:	4622      	mov	r2, r4
 8001e0c:	701a      	strb	r2, [r3, #0]
 8001e0e:	1dbb      	adds	r3, r7, #6
 8001e10:	4602      	mov	r2, r0
 8001e12:	701a      	strb	r2, [r3, #0]
 8001e14:	1d3b      	adds	r3, r7, #4
 8001e16:	460a      	mov	r2, r1
 8001e18:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001e1a:	f107 030c 	add.w	r3, r7, #12
 8001e1e:	1dba      	adds	r2, r7, #6
 8001e20:	7812      	ldrb	r2, [r2, #0]
 8001e22:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001e24:	2300      	movs	r3, #0
 8001e26:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001e2a:	e010      	b.n	8001e4e <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 8001e2c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001e30:	463a      	mov	r2, r7
 8001e32:	6812      	ldr	r2, [r2, #0]
 8001e34:	441a      	add	r2, r3
 8001e36:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	7811      	ldrb	r1, [r2, #0]
 8001e3e:	f107 020c 	add.w	r2, r7, #12
 8001e42:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001e44:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001e48:	3301      	adds	r3, #1
 8001e4a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001e4e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	1d3a      	adds	r2, r7, #4
 8001e56:	8812      	ldrh	r2, [r2, #0]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d8e7      	bhi.n	8001e2c <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001e5c:	1dfb      	adds	r3, r7, #7
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	b299      	uxth	r1, r3
 8001e62:	1d3b      	adds	r3, r7, #4
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	3301      	adds	r3, #1
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	f107 020c 	add.w	r2, r7, #12
 8001e6e:	200a      	movs	r0, #10
 8001e70:	9000      	str	r0, [sp, #0]
 8001e72:	4804      	ldr	r0, [pc, #16]	; (8001e84 <ssd1306_I2C_WriteMulti+0x8c>)
 8001e74:	f002 fd3a 	bl	80048ec <HAL_I2C_Master_Transmit>
}
 8001e78:	bf00      	nop
 8001e7a:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd90      	pop	{r4, r7, pc}
 8001e82:	bf00      	nop
 8001e84:	20004e30 	.word	0x20004e30

08001e88 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b086      	sub	sp, #24
 8001e8c:	af02      	add	r7, sp, #8
 8001e8e:	4603      	mov	r3, r0
 8001e90:	71fb      	strb	r3, [r7, #7]
 8001e92:	460b      	mov	r3, r1
 8001e94:	71bb      	strb	r3, [r7, #6]
 8001e96:	4613      	mov	r3, r2
 8001e98:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001e9a:	79bb      	ldrb	r3, [r7, #6]
 8001e9c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001e9e:	797b      	ldrb	r3, [r7, #5]
 8001ea0:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001ea2:	79fb      	ldrb	r3, [r7, #7]
 8001ea4:	b299      	uxth	r1, r3
 8001ea6:	f107 020c 	add.w	r2, r7, #12
 8001eaa:	230a      	movs	r3, #10
 8001eac:	9300      	str	r3, [sp, #0]
 8001eae:	2302      	movs	r3, #2
 8001eb0:	4803      	ldr	r0, [pc, #12]	; (8001ec0 <ssd1306_I2C_Write+0x38>)
 8001eb2:	f002 fd1b 	bl	80048ec <HAL_I2C_Master_Transmit>
}
 8001eb6:	bf00      	nop
 8001eb8:	3710      	adds	r7, #16
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20004e30 	.word	0x20004e30

08001ec4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	607b      	str	r3, [r7, #4]
 8001ece:	4b16      	ldr	r3, [pc, #88]	; (8001f28 <HAL_MspInit+0x64>)
 8001ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed2:	4a15      	ldr	r2, [pc, #84]	; (8001f28 <HAL_MspInit+0x64>)
 8001ed4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ed8:	6453      	str	r3, [r2, #68]	; 0x44
 8001eda:	4b13      	ldr	r3, [pc, #76]	; (8001f28 <HAL_MspInit+0x64>)
 8001edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ede:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ee2:	607b      	str	r3, [r7, #4]
 8001ee4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	603b      	str	r3, [r7, #0]
 8001eea:	4b0f      	ldr	r3, [pc, #60]	; (8001f28 <HAL_MspInit+0x64>)
 8001eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eee:	4a0e      	ldr	r2, [pc, #56]	; (8001f28 <HAL_MspInit+0x64>)
 8001ef0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ef4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ef6:	4b0c      	ldr	r3, [pc, #48]	; (8001f28 <HAL_MspInit+0x64>)
 8001ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001efe:	603b      	str	r3, [r7, #0]
 8001f00:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f02:	2200      	movs	r2, #0
 8001f04:	210f      	movs	r1, #15
 8001f06:	f06f 0001 	mvn.w	r0, #1
 8001f0a:	f000 fbd5 	bl	80026b8 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8001f0e:	2200      	movs	r2, #0
 8001f10:	2105      	movs	r1, #5
 8001f12:	2005      	movs	r0, #5
 8001f14:	f000 fbd0 	bl	80026b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001f18:	2005      	movs	r0, #5
 8001f1a:	f000 fbe9 	bl	80026f0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f1e:	bf00      	nop
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40023800 	.word	0x40023800

08001f2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b08c      	sub	sp, #48	; 0x30
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f34:	f107 031c 	add.w	r3, r7, #28
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	605a      	str	r2, [r3, #4]
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	60da      	str	r2, [r3, #12]
 8001f42:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a42      	ldr	r2, [pc, #264]	; (8002054 <HAL_I2C_MspInit+0x128>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d12c      	bne.n	8001fa8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f4e:	2300      	movs	r3, #0
 8001f50:	61bb      	str	r3, [r7, #24]
 8001f52:	4b41      	ldr	r3, [pc, #260]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f56:	4a40      	ldr	r2, [pc, #256]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001f58:	f043 0302 	orr.w	r3, r3, #2
 8001f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f5e:	4b3e      	ldr	r3, [pc, #248]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f62:	f003 0302 	and.w	r3, r3, #2
 8001f66:	61bb      	str	r3, [r7, #24]
 8001f68:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001f6a:	23c0      	movs	r3, #192	; 0xc0
 8001f6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f6e:	2312      	movs	r3, #18
 8001f70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f72:	2301      	movs	r3, #1
 8001f74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f76:	2300      	movs	r3, #0
 8001f78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f7a:	2304      	movs	r3, #4
 8001f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f7e:	f107 031c 	add.w	r3, r7, #28
 8001f82:	4619      	mov	r1, r3
 8001f84:	4835      	ldr	r0, [pc, #212]	; (800205c <HAL_I2C_MspInit+0x130>)
 8001f86:	f000 fc53 	bl	8002830 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	617b      	str	r3, [r7, #20]
 8001f8e:	4b32      	ldr	r3, [pc, #200]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f92:	4a31      	ldr	r2, [pc, #196]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001f94:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f98:	6413      	str	r3, [r2, #64]	; 0x40
 8001f9a:	4b2f      	ldr	r3, [pc, #188]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fa2:	617b      	str	r3, [r7, #20]
 8001fa4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001fa6:	e050      	b.n	800204a <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a2c      	ldr	r2, [pc, #176]	; (8002060 <HAL_I2C_MspInit+0x134>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d14b      	bne.n	800204a <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	613b      	str	r3, [r7, #16]
 8001fb6:	4b28      	ldr	r3, [pc, #160]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fba:	4a27      	ldr	r2, [pc, #156]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001fbc:	f043 0304 	orr.w	r3, r3, #4
 8001fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc2:	4b25      	ldr	r3, [pc, #148]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc6:	f003 0304 	and.w	r3, r3, #4
 8001fca:	613b      	str	r3, [r7, #16]
 8001fcc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	60fb      	str	r3, [r7, #12]
 8001fd2:	4b21      	ldr	r3, [pc, #132]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	4a20      	ldr	r2, [pc, #128]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001fd8:	f043 0301 	orr.w	r3, r3, #1
 8001fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fde:	4b1e      	ldr	r3, [pc, #120]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	60fb      	str	r3, [r7, #12]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fea:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ff0:	2312      	movs	r3, #18
 8001ff2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001ffc:	2304      	movs	r3, #4
 8001ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002000:	f107 031c 	add.w	r3, r7, #28
 8002004:	4619      	mov	r1, r3
 8002006:	4817      	ldr	r0, [pc, #92]	; (8002064 <HAL_I2C_MspInit+0x138>)
 8002008:	f000 fc12 	bl	8002830 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800200c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002010:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002012:	2312      	movs	r3, #18
 8002014:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002016:	2301      	movs	r3, #1
 8002018:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800201a:	2303      	movs	r3, #3
 800201c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800201e:	2304      	movs	r3, #4
 8002020:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002022:	f107 031c 	add.w	r3, r7, #28
 8002026:	4619      	mov	r1, r3
 8002028:	480f      	ldr	r0, [pc, #60]	; (8002068 <HAL_I2C_MspInit+0x13c>)
 800202a:	f000 fc01 	bl	8002830 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	60bb      	str	r3, [r7, #8]
 8002032:	4b09      	ldr	r3, [pc, #36]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	4a08      	ldr	r2, [pc, #32]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8002038:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800203c:	6413      	str	r3, [r2, #64]	; 0x40
 800203e:	4b06      	ldr	r3, [pc, #24]	; (8002058 <HAL_I2C_MspInit+0x12c>)
 8002040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002042:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002046:	60bb      	str	r3, [r7, #8]
 8002048:	68bb      	ldr	r3, [r7, #8]
}
 800204a:	bf00      	nop
 800204c:	3730      	adds	r7, #48	; 0x30
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	40005400 	.word	0x40005400
 8002058:	40023800 	.word	0x40023800
 800205c:	40020400 	.word	0x40020400
 8002060:	40005c00 	.word	0x40005c00
 8002064:	40020800 	.word	0x40020800
 8002068:	40020000 	.word	0x40020000

0800206c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b08a      	sub	sp, #40	; 0x28
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002074:	f107 0314 	add.w	r3, r7, #20
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	605a      	str	r2, [r3, #4]
 800207e:	609a      	str	r2, [r3, #8]
 8002080:	60da      	str	r2, [r3, #12]
 8002082:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a28      	ldr	r2, [pc, #160]	; (800212c <HAL_I2S_MspInit+0xc0>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d14a      	bne.n	8002124 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	613b      	str	r3, [r7, #16]
 8002092:	4b27      	ldr	r3, [pc, #156]	; (8002130 <HAL_I2S_MspInit+0xc4>)
 8002094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002096:	4a26      	ldr	r2, [pc, #152]	; (8002130 <HAL_I2S_MspInit+0xc4>)
 8002098:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800209c:	6413      	str	r3, [r2, #64]	; 0x40
 800209e:	4b24      	ldr	r3, [pc, #144]	; (8002130 <HAL_I2S_MspInit+0xc4>)
 80020a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80020a6:	613b      	str	r3, [r7, #16]
 80020a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	4b20      	ldr	r3, [pc, #128]	; (8002130 <HAL_I2S_MspInit+0xc4>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b2:	4a1f      	ldr	r2, [pc, #124]	; (8002130 <HAL_I2S_MspInit+0xc4>)
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	6313      	str	r3, [r2, #48]	; 0x30
 80020ba:	4b1d      	ldr	r3, [pc, #116]	; (8002130 <HAL_I2S_MspInit+0xc4>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	60bb      	str	r3, [r7, #8]
 80020ca:	4b19      	ldr	r3, [pc, #100]	; (8002130 <HAL_I2S_MspInit+0xc4>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ce:	4a18      	ldr	r2, [pc, #96]	; (8002130 <HAL_I2S_MspInit+0xc4>)
 80020d0:	f043 0304 	orr.w	r3, r3, #4
 80020d4:	6313      	str	r3, [r2, #48]	; 0x30
 80020d6:	4b16      	ldr	r3, [pc, #88]	; (8002130 <HAL_I2S_MspInit+0xc4>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020da:	f003 0304 	and.w	r3, r3, #4
 80020de:	60bb      	str	r3, [r7, #8]
 80020e0:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80020e2:	2310      	movs	r3, #16
 80020e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e6:	2302      	movs	r3, #2
 80020e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ea:	2300      	movs	r3, #0
 80020ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ee:	2300      	movs	r3, #0
 80020f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80020f2:	2306      	movs	r3, #6
 80020f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80020f6:	f107 0314 	add.w	r3, r7, #20
 80020fa:	4619      	mov	r1, r3
 80020fc:	480d      	ldr	r0, [pc, #52]	; (8002134 <HAL_I2S_MspInit+0xc8>)
 80020fe:	f000 fb97 	bl	8002830 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8002102:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8002106:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002108:	2302      	movs	r3, #2
 800210a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210c:	2300      	movs	r3, #0
 800210e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002110:	2300      	movs	r3, #0
 8002112:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002114:	2306      	movs	r3, #6
 8002116:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002118:	f107 0314 	add.w	r3, r7, #20
 800211c:	4619      	mov	r1, r3
 800211e:	4806      	ldr	r0, [pc, #24]	; (8002138 <HAL_I2S_MspInit+0xcc>)
 8002120:	f000 fb86 	bl	8002830 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002124:	bf00      	nop
 8002126:	3728      	adds	r7, #40	; 0x28
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	40003c00 	.word	0x40003c00
 8002130:	40023800 	.word	0x40023800
 8002134:	40020000 	.word	0x40020000
 8002138:	40020800 	.word	0x40020800

0800213c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b08a      	sub	sp, #40	; 0x28
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002144:	f107 0314 	add.w	r3, r7, #20
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	605a      	str	r2, [r3, #4]
 800214e:	609a      	str	r2, [r3, #8]
 8002150:	60da      	str	r2, [r3, #12]
 8002152:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a19      	ldr	r2, [pc, #100]	; (80021c0 <HAL_SPI_MspInit+0x84>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d12b      	bne.n	80021b6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800215e:	2300      	movs	r3, #0
 8002160:	613b      	str	r3, [r7, #16]
 8002162:	4b18      	ldr	r3, [pc, #96]	; (80021c4 <HAL_SPI_MspInit+0x88>)
 8002164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002166:	4a17      	ldr	r2, [pc, #92]	; (80021c4 <HAL_SPI_MspInit+0x88>)
 8002168:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800216c:	6453      	str	r3, [r2, #68]	; 0x44
 800216e:	4b15      	ldr	r3, [pc, #84]	; (80021c4 <HAL_SPI_MspInit+0x88>)
 8002170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002172:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002176:	613b      	str	r3, [r7, #16]
 8002178:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800217a:	2300      	movs	r3, #0
 800217c:	60fb      	str	r3, [r7, #12]
 800217e:	4b11      	ldr	r3, [pc, #68]	; (80021c4 <HAL_SPI_MspInit+0x88>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	4a10      	ldr	r2, [pc, #64]	; (80021c4 <HAL_SPI_MspInit+0x88>)
 8002184:	f043 0301 	orr.w	r3, r3, #1
 8002188:	6313      	str	r3, [r2, #48]	; 0x30
 800218a:	4b0e      	ldr	r3, [pc, #56]	; (80021c4 <HAL_SPI_MspInit+0x88>)
 800218c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218e:	f003 0301 	and.w	r3, r3, #1
 8002192:	60fb      	str	r3, [r7, #12]
 8002194:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8002196:	23e0      	movs	r3, #224	; 0xe0
 8002198:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800219a:	2302      	movs	r3, #2
 800219c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219e:	2300      	movs	r3, #0
 80021a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a2:	2300      	movs	r3, #0
 80021a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80021a6:	2305      	movs	r3, #5
 80021a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021aa:	f107 0314 	add.w	r3, r7, #20
 80021ae:	4619      	mov	r1, r3
 80021b0:	4805      	ldr	r0, [pc, #20]	; (80021c8 <HAL_SPI_MspInit+0x8c>)
 80021b2:	f000 fb3d 	bl	8002830 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80021b6:	bf00      	nop
 80021b8:	3728      	adds	r7, #40	; 0x28
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	40013000 	.word	0x40013000
 80021c4:	40023800 	.word	0x40023800
 80021c8:	40020000 	.word	0x40020000

080021cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b08a      	sub	sp, #40	; 0x28
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d4:	f107 0314 	add.w	r3, r7, #20
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	605a      	str	r2, [r3, #4]
 80021de:	609a      	str	r2, [r3, #8]
 80021e0:	60da      	str	r2, [r3, #12]
 80021e2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a1d      	ldr	r2, [pc, #116]	; (8002260 <HAL_UART_MspInit+0x94>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d133      	bne.n	8002256 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021ee:	2300      	movs	r3, #0
 80021f0:	613b      	str	r3, [r7, #16]
 80021f2:	4b1c      	ldr	r3, [pc, #112]	; (8002264 <HAL_UART_MspInit+0x98>)
 80021f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f6:	4a1b      	ldr	r2, [pc, #108]	; (8002264 <HAL_UART_MspInit+0x98>)
 80021f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021fc:	6413      	str	r3, [r2, #64]	; 0x40
 80021fe:	4b19      	ldr	r3, [pc, #100]	; (8002264 <HAL_UART_MspInit+0x98>)
 8002200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002206:	613b      	str	r3, [r7, #16]
 8002208:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800220a:	2300      	movs	r3, #0
 800220c:	60fb      	str	r3, [r7, #12]
 800220e:	4b15      	ldr	r3, [pc, #84]	; (8002264 <HAL_UART_MspInit+0x98>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002212:	4a14      	ldr	r2, [pc, #80]	; (8002264 <HAL_UART_MspInit+0x98>)
 8002214:	f043 0301 	orr.w	r3, r3, #1
 8002218:	6313      	str	r3, [r2, #48]	; 0x30
 800221a:	4b12      	ldr	r3, [pc, #72]	; (8002264 <HAL_UART_MspInit+0x98>)
 800221c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221e:	f003 0301 	and.w	r3, r3, #1
 8002222:	60fb      	str	r3, [r7, #12]
 8002224:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002226:	230c      	movs	r3, #12
 8002228:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800222a:	2302      	movs	r3, #2
 800222c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222e:	2300      	movs	r3, #0
 8002230:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002232:	2303      	movs	r3, #3
 8002234:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002236:	2307      	movs	r3, #7
 8002238:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800223a:	f107 0314 	add.w	r3, r7, #20
 800223e:	4619      	mov	r1, r3
 8002240:	4809      	ldr	r0, [pc, #36]	; (8002268 <HAL_UART_MspInit+0x9c>)
 8002242:	f000 faf5 	bl	8002830 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002246:	2200      	movs	r2, #0
 8002248:	2105      	movs	r1, #5
 800224a:	2026      	movs	r0, #38	; 0x26
 800224c:	f000 fa34 	bl	80026b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002250:	2026      	movs	r0, #38	; 0x26
 8002252:	f000 fa4d 	bl	80026f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002256:	bf00      	nop
 8002258:	3728      	adds	r7, #40	; 0x28
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	40004400 	.word	0x40004400
 8002264:	40023800 	.word	0x40023800
 8002268:	40020000 	.word	0x40020000

0800226c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b08c      	sub	sp, #48	; 0x30
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002274:	2300      	movs	r3, #0
 8002276:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002278:	2300      	movs	r3, #0
 800227a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800227c:	2200      	movs	r2, #0
 800227e:	6879      	ldr	r1, [r7, #4]
 8002280:	2036      	movs	r0, #54	; 0x36
 8002282:	f000 fa19 	bl	80026b8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002286:	2036      	movs	r0, #54	; 0x36
 8002288:	f000 fa32 	bl	80026f0 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800228c:	2300      	movs	r3, #0
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	4b1f      	ldr	r3, [pc, #124]	; (8002310 <HAL_InitTick+0xa4>)
 8002292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002294:	4a1e      	ldr	r2, [pc, #120]	; (8002310 <HAL_InitTick+0xa4>)
 8002296:	f043 0310 	orr.w	r3, r3, #16
 800229a:	6413      	str	r3, [r2, #64]	; 0x40
 800229c:	4b1c      	ldr	r3, [pc, #112]	; (8002310 <HAL_InitTick+0xa4>)
 800229e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a0:	f003 0310 	and.w	r3, r3, #16
 80022a4:	60fb      	str	r3, [r7, #12]
 80022a6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80022a8:	f107 0210 	add.w	r2, r7, #16
 80022ac:	f107 0314 	add.w	r3, r7, #20
 80022b0:	4611      	mov	r1, r2
 80022b2:	4618      	mov	r0, r3
 80022b4:	f004 fd58 	bl	8006d68 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80022b8:	f004 fd2e 	bl	8006d18 <HAL_RCC_GetPCLK1Freq>
 80022bc:	4603      	mov	r3, r0
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80022c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022c4:	4a13      	ldr	r2, [pc, #76]	; (8002314 <HAL_InitTick+0xa8>)
 80022c6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ca:	0c9b      	lsrs	r3, r3, #18
 80022cc:	3b01      	subs	r3, #1
 80022ce:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80022d0:	4b11      	ldr	r3, [pc, #68]	; (8002318 <HAL_InitTick+0xac>)
 80022d2:	4a12      	ldr	r2, [pc, #72]	; (800231c <HAL_InitTick+0xb0>)
 80022d4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80022d6:	4b10      	ldr	r3, [pc, #64]	; (8002318 <HAL_InitTick+0xac>)
 80022d8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80022dc:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80022de:	4a0e      	ldr	r2, [pc, #56]	; (8002318 <HAL_InitTick+0xac>)
 80022e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022e2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80022e4:	4b0c      	ldr	r3, [pc, #48]	; (8002318 <HAL_InitTick+0xac>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ea:	4b0b      	ldr	r3, [pc, #44]	; (8002318 <HAL_InitTick+0xac>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80022f0:	4809      	ldr	r0, [pc, #36]	; (8002318 <HAL_InitTick+0xac>)
 80022f2:	f004 ff34 	bl	800715e <HAL_TIM_Base_Init>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d104      	bne.n	8002306 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80022fc:	4806      	ldr	r0, [pc, #24]	; (8002318 <HAL_InitTick+0xac>)
 80022fe:	f004 ff87 	bl	8007210 <HAL_TIM_Base_Start_IT>
 8002302:	4603      	mov	r3, r0
 8002304:	e000      	b.n	8002308 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
}
 8002308:	4618      	mov	r0, r3
 800230a:	3730      	adds	r7, #48	; 0x30
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	40023800 	.word	0x40023800
 8002314:	431bde83 	.word	0x431bde83
 8002318:	20004f6c 	.word	0x20004f6c
 800231c:	40001000 	.word	0x40001000

08002320 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002324:	e7fe      	b.n	8002324 <NMI_Handler+0x4>

08002326 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002326:	b480      	push	{r7}
 8002328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800232a:	e7fe      	b.n	800232a <HardFault_Handler+0x4>

0800232c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002330:	e7fe      	b.n	8002330 <MemManage_Handler+0x4>

08002332 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002332:	b480      	push	{r7}
 8002334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002336:	e7fe      	b.n	8002336 <BusFault_Handler+0x4>

08002338 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800233c:	e7fe      	b.n	800233c <UsageFault_Handler+0x4>

0800233e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800233e:	b480      	push	{r7}
 8002340:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002342:	bf00      	nop
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002350:	bf00      	nop
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
	...

0800235c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002360:	4802      	ldr	r0, [pc, #8]	; (800236c <USART2_IRQHandler+0x10>)
 8002362:	f005 f9f7 	bl	8007754 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002366:	bf00      	nop
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	20004edc 	.word	0x20004edc

08002370 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002374:	4802      	ldr	r0, [pc, #8]	; (8002380 <TIM6_DAC_IRQHandler+0x10>)
 8002376:	f004 ffbb 	bl	80072f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800237a:	bf00      	nop
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	20004f6c 	.word	0x20004f6c

08002384 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002388:	4802      	ldr	r0, [pc, #8]	; (8002394 <OTG_FS_IRQHandler+0x10>)
 800238a:	f000 fe71 	bl	8003070 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	20005400 	.word	0x20005400

08002398 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b086      	sub	sp, #24
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023a0:	4a14      	ldr	r2, [pc, #80]	; (80023f4 <_sbrk+0x5c>)
 80023a2:	4b15      	ldr	r3, [pc, #84]	; (80023f8 <_sbrk+0x60>)
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023ac:	4b13      	ldr	r3, [pc, #76]	; (80023fc <_sbrk+0x64>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d102      	bne.n	80023ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023b4:	4b11      	ldr	r3, [pc, #68]	; (80023fc <_sbrk+0x64>)
 80023b6:	4a12      	ldr	r2, [pc, #72]	; (8002400 <_sbrk+0x68>)
 80023b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023ba:	4b10      	ldr	r3, [pc, #64]	; (80023fc <_sbrk+0x64>)
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4413      	add	r3, r2
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d207      	bcs.n	80023d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023c8:	f00c f9da 	bl	800e780 <__errno>
 80023cc:	4603      	mov	r3, r0
 80023ce:	220c      	movs	r2, #12
 80023d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80023d6:	e009      	b.n	80023ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023d8:	4b08      	ldr	r3, [pc, #32]	; (80023fc <_sbrk+0x64>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023de:	4b07      	ldr	r3, [pc, #28]	; (80023fc <_sbrk+0x64>)
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4413      	add	r3, r2
 80023e6:	4a05      	ldr	r2, [pc, #20]	; (80023fc <_sbrk+0x64>)
 80023e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023ea:	68fb      	ldr	r3, [r7, #12]
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3718      	adds	r7, #24
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	20020000 	.word	0x20020000
 80023f8:	00000400 	.word	0x00000400
 80023fc:	200004b8 	.word	0x200004b8
 8002400:	20005718 	.word	0x20005718

08002404 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002408:	4b06      	ldr	r3, [pc, #24]	; (8002424 <SystemInit+0x20>)
 800240a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800240e:	4a05      	ldr	r2, [pc, #20]	; (8002424 <SystemInit+0x20>)
 8002410:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002414:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002418:	bf00      	nop
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	e000ed00 	.word	0xe000ed00

08002428 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002428:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002460 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800242c:	480d      	ldr	r0, [pc, #52]	; (8002464 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800242e:	490e      	ldr	r1, [pc, #56]	; (8002468 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002430:	4a0e      	ldr	r2, [pc, #56]	; (800246c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002432:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002434:	e002      	b.n	800243c <LoopCopyDataInit>

08002436 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002436:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002438:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800243a:	3304      	adds	r3, #4

0800243c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800243c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800243e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002440:	d3f9      	bcc.n	8002436 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002442:	4a0b      	ldr	r2, [pc, #44]	; (8002470 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002444:	4c0b      	ldr	r4, [pc, #44]	; (8002474 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002446:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002448:	e001      	b.n	800244e <LoopFillZerobss>

0800244a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800244a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800244c:	3204      	adds	r2, #4

0800244e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800244e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002450:	d3fb      	bcc.n	800244a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002452:	f7ff ffd7 	bl	8002404 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002456:	f00c f999 	bl	800e78c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800245a:	f7fe fdd5 	bl	8001008 <main>
  bx  lr    
 800245e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002460:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002464:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002468:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 800246c:	08010374 	.word	0x08010374
  ldr r2, =_sbss
 8002470:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8002474:	20005714 	.word	0x20005714

08002478 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002478:	e7fe      	b.n	8002478 <ADC_IRQHandler>
	...

0800247c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002480:	4b0e      	ldr	r3, [pc, #56]	; (80024bc <HAL_Init+0x40>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a0d      	ldr	r2, [pc, #52]	; (80024bc <HAL_Init+0x40>)
 8002486:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800248a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800248c:	4b0b      	ldr	r3, [pc, #44]	; (80024bc <HAL_Init+0x40>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a0a      	ldr	r2, [pc, #40]	; (80024bc <HAL_Init+0x40>)
 8002492:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002496:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002498:	4b08      	ldr	r3, [pc, #32]	; (80024bc <HAL_Init+0x40>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a07      	ldr	r2, [pc, #28]	; (80024bc <HAL_Init+0x40>)
 800249e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024a4:	2003      	movs	r0, #3
 80024a6:	f000 f8fc 	bl	80026a2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024aa:	2000      	movs	r0, #0
 80024ac:	f7ff fede 	bl	800226c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024b0:	f7ff fd08 	bl	8001ec4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	40023c00 	.word	0x40023c00

080024c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024c4:	4b06      	ldr	r3, [pc, #24]	; (80024e0 <HAL_IncTick+0x20>)
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	461a      	mov	r2, r3
 80024ca:	4b06      	ldr	r3, [pc, #24]	; (80024e4 <HAL_IncTick+0x24>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4413      	add	r3, r2
 80024d0:	4a04      	ldr	r2, [pc, #16]	; (80024e4 <HAL_IncTick+0x24>)
 80024d2:	6013      	str	r3, [r2, #0]
}
 80024d4:	bf00      	nop
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	20000008 	.word	0x20000008
 80024e4:	20004fb4 	.word	0x20004fb4

080024e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  return uwTick;
 80024ec:	4b03      	ldr	r3, [pc, #12]	; (80024fc <HAL_GetTick+0x14>)
 80024ee:	681b      	ldr	r3, [r3, #0]
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	20004fb4 	.word	0x20004fb4

08002500 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002508:	f7ff ffee 	bl	80024e8 <HAL_GetTick>
 800250c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002518:	d005      	beq.n	8002526 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800251a:	4b0a      	ldr	r3, [pc, #40]	; (8002544 <HAL_Delay+0x44>)
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	461a      	mov	r2, r3
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	4413      	add	r3, r2
 8002524:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002526:	bf00      	nop
 8002528:	f7ff ffde 	bl	80024e8 <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	68fa      	ldr	r2, [r7, #12]
 8002534:	429a      	cmp	r2, r3
 8002536:	d8f7      	bhi.n	8002528 <HAL_Delay+0x28>
  {
  }
}
 8002538:	bf00      	nop
 800253a:	bf00      	nop
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	20000008 	.word	0x20000008

08002548 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002548:	b480      	push	{r7}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	f003 0307 	and.w	r3, r3, #7
 8002556:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002558:	4b0c      	ldr	r3, [pc, #48]	; (800258c <__NVIC_SetPriorityGrouping+0x44>)
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800255e:	68ba      	ldr	r2, [r7, #8]
 8002560:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002564:	4013      	ands	r3, r2
 8002566:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002570:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002574:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002578:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800257a:	4a04      	ldr	r2, [pc, #16]	; (800258c <__NVIC_SetPriorityGrouping+0x44>)
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	60d3      	str	r3, [r2, #12]
}
 8002580:	bf00      	nop
 8002582:	3714      	adds	r7, #20
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr
 800258c:	e000ed00 	.word	0xe000ed00

08002590 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002594:	4b04      	ldr	r3, [pc, #16]	; (80025a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	0a1b      	lsrs	r3, r3, #8
 800259a:	f003 0307 	and.w	r3, r3, #7
}
 800259e:	4618      	mov	r0, r3
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr
 80025a8:	e000ed00 	.word	0xe000ed00

080025ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	4603      	mov	r3, r0
 80025b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	db0b      	blt.n	80025d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025be:	79fb      	ldrb	r3, [r7, #7]
 80025c0:	f003 021f 	and.w	r2, r3, #31
 80025c4:	4907      	ldr	r1, [pc, #28]	; (80025e4 <__NVIC_EnableIRQ+0x38>)
 80025c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ca:	095b      	lsrs	r3, r3, #5
 80025cc:	2001      	movs	r0, #1
 80025ce:	fa00 f202 	lsl.w	r2, r0, r2
 80025d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025d6:	bf00      	nop
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	e000e100 	.word	0xe000e100

080025e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4603      	mov	r3, r0
 80025f0:	6039      	str	r1, [r7, #0]
 80025f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	db0a      	blt.n	8002612 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	b2da      	uxtb	r2, r3
 8002600:	490c      	ldr	r1, [pc, #48]	; (8002634 <__NVIC_SetPriority+0x4c>)
 8002602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002606:	0112      	lsls	r2, r2, #4
 8002608:	b2d2      	uxtb	r2, r2
 800260a:	440b      	add	r3, r1
 800260c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002610:	e00a      	b.n	8002628 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	b2da      	uxtb	r2, r3
 8002616:	4908      	ldr	r1, [pc, #32]	; (8002638 <__NVIC_SetPriority+0x50>)
 8002618:	79fb      	ldrb	r3, [r7, #7]
 800261a:	f003 030f 	and.w	r3, r3, #15
 800261e:	3b04      	subs	r3, #4
 8002620:	0112      	lsls	r2, r2, #4
 8002622:	b2d2      	uxtb	r2, r2
 8002624:	440b      	add	r3, r1
 8002626:	761a      	strb	r2, [r3, #24]
}
 8002628:	bf00      	nop
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr
 8002634:	e000e100 	.word	0xe000e100
 8002638:	e000ed00 	.word	0xe000ed00

0800263c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800263c:	b480      	push	{r7}
 800263e:	b089      	sub	sp, #36	; 0x24
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	f003 0307 	and.w	r3, r3, #7
 800264e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	f1c3 0307 	rsb	r3, r3, #7
 8002656:	2b04      	cmp	r3, #4
 8002658:	bf28      	it	cs
 800265a:	2304      	movcs	r3, #4
 800265c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	3304      	adds	r3, #4
 8002662:	2b06      	cmp	r3, #6
 8002664:	d902      	bls.n	800266c <NVIC_EncodePriority+0x30>
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	3b03      	subs	r3, #3
 800266a:	e000      	b.n	800266e <NVIC_EncodePriority+0x32>
 800266c:	2300      	movs	r3, #0
 800266e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002670:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002674:	69bb      	ldr	r3, [r7, #24]
 8002676:	fa02 f303 	lsl.w	r3, r2, r3
 800267a:	43da      	mvns	r2, r3
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	401a      	ands	r2, r3
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002684:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	fa01 f303 	lsl.w	r3, r1, r3
 800268e:	43d9      	mvns	r1, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002694:	4313      	orrs	r3, r2
         );
}
 8002696:	4618      	mov	r0, r3
 8002698:	3724      	adds	r7, #36	; 0x24
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr

080026a2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b082      	sub	sp, #8
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f7ff ff4c 	bl	8002548 <__NVIC_SetPriorityGrouping>
}
 80026b0:	bf00      	nop
 80026b2:	3708      	adds	r7, #8
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b086      	sub	sp, #24
 80026bc:	af00      	add	r7, sp, #0
 80026be:	4603      	mov	r3, r0
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
 80026c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026c6:	2300      	movs	r3, #0
 80026c8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026ca:	f7ff ff61 	bl	8002590 <__NVIC_GetPriorityGrouping>
 80026ce:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	68b9      	ldr	r1, [r7, #8]
 80026d4:	6978      	ldr	r0, [r7, #20]
 80026d6:	f7ff ffb1 	bl	800263c <NVIC_EncodePriority>
 80026da:	4602      	mov	r2, r0
 80026dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026e0:	4611      	mov	r1, r2
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7ff ff80 	bl	80025e8 <__NVIC_SetPriority>
}
 80026e8:	bf00      	nop
 80026ea:	3718      	adds	r7, #24
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	4603      	mov	r3, r0
 80026f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fe:	4618      	mov	r0, r3
 8002700:	f7ff ff54 	bl	80025ac <__NVIC_EnableIRQ>
}
 8002704:	bf00      	nop
 8002706:	3708      	adds	r7, #8
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}

0800270c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002718:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800271a:	f7ff fee5 	bl	80024e8 <HAL_GetTick>
 800271e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002726:	b2db      	uxtb	r3, r3
 8002728:	2b02      	cmp	r3, #2
 800272a:	d008      	beq.n	800273e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2280      	movs	r2, #128	; 0x80
 8002730:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e052      	b.n	80027e4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f022 0216 	bic.w	r2, r2, #22
 800274c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	695a      	ldr	r2, [r3, #20]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800275c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002762:	2b00      	cmp	r3, #0
 8002764:	d103      	bne.n	800276e <HAL_DMA_Abort+0x62>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800276a:	2b00      	cmp	r3, #0
 800276c:	d007      	beq.n	800277e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f022 0208 	bic.w	r2, r2, #8
 800277c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f022 0201 	bic.w	r2, r2, #1
 800278c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800278e:	e013      	b.n	80027b8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002790:	f7ff feaa 	bl	80024e8 <HAL_GetTick>
 8002794:	4602      	mov	r2, r0
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	1ad3      	subs	r3, r2, r3
 800279a:	2b05      	cmp	r3, #5
 800279c:	d90c      	bls.n	80027b8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2220      	movs	r2, #32
 80027a2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2203      	movs	r2, #3
 80027b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80027b4:	2303      	movs	r3, #3
 80027b6:	e015      	b.n	80027e4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d1e4      	bne.n	8002790 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ca:	223f      	movs	r2, #63	; 0x3f
 80027cc:	409a      	lsls	r2, r3
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2201      	movs	r2, #1
 80027de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80027e2:	2300      	movs	r3, #0
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3710      	adds	r7, #16
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}

080027ec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	d004      	beq.n	800280a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2280      	movs	r2, #128	; 0x80
 8002804:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e00c      	b.n	8002824 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2205      	movs	r2, #5
 800280e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f022 0201 	bic.w	r2, r2, #1
 8002820:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002822:	2300      	movs	r3, #0
}
 8002824:	4618      	mov	r0, r3
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr

08002830 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002830:	b480      	push	{r7}
 8002832:	b089      	sub	sp, #36	; 0x24
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800283a:	2300      	movs	r3, #0
 800283c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800283e:	2300      	movs	r3, #0
 8002840:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002842:	2300      	movs	r3, #0
 8002844:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002846:	2300      	movs	r3, #0
 8002848:	61fb      	str	r3, [r7, #28]
 800284a:	e16b      	b.n	8002b24 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800284c:	2201      	movs	r2, #1
 800284e:	69fb      	ldr	r3, [r7, #28]
 8002850:	fa02 f303 	lsl.w	r3, r2, r3
 8002854:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	697a      	ldr	r2, [r7, #20]
 800285c:	4013      	ands	r3, r2
 800285e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	429a      	cmp	r2, r3
 8002866:	f040 815a 	bne.w	8002b1e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f003 0303 	and.w	r3, r3, #3
 8002872:	2b01      	cmp	r3, #1
 8002874:	d005      	beq.n	8002882 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800287e:	2b02      	cmp	r3, #2
 8002880:	d130      	bne.n	80028e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002888:	69fb      	ldr	r3, [r7, #28]
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	2203      	movs	r2, #3
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	43db      	mvns	r3, r3
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	4013      	ands	r3, r2
 8002898:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	68da      	ldr	r2, [r3, #12]
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	fa02 f303 	lsl.w	r3, r2, r3
 80028a6:	69ba      	ldr	r2, [r7, #24]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	69ba      	ldr	r2, [r7, #24]
 80028b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028b8:	2201      	movs	r2, #1
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	fa02 f303 	lsl.w	r3, r2, r3
 80028c0:	43db      	mvns	r3, r3
 80028c2:	69ba      	ldr	r2, [r7, #24]
 80028c4:	4013      	ands	r3, r2
 80028c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	091b      	lsrs	r3, r3, #4
 80028ce:	f003 0201 	and.w	r2, r3, #1
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	69ba      	ldr	r2, [r7, #24]
 80028da:	4313      	orrs	r3, r2
 80028dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	69ba      	ldr	r2, [r7, #24]
 80028e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f003 0303 	and.w	r3, r3, #3
 80028ec:	2b03      	cmp	r3, #3
 80028ee:	d017      	beq.n	8002920 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	2203      	movs	r2, #3
 80028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002900:	43db      	mvns	r3, r3
 8002902:	69ba      	ldr	r2, [r7, #24]
 8002904:	4013      	ands	r3, r2
 8002906:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	689a      	ldr	r2, [r3, #8]
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	fa02 f303 	lsl.w	r3, r2, r3
 8002914:	69ba      	ldr	r2, [r7, #24]
 8002916:	4313      	orrs	r3, r2
 8002918:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f003 0303 	and.w	r3, r3, #3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d123      	bne.n	8002974 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	08da      	lsrs	r2, r3, #3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	3208      	adds	r2, #8
 8002934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002938:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	f003 0307 	and.w	r3, r3, #7
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	220f      	movs	r2, #15
 8002944:	fa02 f303 	lsl.w	r3, r2, r3
 8002948:	43db      	mvns	r3, r3
 800294a:	69ba      	ldr	r2, [r7, #24]
 800294c:	4013      	ands	r3, r2
 800294e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	691a      	ldr	r2, [r3, #16]
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	f003 0307 	and.w	r3, r3, #7
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	4313      	orrs	r3, r2
 8002964:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	08da      	lsrs	r2, r3, #3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	3208      	adds	r2, #8
 800296e:	69b9      	ldr	r1, [r7, #24]
 8002970:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	2203      	movs	r2, #3
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	43db      	mvns	r3, r3
 8002986:	69ba      	ldr	r2, [r7, #24]
 8002988:	4013      	ands	r3, r2
 800298a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f003 0203 	and.w	r2, r3, #3
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	fa02 f303 	lsl.w	r3, r2, r3
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	4313      	orrs	r3, r2
 80029a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	f000 80b4 	beq.w	8002b1e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029b6:	2300      	movs	r3, #0
 80029b8:	60fb      	str	r3, [r7, #12]
 80029ba:	4b60      	ldr	r3, [pc, #384]	; (8002b3c <HAL_GPIO_Init+0x30c>)
 80029bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029be:	4a5f      	ldr	r2, [pc, #380]	; (8002b3c <HAL_GPIO_Init+0x30c>)
 80029c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029c4:	6453      	str	r3, [r2, #68]	; 0x44
 80029c6:	4b5d      	ldr	r3, [pc, #372]	; (8002b3c <HAL_GPIO_Init+0x30c>)
 80029c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029d2:	4a5b      	ldr	r2, [pc, #364]	; (8002b40 <HAL_GPIO_Init+0x310>)
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	089b      	lsrs	r3, r3, #2
 80029d8:	3302      	adds	r3, #2
 80029da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	f003 0303 	and.w	r3, r3, #3
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	220f      	movs	r2, #15
 80029ea:	fa02 f303 	lsl.w	r3, r2, r3
 80029ee:	43db      	mvns	r3, r3
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	4013      	ands	r3, r2
 80029f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a52      	ldr	r2, [pc, #328]	; (8002b44 <HAL_GPIO_Init+0x314>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d02b      	beq.n	8002a56 <HAL_GPIO_Init+0x226>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a51      	ldr	r2, [pc, #324]	; (8002b48 <HAL_GPIO_Init+0x318>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d025      	beq.n	8002a52 <HAL_GPIO_Init+0x222>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a50      	ldr	r2, [pc, #320]	; (8002b4c <HAL_GPIO_Init+0x31c>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d01f      	beq.n	8002a4e <HAL_GPIO_Init+0x21e>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a4f      	ldr	r2, [pc, #316]	; (8002b50 <HAL_GPIO_Init+0x320>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d019      	beq.n	8002a4a <HAL_GPIO_Init+0x21a>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a4e      	ldr	r2, [pc, #312]	; (8002b54 <HAL_GPIO_Init+0x324>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d013      	beq.n	8002a46 <HAL_GPIO_Init+0x216>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a4d      	ldr	r2, [pc, #308]	; (8002b58 <HAL_GPIO_Init+0x328>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d00d      	beq.n	8002a42 <HAL_GPIO_Init+0x212>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a4c      	ldr	r2, [pc, #304]	; (8002b5c <HAL_GPIO_Init+0x32c>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d007      	beq.n	8002a3e <HAL_GPIO_Init+0x20e>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a4b      	ldr	r2, [pc, #300]	; (8002b60 <HAL_GPIO_Init+0x330>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d101      	bne.n	8002a3a <HAL_GPIO_Init+0x20a>
 8002a36:	2307      	movs	r3, #7
 8002a38:	e00e      	b.n	8002a58 <HAL_GPIO_Init+0x228>
 8002a3a:	2308      	movs	r3, #8
 8002a3c:	e00c      	b.n	8002a58 <HAL_GPIO_Init+0x228>
 8002a3e:	2306      	movs	r3, #6
 8002a40:	e00a      	b.n	8002a58 <HAL_GPIO_Init+0x228>
 8002a42:	2305      	movs	r3, #5
 8002a44:	e008      	b.n	8002a58 <HAL_GPIO_Init+0x228>
 8002a46:	2304      	movs	r3, #4
 8002a48:	e006      	b.n	8002a58 <HAL_GPIO_Init+0x228>
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e004      	b.n	8002a58 <HAL_GPIO_Init+0x228>
 8002a4e:	2302      	movs	r3, #2
 8002a50:	e002      	b.n	8002a58 <HAL_GPIO_Init+0x228>
 8002a52:	2301      	movs	r3, #1
 8002a54:	e000      	b.n	8002a58 <HAL_GPIO_Init+0x228>
 8002a56:	2300      	movs	r3, #0
 8002a58:	69fa      	ldr	r2, [r7, #28]
 8002a5a:	f002 0203 	and.w	r2, r2, #3
 8002a5e:	0092      	lsls	r2, r2, #2
 8002a60:	4093      	lsls	r3, r2
 8002a62:	69ba      	ldr	r2, [r7, #24]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a68:	4935      	ldr	r1, [pc, #212]	; (8002b40 <HAL_GPIO_Init+0x310>)
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	089b      	lsrs	r3, r3, #2
 8002a6e:	3302      	adds	r3, #2
 8002a70:	69ba      	ldr	r2, [r7, #24]
 8002a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a76:	4b3b      	ldr	r3, [pc, #236]	; (8002b64 <HAL_GPIO_Init+0x334>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	43db      	mvns	r3, r3
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	4013      	ands	r3, r2
 8002a84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d003      	beq.n	8002a9a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002a92:	69ba      	ldr	r2, [r7, #24]
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	4313      	orrs	r3, r2
 8002a98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a9a:	4a32      	ldr	r2, [pc, #200]	; (8002b64 <HAL_GPIO_Init+0x334>)
 8002a9c:	69bb      	ldr	r3, [r7, #24]
 8002a9e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002aa0:	4b30      	ldr	r3, [pc, #192]	; (8002b64 <HAL_GPIO_Init+0x334>)
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	43db      	mvns	r3, r3
 8002aaa:	69ba      	ldr	r2, [r7, #24]
 8002aac:	4013      	ands	r3, r2
 8002aae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d003      	beq.n	8002ac4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002abc:	69ba      	ldr	r2, [r7, #24]
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ac4:	4a27      	ldr	r2, [pc, #156]	; (8002b64 <HAL_GPIO_Init+0x334>)
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002aca:	4b26      	ldr	r3, [pc, #152]	; (8002b64 <HAL_GPIO_Init+0x334>)
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	43db      	mvns	r3, r3
 8002ad4:	69ba      	ldr	r2, [r7, #24]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d003      	beq.n	8002aee <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002ae6:	69ba      	ldr	r2, [r7, #24]
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002aee:	4a1d      	ldr	r2, [pc, #116]	; (8002b64 <HAL_GPIO_Init+0x334>)
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002af4:	4b1b      	ldr	r3, [pc, #108]	; (8002b64 <HAL_GPIO_Init+0x334>)
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	43db      	mvns	r3, r3
 8002afe:	69ba      	ldr	r2, [r7, #24]
 8002b00:	4013      	ands	r3, r2
 8002b02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d003      	beq.n	8002b18 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002b10:	69ba      	ldr	r2, [r7, #24]
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b18:	4a12      	ldr	r2, [pc, #72]	; (8002b64 <HAL_GPIO_Init+0x334>)
 8002b1a:	69bb      	ldr	r3, [r7, #24]
 8002b1c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	3301      	adds	r3, #1
 8002b22:	61fb      	str	r3, [r7, #28]
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	2b0f      	cmp	r3, #15
 8002b28:	f67f ae90 	bls.w	800284c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b2c:	bf00      	nop
 8002b2e:	bf00      	nop
 8002b30:	3724      	adds	r7, #36	; 0x24
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	40023800 	.word	0x40023800
 8002b40:	40013800 	.word	0x40013800
 8002b44:	40020000 	.word	0x40020000
 8002b48:	40020400 	.word	0x40020400
 8002b4c:	40020800 	.word	0x40020800
 8002b50:	40020c00 	.word	0x40020c00
 8002b54:	40021000 	.word	0x40021000
 8002b58:	40021400 	.word	0x40021400
 8002b5c:	40021800 	.word	0x40021800
 8002b60:	40021c00 	.word	0x40021c00
 8002b64:	40013c00 	.word	0x40013c00

08002b68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	460b      	mov	r3, r1
 8002b72:	807b      	strh	r3, [r7, #2]
 8002b74:	4613      	mov	r3, r2
 8002b76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b78:	787b      	ldrb	r3, [r7, #1]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d003      	beq.n	8002b86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b7e:	887a      	ldrh	r2, [r7, #2]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b84:	e003      	b.n	8002b8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b86:	887b      	ldrh	r3, [r7, #2]
 8002b88:	041a      	lsls	r2, r3, #16
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	619a      	str	r2, [r3, #24]
}
 8002b8e:	bf00      	nop
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr

08002b9a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002b9a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b9c:	b08f      	sub	sp, #60	; 0x3c
 8002b9e:	af0a      	add	r7, sp, #40	; 0x28
 8002ba0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d101      	bne.n	8002bac <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e054      	b.n	8002c56 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d106      	bne.n	8002bcc <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f00b fb2c 	bl	800e224 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2203      	movs	r2, #3
 8002bd0:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d102      	bne.n	8002be6 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f005 fb02 	bl	80081f4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	603b      	str	r3, [r7, #0]
 8002bf6:	687e      	ldr	r6, [r7, #4]
 8002bf8:	466d      	mov	r5, sp
 8002bfa:	f106 0410 	add.w	r4, r6, #16
 8002bfe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c00:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c06:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002c0a:	e885 0003 	stmia.w	r5, {r0, r1}
 8002c0e:	1d33      	adds	r3, r6, #4
 8002c10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c12:	6838      	ldr	r0, [r7, #0]
 8002c14:	f005 fa7c 	bl	8008110 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2101      	movs	r1, #1
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f005 faf9 	bl	8008216 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	603b      	str	r3, [r7, #0]
 8002c2a:	687e      	ldr	r6, [r7, #4]
 8002c2c:	466d      	mov	r5, sp
 8002c2e:	f106 0410 	add.w	r4, r6, #16
 8002c32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c3a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002c3e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002c42:	1d33      	adds	r3, r6, #4
 8002c44:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c46:	6838      	ldr	r0, [r7, #0]
 8002c48:	f005 fc0c 	bl	8008464 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2201      	movs	r2, #1
 8002c50:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8002c54:	2300      	movs	r3, #0
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3714      	adds	r7, #20
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002c5e <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002c5e:	b590      	push	{r4, r7, lr}
 8002c60:	b089      	sub	sp, #36	; 0x24
 8002c62:	af04      	add	r7, sp, #16
 8002c64:	6078      	str	r0, [r7, #4]
 8002c66:	4608      	mov	r0, r1
 8002c68:	4611      	mov	r1, r2
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	70fb      	strb	r3, [r7, #3]
 8002c70:	460b      	mov	r3, r1
 8002c72:	70bb      	strb	r3, [r7, #2]
 8002c74:	4613      	mov	r3, r2
 8002c76:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d101      	bne.n	8002c86 <HAL_HCD_HC_Init+0x28>
 8002c82:	2302      	movs	r3, #2
 8002c84:	e076      	b.n	8002d74 <HAL_HCD_HC_Init+0x116>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8002c8e:	78fb      	ldrb	r3, [r7, #3]
 8002c90:	687a      	ldr	r2, [r7, #4]
 8002c92:	212c      	movs	r1, #44	; 0x2c
 8002c94:	fb01 f303 	mul.w	r3, r1, r3
 8002c98:	4413      	add	r3, r2
 8002c9a:	333d      	adds	r3, #61	; 0x3d
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002ca0:	78fb      	ldrb	r3, [r7, #3]
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	212c      	movs	r1, #44	; 0x2c
 8002ca6:	fb01 f303 	mul.w	r3, r1, r3
 8002caa:	4413      	add	r3, r2
 8002cac:	3338      	adds	r3, #56	; 0x38
 8002cae:	787a      	ldrb	r2, [r7, #1]
 8002cb0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002cb2:	78fb      	ldrb	r3, [r7, #3]
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	212c      	movs	r1, #44	; 0x2c
 8002cb8:	fb01 f303 	mul.w	r3, r1, r3
 8002cbc:	4413      	add	r3, r2
 8002cbe:	3340      	adds	r3, #64	; 0x40
 8002cc0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002cc2:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002cc4:	78fb      	ldrb	r3, [r7, #3]
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	212c      	movs	r1, #44	; 0x2c
 8002cca:	fb01 f303 	mul.w	r3, r1, r3
 8002cce:	4413      	add	r3, r2
 8002cd0:	3339      	adds	r3, #57	; 0x39
 8002cd2:	78fa      	ldrb	r2, [r7, #3]
 8002cd4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002cd6:	78fb      	ldrb	r3, [r7, #3]
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	212c      	movs	r1, #44	; 0x2c
 8002cdc:	fb01 f303 	mul.w	r3, r1, r3
 8002ce0:	4413      	add	r3, r2
 8002ce2:	333f      	adds	r3, #63	; 0x3f
 8002ce4:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002ce8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002cea:	78fb      	ldrb	r3, [r7, #3]
 8002cec:	78ba      	ldrb	r2, [r7, #2]
 8002cee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002cf2:	b2d0      	uxtb	r0, r2
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	212c      	movs	r1, #44	; 0x2c
 8002cf8:	fb01 f303 	mul.w	r3, r1, r3
 8002cfc:	4413      	add	r3, r2
 8002cfe:	333a      	adds	r3, #58	; 0x3a
 8002d00:	4602      	mov	r2, r0
 8002d02:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002d04:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	da09      	bge.n	8002d20 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002d0c:	78fb      	ldrb	r3, [r7, #3]
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	212c      	movs	r1, #44	; 0x2c
 8002d12:	fb01 f303 	mul.w	r3, r1, r3
 8002d16:	4413      	add	r3, r2
 8002d18:	333b      	adds	r3, #59	; 0x3b
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	701a      	strb	r2, [r3, #0]
 8002d1e:	e008      	b.n	8002d32 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002d20:	78fb      	ldrb	r3, [r7, #3]
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	212c      	movs	r1, #44	; 0x2c
 8002d26:	fb01 f303 	mul.w	r3, r1, r3
 8002d2a:	4413      	add	r3, r2
 8002d2c:	333b      	adds	r3, #59	; 0x3b
 8002d2e:	2200      	movs	r2, #0
 8002d30:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002d32:	78fb      	ldrb	r3, [r7, #3]
 8002d34:	687a      	ldr	r2, [r7, #4]
 8002d36:	212c      	movs	r1, #44	; 0x2c
 8002d38:	fb01 f303 	mul.w	r3, r1, r3
 8002d3c:	4413      	add	r3, r2
 8002d3e:	333c      	adds	r3, #60	; 0x3c
 8002d40:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002d44:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6818      	ldr	r0, [r3, #0]
 8002d4a:	787c      	ldrb	r4, [r7, #1]
 8002d4c:	78ba      	ldrb	r2, [r7, #2]
 8002d4e:	78f9      	ldrb	r1, [r7, #3]
 8002d50:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002d52:	9302      	str	r3, [sp, #8]
 8002d54:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002d58:	9301      	str	r3, [sp, #4]
 8002d5a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d5e:	9300      	str	r3, [sp, #0]
 8002d60:	4623      	mov	r3, r4
 8002d62:	f005 fd01 	bl	8008768 <USB_HC_Init>
 8002d66:	4603      	mov	r3, r0
 8002d68:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3714      	adds	r7, #20
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd90      	pop	{r4, r7, pc}

08002d7c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	460b      	mov	r3, r1
 8002d86:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	d101      	bne.n	8002d9a <HAL_HCD_HC_Halt+0x1e>
 8002d96:	2302      	movs	r3, #2
 8002d98:	e00f      	b.n	8002dba <HAL_HCD_HC_Halt+0x3e>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	78fa      	ldrb	r2, [r7, #3]
 8002da8:	4611      	mov	r1, r2
 8002daa:	4618      	mov	r0, r3
 8002dac:	f005 ff3d 	bl	8008c2a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3710      	adds	r7, #16
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
	...

08002dc4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b082      	sub	sp, #8
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	4608      	mov	r0, r1
 8002dce:	4611      	mov	r1, r2
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	70fb      	strb	r3, [r7, #3]
 8002dd6:	460b      	mov	r3, r1
 8002dd8:	70bb      	strb	r3, [r7, #2]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002dde:	78fb      	ldrb	r3, [r7, #3]
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	212c      	movs	r1, #44	; 0x2c
 8002de4:	fb01 f303 	mul.w	r3, r1, r3
 8002de8:	4413      	add	r3, r2
 8002dea:	333b      	adds	r3, #59	; 0x3b
 8002dec:	78ba      	ldrb	r2, [r7, #2]
 8002dee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002df0:	78fb      	ldrb	r3, [r7, #3]
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	212c      	movs	r1, #44	; 0x2c
 8002df6:	fb01 f303 	mul.w	r3, r1, r3
 8002dfa:	4413      	add	r3, r2
 8002dfc:	333f      	adds	r3, #63	; 0x3f
 8002dfe:	787a      	ldrb	r2, [r7, #1]
 8002e00:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002e02:	7c3b      	ldrb	r3, [r7, #16]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d112      	bne.n	8002e2e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002e08:	78fb      	ldrb	r3, [r7, #3]
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	212c      	movs	r1, #44	; 0x2c
 8002e0e:	fb01 f303 	mul.w	r3, r1, r3
 8002e12:	4413      	add	r3, r2
 8002e14:	3342      	adds	r3, #66	; 0x42
 8002e16:	2203      	movs	r2, #3
 8002e18:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002e1a:	78fb      	ldrb	r3, [r7, #3]
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	212c      	movs	r1, #44	; 0x2c
 8002e20:	fb01 f303 	mul.w	r3, r1, r3
 8002e24:	4413      	add	r3, r2
 8002e26:	333d      	adds	r3, #61	; 0x3d
 8002e28:	7f3a      	ldrb	r2, [r7, #28]
 8002e2a:	701a      	strb	r2, [r3, #0]
 8002e2c:	e008      	b.n	8002e40 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e2e:	78fb      	ldrb	r3, [r7, #3]
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	212c      	movs	r1, #44	; 0x2c
 8002e34:	fb01 f303 	mul.w	r3, r1, r3
 8002e38:	4413      	add	r3, r2
 8002e3a:	3342      	adds	r3, #66	; 0x42
 8002e3c:	2202      	movs	r2, #2
 8002e3e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002e40:	787b      	ldrb	r3, [r7, #1]
 8002e42:	2b03      	cmp	r3, #3
 8002e44:	f200 80c6 	bhi.w	8002fd4 <HAL_HCD_HC_SubmitRequest+0x210>
 8002e48:	a201      	add	r2, pc, #4	; (adr r2, 8002e50 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8002e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e4e:	bf00      	nop
 8002e50:	08002e61 	.word	0x08002e61
 8002e54:	08002fc1 	.word	0x08002fc1
 8002e58:	08002ec5 	.word	0x08002ec5
 8002e5c:	08002f43 	.word	0x08002f43
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002e60:	7c3b      	ldrb	r3, [r7, #16]
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	f040 80b8 	bne.w	8002fd8 <HAL_HCD_HC_SubmitRequest+0x214>
 8002e68:	78bb      	ldrb	r3, [r7, #2]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	f040 80b4 	bne.w	8002fd8 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8002e70:	8b3b      	ldrh	r3, [r7, #24]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d108      	bne.n	8002e88 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8002e76:	78fb      	ldrb	r3, [r7, #3]
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	212c      	movs	r1, #44	; 0x2c
 8002e7c:	fb01 f303 	mul.w	r3, r1, r3
 8002e80:	4413      	add	r3, r2
 8002e82:	3355      	adds	r3, #85	; 0x55
 8002e84:	2201      	movs	r2, #1
 8002e86:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002e88:	78fb      	ldrb	r3, [r7, #3]
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	212c      	movs	r1, #44	; 0x2c
 8002e8e:	fb01 f303 	mul.w	r3, r1, r3
 8002e92:	4413      	add	r3, r2
 8002e94:	3355      	adds	r3, #85	; 0x55
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d109      	bne.n	8002eb0 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002e9c:	78fb      	ldrb	r3, [r7, #3]
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	212c      	movs	r1, #44	; 0x2c
 8002ea2:	fb01 f303 	mul.w	r3, r1, r3
 8002ea6:	4413      	add	r3, r2
 8002ea8:	3342      	adds	r3, #66	; 0x42
 8002eaa:	2200      	movs	r2, #0
 8002eac:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002eae:	e093      	b.n	8002fd8 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002eb0:	78fb      	ldrb	r3, [r7, #3]
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	212c      	movs	r1, #44	; 0x2c
 8002eb6:	fb01 f303 	mul.w	r3, r1, r3
 8002eba:	4413      	add	r3, r2
 8002ebc:	3342      	adds	r3, #66	; 0x42
 8002ebe:	2202      	movs	r2, #2
 8002ec0:	701a      	strb	r2, [r3, #0]
      break;
 8002ec2:	e089      	b.n	8002fd8 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002ec4:	78bb      	ldrb	r3, [r7, #2]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d11d      	bne.n	8002f06 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002eca:	78fb      	ldrb	r3, [r7, #3]
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	212c      	movs	r1, #44	; 0x2c
 8002ed0:	fb01 f303 	mul.w	r3, r1, r3
 8002ed4:	4413      	add	r3, r2
 8002ed6:	3355      	adds	r3, #85	; 0x55
 8002ed8:	781b      	ldrb	r3, [r3, #0]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d109      	bne.n	8002ef2 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ede:	78fb      	ldrb	r3, [r7, #3]
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	212c      	movs	r1, #44	; 0x2c
 8002ee4:	fb01 f303 	mul.w	r3, r1, r3
 8002ee8:	4413      	add	r3, r2
 8002eea:	3342      	adds	r3, #66	; 0x42
 8002eec:	2200      	movs	r2, #0
 8002eee:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002ef0:	e073      	b.n	8002fda <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002ef2:	78fb      	ldrb	r3, [r7, #3]
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	212c      	movs	r1, #44	; 0x2c
 8002ef8:	fb01 f303 	mul.w	r3, r1, r3
 8002efc:	4413      	add	r3, r2
 8002efe:	3342      	adds	r3, #66	; 0x42
 8002f00:	2202      	movs	r2, #2
 8002f02:	701a      	strb	r2, [r3, #0]
      break;
 8002f04:	e069      	b.n	8002fda <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002f06:	78fb      	ldrb	r3, [r7, #3]
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	212c      	movs	r1, #44	; 0x2c
 8002f0c:	fb01 f303 	mul.w	r3, r1, r3
 8002f10:	4413      	add	r3, r2
 8002f12:	3354      	adds	r3, #84	; 0x54
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d109      	bne.n	8002f2e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f1a:	78fb      	ldrb	r3, [r7, #3]
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	212c      	movs	r1, #44	; 0x2c
 8002f20:	fb01 f303 	mul.w	r3, r1, r3
 8002f24:	4413      	add	r3, r2
 8002f26:	3342      	adds	r3, #66	; 0x42
 8002f28:	2200      	movs	r2, #0
 8002f2a:	701a      	strb	r2, [r3, #0]
      break;
 8002f2c:	e055      	b.n	8002fda <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f2e:	78fb      	ldrb	r3, [r7, #3]
 8002f30:	687a      	ldr	r2, [r7, #4]
 8002f32:	212c      	movs	r1, #44	; 0x2c
 8002f34:	fb01 f303 	mul.w	r3, r1, r3
 8002f38:	4413      	add	r3, r2
 8002f3a:	3342      	adds	r3, #66	; 0x42
 8002f3c:	2202      	movs	r2, #2
 8002f3e:	701a      	strb	r2, [r3, #0]
      break;
 8002f40:	e04b      	b.n	8002fda <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002f42:	78bb      	ldrb	r3, [r7, #2]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d11d      	bne.n	8002f84 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002f48:	78fb      	ldrb	r3, [r7, #3]
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	212c      	movs	r1, #44	; 0x2c
 8002f4e:	fb01 f303 	mul.w	r3, r1, r3
 8002f52:	4413      	add	r3, r2
 8002f54:	3355      	adds	r3, #85	; 0x55
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d109      	bne.n	8002f70 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f5c:	78fb      	ldrb	r3, [r7, #3]
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	212c      	movs	r1, #44	; 0x2c
 8002f62:	fb01 f303 	mul.w	r3, r1, r3
 8002f66:	4413      	add	r3, r2
 8002f68:	3342      	adds	r3, #66	; 0x42
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002f6e:	e034      	b.n	8002fda <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f70:	78fb      	ldrb	r3, [r7, #3]
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	212c      	movs	r1, #44	; 0x2c
 8002f76:	fb01 f303 	mul.w	r3, r1, r3
 8002f7a:	4413      	add	r3, r2
 8002f7c:	3342      	adds	r3, #66	; 0x42
 8002f7e:	2202      	movs	r2, #2
 8002f80:	701a      	strb	r2, [r3, #0]
      break;
 8002f82:	e02a      	b.n	8002fda <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002f84:	78fb      	ldrb	r3, [r7, #3]
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	212c      	movs	r1, #44	; 0x2c
 8002f8a:	fb01 f303 	mul.w	r3, r1, r3
 8002f8e:	4413      	add	r3, r2
 8002f90:	3354      	adds	r3, #84	; 0x54
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d109      	bne.n	8002fac <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f98:	78fb      	ldrb	r3, [r7, #3]
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	212c      	movs	r1, #44	; 0x2c
 8002f9e:	fb01 f303 	mul.w	r3, r1, r3
 8002fa2:	4413      	add	r3, r2
 8002fa4:	3342      	adds	r3, #66	; 0x42
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	701a      	strb	r2, [r3, #0]
      break;
 8002faa:	e016      	b.n	8002fda <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002fac:	78fb      	ldrb	r3, [r7, #3]
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	212c      	movs	r1, #44	; 0x2c
 8002fb2:	fb01 f303 	mul.w	r3, r1, r3
 8002fb6:	4413      	add	r3, r2
 8002fb8:	3342      	adds	r3, #66	; 0x42
 8002fba:	2202      	movs	r2, #2
 8002fbc:	701a      	strb	r2, [r3, #0]
      break;
 8002fbe:	e00c      	b.n	8002fda <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002fc0:	78fb      	ldrb	r3, [r7, #3]
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	212c      	movs	r1, #44	; 0x2c
 8002fc6:	fb01 f303 	mul.w	r3, r1, r3
 8002fca:	4413      	add	r3, r2
 8002fcc:	3342      	adds	r3, #66	; 0x42
 8002fce:	2200      	movs	r2, #0
 8002fd0:	701a      	strb	r2, [r3, #0]
      break;
 8002fd2:	e002      	b.n	8002fda <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8002fd4:	bf00      	nop
 8002fd6:	e000      	b.n	8002fda <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8002fd8:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002fda:	78fb      	ldrb	r3, [r7, #3]
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	212c      	movs	r1, #44	; 0x2c
 8002fe0:	fb01 f303 	mul.w	r3, r1, r3
 8002fe4:	4413      	add	r3, r2
 8002fe6:	3344      	adds	r3, #68	; 0x44
 8002fe8:	697a      	ldr	r2, [r7, #20]
 8002fea:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002fec:	78fb      	ldrb	r3, [r7, #3]
 8002fee:	8b3a      	ldrh	r2, [r7, #24]
 8002ff0:	6879      	ldr	r1, [r7, #4]
 8002ff2:	202c      	movs	r0, #44	; 0x2c
 8002ff4:	fb00 f303 	mul.w	r3, r0, r3
 8002ff8:	440b      	add	r3, r1
 8002ffa:	334c      	adds	r3, #76	; 0x4c
 8002ffc:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002ffe:	78fb      	ldrb	r3, [r7, #3]
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	212c      	movs	r1, #44	; 0x2c
 8003004:	fb01 f303 	mul.w	r3, r1, r3
 8003008:	4413      	add	r3, r2
 800300a:	3360      	adds	r3, #96	; 0x60
 800300c:	2200      	movs	r2, #0
 800300e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003010:	78fb      	ldrb	r3, [r7, #3]
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	212c      	movs	r1, #44	; 0x2c
 8003016:	fb01 f303 	mul.w	r3, r1, r3
 800301a:	4413      	add	r3, r2
 800301c:	3350      	adds	r3, #80	; 0x50
 800301e:	2200      	movs	r2, #0
 8003020:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003022:	78fb      	ldrb	r3, [r7, #3]
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	212c      	movs	r1, #44	; 0x2c
 8003028:	fb01 f303 	mul.w	r3, r1, r3
 800302c:	4413      	add	r3, r2
 800302e:	3339      	adds	r3, #57	; 0x39
 8003030:	78fa      	ldrb	r2, [r7, #3]
 8003032:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003034:	78fb      	ldrb	r3, [r7, #3]
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	212c      	movs	r1, #44	; 0x2c
 800303a:	fb01 f303 	mul.w	r3, r1, r3
 800303e:	4413      	add	r3, r2
 8003040:	3361      	adds	r3, #97	; 0x61
 8003042:	2200      	movs	r2, #0
 8003044:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6818      	ldr	r0, [r3, #0]
 800304a:	78fb      	ldrb	r3, [r7, #3]
 800304c:	222c      	movs	r2, #44	; 0x2c
 800304e:	fb02 f303 	mul.w	r3, r2, r3
 8003052:	3338      	adds	r3, #56	; 0x38
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	18d1      	adds	r1, r2, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	b2db      	uxtb	r3, r3
 800305e:	461a      	mov	r2, r3
 8003060:	f005 fc90 	bl	8008984 <USB_HC_StartXfer>
 8003064:	4603      	mov	r3, r0
}
 8003066:	4618      	mov	r0, r3
 8003068:	3708      	adds	r7, #8
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop

08003070 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b086      	sub	sp, #24
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4618      	mov	r0, r3
 8003088:	f005 f9a9 	bl	80083de <USB_GetMode>
 800308c:	4603      	mov	r3, r0
 800308e:	2b01      	cmp	r3, #1
 8003090:	f040 80ef 	bne.w	8003272 <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4618      	mov	r0, r3
 800309a:	f005 f98d 	bl	80083b8 <USB_ReadInterrupts>
 800309e:	4603      	mov	r3, r0
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	f000 80e5 	beq.w	8003270 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4618      	mov	r0, r3
 80030ac:	f005 f984 	bl	80083b8 <USB_ReadInterrupts>
 80030b0:	4603      	mov	r3, r0
 80030b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030b6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80030ba:	d104      	bne.n	80030c6 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80030c4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f005 f974 	bl	80083b8 <USB_ReadInterrupts>
 80030d0:	4603      	mov	r3, r0
 80030d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80030da:	d104      	bne.n	80030e6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80030e4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f005 f964 	bl	80083b8 <USB_ReadInterrupts>
 80030f0:	4603      	mov	r3, r0
 80030f2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80030f6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80030fa:	d104      	bne.n	8003106 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003104:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4618      	mov	r0, r3
 800310c:	f005 f954 	bl	80083b8 <USB_ReadInterrupts>
 8003110:	4603      	mov	r3, r0
 8003112:	f003 0302 	and.w	r3, r3, #2
 8003116:	2b02      	cmp	r3, #2
 8003118:	d103      	bne.n	8003122 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	2202      	movs	r2, #2
 8003120:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4618      	mov	r0, r3
 8003128:	f005 f946 	bl	80083b8 <USB_ReadInterrupts>
 800312c:	4603      	mov	r3, r0
 800312e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003132:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003136:	d115      	bne.n	8003164 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003140:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0301 	and.w	r3, r3, #1
 800314e:	2b00      	cmp	r3, #0
 8003150:	d108      	bne.n	8003164 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f00b f8e4 	bl	800e320 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2101      	movs	r1, #1
 800315e:	4618      	mov	r0, r3
 8003160:	f005 fa3c 	bl	80085dc <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4618      	mov	r0, r3
 800316a:	f005 f925 	bl	80083b8 <USB_ReadInterrupts>
 800316e:	4603      	mov	r3, r0
 8003170:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003174:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003178:	d102      	bne.n	8003180 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f001 f9ff 	bl	800457e <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4618      	mov	r0, r3
 8003186:	f005 f917 	bl	80083b8 <USB_ReadInterrupts>
 800318a:	4603      	mov	r3, r0
 800318c:	f003 0308 	and.w	r3, r3, #8
 8003190:	2b08      	cmp	r3, #8
 8003192:	d106      	bne.n	80031a2 <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f00b f8a7 	bl	800e2e8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	2208      	movs	r2, #8
 80031a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f005 f906 	bl	80083b8 <USB_ReadInterrupts>
 80031ac:	4603      	mov	r3, r0
 80031ae:	f003 0310 	and.w	r3, r3, #16
 80031b2:	2b10      	cmp	r3, #16
 80031b4:	d101      	bne.n	80031ba <HAL_HCD_IRQHandler+0x14a>
 80031b6:	2301      	movs	r3, #1
 80031b8:	e000      	b.n	80031bc <HAL_HCD_IRQHandler+0x14c>
 80031ba:	2300      	movs	r3, #0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d012      	beq.n	80031e6 <HAL_HCD_IRQHandler+0x176>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	699a      	ldr	r2, [r3, #24]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f022 0210 	bic.w	r2, r2, #16
 80031ce:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f001 f902 	bl	80043da <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	699a      	ldr	r2, [r3, #24]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f042 0210 	orr.w	r2, r2, #16
 80031e4:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4618      	mov	r0, r3
 80031ec:	f005 f8e4 	bl	80083b8 <USB_ReadInterrupts>
 80031f0:	4603      	mov	r3, r0
 80031f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031f6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80031fa:	d13a      	bne.n	8003272 <HAL_HCD_IRQHandler+0x202>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4618      	mov	r0, r3
 8003202:	f005 fd01 	bl	8008c08 <USB_HC_ReadInterrupt>
 8003206:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003208:	2300      	movs	r3, #0
 800320a:	617b      	str	r3, [r7, #20]
 800320c:	e025      	b.n	800325a <HAL_HCD_IRQHandler+0x1ea>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	f003 030f 	and.w	r3, r3, #15
 8003214:	68ba      	ldr	r2, [r7, #8]
 8003216:	fa22 f303 	lsr.w	r3, r2, r3
 800321a:	f003 0301 	and.w	r3, r3, #1
 800321e:	2b00      	cmp	r3, #0
 8003220:	d018      	beq.n	8003254 <HAL_HCD_IRQHandler+0x1e4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	015a      	lsls	r2, r3, #5
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	4413      	add	r3, r2
 800322a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003234:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003238:	d106      	bne.n	8003248 <HAL_HCD_IRQHandler+0x1d8>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	b2db      	uxtb	r3, r3
 800323e:	4619      	mov	r1, r3
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f000 f8ab 	bl	800339c <HCD_HC_IN_IRQHandler>
 8003246:	e005      	b.n	8003254 <HAL_HCD_IRQHandler+0x1e4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	b2db      	uxtb	r3, r3
 800324c:	4619      	mov	r1, r3
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f000 fcc6 	bl	8003be0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	3301      	adds	r3, #1
 8003258:	617b      	str	r3, [r7, #20]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	429a      	cmp	r2, r3
 8003262:	d3d4      	bcc.n	800320e <HAL_HCD_IRQHandler+0x19e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800326c:	615a      	str	r2, [r3, #20]
 800326e:	e000      	b.n	8003272 <HAL_HCD_IRQHandler+0x202>
      return;
 8003270:	bf00      	nop
    }
  }
}
 8003272:	3718      	adds	r7, #24
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003286:	2b01      	cmp	r3, #1
 8003288:	d101      	bne.n	800328e <HAL_HCD_Start+0x16>
 800328a:	2302      	movs	r3, #2
 800328c:	e013      	b.n	80032b6 <HAL_HCD_Start+0x3e>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2201      	movs	r2, #1
 8003292:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  __HAL_HCD_ENABLE(hhcd);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4618      	mov	r0, r3
 800329c:	f004 ff99 	bl	80081d2 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	2101      	movs	r1, #1
 80032a6:	4618      	mov	r0, r3
 80032a8:	f005 f9fc 	bl	80086a4 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3708      	adds	r7, #8
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}

080032be <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80032be:	b580      	push	{r7, lr}
 80032c0:	b082      	sub	sp, #8
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d101      	bne.n	80032d4 <HAL_HCD_Stop+0x16>
 80032d0:	2302      	movs	r3, #2
 80032d2:	e00d      	b.n	80032f0 <HAL_HCD_Stop+0x32>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4618      	mov	r0, r3
 80032e2:	f005 fdfb 	bl	8008edc <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3708      	adds	r7, #8
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4618      	mov	r0, r3
 8003306:	f005 f9a3 	bl	8008650 <USB_ResetPort>
 800330a:	4603      	mov	r3, r0
}
 800330c:	4618      	mov	r0, r3
 800330e:	3708      	adds	r7, #8
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}

08003314 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	460b      	mov	r3, r1
 800331e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003320:	78fb      	ldrb	r3, [r7, #3]
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	212c      	movs	r1, #44	; 0x2c
 8003326:	fb01 f303 	mul.w	r3, r1, r3
 800332a:	4413      	add	r3, r2
 800332c:	3360      	adds	r3, #96	; 0x60
 800332e:	781b      	ldrb	r3, [r3, #0]
}
 8003330:	4618      	mov	r0, r3
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	460b      	mov	r3, r1
 8003346:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003348:	78fb      	ldrb	r3, [r7, #3]
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	212c      	movs	r1, #44	; 0x2c
 800334e:	fb01 f303 	mul.w	r3, r1, r3
 8003352:	4413      	add	r3, r2
 8003354:	3350      	adds	r3, #80	; 0x50
 8003356:	681b      	ldr	r3, [r3, #0]
}
 8003358:	4618      	mov	r0, r3
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b082      	sub	sp, #8
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4618      	mov	r0, r3
 8003372:	f005 f9e7 	bl	8008744 <USB_GetCurrentFrame>
 8003376:	4603      	mov	r3, r0
}
 8003378:	4618      	mov	r0, r3
 800337a:	3708      	adds	r7, #8
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}

08003380 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4618      	mov	r0, r3
 800338e:	f005 f9c2 	bl	8008716 <USB_GetHostSpeed>
 8003392:	4603      	mov	r3, r0
}
 8003394:	4618      	mov	r0, r3
 8003396:	3708      	adds	r7, #8
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}

0800339c <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b086      	sub	sp, #24
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	460b      	mov	r3, r1
 80033a6:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80033b2:	78fb      	ldrb	r3, [r7, #3]
 80033b4:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	015a      	lsls	r2, r3, #5
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	4413      	add	r3, r2
 80033be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	f003 0304 	and.w	r3, r3, #4
 80033c8:	2b04      	cmp	r3, #4
 80033ca:	d119      	bne.n	8003400 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	015a      	lsls	r2, r3, #5
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	4413      	add	r3, r2
 80033d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033d8:	461a      	mov	r2, r3
 80033da:	2304      	movs	r3, #4
 80033dc:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	015a      	lsls	r2, r3, #5
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	4413      	add	r3, r2
 80033e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	68fa      	ldr	r2, [r7, #12]
 80033ee:	0151      	lsls	r1, r2, #5
 80033f0:	693a      	ldr	r2, [r7, #16]
 80033f2:	440a      	add	r2, r1
 80033f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80033f8:	f043 0302 	orr.w	r3, r3, #2
 80033fc:	60d3      	str	r3, [r2, #12]
 80033fe:	e101      	b.n	8003604 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	015a      	lsls	r2, r3, #5
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	4413      	add	r3, r2
 8003408:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003412:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003416:	d12b      	bne.n	8003470 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	015a      	lsls	r2, r3, #5
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	4413      	add	r3, r2
 8003420:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003424:	461a      	mov	r2, r3
 8003426:	f44f 7380 	mov.w	r3, #256	; 0x100
 800342a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	212c      	movs	r1, #44	; 0x2c
 8003432:	fb01 f303 	mul.w	r3, r1, r3
 8003436:	4413      	add	r3, r2
 8003438:	3361      	adds	r3, #97	; 0x61
 800343a:	2207      	movs	r2, #7
 800343c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	015a      	lsls	r2, r3, #5
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	4413      	add	r3, r2
 8003446:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	68fa      	ldr	r2, [r7, #12]
 800344e:	0151      	lsls	r1, r2, #5
 8003450:	693a      	ldr	r2, [r7, #16]
 8003452:	440a      	add	r2, r1
 8003454:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003458:	f043 0302 	orr.w	r3, r3, #2
 800345c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	68fa      	ldr	r2, [r7, #12]
 8003464:	b2d2      	uxtb	r2, r2
 8003466:	4611      	mov	r1, r2
 8003468:	4618      	mov	r0, r3
 800346a:	f005 fbde 	bl	8008c2a <USB_HC_Halt>
 800346e:	e0c9      	b.n	8003604 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	015a      	lsls	r2, r3, #5
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	4413      	add	r3, r2
 8003478:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f003 0320 	and.w	r3, r3, #32
 8003482:	2b20      	cmp	r3, #32
 8003484:	d109      	bne.n	800349a <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	015a      	lsls	r2, r3, #5
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	4413      	add	r3, r2
 800348e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003492:	461a      	mov	r2, r3
 8003494:	2320      	movs	r3, #32
 8003496:	6093      	str	r3, [r2, #8]
 8003498:	e0b4      	b.n	8003604 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	015a      	lsls	r2, r3, #5
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	4413      	add	r3, r2
 80034a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	f003 0308 	and.w	r3, r3, #8
 80034ac:	2b08      	cmp	r3, #8
 80034ae:	d133      	bne.n	8003518 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	015a      	lsls	r2, r3, #5
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	4413      	add	r3, r2
 80034b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034bc:	68db      	ldr	r3, [r3, #12]
 80034be:	68fa      	ldr	r2, [r7, #12]
 80034c0:	0151      	lsls	r1, r2, #5
 80034c2:	693a      	ldr	r2, [r7, #16]
 80034c4:	440a      	add	r2, r1
 80034c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80034ca:	f043 0302 	orr.w	r3, r3, #2
 80034ce:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	212c      	movs	r1, #44	; 0x2c
 80034d6:	fb01 f303 	mul.w	r3, r1, r3
 80034da:	4413      	add	r3, r2
 80034dc:	3361      	adds	r3, #97	; 0x61
 80034de:	2205      	movs	r2, #5
 80034e0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	015a      	lsls	r2, r3, #5
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	4413      	add	r3, r2
 80034ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034ee:	461a      	mov	r2, r3
 80034f0:	2310      	movs	r3, #16
 80034f2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	015a      	lsls	r2, r3, #5
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	4413      	add	r3, r2
 80034fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003500:	461a      	mov	r2, r3
 8003502:	2308      	movs	r3, #8
 8003504:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	b2d2      	uxtb	r2, r2
 800350e:	4611      	mov	r1, r2
 8003510:	4618      	mov	r0, r3
 8003512:	f005 fb8a 	bl	8008c2a <USB_HC_Halt>
 8003516:	e075      	b.n	8003604 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	015a      	lsls	r2, r3, #5
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	4413      	add	r3, r2
 8003520:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800352a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800352e:	d134      	bne.n	800359a <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	015a      	lsls	r2, r3, #5
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	4413      	add	r3, r2
 8003538:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	68fa      	ldr	r2, [r7, #12]
 8003540:	0151      	lsls	r1, r2, #5
 8003542:	693a      	ldr	r2, [r7, #16]
 8003544:	440a      	add	r2, r1
 8003546:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800354a:	f043 0302 	orr.w	r3, r3, #2
 800354e:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	212c      	movs	r1, #44	; 0x2c
 8003556:	fb01 f303 	mul.w	r3, r1, r3
 800355a:	4413      	add	r3, r2
 800355c:	3361      	adds	r3, #97	; 0x61
 800355e:	2208      	movs	r2, #8
 8003560:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	015a      	lsls	r2, r3, #5
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	4413      	add	r3, r2
 800356a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800356e:	461a      	mov	r2, r3
 8003570:	2310      	movs	r3, #16
 8003572:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	015a      	lsls	r2, r3, #5
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	4413      	add	r3, r2
 800357c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003580:	461a      	mov	r2, r3
 8003582:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003586:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	68fa      	ldr	r2, [r7, #12]
 800358e:	b2d2      	uxtb	r2, r2
 8003590:	4611      	mov	r1, r2
 8003592:	4618      	mov	r0, r3
 8003594:	f005 fb49 	bl	8008c2a <USB_HC_Halt>
 8003598:	e034      	b.n	8003604 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	015a      	lsls	r2, r3, #5
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	4413      	add	r3, r2
 80035a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035ac:	2b80      	cmp	r3, #128	; 0x80
 80035ae:	d129      	bne.n	8003604 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	015a      	lsls	r2, r3, #5
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	4413      	add	r3, r2
 80035b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	68fa      	ldr	r2, [r7, #12]
 80035c0:	0151      	lsls	r1, r2, #5
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	440a      	add	r2, r1
 80035c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80035ca:	f043 0302 	orr.w	r3, r3, #2
 80035ce:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	212c      	movs	r1, #44	; 0x2c
 80035d6:	fb01 f303 	mul.w	r3, r1, r3
 80035da:	4413      	add	r3, r2
 80035dc:	3361      	adds	r3, #97	; 0x61
 80035de:	2206      	movs	r2, #6
 80035e0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68fa      	ldr	r2, [r7, #12]
 80035e8:	b2d2      	uxtb	r2, r2
 80035ea:	4611      	mov	r1, r2
 80035ec:	4618      	mov	r0, r3
 80035ee:	f005 fb1c 	bl	8008c2a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	015a      	lsls	r2, r3, #5
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	4413      	add	r3, r2
 80035fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035fe:	461a      	mov	r2, r3
 8003600:	2380      	movs	r3, #128	; 0x80
 8003602:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	015a      	lsls	r2, r3, #5
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	4413      	add	r3, r2
 800360c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003616:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800361a:	d122      	bne.n	8003662 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	015a      	lsls	r2, r3, #5
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	4413      	add	r3, r2
 8003624:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	68fa      	ldr	r2, [r7, #12]
 800362c:	0151      	lsls	r1, r2, #5
 800362e:	693a      	ldr	r2, [r7, #16]
 8003630:	440a      	add	r2, r1
 8003632:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003636:	f043 0302 	orr.w	r3, r3, #2
 800363a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	68fa      	ldr	r2, [r7, #12]
 8003642:	b2d2      	uxtb	r2, r2
 8003644:	4611      	mov	r1, r2
 8003646:	4618      	mov	r0, r3
 8003648:	f005 faef 	bl	8008c2a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	015a      	lsls	r2, r3, #5
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	4413      	add	r3, r2
 8003654:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003658:	461a      	mov	r2, r3
 800365a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800365e:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003660:	e2ba      	b.n	8003bd8 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	015a      	lsls	r2, r3, #5
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	4413      	add	r3, r2
 800366a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	f003 0301 	and.w	r3, r3, #1
 8003674:	2b01      	cmp	r3, #1
 8003676:	f040 811b 	bne.w	80038b0 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d019      	beq.n	80036b6 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	212c      	movs	r1, #44	; 0x2c
 8003688:	fb01 f303 	mul.w	r3, r1, r3
 800368c:	4413      	add	r3, r2
 800368e:	3348      	adds	r3, #72	; 0x48
 8003690:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	0159      	lsls	r1, r3, #5
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	440b      	add	r3, r1
 800369a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800369e:	691b      	ldr	r3, [r3, #16]
 80036a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80036a4:	1ad2      	subs	r2, r2, r3
 80036a6:	6879      	ldr	r1, [r7, #4]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	202c      	movs	r0, #44	; 0x2c
 80036ac:	fb00 f303 	mul.w	r3, r0, r3
 80036b0:	440b      	add	r3, r1
 80036b2:	3350      	adds	r3, #80	; 0x50
 80036b4:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	212c      	movs	r1, #44	; 0x2c
 80036bc:	fb01 f303 	mul.w	r3, r1, r3
 80036c0:	4413      	add	r3, r2
 80036c2:	3361      	adds	r3, #97	; 0x61
 80036c4:	2201      	movs	r2, #1
 80036c6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	212c      	movs	r1, #44	; 0x2c
 80036ce:	fb01 f303 	mul.w	r3, r1, r3
 80036d2:	4413      	add	r3, r2
 80036d4:	335c      	adds	r3, #92	; 0x5c
 80036d6:	2200      	movs	r2, #0
 80036d8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	015a      	lsls	r2, r3, #5
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	4413      	add	r3, r2
 80036e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036e6:	461a      	mov	r2, r3
 80036e8:	2301      	movs	r3, #1
 80036ea:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	212c      	movs	r1, #44	; 0x2c
 80036f2:	fb01 f303 	mul.w	r3, r1, r3
 80036f6:	4413      	add	r3, r2
 80036f8:	333f      	adds	r3, #63	; 0x3f
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d009      	beq.n	8003714 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	212c      	movs	r1, #44	; 0x2c
 8003706:	fb01 f303 	mul.w	r3, r1, r3
 800370a:	4413      	add	r3, r2
 800370c:	333f      	adds	r3, #63	; 0x3f
 800370e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003710:	2b02      	cmp	r3, #2
 8003712:	d121      	bne.n	8003758 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	015a      	lsls	r2, r3, #5
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	4413      	add	r3, r2
 800371c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	68fa      	ldr	r2, [r7, #12]
 8003724:	0151      	lsls	r1, r2, #5
 8003726:	693a      	ldr	r2, [r7, #16]
 8003728:	440a      	add	r2, r1
 800372a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800372e:	f043 0302 	orr.w	r3, r3, #2
 8003732:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	68fa      	ldr	r2, [r7, #12]
 800373a:	b2d2      	uxtb	r2, r2
 800373c:	4611      	mov	r1, r2
 800373e:	4618      	mov	r0, r3
 8003740:	f005 fa73 	bl	8008c2a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	015a      	lsls	r2, r3, #5
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	4413      	add	r3, r2
 800374c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003750:	461a      	mov	r2, r3
 8003752:	2310      	movs	r3, #16
 8003754:	6093      	str	r3, [r2, #8]
 8003756:	e066      	b.n	8003826 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	212c      	movs	r1, #44	; 0x2c
 800375e:	fb01 f303 	mul.w	r3, r1, r3
 8003762:	4413      	add	r3, r2
 8003764:	333f      	adds	r3, #63	; 0x3f
 8003766:	781b      	ldrb	r3, [r3, #0]
 8003768:	2b03      	cmp	r3, #3
 800376a:	d127      	bne.n	80037bc <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	015a      	lsls	r2, r3, #5
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	4413      	add	r3, r2
 8003774:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	0151      	lsls	r1, r2, #5
 800377e:	693a      	ldr	r2, [r7, #16]
 8003780:	440a      	add	r2, r1
 8003782:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003786:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800378a:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	212c      	movs	r1, #44	; 0x2c
 8003792:	fb01 f303 	mul.w	r3, r1, r3
 8003796:	4413      	add	r3, r2
 8003798:	3360      	adds	r3, #96	; 0x60
 800379a:	2201      	movs	r2, #1
 800379c:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	b2d9      	uxtb	r1, r3
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	202c      	movs	r0, #44	; 0x2c
 80037a8:	fb00 f303 	mul.w	r3, r0, r3
 80037ac:	4413      	add	r3, r2
 80037ae:	3360      	adds	r3, #96	; 0x60
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	461a      	mov	r2, r3
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	f00a fdc1 	bl	800e33c <HAL_HCD_HC_NotifyURBChange_Callback>
 80037ba:	e034      	b.n	8003826 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 80037bc:	687a      	ldr	r2, [r7, #4]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	212c      	movs	r1, #44	; 0x2c
 80037c2:	fb01 f303 	mul.w	r3, r1, r3
 80037c6:	4413      	add	r3, r2
 80037c8:	333f      	adds	r3, #63	; 0x3f
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d12a      	bne.n	8003826 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	212c      	movs	r1, #44	; 0x2c
 80037d6:	fb01 f303 	mul.w	r3, r1, r3
 80037da:	4413      	add	r3, r2
 80037dc:	3360      	adds	r3, #96	; 0x60
 80037de:	2201      	movs	r2, #1
 80037e0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80037e2:	687a      	ldr	r2, [r7, #4]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	212c      	movs	r1, #44	; 0x2c
 80037e8:	fb01 f303 	mul.w	r3, r1, r3
 80037ec:	4413      	add	r3, r2
 80037ee:	3354      	adds	r3, #84	; 0x54
 80037f0:	781b      	ldrb	r3, [r3, #0]
 80037f2:	f083 0301 	eor.w	r3, r3, #1
 80037f6:	b2d8      	uxtb	r0, r3
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	212c      	movs	r1, #44	; 0x2c
 80037fe:	fb01 f303 	mul.w	r3, r1, r3
 8003802:	4413      	add	r3, r2
 8003804:	3354      	adds	r3, #84	; 0x54
 8003806:	4602      	mov	r2, r0
 8003808:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	b2d9      	uxtb	r1, r3
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	202c      	movs	r0, #44	; 0x2c
 8003814:	fb00 f303 	mul.w	r3, r0, r3
 8003818:	4413      	add	r3, r2
 800381a:	3360      	adds	r3, #96	; 0x60
 800381c:	781b      	ldrb	r3, [r3, #0]
 800381e:	461a      	mov	r2, r3
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f00a fd8b 	bl	800e33c <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	2b01      	cmp	r3, #1
 800382c:	d12b      	bne.n	8003886 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	212c      	movs	r1, #44	; 0x2c
 8003834:	fb01 f303 	mul.w	r3, r1, r3
 8003838:	4413      	add	r3, r2
 800383a:	3348      	adds	r3, #72	; 0x48
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	6879      	ldr	r1, [r7, #4]
 8003840:	68fa      	ldr	r2, [r7, #12]
 8003842:	202c      	movs	r0, #44	; 0x2c
 8003844:	fb00 f202 	mul.w	r2, r0, r2
 8003848:	440a      	add	r2, r1
 800384a:	3240      	adds	r2, #64	; 0x40
 800384c:	8812      	ldrh	r2, [r2, #0]
 800384e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003852:	f003 0301 	and.w	r3, r3, #1
 8003856:	2b00      	cmp	r3, #0
 8003858:	f000 81be 	beq.w	8003bd8 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	212c      	movs	r1, #44	; 0x2c
 8003862:	fb01 f303 	mul.w	r3, r1, r3
 8003866:	4413      	add	r3, r2
 8003868:	3354      	adds	r3, #84	; 0x54
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	f083 0301 	eor.w	r3, r3, #1
 8003870:	b2d8      	uxtb	r0, r3
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	212c      	movs	r1, #44	; 0x2c
 8003878:	fb01 f303 	mul.w	r3, r1, r3
 800387c:	4413      	add	r3, r2
 800387e:	3354      	adds	r3, #84	; 0x54
 8003880:	4602      	mov	r2, r0
 8003882:	701a      	strb	r2, [r3, #0]
}
 8003884:	e1a8      	b.n	8003bd8 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	212c      	movs	r1, #44	; 0x2c
 800388c:	fb01 f303 	mul.w	r3, r1, r3
 8003890:	4413      	add	r3, r2
 8003892:	3354      	adds	r3, #84	; 0x54
 8003894:	781b      	ldrb	r3, [r3, #0]
 8003896:	f083 0301 	eor.w	r3, r3, #1
 800389a:	b2d8      	uxtb	r0, r3
 800389c:	687a      	ldr	r2, [r7, #4]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	212c      	movs	r1, #44	; 0x2c
 80038a2:	fb01 f303 	mul.w	r3, r1, r3
 80038a6:	4413      	add	r3, r2
 80038a8:	3354      	adds	r3, #84	; 0x54
 80038aa:	4602      	mov	r2, r0
 80038ac:	701a      	strb	r2, [r3, #0]
}
 80038ae:	e193      	b.n	8003bd8 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	015a      	lsls	r2, r3, #5
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	4413      	add	r3, r2
 80038b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	f040 8106 	bne.w	8003ad4 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	015a      	lsls	r2, r3, #5
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	4413      	add	r3, r2
 80038d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	0151      	lsls	r1, r2, #5
 80038da:	693a      	ldr	r2, [r7, #16]
 80038dc:	440a      	add	r2, r1
 80038de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80038e2:	f023 0302 	bic.w	r3, r3, #2
 80038e6:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	212c      	movs	r1, #44	; 0x2c
 80038ee:	fb01 f303 	mul.w	r3, r1, r3
 80038f2:	4413      	add	r3, r2
 80038f4:	3361      	adds	r3, #97	; 0x61
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d109      	bne.n	8003910 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	212c      	movs	r1, #44	; 0x2c
 8003902:	fb01 f303 	mul.w	r3, r1, r3
 8003906:	4413      	add	r3, r2
 8003908:	3360      	adds	r3, #96	; 0x60
 800390a:	2201      	movs	r2, #1
 800390c:	701a      	strb	r2, [r3, #0]
 800390e:	e0c9      	b.n	8003aa4 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	212c      	movs	r1, #44	; 0x2c
 8003916:	fb01 f303 	mul.w	r3, r1, r3
 800391a:	4413      	add	r3, r2
 800391c:	3361      	adds	r3, #97	; 0x61
 800391e:	781b      	ldrb	r3, [r3, #0]
 8003920:	2b05      	cmp	r3, #5
 8003922:	d109      	bne.n	8003938 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8003924:	687a      	ldr	r2, [r7, #4]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	212c      	movs	r1, #44	; 0x2c
 800392a:	fb01 f303 	mul.w	r3, r1, r3
 800392e:	4413      	add	r3, r2
 8003930:	3360      	adds	r3, #96	; 0x60
 8003932:	2205      	movs	r2, #5
 8003934:	701a      	strb	r2, [r3, #0]
 8003936:	e0b5      	b.n	8003aa4 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	212c      	movs	r1, #44	; 0x2c
 800393e:	fb01 f303 	mul.w	r3, r1, r3
 8003942:	4413      	add	r3, r2
 8003944:	3361      	adds	r3, #97	; 0x61
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	2b06      	cmp	r3, #6
 800394a:	d009      	beq.n	8003960 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800394c:	687a      	ldr	r2, [r7, #4]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	212c      	movs	r1, #44	; 0x2c
 8003952:	fb01 f303 	mul.w	r3, r1, r3
 8003956:	4413      	add	r3, r2
 8003958:	3361      	adds	r3, #97	; 0x61
 800395a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800395c:	2b08      	cmp	r3, #8
 800395e:	d150      	bne.n	8003a02 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	212c      	movs	r1, #44	; 0x2c
 8003966:	fb01 f303 	mul.w	r3, r1, r3
 800396a:	4413      	add	r3, r2
 800396c:	335c      	adds	r3, #92	; 0x5c
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	1c5a      	adds	r2, r3, #1
 8003972:	6879      	ldr	r1, [r7, #4]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	202c      	movs	r0, #44	; 0x2c
 8003978:	fb00 f303 	mul.w	r3, r0, r3
 800397c:	440b      	add	r3, r1
 800397e:	335c      	adds	r3, #92	; 0x5c
 8003980:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	212c      	movs	r1, #44	; 0x2c
 8003988:	fb01 f303 	mul.w	r3, r1, r3
 800398c:	4413      	add	r3, r2
 800398e:	335c      	adds	r3, #92	; 0x5c
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2b02      	cmp	r3, #2
 8003994:	d912      	bls.n	80039bc <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	212c      	movs	r1, #44	; 0x2c
 800399c:	fb01 f303 	mul.w	r3, r1, r3
 80039a0:	4413      	add	r3, r2
 80039a2:	335c      	adds	r3, #92	; 0x5c
 80039a4:	2200      	movs	r2, #0
 80039a6:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	212c      	movs	r1, #44	; 0x2c
 80039ae:	fb01 f303 	mul.w	r3, r1, r3
 80039b2:	4413      	add	r3, r2
 80039b4:	3360      	adds	r3, #96	; 0x60
 80039b6:	2204      	movs	r2, #4
 80039b8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80039ba:	e073      	b.n	8003aa4 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80039bc:	687a      	ldr	r2, [r7, #4]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	212c      	movs	r1, #44	; 0x2c
 80039c2:	fb01 f303 	mul.w	r3, r1, r3
 80039c6:	4413      	add	r3, r2
 80039c8:	3360      	adds	r3, #96	; 0x60
 80039ca:	2202      	movs	r2, #2
 80039cc:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	015a      	lsls	r2, r3, #5
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	4413      	add	r3, r2
 80039d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80039e4:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80039ec:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	015a      	lsls	r2, r3, #5
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	4413      	add	r3, r2
 80039f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039fa:	461a      	mov	r2, r3
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003a00:	e050      	b.n	8003aa4 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	212c      	movs	r1, #44	; 0x2c
 8003a08:	fb01 f303 	mul.w	r3, r1, r3
 8003a0c:	4413      	add	r3, r2
 8003a0e:	3361      	adds	r3, #97	; 0x61
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	2b03      	cmp	r3, #3
 8003a14:	d122      	bne.n	8003a5c <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	212c      	movs	r1, #44	; 0x2c
 8003a1c:	fb01 f303 	mul.w	r3, r1, r3
 8003a20:	4413      	add	r3, r2
 8003a22:	3360      	adds	r3, #96	; 0x60
 8003a24:	2202      	movs	r2, #2
 8003a26:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	015a      	lsls	r2, r3, #5
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	4413      	add	r3, r2
 8003a30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003a3e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003a46:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	015a      	lsls	r2, r3, #5
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	4413      	add	r3, r2
 8003a50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a54:	461a      	mov	r2, r3
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	6013      	str	r3, [r2, #0]
 8003a5a:	e023      	b.n	8003aa4 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	212c      	movs	r1, #44	; 0x2c
 8003a62:	fb01 f303 	mul.w	r3, r1, r3
 8003a66:	4413      	add	r3, r2
 8003a68:	3361      	adds	r3, #97	; 0x61
 8003a6a:	781b      	ldrb	r3, [r3, #0]
 8003a6c:	2b07      	cmp	r3, #7
 8003a6e:	d119      	bne.n	8003aa4 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	212c      	movs	r1, #44	; 0x2c
 8003a76:	fb01 f303 	mul.w	r3, r1, r3
 8003a7a:	4413      	add	r3, r2
 8003a7c:	335c      	adds	r3, #92	; 0x5c
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	1c5a      	adds	r2, r3, #1
 8003a82:	6879      	ldr	r1, [r7, #4]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	202c      	movs	r0, #44	; 0x2c
 8003a88:	fb00 f303 	mul.w	r3, r0, r3
 8003a8c:	440b      	add	r3, r1
 8003a8e:	335c      	adds	r3, #92	; 0x5c
 8003a90:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	212c      	movs	r1, #44	; 0x2c
 8003a98:	fb01 f303 	mul.w	r3, r1, r3
 8003a9c:	4413      	add	r3, r2
 8003a9e:	3360      	adds	r3, #96	; 0x60
 8003aa0:	2204      	movs	r2, #4
 8003aa2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	015a      	lsls	r2, r3, #5
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	4413      	add	r3, r2
 8003aac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ab0:	461a      	mov	r2, r3
 8003ab2:	2302      	movs	r3, #2
 8003ab4:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	b2d9      	uxtb	r1, r3
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	202c      	movs	r0, #44	; 0x2c
 8003ac0:	fb00 f303 	mul.w	r3, r0, r3
 8003ac4:	4413      	add	r3, r2
 8003ac6:	3360      	adds	r3, #96	; 0x60
 8003ac8:	781b      	ldrb	r3, [r3, #0]
 8003aca:	461a      	mov	r2, r3
 8003acc:	6878      	ldr	r0, [r7, #4]
 8003ace:	f00a fc35 	bl	800e33c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003ad2:	e081      	b.n	8003bd8 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	015a      	lsls	r2, r3, #5
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	4413      	add	r3, r2
 8003adc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	f003 0310 	and.w	r3, r3, #16
 8003ae6:	2b10      	cmp	r3, #16
 8003ae8:	d176      	bne.n	8003bd8 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	212c      	movs	r1, #44	; 0x2c
 8003af0:	fb01 f303 	mul.w	r3, r1, r3
 8003af4:	4413      	add	r3, r2
 8003af6:	333f      	adds	r3, #63	; 0x3f
 8003af8:	781b      	ldrb	r3, [r3, #0]
 8003afa:	2b03      	cmp	r3, #3
 8003afc:	d121      	bne.n	8003b42 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	212c      	movs	r1, #44	; 0x2c
 8003b04:	fb01 f303 	mul.w	r3, r1, r3
 8003b08:	4413      	add	r3, r2
 8003b0a:	335c      	adds	r3, #92	; 0x5c
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	015a      	lsls	r2, r3, #5
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	4413      	add	r3, r2
 8003b18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	68fa      	ldr	r2, [r7, #12]
 8003b20:	0151      	lsls	r1, r2, #5
 8003b22:	693a      	ldr	r2, [r7, #16]
 8003b24:	440a      	add	r2, r1
 8003b26:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003b2a:	f043 0302 	orr.w	r3, r3, #2
 8003b2e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	68fa      	ldr	r2, [r7, #12]
 8003b36:	b2d2      	uxtb	r2, r2
 8003b38:	4611      	mov	r1, r2
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f005 f875 	bl	8008c2a <USB_HC_Halt>
 8003b40:	e041      	b.n	8003bc6 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	212c      	movs	r1, #44	; 0x2c
 8003b48:	fb01 f303 	mul.w	r3, r1, r3
 8003b4c:	4413      	add	r3, r2
 8003b4e:	333f      	adds	r3, #63	; 0x3f
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d009      	beq.n	8003b6a <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003b56:	687a      	ldr	r2, [r7, #4]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	212c      	movs	r1, #44	; 0x2c
 8003b5c:	fb01 f303 	mul.w	r3, r1, r3
 8003b60:	4413      	add	r3, r2
 8003b62:	333f      	adds	r3, #63	; 0x3f
 8003b64:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d12d      	bne.n	8003bc6 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	212c      	movs	r1, #44	; 0x2c
 8003b70:	fb01 f303 	mul.w	r3, r1, r3
 8003b74:	4413      	add	r3, r2
 8003b76:	335c      	adds	r3, #92	; 0x5c
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	691b      	ldr	r3, [r3, #16]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d120      	bne.n	8003bc6 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	212c      	movs	r1, #44	; 0x2c
 8003b8a:	fb01 f303 	mul.w	r3, r1, r3
 8003b8e:	4413      	add	r3, r2
 8003b90:	3361      	adds	r3, #97	; 0x61
 8003b92:	2203      	movs	r2, #3
 8003b94:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	015a      	lsls	r2, r3, #5
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	4413      	add	r3, r2
 8003b9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	0151      	lsls	r1, r2, #5
 8003ba8:	693a      	ldr	r2, [r7, #16]
 8003baa:	440a      	add	r2, r1
 8003bac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003bb0:	f043 0302 	orr.w	r3, r3, #2
 8003bb4:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	68fa      	ldr	r2, [r7, #12]
 8003bbc:	b2d2      	uxtb	r2, r2
 8003bbe:	4611      	mov	r1, r2
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f005 f832 	bl	8008c2a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	015a      	lsls	r2, r3, #5
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	4413      	add	r3, r2
 8003bce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	2310      	movs	r3, #16
 8003bd6:	6093      	str	r3, [r2, #8]
}
 8003bd8:	bf00      	nop
 8003bda:	3718      	adds	r7, #24
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}

08003be0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b088      	sub	sp, #32
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	460b      	mov	r3, r1
 8003bea:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8003bf6:	78fb      	ldrb	r3, [r7, #3]
 8003bf8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	015a      	lsls	r2, r3, #5
 8003bfe:	69bb      	ldr	r3, [r7, #24]
 8003c00:	4413      	add	r3, r2
 8003c02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	f003 0304 	and.w	r3, r3, #4
 8003c0c:	2b04      	cmp	r3, #4
 8003c0e:	d119      	bne.n	8003c44 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	015a      	lsls	r2, r3, #5
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	4413      	add	r3, r2
 8003c18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	2304      	movs	r3, #4
 8003c20:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	015a      	lsls	r2, r3, #5
 8003c26:	69bb      	ldr	r3, [r7, #24]
 8003c28:	4413      	add	r3, r2
 8003c2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	697a      	ldr	r2, [r7, #20]
 8003c32:	0151      	lsls	r1, r2, #5
 8003c34:	69ba      	ldr	r2, [r7, #24]
 8003c36:	440a      	add	r2, r1
 8003c38:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003c3c:	f043 0302 	orr.w	r3, r3, #2
 8003c40:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8003c42:	e3c6      	b.n	80043d2 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	015a      	lsls	r2, r3, #5
 8003c48:	69bb      	ldr	r3, [r7, #24]
 8003c4a:	4413      	add	r3, r2
 8003c4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	f003 0320 	and.w	r3, r3, #32
 8003c56:	2b20      	cmp	r3, #32
 8003c58:	d13e      	bne.n	8003cd8 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	015a      	lsls	r2, r3, #5
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	4413      	add	r3, r2
 8003c62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c66:	461a      	mov	r2, r3
 8003c68:	2320      	movs	r3, #32
 8003c6a:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003c6c:	687a      	ldr	r2, [r7, #4]
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	212c      	movs	r1, #44	; 0x2c
 8003c72:	fb01 f303 	mul.w	r3, r1, r3
 8003c76:	4413      	add	r3, r2
 8003c78:	333d      	adds	r3, #61	; 0x3d
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	f040 83a8 	bne.w	80043d2 <HCD_HC_OUT_IRQHandler+0x7f2>
      hhcd->hc[ch_num].do_ping = 0U;
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	212c      	movs	r1, #44	; 0x2c
 8003c88:	fb01 f303 	mul.w	r3, r1, r3
 8003c8c:	4413      	add	r3, r2
 8003c8e:	333d      	adds	r3, #61	; 0x3d
 8003c90:	2200      	movs	r2, #0
 8003c92:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	212c      	movs	r1, #44	; 0x2c
 8003c9a:	fb01 f303 	mul.w	r3, r1, r3
 8003c9e:	4413      	add	r3, r2
 8003ca0:	3360      	adds	r3, #96	; 0x60
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	015a      	lsls	r2, r3, #5
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	4413      	add	r3, r2
 8003cae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	697a      	ldr	r2, [r7, #20]
 8003cb6:	0151      	lsls	r1, r2, #5
 8003cb8:	69ba      	ldr	r2, [r7, #24]
 8003cba:	440a      	add	r2, r1
 8003cbc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003cc0:	f043 0302 	orr.w	r3, r3, #2
 8003cc4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	697a      	ldr	r2, [r7, #20]
 8003ccc:	b2d2      	uxtb	r2, r2
 8003cce:	4611      	mov	r1, r2
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f004 ffaa 	bl	8008c2a <USB_HC_Halt>
}
 8003cd6:	e37c      	b.n	80043d2 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	015a      	lsls	r2, r3, #5
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	4413      	add	r3, r2
 8003ce0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cee:	d122      	bne.n	8003d36 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	015a      	lsls	r2, r3, #5
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cfc:	68db      	ldr	r3, [r3, #12]
 8003cfe:	697a      	ldr	r2, [r7, #20]
 8003d00:	0151      	lsls	r1, r2, #5
 8003d02:	69ba      	ldr	r2, [r7, #24]
 8003d04:	440a      	add	r2, r1
 8003d06:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003d0a:	f043 0302 	orr.w	r3, r3, #2
 8003d0e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	697a      	ldr	r2, [r7, #20]
 8003d16:	b2d2      	uxtb	r2, r2
 8003d18:	4611      	mov	r1, r2
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f004 ff85 	bl	8008c2a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	015a      	lsls	r2, r3, #5
 8003d24:	69bb      	ldr	r3, [r7, #24]
 8003d26:	4413      	add	r3, r2
 8003d28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d32:	6093      	str	r3, [r2, #8]
}
 8003d34:	e34d      	b.n	80043d2 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	015a      	lsls	r2, r3, #5
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	f003 0301 	and.w	r3, r3, #1
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d150      	bne.n	8003dee <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	212c      	movs	r1, #44	; 0x2c
 8003d52:	fb01 f303 	mul.w	r3, r1, r3
 8003d56:	4413      	add	r3, r2
 8003d58:	335c      	adds	r3, #92	; 0x5c
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	015a      	lsls	r2, r3, #5
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	4413      	add	r3, r2
 8003d66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d70:	2b40      	cmp	r3, #64	; 0x40
 8003d72:	d111      	bne.n	8003d98 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	212c      	movs	r1, #44	; 0x2c
 8003d7a:	fb01 f303 	mul.w	r3, r1, r3
 8003d7e:	4413      	add	r3, r2
 8003d80:	333d      	adds	r3, #61	; 0x3d
 8003d82:	2201      	movs	r2, #1
 8003d84:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	015a      	lsls	r2, r3, #5
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	4413      	add	r3, r2
 8003d8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d92:	461a      	mov	r2, r3
 8003d94:	2340      	movs	r3, #64	; 0x40
 8003d96:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	015a      	lsls	r2, r3, #5
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	4413      	add	r3, r2
 8003da0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	697a      	ldr	r2, [r7, #20]
 8003da8:	0151      	lsls	r1, r2, #5
 8003daa:	69ba      	ldr	r2, [r7, #24]
 8003dac:	440a      	add	r2, r1
 8003dae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003db2:	f043 0302 	orr.w	r3, r3, #2
 8003db6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	697a      	ldr	r2, [r7, #20]
 8003dbe:	b2d2      	uxtb	r2, r2
 8003dc0:	4611      	mov	r1, r2
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f004 ff31 	bl	8008c2a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	015a      	lsls	r2, r3, #5
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	4413      	add	r3, r2
 8003dd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	212c      	movs	r1, #44	; 0x2c
 8003de0:	fb01 f303 	mul.w	r3, r1, r3
 8003de4:	4413      	add	r3, r2
 8003de6:	3361      	adds	r3, #97	; 0x61
 8003de8:	2201      	movs	r2, #1
 8003dea:	701a      	strb	r2, [r3, #0]
}
 8003dec:	e2f1      	b.n	80043d2 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	015a      	lsls	r2, r3, #5
 8003df2:	69bb      	ldr	r3, [r7, #24]
 8003df4:	4413      	add	r3, r2
 8003df6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e00:	2b40      	cmp	r3, #64	; 0x40
 8003e02:	d13c      	bne.n	8003e7e <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	212c      	movs	r1, #44	; 0x2c
 8003e0a:	fb01 f303 	mul.w	r3, r1, r3
 8003e0e:	4413      	add	r3, r2
 8003e10:	3361      	adds	r3, #97	; 0x61
 8003e12:	2204      	movs	r2, #4
 8003e14:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	212c      	movs	r1, #44	; 0x2c
 8003e1c:	fb01 f303 	mul.w	r3, r1, r3
 8003e20:	4413      	add	r3, r2
 8003e22:	333d      	adds	r3, #61	; 0x3d
 8003e24:	2201      	movs	r2, #1
 8003e26:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003e28:	687a      	ldr	r2, [r7, #4]
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	212c      	movs	r1, #44	; 0x2c
 8003e2e:	fb01 f303 	mul.w	r3, r1, r3
 8003e32:	4413      	add	r3, r2
 8003e34:	335c      	adds	r3, #92	; 0x5c
 8003e36:	2200      	movs	r2, #0
 8003e38:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	015a      	lsls	r2, r3, #5
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	4413      	add	r3, r2
 8003e42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	697a      	ldr	r2, [r7, #20]
 8003e4a:	0151      	lsls	r1, r2, #5
 8003e4c:	69ba      	ldr	r2, [r7, #24]
 8003e4e:	440a      	add	r2, r1
 8003e50:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e54:	f043 0302 	orr.w	r3, r3, #2
 8003e58:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	697a      	ldr	r2, [r7, #20]
 8003e60:	b2d2      	uxtb	r2, r2
 8003e62:	4611      	mov	r1, r2
 8003e64:	4618      	mov	r0, r3
 8003e66:	f004 fee0 	bl	8008c2a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	015a      	lsls	r2, r3, #5
 8003e6e:	69bb      	ldr	r3, [r7, #24]
 8003e70:	4413      	add	r3, r2
 8003e72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e76:	461a      	mov	r2, r3
 8003e78:	2340      	movs	r3, #64	; 0x40
 8003e7a:	6093      	str	r3, [r2, #8]
}
 8003e7c:	e2a9      	b.n	80043d2 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	015a      	lsls	r2, r3, #5
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	4413      	add	r3, r2
 8003e86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f003 0308 	and.w	r3, r3, #8
 8003e90:	2b08      	cmp	r3, #8
 8003e92:	d12a      	bne.n	8003eea <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	015a      	lsls	r2, r3, #5
 8003e98:	69bb      	ldr	r3, [r7, #24]
 8003e9a:	4413      	add	r3, r2
 8003e9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	2308      	movs	r3, #8
 8003ea4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	015a      	lsls	r2, r3, #5
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	4413      	add	r3, r2
 8003eae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	697a      	ldr	r2, [r7, #20]
 8003eb6:	0151      	lsls	r1, r2, #5
 8003eb8:	69ba      	ldr	r2, [r7, #24]
 8003eba:	440a      	add	r2, r1
 8003ebc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003ec0:	f043 0302 	orr.w	r3, r3, #2
 8003ec4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	697a      	ldr	r2, [r7, #20]
 8003ecc:	b2d2      	uxtb	r2, r2
 8003ece:	4611      	mov	r1, r2
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f004 feaa 	bl	8008c2a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	212c      	movs	r1, #44	; 0x2c
 8003edc:	fb01 f303 	mul.w	r3, r1, r3
 8003ee0:	4413      	add	r3, r2
 8003ee2:	3361      	adds	r3, #97	; 0x61
 8003ee4:	2205      	movs	r2, #5
 8003ee6:	701a      	strb	r2, [r3, #0]
}
 8003ee8:	e273      	b.n	80043d2 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	015a      	lsls	r2, r3, #5
 8003eee:	69bb      	ldr	r3, [r7, #24]
 8003ef0:	4413      	add	r3, r2
 8003ef2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	f003 0310 	and.w	r3, r3, #16
 8003efc:	2b10      	cmp	r3, #16
 8003efe:	d150      	bne.n	8003fa2 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	212c      	movs	r1, #44	; 0x2c
 8003f06:	fb01 f303 	mul.w	r3, r1, r3
 8003f0a:	4413      	add	r3, r2
 8003f0c:	335c      	adds	r3, #92	; 0x5c
 8003f0e:	2200      	movs	r2, #0
 8003f10:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	212c      	movs	r1, #44	; 0x2c
 8003f18:	fb01 f303 	mul.w	r3, r1, r3
 8003f1c:	4413      	add	r3, r2
 8003f1e:	3361      	adds	r3, #97	; 0x61
 8003f20:	2203      	movs	r2, #3
 8003f22:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	212c      	movs	r1, #44	; 0x2c
 8003f2a:	fb01 f303 	mul.w	r3, r1, r3
 8003f2e:	4413      	add	r3, r2
 8003f30:	333d      	adds	r3, #61	; 0x3d
 8003f32:	781b      	ldrb	r3, [r3, #0]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d112      	bne.n	8003f5e <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	212c      	movs	r1, #44	; 0x2c
 8003f3e:	fb01 f303 	mul.w	r3, r1, r3
 8003f42:	4413      	add	r3, r2
 8003f44:	333c      	adds	r3, #60	; 0x3c
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d108      	bne.n	8003f5e <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	212c      	movs	r1, #44	; 0x2c
 8003f52:	fb01 f303 	mul.w	r3, r1, r3
 8003f56:	4413      	add	r3, r2
 8003f58:	333d      	adds	r3, #61	; 0x3d
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	015a      	lsls	r2, r3, #5
 8003f62:	69bb      	ldr	r3, [r7, #24]
 8003f64:	4413      	add	r3, r2
 8003f66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	0151      	lsls	r1, r2, #5
 8003f70:	69ba      	ldr	r2, [r7, #24]
 8003f72:	440a      	add	r2, r1
 8003f74:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003f78:	f043 0302 	orr.w	r3, r3, #2
 8003f7c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	697a      	ldr	r2, [r7, #20]
 8003f84:	b2d2      	uxtb	r2, r2
 8003f86:	4611      	mov	r1, r2
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f004 fe4e 	bl	8008c2a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	015a      	lsls	r2, r3, #5
 8003f92:	69bb      	ldr	r3, [r7, #24]
 8003f94:	4413      	add	r3, r2
 8003f96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	2310      	movs	r3, #16
 8003f9e:	6093      	str	r3, [r2, #8]
}
 8003fa0:	e217      	b.n	80043d2 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	015a      	lsls	r2, r3, #5
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	4413      	add	r3, r2
 8003faa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fb4:	2b80      	cmp	r3, #128	; 0x80
 8003fb6:	d174      	bne.n	80040a2 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	691b      	ldr	r3, [r3, #16]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d121      	bne.n	8004004 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	212c      	movs	r1, #44	; 0x2c
 8003fc6:	fb01 f303 	mul.w	r3, r1, r3
 8003fca:	4413      	add	r3, r2
 8003fcc:	3361      	adds	r3, #97	; 0x61
 8003fce:	2206      	movs	r2, #6
 8003fd0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	015a      	lsls	r2, r3, #5
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	4413      	add	r3, r2
 8003fda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	697a      	ldr	r2, [r7, #20]
 8003fe2:	0151      	lsls	r1, r2, #5
 8003fe4:	69ba      	ldr	r2, [r7, #24]
 8003fe6:	440a      	add	r2, r1
 8003fe8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003fec:	f043 0302 	orr.w	r3, r3, #2
 8003ff0:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	697a      	ldr	r2, [r7, #20]
 8003ff8:	b2d2      	uxtb	r2, r2
 8003ffa:	4611      	mov	r1, r2
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f004 fe14 	bl	8008c2a <USB_HC_Halt>
 8004002:	e044      	b.n	800408e <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8004004:	687a      	ldr	r2, [r7, #4]
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	212c      	movs	r1, #44	; 0x2c
 800400a:	fb01 f303 	mul.w	r3, r1, r3
 800400e:	4413      	add	r3, r2
 8004010:	335c      	adds	r3, #92	; 0x5c
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	1c5a      	adds	r2, r3, #1
 8004016:	6879      	ldr	r1, [r7, #4]
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	202c      	movs	r0, #44	; 0x2c
 800401c:	fb00 f303 	mul.w	r3, r0, r3
 8004020:	440b      	add	r3, r1
 8004022:	335c      	adds	r3, #92	; 0x5c
 8004024:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	212c      	movs	r1, #44	; 0x2c
 800402c:	fb01 f303 	mul.w	r3, r1, r3
 8004030:	4413      	add	r3, r2
 8004032:	335c      	adds	r3, #92	; 0x5c
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	2b02      	cmp	r3, #2
 8004038:	d920      	bls.n	800407c <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	212c      	movs	r1, #44	; 0x2c
 8004040:	fb01 f303 	mul.w	r3, r1, r3
 8004044:	4413      	add	r3, r2
 8004046:	335c      	adds	r3, #92	; 0x5c
 8004048:	2200      	movs	r2, #0
 800404a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	212c      	movs	r1, #44	; 0x2c
 8004052:	fb01 f303 	mul.w	r3, r1, r3
 8004056:	4413      	add	r3, r2
 8004058:	3360      	adds	r3, #96	; 0x60
 800405a:	2204      	movs	r2, #4
 800405c:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	b2d9      	uxtb	r1, r3
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	202c      	movs	r0, #44	; 0x2c
 8004068:	fb00 f303 	mul.w	r3, r0, r3
 800406c:	4413      	add	r3, r2
 800406e:	3360      	adds	r3, #96	; 0x60
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	461a      	mov	r2, r3
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f00a f961 	bl	800e33c <HAL_HCD_HC_NotifyURBChange_Callback>
 800407a:	e008      	b.n	800408e <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	212c      	movs	r1, #44	; 0x2c
 8004082:	fb01 f303 	mul.w	r3, r1, r3
 8004086:	4413      	add	r3, r2
 8004088:	3360      	adds	r3, #96	; 0x60
 800408a:	2202      	movs	r2, #2
 800408c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	015a      	lsls	r2, r3, #5
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	4413      	add	r3, r2
 8004096:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800409a:	461a      	mov	r2, r3
 800409c:	2380      	movs	r3, #128	; 0x80
 800409e:	6093      	str	r3, [r2, #8]
}
 80040a0:	e197      	b.n	80043d2 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	015a      	lsls	r2, r3, #5
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	4413      	add	r3, r2
 80040aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040b8:	d134      	bne.n	8004124 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	015a      	lsls	r2, r3, #5
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	4413      	add	r3, r2
 80040c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	697a      	ldr	r2, [r7, #20]
 80040ca:	0151      	lsls	r1, r2, #5
 80040cc:	69ba      	ldr	r2, [r7, #24]
 80040ce:	440a      	add	r2, r1
 80040d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80040d4:	f043 0302 	orr.w	r3, r3, #2
 80040d8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	697a      	ldr	r2, [r7, #20]
 80040e0:	b2d2      	uxtb	r2, r2
 80040e2:	4611      	mov	r1, r2
 80040e4:	4618      	mov	r0, r3
 80040e6:	f004 fda0 	bl	8008c2a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	015a      	lsls	r2, r3, #5
 80040ee:	69bb      	ldr	r3, [r7, #24]
 80040f0:	4413      	add	r3, r2
 80040f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040f6:	461a      	mov	r2, r3
 80040f8:	2310      	movs	r3, #16
 80040fa:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	015a      	lsls	r2, r3, #5
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	4413      	add	r3, r2
 8004104:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004108:	461a      	mov	r2, r3
 800410a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800410e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	212c      	movs	r1, #44	; 0x2c
 8004116:	fb01 f303 	mul.w	r3, r1, r3
 800411a:	4413      	add	r3, r2
 800411c:	3361      	adds	r3, #97	; 0x61
 800411e:	2208      	movs	r2, #8
 8004120:	701a      	strb	r2, [r3, #0]
}
 8004122:	e156      	b.n	80043d2 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	015a      	lsls	r2, r3, #5
 8004128:	69bb      	ldr	r3, [r7, #24]
 800412a:	4413      	add	r3, r2
 800412c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	f003 0302 	and.w	r3, r3, #2
 8004136:	2b02      	cmp	r3, #2
 8004138:	f040 814b 	bne.w	80043d2 <HCD_HC_OUT_IRQHandler+0x7f2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	015a      	lsls	r2, r3, #5
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	4413      	add	r3, r2
 8004144:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	697a      	ldr	r2, [r7, #20]
 800414c:	0151      	lsls	r1, r2, #5
 800414e:	69ba      	ldr	r2, [r7, #24]
 8004150:	440a      	add	r2, r1
 8004152:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004156:	f023 0302 	bic.w	r3, r3, #2
 800415a:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	212c      	movs	r1, #44	; 0x2c
 8004162:	fb01 f303 	mul.w	r3, r1, r3
 8004166:	4413      	add	r3, r2
 8004168:	3361      	adds	r3, #97	; 0x61
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d179      	bne.n	8004264 <HCD_HC_OUT_IRQHandler+0x684>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	212c      	movs	r1, #44	; 0x2c
 8004176:	fb01 f303 	mul.w	r3, r1, r3
 800417a:	4413      	add	r3, r2
 800417c:	3360      	adds	r3, #96	; 0x60
 800417e:	2201      	movs	r2, #1
 8004180:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	212c      	movs	r1, #44	; 0x2c
 8004188:	fb01 f303 	mul.w	r3, r1, r3
 800418c:	4413      	add	r3, r2
 800418e:	333f      	adds	r3, #63	; 0x3f
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	2b02      	cmp	r3, #2
 8004194:	d00a      	beq.n	80041ac <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	212c      	movs	r1, #44	; 0x2c
 800419c:	fb01 f303 	mul.w	r3, r1, r3
 80041a0:	4413      	add	r3, r2
 80041a2:	333f      	adds	r3, #63	; 0x3f
 80041a4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80041a6:	2b03      	cmp	r3, #3
 80041a8:	f040 80fc 	bne.w	80043a4 <HCD_HC_OUT_IRQHandler+0x7c4>
        if (hhcd->Init.dma_enable == 1U)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	691b      	ldr	r3, [r3, #16]
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d142      	bne.n	800423a <HCD_HC_OUT_IRQHandler+0x65a>
          if (hhcd->hc[ch_num].xfer_len > 0U)
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	212c      	movs	r1, #44	; 0x2c
 80041ba:	fb01 f303 	mul.w	r3, r1, r3
 80041be:	4413      	add	r3, r2
 80041c0:	334c      	adds	r3, #76	; 0x4c
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	f000 80ed 	beq.w	80043a4 <HCD_HC_OUT_IRQHandler+0x7c4>
            num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	212c      	movs	r1, #44	; 0x2c
 80041d0:	fb01 f303 	mul.w	r3, r1, r3
 80041d4:	4413      	add	r3, r2
 80041d6:	334c      	adds	r3, #76	; 0x4c
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	6879      	ldr	r1, [r7, #4]
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	202c      	movs	r0, #44	; 0x2c
 80041e0:	fb00 f202 	mul.w	r2, r0, r2
 80041e4:	440a      	add	r2, r1
 80041e6:	3240      	adds	r2, #64	; 0x40
 80041e8:	8812      	ldrh	r2, [r2, #0]
 80041ea:	4413      	add	r3, r2
 80041ec:	3b01      	subs	r3, #1
 80041ee:	6879      	ldr	r1, [r7, #4]
 80041f0:	697a      	ldr	r2, [r7, #20]
 80041f2:	202c      	movs	r0, #44	; 0x2c
 80041f4:	fb00 f202 	mul.w	r2, r0, r2
 80041f8:	440a      	add	r2, r1
 80041fa:	3240      	adds	r2, #64	; 0x40
 80041fc:	8812      	ldrh	r2, [r2, #0]
 80041fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8004202:	60fb      	str	r3, [r7, #12]
            if ((num_packets & 1U) != 0U)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f003 0301 	and.w	r3, r3, #1
 800420a:	2b00      	cmp	r3, #0
 800420c:	f000 80ca 	beq.w	80043a4 <HCD_HC_OUT_IRQHandler+0x7c4>
              hhcd->hc[ch_num].toggle_out ^= 1U;
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	212c      	movs	r1, #44	; 0x2c
 8004216:	fb01 f303 	mul.w	r3, r1, r3
 800421a:	4413      	add	r3, r2
 800421c:	3355      	adds	r3, #85	; 0x55
 800421e:	781b      	ldrb	r3, [r3, #0]
 8004220:	f083 0301 	eor.w	r3, r3, #1
 8004224:	b2d8      	uxtb	r0, r3
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	212c      	movs	r1, #44	; 0x2c
 800422c:	fb01 f303 	mul.w	r3, r1, r3
 8004230:	4413      	add	r3, r2
 8004232:	3355      	adds	r3, #85	; 0x55
 8004234:	4602      	mov	r2, r0
 8004236:	701a      	strb	r2, [r3, #0]
 8004238:	e0b4      	b.n	80043a4 <HCD_HC_OUT_IRQHandler+0x7c4>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	212c      	movs	r1, #44	; 0x2c
 8004240:	fb01 f303 	mul.w	r3, r1, r3
 8004244:	4413      	add	r3, r2
 8004246:	3355      	adds	r3, #85	; 0x55
 8004248:	781b      	ldrb	r3, [r3, #0]
 800424a:	f083 0301 	eor.w	r3, r3, #1
 800424e:	b2d8      	uxtb	r0, r3
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	212c      	movs	r1, #44	; 0x2c
 8004256:	fb01 f303 	mul.w	r3, r1, r3
 800425a:	4413      	add	r3, r2
 800425c:	3355      	adds	r3, #85	; 0x55
 800425e:	4602      	mov	r2, r0
 8004260:	701a      	strb	r2, [r3, #0]
 8004262:	e09f      	b.n	80043a4 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	212c      	movs	r1, #44	; 0x2c
 800426a:	fb01 f303 	mul.w	r3, r1, r3
 800426e:	4413      	add	r3, r2
 8004270:	3361      	adds	r3, #97	; 0x61
 8004272:	781b      	ldrb	r3, [r3, #0]
 8004274:	2b03      	cmp	r3, #3
 8004276:	d109      	bne.n	800428c <HCD_HC_OUT_IRQHandler+0x6ac>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	212c      	movs	r1, #44	; 0x2c
 800427e:	fb01 f303 	mul.w	r3, r1, r3
 8004282:	4413      	add	r3, r2
 8004284:	3360      	adds	r3, #96	; 0x60
 8004286:	2202      	movs	r2, #2
 8004288:	701a      	strb	r2, [r3, #0]
 800428a:	e08b      	b.n	80043a4 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	212c      	movs	r1, #44	; 0x2c
 8004292:	fb01 f303 	mul.w	r3, r1, r3
 8004296:	4413      	add	r3, r2
 8004298:	3361      	adds	r3, #97	; 0x61
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	2b04      	cmp	r3, #4
 800429e:	d109      	bne.n	80042b4 <HCD_HC_OUT_IRQHandler+0x6d4>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	212c      	movs	r1, #44	; 0x2c
 80042a6:	fb01 f303 	mul.w	r3, r1, r3
 80042aa:	4413      	add	r3, r2
 80042ac:	3360      	adds	r3, #96	; 0x60
 80042ae:	2202      	movs	r2, #2
 80042b0:	701a      	strb	r2, [r3, #0]
 80042b2:	e077      	b.n	80043a4 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	212c      	movs	r1, #44	; 0x2c
 80042ba:	fb01 f303 	mul.w	r3, r1, r3
 80042be:	4413      	add	r3, r2
 80042c0:	3361      	adds	r3, #97	; 0x61
 80042c2:	781b      	ldrb	r3, [r3, #0]
 80042c4:	2b05      	cmp	r3, #5
 80042c6:	d109      	bne.n	80042dc <HCD_HC_OUT_IRQHandler+0x6fc>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80042c8:	687a      	ldr	r2, [r7, #4]
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	212c      	movs	r1, #44	; 0x2c
 80042ce:	fb01 f303 	mul.w	r3, r1, r3
 80042d2:	4413      	add	r3, r2
 80042d4:	3360      	adds	r3, #96	; 0x60
 80042d6:	2205      	movs	r2, #5
 80042d8:	701a      	strb	r2, [r3, #0]
 80042da:	e063      	b.n	80043a4 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	212c      	movs	r1, #44	; 0x2c
 80042e2:	fb01 f303 	mul.w	r3, r1, r3
 80042e6:	4413      	add	r3, r2
 80042e8:	3361      	adds	r3, #97	; 0x61
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	2b06      	cmp	r3, #6
 80042ee:	d009      	beq.n	8004304 <HCD_HC_OUT_IRQHandler+0x724>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80042f0:	687a      	ldr	r2, [r7, #4]
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	212c      	movs	r1, #44	; 0x2c
 80042f6:	fb01 f303 	mul.w	r3, r1, r3
 80042fa:	4413      	add	r3, r2
 80042fc:	3361      	adds	r3, #97	; 0x61
 80042fe:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004300:	2b08      	cmp	r3, #8
 8004302:	d14f      	bne.n	80043a4 <HCD_HC_OUT_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt++;
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	212c      	movs	r1, #44	; 0x2c
 800430a:	fb01 f303 	mul.w	r3, r1, r3
 800430e:	4413      	add	r3, r2
 8004310:	335c      	adds	r3, #92	; 0x5c
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	1c5a      	adds	r2, r3, #1
 8004316:	6879      	ldr	r1, [r7, #4]
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	202c      	movs	r0, #44	; 0x2c
 800431c:	fb00 f303 	mul.w	r3, r0, r3
 8004320:	440b      	add	r3, r1
 8004322:	335c      	adds	r3, #92	; 0x5c
 8004324:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	212c      	movs	r1, #44	; 0x2c
 800432c:	fb01 f303 	mul.w	r3, r1, r3
 8004330:	4413      	add	r3, r2
 8004332:	335c      	adds	r3, #92	; 0x5c
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	2b02      	cmp	r3, #2
 8004338:	d912      	bls.n	8004360 <HCD_HC_OUT_IRQHandler+0x780>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	212c      	movs	r1, #44	; 0x2c
 8004340:	fb01 f303 	mul.w	r3, r1, r3
 8004344:	4413      	add	r3, r2
 8004346:	335c      	adds	r3, #92	; 0x5c
 8004348:	2200      	movs	r2, #0
 800434a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	212c      	movs	r1, #44	; 0x2c
 8004352:	fb01 f303 	mul.w	r3, r1, r3
 8004356:	4413      	add	r3, r2
 8004358:	3360      	adds	r3, #96	; 0x60
 800435a:	2204      	movs	r2, #4
 800435c:	701a      	strb	r2, [r3, #0]
 800435e:	e021      	b.n	80043a4 <HCD_HC_OUT_IRQHandler+0x7c4>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	212c      	movs	r1, #44	; 0x2c
 8004366:	fb01 f303 	mul.w	r3, r1, r3
 800436a:	4413      	add	r3, r2
 800436c:	3360      	adds	r3, #96	; 0x60
 800436e:	2202      	movs	r2, #2
 8004370:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	015a      	lsls	r2, r3, #5
 8004376:	69bb      	ldr	r3, [r7, #24]
 8004378:	4413      	add	r3, r2
 800437a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004388:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004390:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	015a      	lsls	r2, r3, #5
 8004396:	69bb      	ldr	r3, [r7, #24]
 8004398:	4413      	add	r3, r2
 800439a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800439e:	461a      	mov	r2, r3
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	015a      	lsls	r2, r3, #5
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	4413      	add	r3, r2
 80043ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043b0:	461a      	mov	r2, r3
 80043b2:	2302      	movs	r3, #2
 80043b4:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	b2d9      	uxtb	r1, r3
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	202c      	movs	r0, #44	; 0x2c
 80043c0:	fb00 f303 	mul.w	r3, r0, r3
 80043c4:	4413      	add	r3, r2
 80043c6:	3360      	adds	r3, #96	; 0x60
 80043c8:	781b      	ldrb	r3, [r3, #0]
 80043ca:	461a      	mov	r2, r3
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f009 ffb5 	bl	800e33c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80043d2:	bf00      	nop
 80043d4:	3720      	adds	r7, #32
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}

080043da <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80043da:	b580      	push	{r7, lr}
 80043dc:	b08a      	sub	sp, #40	; 0x28
 80043de:	af00      	add	r7, sp, #0
 80043e0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ea:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	f003 030f 	and.w	r3, r3, #15
 80043fa:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80043fc:	69fb      	ldr	r3, [r7, #28]
 80043fe:	0c5b      	lsrs	r3, r3, #17
 8004400:	f003 030f 	and.w	r3, r3, #15
 8004404:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004406:	69fb      	ldr	r3, [r7, #28]
 8004408:	091b      	lsrs	r3, r3, #4
 800440a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800440e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	2b02      	cmp	r3, #2
 8004414:	d004      	beq.n	8004420 <HCD_RXQLVL_IRQHandler+0x46>
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	2b05      	cmp	r3, #5
 800441a:	f000 80a9 	beq.w	8004570 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800441e:	e0aa      	b.n	8004576 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	2b00      	cmp	r3, #0
 8004424:	f000 80a6 	beq.w	8004574 <HCD_RXQLVL_IRQHandler+0x19a>
 8004428:	687a      	ldr	r2, [r7, #4]
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	212c      	movs	r1, #44	; 0x2c
 800442e:	fb01 f303 	mul.w	r3, r1, r3
 8004432:	4413      	add	r3, r2
 8004434:	3344      	adds	r3, #68	; 0x44
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	2b00      	cmp	r3, #0
 800443a:	f000 809b 	beq.w	8004574 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	69bb      	ldr	r3, [r7, #24]
 8004442:	212c      	movs	r1, #44	; 0x2c
 8004444:	fb01 f303 	mul.w	r3, r1, r3
 8004448:	4413      	add	r3, r2
 800444a:	3350      	adds	r3, #80	; 0x50
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	441a      	add	r2, r3
 8004452:	6879      	ldr	r1, [r7, #4]
 8004454:	69bb      	ldr	r3, [r7, #24]
 8004456:	202c      	movs	r0, #44	; 0x2c
 8004458:	fb00 f303 	mul.w	r3, r0, r3
 800445c:	440b      	add	r3, r1
 800445e:	334c      	adds	r3, #76	; 0x4c
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	429a      	cmp	r2, r3
 8004464:	d87a      	bhi.n	800455c <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6818      	ldr	r0, [r3, #0]
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	69bb      	ldr	r3, [r7, #24]
 800446e:	212c      	movs	r1, #44	; 0x2c
 8004470:	fb01 f303 	mul.w	r3, r1, r3
 8004474:	4413      	add	r3, r2
 8004476:	3344      	adds	r3, #68	; 0x44
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	693a      	ldr	r2, [r7, #16]
 800447c:	b292      	uxth	r2, r2
 800447e:	4619      	mov	r1, r3
 8004480:	f003 ff71 	bl	8008366 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	212c      	movs	r1, #44	; 0x2c
 800448a:	fb01 f303 	mul.w	r3, r1, r3
 800448e:	4413      	add	r3, r2
 8004490:	3344      	adds	r3, #68	; 0x44
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	441a      	add	r2, r3
 8004498:	6879      	ldr	r1, [r7, #4]
 800449a:	69bb      	ldr	r3, [r7, #24]
 800449c:	202c      	movs	r0, #44	; 0x2c
 800449e:	fb00 f303 	mul.w	r3, r0, r3
 80044a2:	440b      	add	r3, r1
 80044a4:	3344      	adds	r3, #68	; 0x44
 80044a6:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	69bb      	ldr	r3, [r7, #24]
 80044ac:	212c      	movs	r1, #44	; 0x2c
 80044ae:	fb01 f303 	mul.w	r3, r1, r3
 80044b2:	4413      	add	r3, r2
 80044b4:	3350      	adds	r3, #80	; 0x50
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	441a      	add	r2, r3
 80044bc:	6879      	ldr	r1, [r7, #4]
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	202c      	movs	r0, #44	; 0x2c
 80044c2:	fb00 f303 	mul.w	r3, r0, r3
 80044c6:	440b      	add	r3, r1
 80044c8:	3350      	adds	r3, #80	; 0x50
 80044ca:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	015a      	lsls	r2, r3, #5
 80044d0:	6a3b      	ldr	r3, [r7, #32]
 80044d2:	4413      	add	r3, r2
 80044d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044d8:	691b      	ldr	r3, [r3, #16]
 80044da:	0cdb      	lsrs	r3, r3, #19
 80044dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044e0:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	69bb      	ldr	r3, [r7, #24]
 80044e6:	212c      	movs	r1, #44	; 0x2c
 80044e8:	fb01 f303 	mul.w	r3, r1, r3
 80044ec:	4413      	add	r3, r2
 80044ee:	3340      	adds	r3, #64	; 0x40
 80044f0:	881b      	ldrh	r3, [r3, #0]
 80044f2:	461a      	mov	r2, r3
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d13c      	bne.n	8004574 <HCD_RXQLVL_IRQHandler+0x19a>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d039      	beq.n	8004574 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	015a      	lsls	r2, r3, #5
 8004504:	6a3b      	ldr	r3, [r7, #32]
 8004506:	4413      	add	r3, r2
 8004508:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004516:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800451e:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004520:	69bb      	ldr	r3, [r7, #24]
 8004522:	015a      	lsls	r2, r3, #5
 8004524:	6a3b      	ldr	r3, [r7, #32]
 8004526:	4413      	add	r3, r2
 8004528:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800452c:	461a      	mov	r2, r3
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	69bb      	ldr	r3, [r7, #24]
 8004536:	212c      	movs	r1, #44	; 0x2c
 8004538:	fb01 f303 	mul.w	r3, r1, r3
 800453c:	4413      	add	r3, r2
 800453e:	3354      	adds	r3, #84	; 0x54
 8004540:	781b      	ldrb	r3, [r3, #0]
 8004542:	f083 0301 	eor.w	r3, r3, #1
 8004546:	b2d8      	uxtb	r0, r3
 8004548:	687a      	ldr	r2, [r7, #4]
 800454a:	69bb      	ldr	r3, [r7, #24]
 800454c:	212c      	movs	r1, #44	; 0x2c
 800454e:	fb01 f303 	mul.w	r3, r1, r3
 8004552:	4413      	add	r3, r2
 8004554:	3354      	adds	r3, #84	; 0x54
 8004556:	4602      	mov	r2, r0
 8004558:	701a      	strb	r2, [r3, #0]
      break;
 800455a:	e00b      	b.n	8004574 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 800455c:	687a      	ldr	r2, [r7, #4]
 800455e:	69bb      	ldr	r3, [r7, #24]
 8004560:	212c      	movs	r1, #44	; 0x2c
 8004562:	fb01 f303 	mul.w	r3, r1, r3
 8004566:	4413      	add	r3, r2
 8004568:	3360      	adds	r3, #96	; 0x60
 800456a:	2204      	movs	r2, #4
 800456c:	701a      	strb	r2, [r3, #0]
      break;
 800456e:	e001      	b.n	8004574 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8004570:	bf00      	nop
 8004572:	e000      	b.n	8004576 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8004574:	bf00      	nop
  }
}
 8004576:	bf00      	nop
 8004578:	3728      	adds	r7, #40	; 0x28
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}

0800457e <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800457e:	b580      	push	{r7, lr}
 8004580:	b086      	sub	sp, #24
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80045aa:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d10b      	bne.n	80045ce <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f003 0301 	and.w	r3, r3, #1
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d102      	bne.n	80045c6 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f009 fe9f 	bl	800e304 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	f043 0302 	orr.w	r3, r3, #2
 80045cc:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f003 0308 	and.w	r3, r3, #8
 80045d4:	2b08      	cmp	r3, #8
 80045d6:	d132      	bne.n	800463e <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	f043 0308 	orr.w	r3, r3, #8
 80045de:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f003 0304 	and.w	r3, r3, #4
 80045e6:	2b04      	cmp	r3, #4
 80045e8:	d126      	bne.n	8004638 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	2b02      	cmp	r3, #2
 80045f0:	d113      	bne.n	800461a <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80045f8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80045fc:	d106      	bne.n	800460c <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	2102      	movs	r1, #2
 8004604:	4618      	mov	r0, r3
 8004606:	f003 ffe9 	bl	80085dc <USB_InitFSLSPClkSel>
 800460a:	e011      	b.n	8004630 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	2101      	movs	r1, #1
 8004612:	4618      	mov	r0, r3
 8004614:	f003 ffe2 	bl	80085dc <USB_InitFSLSPClkSel>
 8004618:	e00a      	b.n	8004630 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	2b01      	cmp	r3, #1
 8004620:	d106      	bne.n	8004630 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004628:	461a      	mov	r2, r3
 800462a:	f64e 2360 	movw	r3, #60000	; 0xea60
 800462e:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f009 fe95 	bl	800e360 <HAL_HCD_PortEnabled_Callback>
 8004636:	e002      	b.n	800463e <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f009 fe9f 	bl	800e37c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	f003 0320 	and.w	r3, r3, #32
 8004644:	2b20      	cmp	r3, #32
 8004646:	d103      	bne.n	8004650 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	f043 0320 	orr.w	r3, r3, #32
 800464e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004656:	461a      	mov	r2, r3
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	6013      	str	r3, [r2, #0]
}
 800465c:	bf00      	nop
 800465e:	3718      	adds	r7, #24
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d101      	bne.n	8004676 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e12b      	b.n	80048ce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800467c:	b2db      	uxtb	r3, r3
 800467e:	2b00      	cmp	r3, #0
 8004680:	d106      	bne.n	8004690 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f7fd fc4e 	bl	8001f2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2224      	movs	r2, #36	; 0x24
 8004694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f022 0201 	bic.w	r2, r2, #1
 80046a6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80046c6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80046c8:	f002 fb26 	bl	8006d18 <HAL_RCC_GetPCLK1Freq>
 80046cc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	4a81      	ldr	r2, [pc, #516]	; (80048d8 <HAL_I2C_Init+0x274>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d807      	bhi.n	80046e8 <HAL_I2C_Init+0x84>
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	4a80      	ldr	r2, [pc, #512]	; (80048dc <HAL_I2C_Init+0x278>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	bf94      	ite	ls
 80046e0:	2301      	movls	r3, #1
 80046e2:	2300      	movhi	r3, #0
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	e006      	b.n	80046f6 <HAL_I2C_Init+0x92>
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	4a7d      	ldr	r2, [pc, #500]	; (80048e0 <HAL_I2C_Init+0x27c>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	bf94      	ite	ls
 80046f0:	2301      	movls	r3, #1
 80046f2:	2300      	movhi	r3, #0
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d001      	beq.n	80046fe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e0e7      	b.n	80048ce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	4a78      	ldr	r2, [pc, #480]	; (80048e4 <HAL_I2C_Init+0x280>)
 8004702:	fba2 2303 	umull	r2, r3, r2, r3
 8004706:	0c9b      	lsrs	r3, r3, #18
 8004708:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68ba      	ldr	r2, [r7, #8]
 800471a:	430a      	orrs	r2, r1
 800471c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	6a1b      	ldr	r3, [r3, #32]
 8004724:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	4a6a      	ldr	r2, [pc, #424]	; (80048d8 <HAL_I2C_Init+0x274>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d802      	bhi.n	8004738 <HAL_I2C_Init+0xd4>
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	3301      	adds	r3, #1
 8004736:	e009      	b.n	800474c <HAL_I2C_Init+0xe8>
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800473e:	fb02 f303 	mul.w	r3, r2, r3
 8004742:	4a69      	ldr	r2, [pc, #420]	; (80048e8 <HAL_I2C_Init+0x284>)
 8004744:	fba2 2303 	umull	r2, r3, r2, r3
 8004748:	099b      	lsrs	r3, r3, #6
 800474a:	3301      	adds	r3, #1
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	6812      	ldr	r2, [r2, #0]
 8004750:	430b      	orrs	r3, r1
 8004752:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	69db      	ldr	r3, [r3, #28]
 800475a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800475e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	495c      	ldr	r1, [pc, #368]	; (80048d8 <HAL_I2C_Init+0x274>)
 8004768:	428b      	cmp	r3, r1
 800476a:	d819      	bhi.n	80047a0 <HAL_I2C_Init+0x13c>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	1e59      	subs	r1, r3, #1
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	005b      	lsls	r3, r3, #1
 8004776:	fbb1 f3f3 	udiv	r3, r1, r3
 800477a:	1c59      	adds	r1, r3, #1
 800477c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004780:	400b      	ands	r3, r1
 8004782:	2b00      	cmp	r3, #0
 8004784:	d00a      	beq.n	800479c <HAL_I2C_Init+0x138>
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	1e59      	subs	r1, r3, #1
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	fbb1 f3f3 	udiv	r3, r1, r3
 8004794:	3301      	adds	r3, #1
 8004796:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800479a:	e051      	b.n	8004840 <HAL_I2C_Init+0x1dc>
 800479c:	2304      	movs	r3, #4
 800479e:	e04f      	b.n	8004840 <HAL_I2C_Init+0x1dc>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d111      	bne.n	80047cc <HAL_I2C_Init+0x168>
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	1e58      	subs	r0, r3, #1
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6859      	ldr	r1, [r3, #4]
 80047b0:	460b      	mov	r3, r1
 80047b2:	005b      	lsls	r3, r3, #1
 80047b4:	440b      	add	r3, r1
 80047b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80047ba:	3301      	adds	r3, #1
 80047bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	bf0c      	ite	eq
 80047c4:	2301      	moveq	r3, #1
 80047c6:	2300      	movne	r3, #0
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	e012      	b.n	80047f2 <HAL_I2C_Init+0x18e>
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	1e58      	subs	r0, r3, #1
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6859      	ldr	r1, [r3, #4]
 80047d4:	460b      	mov	r3, r1
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	440b      	add	r3, r1
 80047da:	0099      	lsls	r1, r3, #2
 80047dc:	440b      	add	r3, r1
 80047de:	fbb0 f3f3 	udiv	r3, r0, r3
 80047e2:	3301      	adds	r3, #1
 80047e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	bf0c      	ite	eq
 80047ec:	2301      	moveq	r3, #1
 80047ee:	2300      	movne	r3, #0
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d001      	beq.n	80047fa <HAL_I2C_Init+0x196>
 80047f6:	2301      	movs	r3, #1
 80047f8:	e022      	b.n	8004840 <HAL_I2C_Init+0x1dc>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d10e      	bne.n	8004820 <HAL_I2C_Init+0x1bc>
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	1e58      	subs	r0, r3, #1
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6859      	ldr	r1, [r3, #4]
 800480a:	460b      	mov	r3, r1
 800480c:	005b      	lsls	r3, r3, #1
 800480e:	440b      	add	r3, r1
 8004810:	fbb0 f3f3 	udiv	r3, r0, r3
 8004814:	3301      	adds	r3, #1
 8004816:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800481a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800481e:	e00f      	b.n	8004840 <HAL_I2C_Init+0x1dc>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	1e58      	subs	r0, r3, #1
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6859      	ldr	r1, [r3, #4]
 8004828:	460b      	mov	r3, r1
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	440b      	add	r3, r1
 800482e:	0099      	lsls	r1, r3, #2
 8004830:	440b      	add	r3, r1
 8004832:	fbb0 f3f3 	udiv	r3, r0, r3
 8004836:	3301      	adds	r3, #1
 8004838:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800483c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004840:	6879      	ldr	r1, [r7, #4]
 8004842:	6809      	ldr	r1, [r1, #0]
 8004844:	4313      	orrs	r3, r2
 8004846:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	69da      	ldr	r2, [r3, #28]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6a1b      	ldr	r3, [r3, #32]
 800485a:	431a      	orrs	r2, r3
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	430a      	orrs	r2, r1
 8004862:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800486e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	6911      	ldr	r1, [r2, #16]
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	68d2      	ldr	r2, [r2, #12]
 800487a:	4311      	orrs	r1, r2
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	6812      	ldr	r2, [r2, #0]
 8004880:	430b      	orrs	r3, r1
 8004882:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	695a      	ldr	r2, [r3, #20]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	699b      	ldr	r3, [r3, #24]
 8004896:	431a      	orrs	r2, r3
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	430a      	orrs	r2, r1
 800489e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f042 0201 	orr.w	r2, r2, #1
 80048ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2220      	movs	r2, #32
 80048ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2200      	movs	r2, #0
 80048c2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3710      	adds	r7, #16
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	000186a0 	.word	0x000186a0
 80048dc:	001e847f 	.word	0x001e847f
 80048e0:	003d08ff 	.word	0x003d08ff
 80048e4:	431bde83 	.word	0x431bde83
 80048e8:	10624dd3 	.word	0x10624dd3

080048ec <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b088      	sub	sp, #32
 80048f0:	af02      	add	r7, sp, #8
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	607a      	str	r2, [r7, #4]
 80048f6:	461a      	mov	r2, r3
 80048f8:	460b      	mov	r3, r1
 80048fa:	817b      	strh	r3, [r7, #10]
 80048fc:	4613      	mov	r3, r2
 80048fe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004900:	f7fd fdf2 	bl	80024e8 <HAL_GetTick>
 8004904:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800490c:	b2db      	uxtb	r3, r3
 800490e:	2b20      	cmp	r3, #32
 8004910:	f040 80e0 	bne.w	8004ad4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	9300      	str	r3, [sp, #0]
 8004918:	2319      	movs	r3, #25
 800491a:	2201      	movs	r2, #1
 800491c:	4970      	ldr	r1, [pc, #448]	; (8004ae0 <HAL_I2C_Master_Transmit+0x1f4>)
 800491e:	68f8      	ldr	r0, [r7, #12]
 8004920:	f000 ff30 	bl	8005784 <I2C_WaitOnFlagUntilTimeout>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d001      	beq.n	800492e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800492a:	2302      	movs	r3, #2
 800492c:	e0d3      	b.n	8004ad6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004934:	2b01      	cmp	r3, #1
 8004936:	d101      	bne.n	800493c <HAL_I2C_Master_Transmit+0x50>
 8004938:	2302      	movs	r3, #2
 800493a:	e0cc      	b.n	8004ad6 <HAL_I2C_Master_Transmit+0x1ea>
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0301 	and.w	r3, r3, #1
 800494e:	2b01      	cmp	r3, #1
 8004950:	d007      	beq.n	8004962 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f042 0201 	orr.w	r2, r2, #1
 8004960:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004970:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2221      	movs	r2, #33	; 0x21
 8004976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2210      	movs	r2, #16
 800497e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2200      	movs	r2, #0
 8004986:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	893a      	ldrh	r2, [r7, #8]
 8004992:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004998:	b29a      	uxth	r2, r3
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	4a50      	ldr	r2, [pc, #320]	; (8004ae4 <HAL_I2C_Master_Transmit+0x1f8>)
 80049a2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80049a4:	8979      	ldrh	r1, [r7, #10]
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	6a3a      	ldr	r2, [r7, #32]
 80049aa:	68f8      	ldr	r0, [r7, #12]
 80049ac:	f000 fcea 	bl	8005384 <I2C_MasterRequestWrite>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d001      	beq.n	80049ba <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e08d      	b.n	8004ad6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049ba:	2300      	movs	r3, #0
 80049bc:	613b      	str	r3, [r7, #16]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	695b      	ldr	r3, [r3, #20]
 80049c4:	613b      	str	r3, [r7, #16]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	699b      	ldr	r3, [r3, #24]
 80049cc:	613b      	str	r3, [r7, #16]
 80049ce:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80049d0:	e066      	b.n	8004aa0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049d2:	697a      	ldr	r2, [r7, #20]
 80049d4:	6a39      	ldr	r1, [r7, #32]
 80049d6:	68f8      	ldr	r0, [r7, #12]
 80049d8:	f000 ffaa 	bl	8005930 <I2C_WaitOnTXEFlagUntilTimeout>
 80049dc:	4603      	mov	r3, r0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d00d      	beq.n	80049fe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e6:	2b04      	cmp	r3, #4
 80049e8:	d107      	bne.n	80049fa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e06b      	b.n	8004ad6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a02:	781a      	ldrb	r2, [r3, #0]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0e:	1c5a      	adds	r2, r3, #1
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	b29a      	uxth	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a26:	3b01      	subs	r3, #1
 8004a28:	b29a      	uxth	r2, r3
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	695b      	ldr	r3, [r3, #20]
 8004a34:	f003 0304 	and.w	r3, r3, #4
 8004a38:	2b04      	cmp	r3, #4
 8004a3a:	d11b      	bne.n	8004a74 <HAL_I2C_Master_Transmit+0x188>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d017      	beq.n	8004a74 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a48:	781a      	ldrb	r2, [r3, #0]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a54:	1c5a      	adds	r2, r3, #1
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	3b01      	subs	r3, #1
 8004a62:	b29a      	uxth	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	b29a      	uxth	r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a74:	697a      	ldr	r2, [r7, #20]
 8004a76:	6a39      	ldr	r1, [r7, #32]
 8004a78:	68f8      	ldr	r0, [r7, #12]
 8004a7a:	f000 ff9a 	bl	80059b2 <I2C_WaitOnBTFFlagUntilTimeout>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d00d      	beq.n	8004aa0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a88:	2b04      	cmp	r3, #4
 8004a8a:	d107      	bne.n	8004a9c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a9a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e01a      	b.n	8004ad6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d194      	bne.n	80049d2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ab6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2220      	movs	r2, #32
 8004abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	e000      	b.n	8004ad6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004ad4:	2302      	movs	r3, #2
  }
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3718      	adds	r7, #24
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	00100002 	.word	0x00100002
 8004ae4:	ffff0000 	.word	0xffff0000

08004ae8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b088      	sub	sp, #32
 8004aec:	af02      	add	r7, sp, #8
 8004aee:	60f8      	str	r0, [r7, #12]
 8004af0:	4608      	mov	r0, r1
 8004af2:	4611      	mov	r1, r2
 8004af4:	461a      	mov	r2, r3
 8004af6:	4603      	mov	r3, r0
 8004af8:	817b      	strh	r3, [r7, #10]
 8004afa:	460b      	mov	r3, r1
 8004afc:	813b      	strh	r3, [r7, #8]
 8004afe:	4613      	mov	r3, r2
 8004b00:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b02:	f7fd fcf1 	bl	80024e8 <HAL_GetTick>
 8004b06:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	2b20      	cmp	r3, #32
 8004b12:	f040 80d9 	bne.w	8004cc8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	9300      	str	r3, [sp, #0]
 8004b1a:	2319      	movs	r3, #25
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	496d      	ldr	r1, [pc, #436]	; (8004cd4 <HAL_I2C_Mem_Write+0x1ec>)
 8004b20:	68f8      	ldr	r0, [r7, #12]
 8004b22:	f000 fe2f 	bl	8005784 <I2C_WaitOnFlagUntilTimeout>
 8004b26:	4603      	mov	r3, r0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d001      	beq.n	8004b30 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004b2c:	2302      	movs	r3, #2
 8004b2e:	e0cc      	b.n	8004cca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d101      	bne.n	8004b3e <HAL_I2C_Mem_Write+0x56>
 8004b3a:	2302      	movs	r3, #2
 8004b3c:	e0c5      	b.n	8004cca <HAL_I2C_Mem_Write+0x1e2>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2201      	movs	r2, #1
 8004b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 0301 	and.w	r3, r3, #1
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d007      	beq.n	8004b64 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f042 0201 	orr.w	r2, r2, #1
 8004b62:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b72:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2221      	movs	r2, #33	; 0x21
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2240      	movs	r2, #64	; 0x40
 8004b80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	6a3a      	ldr	r2, [r7, #32]
 8004b8e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004b94:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	4a4d      	ldr	r2, [pc, #308]	; (8004cd8 <HAL_I2C_Mem_Write+0x1f0>)
 8004ba4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ba6:	88f8      	ldrh	r0, [r7, #6]
 8004ba8:	893a      	ldrh	r2, [r7, #8]
 8004baa:	8979      	ldrh	r1, [r7, #10]
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	9301      	str	r3, [sp, #4]
 8004bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bb2:	9300      	str	r3, [sp, #0]
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	68f8      	ldr	r0, [r7, #12]
 8004bb8:	f000 fc66 	bl	8005488 <I2C_RequestMemoryWrite>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d052      	beq.n	8004c68 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e081      	b.n	8004cca <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bc6:	697a      	ldr	r2, [r7, #20]
 8004bc8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004bca:	68f8      	ldr	r0, [r7, #12]
 8004bcc:	f000 feb0 	bl	8005930 <I2C_WaitOnTXEFlagUntilTimeout>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d00d      	beq.n	8004bf2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bda:	2b04      	cmp	r3, #4
 8004bdc:	d107      	bne.n	8004bee <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e06b      	b.n	8004cca <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf6:	781a      	ldrb	r2, [r3, #0]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c02:	1c5a      	adds	r2, r3, #1
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c0c:	3b01      	subs	r3, #1
 8004c0e:	b29a      	uxth	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	3b01      	subs	r3, #1
 8004c1c:	b29a      	uxth	r2, r3
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	695b      	ldr	r3, [r3, #20]
 8004c28:	f003 0304 	and.w	r3, r3, #4
 8004c2c:	2b04      	cmp	r3, #4
 8004c2e:	d11b      	bne.n	8004c68 <HAL_I2C_Mem_Write+0x180>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d017      	beq.n	8004c68 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3c:	781a      	ldrb	r2, [r3, #0]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c48:	1c5a      	adds	r2, r3, #1
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c52:	3b01      	subs	r3, #1
 8004c54:	b29a      	uxth	r2, r3
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	3b01      	subs	r3, #1
 8004c62:	b29a      	uxth	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1aa      	bne.n	8004bc6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c70:	697a      	ldr	r2, [r7, #20]
 8004c72:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c74:	68f8      	ldr	r0, [r7, #12]
 8004c76:	f000 fe9c 	bl	80059b2 <I2C_WaitOnBTFFlagUntilTimeout>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d00d      	beq.n	8004c9c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c84:	2b04      	cmp	r3, #4
 8004c86:	d107      	bne.n	8004c98 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c96:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e016      	b.n	8004cca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004caa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	e000      	b.n	8004cca <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004cc8:	2302      	movs	r3, #2
  }
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3718      	adds	r7, #24
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	00100002 	.word	0x00100002
 8004cd8:	ffff0000 	.word	0xffff0000

08004cdc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b08c      	sub	sp, #48	; 0x30
 8004ce0:	af02      	add	r7, sp, #8
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	4608      	mov	r0, r1
 8004ce6:	4611      	mov	r1, r2
 8004ce8:	461a      	mov	r2, r3
 8004cea:	4603      	mov	r3, r0
 8004cec:	817b      	strh	r3, [r7, #10]
 8004cee:	460b      	mov	r3, r1
 8004cf0:	813b      	strh	r3, [r7, #8]
 8004cf2:	4613      	mov	r3, r2
 8004cf4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004cf6:	f7fd fbf7 	bl	80024e8 <HAL_GetTick>
 8004cfa:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	2b20      	cmp	r3, #32
 8004d06:	f040 8208 	bne.w	800511a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d0c:	9300      	str	r3, [sp, #0]
 8004d0e:	2319      	movs	r3, #25
 8004d10:	2201      	movs	r2, #1
 8004d12:	497b      	ldr	r1, [pc, #492]	; (8004f00 <HAL_I2C_Mem_Read+0x224>)
 8004d14:	68f8      	ldr	r0, [r7, #12]
 8004d16:	f000 fd35 	bl	8005784 <I2C_WaitOnFlagUntilTimeout>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d001      	beq.n	8004d24 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004d20:	2302      	movs	r3, #2
 8004d22:	e1fb      	b.n	800511c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d101      	bne.n	8004d32 <HAL_I2C_Mem_Read+0x56>
 8004d2e:	2302      	movs	r3, #2
 8004d30:	e1f4      	b.n	800511c <HAL_I2C_Mem_Read+0x440>
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2201      	movs	r2, #1
 8004d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 0301 	and.w	r3, r3, #1
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d007      	beq.n	8004d58 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f042 0201 	orr.w	r2, r2, #1
 8004d56:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d66:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2222      	movs	r2, #34	; 0x22
 8004d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2240      	movs	r2, #64	; 0x40
 8004d74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d82:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004d88:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d8e:	b29a      	uxth	r2, r3
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	4a5b      	ldr	r2, [pc, #364]	; (8004f04 <HAL_I2C_Mem_Read+0x228>)
 8004d98:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004d9a:	88f8      	ldrh	r0, [r7, #6]
 8004d9c:	893a      	ldrh	r2, [r7, #8]
 8004d9e:	8979      	ldrh	r1, [r7, #10]
 8004da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da2:	9301      	str	r3, [sp, #4]
 8004da4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004da6:	9300      	str	r3, [sp, #0]
 8004da8:	4603      	mov	r3, r0
 8004daa:	68f8      	ldr	r0, [r7, #12]
 8004dac:	f000 fc02 	bl	80055b4 <I2C_RequestMemoryRead>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d001      	beq.n	8004dba <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	e1b0      	b.n	800511c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d113      	bne.n	8004dea <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	623b      	str	r3, [r7, #32]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	695b      	ldr	r3, [r3, #20]
 8004dcc:	623b      	str	r3, [r7, #32]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	699b      	ldr	r3, [r3, #24]
 8004dd4:	623b      	str	r3, [r7, #32]
 8004dd6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004de6:	601a      	str	r2, [r3, #0]
 8004de8:	e184      	b.n	80050f4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d11b      	bne.n	8004e2a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e00:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e02:	2300      	movs	r3, #0
 8004e04:	61fb      	str	r3, [r7, #28]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	695b      	ldr	r3, [r3, #20]
 8004e0c:	61fb      	str	r3, [r7, #28]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	699b      	ldr	r3, [r3, #24]
 8004e14:	61fb      	str	r3, [r7, #28]
 8004e16:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e26:	601a      	str	r2, [r3, #0]
 8004e28:	e164      	b.n	80050f4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e2e:	2b02      	cmp	r3, #2
 8004e30:	d11b      	bne.n	8004e6a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e40:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e50:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e52:	2300      	movs	r3, #0
 8004e54:	61bb      	str	r3, [r7, #24]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	695b      	ldr	r3, [r3, #20]
 8004e5c:	61bb      	str	r3, [r7, #24]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	61bb      	str	r3, [r7, #24]
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	e144      	b.n	80050f4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	617b      	str	r3, [r7, #20]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	695b      	ldr	r3, [r3, #20]
 8004e74:	617b      	str	r3, [r7, #20]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	699b      	ldr	r3, [r3, #24]
 8004e7c:	617b      	str	r3, [r7, #20]
 8004e7e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004e80:	e138      	b.n	80050f4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e86:	2b03      	cmp	r3, #3
 8004e88:	f200 80f1 	bhi.w	800506e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d123      	bne.n	8004edc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e96:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004e98:	68f8      	ldr	r0, [r7, #12]
 8004e9a:	f000 fdcb 	bl	8005a34 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d001      	beq.n	8004ea8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e139      	b.n	800511c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	691a      	ldr	r2, [r3, #16]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb2:	b2d2      	uxtb	r2, r2
 8004eb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eba:	1c5a      	adds	r2, r3, #1
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	3b01      	subs	r3, #1
 8004ed4:	b29a      	uxth	r2, r3
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004eda:	e10b      	b.n	80050f4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d14e      	bne.n	8004f82 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee6:	9300      	str	r3, [sp, #0]
 8004ee8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eea:	2200      	movs	r2, #0
 8004eec:	4906      	ldr	r1, [pc, #24]	; (8004f08 <HAL_I2C_Mem_Read+0x22c>)
 8004eee:	68f8      	ldr	r0, [r7, #12]
 8004ef0:	f000 fc48 	bl	8005784 <I2C_WaitOnFlagUntilTimeout>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d008      	beq.n	8004f0c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e10e      	b.n	800511c <HAL_I2C_Mem_Read+0x440>
 8004efe:	bf00      	nop
 8004f00:	00100002 	.word	0x00100002
 8004f04:	ffff0000 	.word	0xffff0000
 8004f08:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f1a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	691a      	ldr	r2, [r3, #16]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f26:	b2d2      	uxtb	r2, r2
 8004f28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f2e:	1c5a      	adds	r2, r3, #1
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f38:	3b01      	subs	r3, #1
 8004f3a:	b29a      	uxth	r2, r3
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	3b01      	subs	r3, #1
 8004f48:	b29a      	uxth	r2, r3
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	691a      	ldr	r2, [r3, #16]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f58:	b2d2      	uxtb	r2, r2
 8004f5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f60:	1c5a      	adds	r2, r3, #1
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	b29a      	uxth	r2, r3
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004f80:	e0b8      	b.n	80050f4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f84:	9300      	str	r3, [sp, #0]
 8004f86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f88:	2200      	movs	r2, #0
 8004f8a:	4966      	ldr	r1, [pc, #408]	; (8005124 <HAL_I2C_Mem_Read+0x448>)
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f000 fbf9 	bl	8005784 <I2C_WaitOnFlagUntilTimeout>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d001      	beq.n	8004f9c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e0bf      	b.n	800511c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004faa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	691a      	ldr	r2, [r3, #16]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb6:	b2d2      	uxtb	r2, r2
 8004fb8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fbe:	1c5a      	adds	r2, r3, #1
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fc8:	3b01      	subs	r3, #1
 8004fca:	b29a      	uxth	r2, r3
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	3b01      	subs	r3, #1
 8004fd8:	b29a      	uxth	r2, r3
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe0:	9300      	str	r3, [sp, #0]
 8004fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	494f      	ldr	r1, [pc, #316]	; (8005124 <HAL_I2C_Mem_Read+0x448>)
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	f000 fbcb 	bl	8005784 <I2C_WaitOnFlagUntilTimeout>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d001      	beq.n	8004ff8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e091      	b.n	800511c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005006:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	691a      	ldr	r2, [r3, #16]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005012:	b2d2      	uxtb	r2, r2
 8005014:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800501a:	1c5a      	adds	r2, r3, #1
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005024:	3b01      	subs	r3, #1
 8005026:	b29a      	uxth	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005030:	b29b      	uxth	r3, r3
 8005032:	3b01      	subs	r3, #1
 8005034:	b29a      	uxth	r2, r3
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	691a      	ldr	r2, [r3, #16]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005044:	b2d2      	uxtb	r2, r2
 8005046:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800504c:	1c5a      	adds	r2, r3, #1
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005056:	3b01      	subs	r3, #1
 8005058:	b29a      	uxth	r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005062:	b29b      	uxth	r3, r3
 8005064:	3b01      	subs	r3, #1
 8005066:	b29a      	uxth	r2, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800506c:	e042      	b.n	80050f4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800506e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005070:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005072:	68f8      	ldr	r0, [r7, #12]
 8005074:	f000 fcde 	bl	8005a34 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005078:	4603      	mov	r3, r0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d001      	beq.n	8005082 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e04c      	b.n	800511c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	691a      	ldr	r2, [r3, #16]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800508c:	b2d2      	uxtb	r2, r2
 800508e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005094:	1c5a      	adds	r2, r3, #1
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800509e:	3b01      	subs	r3, #1
 80050a0:	b29a      	uxth	r2, r3
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	3b01      	subs	r3, #1
 80050ae:	b29a      	uxth	r2, r3
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	695b      	ldr	r3, [r3, #20]
 80050ba:	f003 0304 	and.w	r3, r3, #4
 80050be:	2b04      	cmp	r3, #4
 80050c0:	d118      	bne.n	80050f4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	691a      	ldr	r2, [r3, #16]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050cc:	b2d2      	uxtb	r2, r2
 80050ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d4:	1c5a      	adds	r2, r3, #1
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050de:	3b01      	subs	r3, #1
 80050e0:	b29a      	uxth	r2, r3
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050ea:	b29b      	uxth	r3, r3
 80050ec:	3b01      	subs	r3, #1
 80050ee:	b29a      	uxth	r2, r3
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	f47f aec2 	bne.w	8004e82 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2220      	movs	r2, #32
 8005102:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2200      	movs	r2, #0
 800510a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2200      	movs	r2, #0
 8005112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005116:	2300      	movs	r3, #0
 8005118:	e000      	b.n	800511c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800511a:	2302      	movs	r3, #2
  }
}
 800511c:	4618      	mov	r0, r3
 800511e:	3728      	adds	r7, #40	; 0x28
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}
 8005124:	00010004 	.word	0x00010004

08005128 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b08a      	sub	sp, #40	; 0x28
 800512c:	af02      	add	r7, sp, #8
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	607a      	str	r2, [r7, #4]
 8005132:	603b      	str	r3, [r7, #0]
 8005134:	460b      	mov	r3, r1
 8005136:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005138:	f7fd f9d6 	bl	80024e8 <HAL_GetTick>
 800513c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800513e:	2301      	movs	r3, #1
 8005140:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005148:	b2db      	uxtb	r3, r3
 800514a:	2b20      	cmp	r3, #32
 800514c:	f040 8111 	bne.w	8005372 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	9300      	str	r3, [sp, #0]
 8005154:	2319      	movs	r3, #25
 8005156:	2201      	movs	r2, #1
 8005158:	4988      	ldr	r1, [pc, #544]	; (800537c <HAL_I2C_IsDeviceReady+0x254>)
 800515a:	68f8      	ldr	r0, [r7, #12]
 800515c:	f000 fb12 	bl	8005784 <I2C_WaitOnFlagUntilTimeout>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d001      	beq.n	800516a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005166:	2302      	movs	r3, #2
 8005168:	e104      	b.n	8005374 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005170:	2b01      	cmp	r3, #1
 8005172:	d101      	bne.n	8005178 <HAL_I2C_IsDeviceReady+0x50>
 8005174:	2302      	movs	r3, #2
 8005176:	e0fd      	b.n	8005374 <HAL_I2C_IsDeviceReady+0x24c>
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2201      	movs	r2, #1
 800517c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f003 0301 	and.w	r3, r3, #1
 800518a:	2b01      	cmp	r3, #1
 800518c:	d007      	beq.n	800519e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f042 0201 	orr.w	r2, r2, #1
 800519c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2224      	movs	r2, #36	; 0x24
 80051b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2200      	movs	r2, #0
 80051ba:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	4a70      	ldr	r2, [pc, #448]	; (8005380 <HAL_I2C_IsDeviceReady+0x258>)
 80051c0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051d0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80051d2:	69fb      	ldr	r3, [r7, #28]
 80051d4:	9300      	str	r3, [sp, #0]
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	2200      	movs	r2, #0
 80051da:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80051de:	68f8      	ldr	r0, [r7, #12]
 80051e0:	f000 fad0 	bl	8005784 <I2C_WaitOnFlagUntilTimeout>
 80051e4:	4603      	mov	r3, r0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00d      	beq.n	8005206 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051f8:	d103      	bne.n	8005202 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005200:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8005202:	2303      	movs	r3, #3
 8005204:	e0b6      	b.n	8005374 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005206:	897b      	ldrh	r3, [r7, #10]
 8005208:	b2db      	uxtb	r3, r3
 800520a:	461a      	mov	r2, r3
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005214:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005216:	f7fd f967 	bl	80024e8 <HAL_GetTick>
 800521a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	695b      	ldr	r3, [r3, #20]
 8005222:	f003 0302 	and.w	r3, r3, #2
 8005226:	2b02      	cmp	r3, #2
 8005228:	bf0c      	ite	eq
 800522a:	2301      	moveq	r3, #1
 800522c:	2300      	movne	r3, #0
 800522e:	b2db      	uxtb	r3, r3
 8005230:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	695b      	ldr	r3, [r3, #20]
 8005238:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800523c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005240:	bf0c      	ite	eq
 8005242:	2301      	moveq	r3, #1
 8005244:	2300      	movne	r3, #0
 8005246:	b2db      	uxtb	r3, r3
 8005248:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800524a:	e025      	b.n	8005298 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800524c:	f7fd f94c 	bl	80024e8 <HAL_GetTick>
 8005250:	4602      	mov	r2, r0
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	1ad3      	subs	r3, r2, r3
 8005256:	683a      	ldr	r2, [r7, #0]
 8005258:	429a      	cmp	r2, r3
 800525a:	d302      	bcc.n	8005262 <HAL_I2C_IsDeviceReady+0x13a>
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d103      	bne.n	800526a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	22a0      	movs	r2, #160	; 0xa0
 8005266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	695b      	ldr	r3, [r3, #20]
 8005270:	f003 0302 	and.w	r3, r3, #2
 8005274:	2b02      	cmp	r3, #2
 8005276:	bf0c      	ite	eq
 8005278:	2301      	moveq	r3, #1
 800527a:	2300      	movne	r3, #0
 800527c:	b2db      	uxtb	r3, r3
 800527e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	695b      	ldr	r3, [r3, #20]
 8005286:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800528a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800528e:	bf0c      	ite	eq
 8005290:	2301      	moveq	r3, #1
 8005292:	2300      	movne	r3, #0
 8005294:	b2db      	uxtb	r3, r3
 8005296:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	2ba0      	cmp	r3, #160	; 0xa0
 80052a2:	d005      	beq.n	80052b0 <HAL_I2C_IsDeviceReady+0x188>
 80052a4:	7dfb      	ldrb	r3, [r7, #23]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d102      	bne.n	80052b0 <HAL_I2C_IsDeviceReady+0x188>
 80052aa:	7dbb      	ldrb	r3, [r7, #22]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d0cd      	beq.n	800524c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2220      	movs	r2, #32
 80052b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	695b      	ldr	r3, [r3, #20]
 80052be:	f003 0302 	and.w	r3, r3, #2
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d129      	bne.n	800531a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052d4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052d6:	2300      	movs	r3, #0
 80052d8:	613b      	str	r3, [r7, #16]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	695b      	ldr	r3, [r3, #20]
 80052e0:	613b      	str	r3, [r7, #16]
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	699b      	ldr	r3, [r3, #24]
 80052e8:	613b      	str	r3, [r7, #16]
 80052ea:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80052ec:	69fb      	ldr	r3, [r7, #28]
 80052ee:	9300      	str	r3, [sp, #0]
 80052f0:	2319      	movs	r3, #25
 80052f2:	2201      	movs	r2, #1
 80052f4:	4921      	ldr	r1, [pc, #132]	; (800537c <HAL_I2C_IsDeviceReady+0x254>)
 80052f6:	68f8      	ldr	r0, [r7, #12]
 80052f8:	f000 fa44 	bl	8005784 <I2C_WaitOnFlagUntilTimeout>
 80052fc:	4603      	mov	r3, r0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d001      	beq.n	8005306 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e036      	b.n	8005374 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2220      	movs	r2, #32
 800530a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8005316:	2300      	movs	r3, #0
 8005318:	e02c      	b.n	8005374 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005328:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005332:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005334:	69fb      	ldr	r3, [r7, #28]
 8005336:	9300      	str	r3, [sp, #0]
 8005338:	2319      	movs	r3, #25
 800533a:	2201      	movs	r2, #1
 800533c:	490f      	ldr	r1, [pc, #60]	; (800537c <HAL_I2C_IsDeviceReady+0x254>)
 800533e:	68f8      	ldr	r0, [r7, #12]
 8005340:	f000 fa20 	bl	8005784 <I2C_WaitOnFlagUntilTimeout>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d001      	beq.n	800534e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e012      	b.n	8005374 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	3301      	adds	r3, #1
 8005352:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005354:	69ba      	ldr	r2, [r7, #24]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	429a      	cmp	r2, r3
 800535a:	f4ff af32 	bcc.w	80051c2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2220      	movs	r2, #32
 8005362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	e000      	b.n	8005374 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005372:	2302      	movs	r3, #2
  }
}
 8005374:	4618      	mov	r0, r3
 8005376:	3720      	adds	r7, #32
 8005378:	46bd      	mov	sp, r7
 800537a:	bd80      	pop	{r7, pc}
 800537c:	00100002 	.word	0x00100002
 8005380:	ffff0000 	.word	0xffff0000

08005384 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b088      	sub	sp, #32
 8005388:	af02      	add	r7, sp, #8
 800538a:	60f8      	str	r0, [r7, #12]
 800538c:	607a      	str	r2, [r7, #4]
 800538e:	603b      	str	r3, [r7, #0]
 8005390:	460b      	mov	r3, r1
 8005392:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005398:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	2b08      	cmp	r3, #8
 800539e:	d006      	beq.n	80053ae <I2C_MasterRequestWrite+0x2a>
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d003      	beq.n	80053ae <I2C_MasterRequestWrite+0x2a>
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80053ac:	d108      	bne.n	80053c0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053bc:	601a      	str	r2, [r3, #0]
 80053be:	e00b      	b.n	80053d8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053c4:	2b12      	cmp	r3, #18
 80053c6:	d107      	bne.n	80053d8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053d6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	9300      	str	r3, [sp, #0]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80053e4:	68f8      	ldr	r0, [r7, #12]
 80053e6:	f000 f9cd 	bl	8005784 <I2C_WaitOnFlagUntilTimeout>
 80053ea:	4603      	mov	r3, r0
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d00d      	beq.n	800540c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053fe:	d103      	bne.n	8005408 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005406:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005408:	2303      	movs	r3, #3
 800540a:	e035      	b.n	8005478 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	691b      	ldr	r3, [r3, #16]
 8005410:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005414:	d108      	bne.n	8005428 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005416:	897b      	ldrh	r3, [r7, #10]
 8005418:	b2db      	uxtb	r3, r3
 800541a:	461a      	mov	r2, r3
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005424:	611a      	str	r2, [r3, #16]
 8005426:	e01b      	b.n	8005460 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005428:	897b      	ldrh	r3, [r7, #10]
 800542a:	11db      	asrs	r3, r3, #7
 800542c:	b2db      	uxtb	r3, r3
 800542e:	f003 0306 	and.w	r3, r3, #6
 8005432:	b2db      	uxtb	r3, r3
 8005434:	f063 030f 	orn	r3, r3, #15
 8005438:	b2da      	uxtb	r2, r3
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	687a      	ldr	r2, [r7, #4]
 8005444:	490e      	ldr	r1, [pc, #56]	; (8005480 <I2C_MasterRequestWrite+0xfc>)
 8005446:	68f8      	ldr	r0, [r7, #12]
 8005448:	f000 f9f3 	bl	8005832 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800544c:	4603      	mov	r3, r0
 800544e:	2b00      	cmp	r3, #0
 8005450:	d001      	beq.n	8005456 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	e010      	b.n	8005478 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005456:	897b      	ldrh	r3, [r7, #10]
 8005458:	b2da      	uxtb	r2, r3
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	4907      	ldr	r1, [pc, #28]	; (8005484 <I2C_MasterRequestWrite+0x100>)
 8005466:	68f8      	ldr	r0, [r7, #12]
 8005468:	f000 f9e3 	bl	8005832 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800546c:	4603      	mov	r3, r0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d001      	beq.n	8005476 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e000      	b.n	8005478 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005476:	2300      	movs	r3, #0
}
 8005478:	4618      	mov	r0, r3
 800547a:	3718      	adds	r7, #24
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}
 8005480:	00010008 	.word	0x00010008
 8005484:	00010002 	.word	0x00010002

08005488 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b088      	sub	sp, #32
 800548c:	af02      	add	r7, sp, #8
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	4608      	mov	r0, r1
 8005492:	4611      	mov	r1, r2
 8005494:	461a      	mov	r2, r3
 8005496:	4603      	mov	r3, r0
 8005498:	817b      	strh	r3, [r7, #10]
 800549a:	460b      	mov	r3, r1
 800549c:	813b      	strh	r3, [r7, #8]
 800549e:	4613      	mov	r3, r2
 80054a0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80054b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b4:	9300      	str	r3, [sp, #0]
 80054b6:	6a3b      	ldr	r3, [r7, #32]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80054be:	68f8      	ldr	r0, [r7, #12]
 80054c0:	f000 f960 	bl	8005784 <I2C_WaitOnFlagUntilTimeout>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d00d      	beq.n	80054e6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054d8:	d103      	bne.n	80054e2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054e0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e05f      	b.n	80055a6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80054e6:	897b      	ldrh	r3, [r7, #10]
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	461a      	mov	r2, r3
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80054f4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80054f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f8:	6a3a      	ldr	r2, [r7, #32]
 80054fa:	492d      	ldr	r1, [pc, #180]	; (80055b0 <I2C_RequestMemoryWrite+0x128>)
 80054fc:	68f8      	ldr	r0, [r7, #12]
 80054fe:	f000 f998 	bl	8005832 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005502:	4603      	mov	r3, r0
 8005504:	2b00      	cmp	r3, #0
 8005506:	d001      	beq.n	800550c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e04c      	b.n	80055a6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800550c:	2300      	movs	r3, #0
 800550e:	617b      	str	r3, [r7, #20]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	695b      	ldr	r3, [r3, #20]
 8005516:	617b      	str	r3, [r7, #20]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	699b      	ldr	r3, [r3, #24]
 800551e:	617b      	str	r3, [r7, #20]
 8005520:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005522:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005524:	6a39      	ldr	r1, [r7, #32]
 8005526:	68f8      	ldr	r0, [r7, #12]
 8005528:	f000 fa02 	bl	8005930 <I2C_WaitOnTXEFlagUntilTimeout>
 800552c:	4603      	mov	r3, r0
 800552e:	2b00      	cmp	r3, #0
 8005530:	d00d      	beq.n	800554e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005536:	2b04      	cmp	r3, #4
 8005538:	d107      	bne.n	800554a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005548:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	e02b      	b.n	80055a6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800554e:	88fb      	ldrh	r3, [r7, #6]
 8005550:	2b01      	cmp	r3, #1
 8005552:	d105      	bne.n	8005560 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005554:	893b      	ldrh	r3, [r7, #8]
 8005556:	b2da      	uxtb	r2, r3
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	611a      	str	r2, [r3, #16]
 800555e:	e021      	b.n	80055a4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005560:	893b      	ldrh	r3, [r7, #8]
 8005562:	0a1b      	lsrs	r3, r3, #8
 8005564:	b29b      	uxth	r3, r3
 8005566:	b2da      	uxtb	r2, r3
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800556e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005570:	6a39      	ldr	r1, [r7, #32]
 8005572:	68f8      	ldr	r0, [r7, #12]
 8005574:	f000 f9dc 	bl	8005930 <I2C_WaitOnTXEFlagUntilTimeout>
 8005578:	4603      	mov	r3, r0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d00d      	beq.n	800559a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005582:	2b04      	cmp	r3, #4
 8005584:	d107      	bne.n	8005596 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005594:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e005      	b.n	80055a6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800559a:	893b      	ldrh	r3, [r7, #8]
 800559c:	b2da      	uxtb	r2, r3
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3718      	adds	r7, #24
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	00010002 	.word	0x00010002

080055b4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b088      	sub	sp, #32
 80055b8:	af02      	add	r7, sp, #8
 80055ba:	60f8      	str	r0, [r7, #12]
 80055bc:	4608      	mov	r0, r1
 80055be:	4611      	mov	r1, r2
 80055c0:	461a      	mov	r2, r3
 80055c2:	4603      	mov	r3, r0
 80055c4:	817b      	strh	r3, [r7, #10]
 80055c6:	460b      	mov	r3, r1
 80055c8:	813b      	strh	r3, [r7, #8]
 80055ca:	4613      	mov	r3, r2
 80055cc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80055dc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055ec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f0:	9300      	str	r3, [sp, #0]
 80055f2:	6a3b      	ldr	r3, [r7, #32]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80055fa:	68f8      	ldr	r0, [r7, #12]
 80055fc:	f000 f8c2 	bl	8005784 <I2C_WaitOnFlagUntilTimeout>
 8005600:	4603      	mov	r3, r0
 8005602:	2b00      	cmp	r3, #0
 8005604:	d00d      	beq.n	8005622 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005610:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005614:	d103      	bne.n	800561e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	f44f 7200 	mov.w	r2, #512	; 0x200
 800561c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	e0aa      	b.n	8005778 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005622:	897b      	ldrh	r3, [r7, #10]
 8005624:	b2db      	uxtb	r3, r3
 8005626:	461a      	mov	r2, r3
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005630:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005634:	6a3a      	ldr	r2, [r7, #32]
 8005636:	4952      	ldr	r1, [pc, #328]	; (8005780 <I2C_RequestMemoryRead+0x1cc>)
 8005638:	68f8      	ldr	r0, [r7, #12]
 800563a:	f000 f8fa 	bl	8005832 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800563e:	4603      	mov	r3, r0
 8005640:	2b00      	cmp	r3, #0
 8005642:	d001      	beq.n	8005648 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e097      	b.n	8005778 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005648:	2300      	movs	r3, #0
 800564a:	617b      	str	r3, [r7, #20]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	695b      	ldr	r3, [r3, #20]
 8005652:	617b      	str	r3, [r7, #20]
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	699b      	ldr	r3, [r3, #24]
 800565a:	617b      	str	r3, [r7, #20]
 800565c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800565e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005660:	6a39      	ldr	r1, [r7, #32]
 8005662:	68f8      	ldr	r0, [r7, #12]
 8005664:	f000 f964 	bl	8005930 <I2C_WaitOnTXEFlagUntilTimeout>
 8005668:	4603      	mov	r3, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00d      	beq.n	800568a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005672:	2b04      	cmp	r3, #4
 8005674:	d107      	bne.n	8005686 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005684:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e076      	b.n	8005778 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800568a:	88fb      	ldrh	r3, [r7, #6]
 800568c:	2b01      	cmp	r3, #1
 800568e:	d105      	bne.n	800569c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005690:	893b      	ldrh	r3, [r7, #8]
 8005692:	b2da      	uxtb	r2, r3
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	611a      	str	r2, [r3, #16]
 800569a:	e021      	b.n	80056e0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800569c:	893b      	ldrh	r3, [r7, #8]
 800569e:	0a1b      	lsrs	r3, r3, #8
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	b2da      	uxtb	r2, r3
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056ac:	6a39      	ldr	r1, [r7, #32]
 80056ae:	68f8      	ldr	r0, [r7, #12]
 80056b0:	f000 f93e 	bl	8005930 <I2C_WaitOnTXEFlagUntilTimeout>
 80056b4:	4603      	mov	r3, r0
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d00d      	beq.n	80056d6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056be:	2b04      	cmp	r3, #4
 80056c0:	d107      	bne.n	80056d2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056d0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e050      	b.n	8005778 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80056d6:	893b      	ldrh	r3, [r7, #8]
 80056d8:	b2da      	uxtb	r2, r3
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056e2:	6a39      	ldr	r1, [r7, #32]
 80056e4:	68f8      	ldr	r0, [r7, #12]
 80056e6:	f000 f923 	bl	8005930 <I2C_WaitOnTXEFlagUntilTimeout>
 80056ea:	4603      	mov	r3, r0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d00d      	beq.n	800570c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f4:	2b04      	cmp	r3, #4
 80056f6:	d107      	bne.n	8005708 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005706:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e035      	b.n	8005778 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800571a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800571c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800571e:	9300      	str	r3, [sp, #0]
 8005720:	6a3b      	ldr	r3, [r7, #32]
 8005722:	2200      	movs	r2, #0
 8005724:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005728:	68f8      	ldr	r0, [r7, #12]
 800572a:	f000 f82b 	bl	8005784 <I2C_WaitOnFlagUntilTimeout>
 800572e:	4603      	mov	r3, r0
 8005730:	2b00      	cmp	r3, #0
 8005732:	d00d      	beq.n	8005750 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800573e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005742:	d103      	bne.n	800574c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f44f 7200 	mov.w	r2, #512	; 0x200
 800574a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800574c:	2303      	movs	r3, #3
 800574e:	e013      	b.n	8005778 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005750:	897b      	ldrh	r3, [r7, #10]
 8005752:	b2db      	uxtb	r3, r3
 8005754:	f043 0301 	orr.w	r3, r3, #1
 8005758:	b2da      	uxtb	r2, r3
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005762:	6a3a      	ldr	r2, [r7, #32]
 8005764:	4906      	ldr	r1, [pc, #24]	; (8005780 <I2C_RequestMemoryRead+0x1cc>)
 8005766:	68f8      	ldr	r0, [r7, #12]
 8005768:	f000 f863 	bl	8005832 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800576c:	4603      	mov	r3, r0
 800576e:	2b00      	cmp	r3, #0
 8005770:	d001      	beq.n	8005776 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e000      	b.n	8005778 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005776:	2300      	movs	r3, #0
}
 8005778:	4618      	mov	r0, r3
 800577a:	3718      	adds	r7, #24
 800577c:	46bd      	mov	sp, r7
 800577e:	bd80      	pop	{r7, pc}
 8005780:	00010002 	.word	0x00010002

08005784 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	603b      	str	r3, [r7, #0]
 8005790:	4613      	mov	r3, r2
 8005792:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005794:	e025      	b.n	80057e2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800579c:	d021      	beq.n	80057e2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800579e:	f7fc fea3 	bl	80024e8 <HAL_GetTick>
 80057a2:	4602      	mov	r2, r0
 80057a4:	69bb      	ldr	r3, [r7, #24]
 80057a6:	1ad3      	subs	r3, r2, r3
 80057a8:	683a      	ldr	r2, [r7, #0]
 80057aa:	429a      	cmp	r2, r3
 80057ac:	d302      	bcc.n	80057b4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d116      	bne.n	80057e2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2200      	movs	r2, #0
 80057b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2220      	movs	r2, #32
 80057be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2200      	movs	r2, #0
 80057c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ce:	f043 0220 	orr.w	r2, r3, #32
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2200      	movs	r2, #0
 80057da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	e023      	b.n	800582a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	0c1b      	lsrs	r3, r3, #16
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d10d      	bne.n	8005808 <I2C_WaitOnFlagUntilTimeout+0x84>
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	695b      	ldr	r3, [r3, #20]
 80057f2:	43da      	mvns	r2, r3
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	4013      	ands	r3, r2
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	bf0c      	ite	eq
 80057fe:	2301      	moveq	r3, #1
 8005800:	2300      	movne	r3, #0
 8005802:	b2db      	uxtb	r3, r3
 8005804:	461a      	mov	r2, r3
 8005806:	e00c      	b.n	8005822 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	699b      	ldr	r3, [r3, #24]
 800580e:	43da      	mvns	r2, r3
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	4013      	ands	r3, r2
 8005814:	b29b      	uxth	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	bf0c      	ite	eq
 800581a:	2301      	moveq	r3, #1
 800581c:	2300      	movne	r3, #0
 800581e:	b2db      	uxtb	r3, r3
 8005820:	461a      	mov	r2, r3
 8005822:	79fb      	ldrb	r3, [r7, #7]
 8005824:	429a      	cmp	r2, r3
 8005826:	d0b6      	beq.n	8005796 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005828:	2300      	movs	r3, #0
}
 800582a:	4618      	mov	r0, r3
 800582c:	3710      	adds	r7, #16
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}

08005832 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005832:	b580      	push	{r7, lr}
 8005834:	b084      	sub	sp, #16
 8005836:	af00      	add	r7, sp, #0
 8005838:	60f8      	str	r0, [r7, #12]
 800583a:	60b9      	str	r1, [r7, #8]
 800583c:	607a      	str	r2, [r7, #4]
 800583e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005840:	e051      	b.n	80058e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	695b      	ldr	r3, [r3, #20]
 8005848:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800584c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005850:	d123      	bne.n	800589a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005860:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800586a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2200      	movs	r2, #0
 8005870:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2220      	movs	r2, #32
 8005876:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2200      	movs	r2, #0
 800587e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005886:	f043 0204 	orr.w	r2, r3, #4
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	e046      	b.n	8005928 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80058a0:	d021      	beq.n	80058e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058a2:	f7fc fe21 	bl	80024e8 <HAL_GetTick>
 80058a6:	4602      	mov	r2, r0
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	687a      	ldr	r2, [r7, #4]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d302      	bcc.n	80058b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d116      	bne.n	80058e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2200      	movs	r2, #0
 80058bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2220      	movs	r2, #32
 80058c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d2:	f043 0220 	orr.w	r2, r3, #32
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e020      	b.n	8005928 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	0c1b      	lsrs	r3, r3, #16
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	d10c      	bne.n	800590a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	695b      	ldr	r3, [r3, #20]
 80058f6:	43da      	mvns	r2, r3
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	4013      	ands	r3, r2
 80058fc:	b29b      	uxth	r3, r3
 80058fe:	2b00      	cmp	r3, #0
 8005900:	bf14      	ite	ne
 8005902:	2301      	movne	r3, #1
 8005904:	2300      	moveq	r3, #0
 8005906:	b2db      	uxtb	r3, r3
 8005908:	e00b      	b.n	8005922 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	699b      	ldr	r3, [r3, #24]
 8005910:	43da      	mvns	r2, r3
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	4013      	ands	r3, r2
 8005916:	b29b      	uxth	r3, r3
 8005918:	2b00      	cmp	r3, #0
 800591a:	bf14      	ite	ne
 800591c:	2301      	movne	r3, #1
 800591e:	2300      	moveq	r3, #0
 8005920:	b2db      	uxtb	r3, r3
 8005922:	2b00      	cmp	r3, #0
 8005924:	d18d      	bne.n	8005842 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005926:	2300      	movs	r3, #0
}
 8005928:	4618      	mov	r0, r3
 800592a:	3710      	adds	r7, #16
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}

08005930 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800593c:	e02d      	b.n	800599a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800593e:	68f8      	ldr	r0, [r7, #12]
 8005940:	f000 f8ce 	bl	8005ae0 <I2C_IsAcknowledgeFailed>
 8005944:	4603      	mov	r3, r0
 8005946:	2b00      	cmp	r3, #0
 8005948:	d001      	beq.n	800594e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e02d      	b.n	80059aa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005954:	d021      	beq.n	800599a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005956:	f7fc fdc7 	bl	80024e8 <HAL_GetTick>
 800595a:	4602      	mov	r2, r0
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	1ad3      	subs	r3, r2, r3
 8005960:	68ba      	ldr	r2, [r7, #8]
 8005962:	429a      	cmp	r2, r3
 8005964:	d302      	bcc.n	800596c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d116      	bne.n	800599a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2200      	movs	r2, #0
 8005970:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2220      	movs	r2, #32
 8005976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2200      	movs	r2, #0
 800597e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005986:	f043 0220 	orr.w	r2, r3, #32
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2200      	movs	r2, #0
 8005992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	e007      	b.n	80059aa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	695b      	ldr	r3, [r3, #20]
 80059a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059a4:	2b80      	cmp	r3, #128	; 0x80
 80059a6:	d1ca      	bne.n	800593e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80059a8:	2300      	movs	r3, #0
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3710      	adds	r7, #16
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b084      	sub	sp, #16
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	60f8      	str	r0, [r7, #12]
 80059ba:	60b9      	str	r1, [r7, #8]
 80059bc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80059be:	e02d      	b.n	8005a1c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80059c0:	68f8      	ldr	r0, [r7, #12]
 80059c2:	f000 f88d 	bl	8005ae0 <I2C_IsAcknowledgeFailed>
 80059c6:	4603      	mov	r3, r0
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d001      	beq.n	80059d0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e02d      	b.n	8005a2c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80059d6:	d021      	beq.n	8005a1c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059d8:	f7fc fd86 	bl	80024e8 <HAL_GetTick>
 80059dc:	4602      	mov	r2, r0
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	68ba      	ldr	r2, [r7, #8]
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d302      	bcc.n	80059ee <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d116      	bne.n	8005a1c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2200      	movs	r2, #0
 80059f2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2220      	movs	r2, #32
 80059f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2200      	movs	r2, #0
 8005a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a08:	f043 0220 	orr.w	r2, r3, #32
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2200      	movs	r2, #0
 8005a14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e007      	b.n	8005a2c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	695b      	ldr	r3, [r3, #20]
 8005a22:	f003 0304 	and.w	r3, r3, #4
 8005a26:	2b04      	cmp	r3, #4
 8005a28:	d1ca      	bne.n	80059c0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005a2a:	2300      	movs	r3, #0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3710      	adds	r7, #16
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005a40:	e042      	b.n	8005ac8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	695b      	ldr	r3, [r3, #20]
 8005a48:	f003 0310 	and.w	r3, r3, #16
 8005a4c:	2b10      	cmp	r3, #16
 8005a4e:	d119      	bne.n	8005a84 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f06f 0210 	mvn.w	r2, #16
 8005a58:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2220      	movs	r2, #32
 8005a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	e029      	b.n	8005ad8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a84:	f7fc fd30 	bl	80024e8 <HAL_GetTick>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	1ad3      	subs	r3, r2, r3
 8005a8e:	68ba      	ldr	r2, [r7, #8]
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d302      	bcc.n	8005a9a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d116      	bne.n	8005ac8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2220      	movs	r2, #32
 8005aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab4:	f043 0220 	orr.w	r2, r3, #32
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e007      	b.n	8005ad8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	695b      	ldr	r3, [r3, #20]
 8005ace:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ad2:	2b40      	cmp	r3, #64	; 0x40
 8005ad4:	d1b5      	bne.n	8005a42 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005ad6:	2300      	movs	r3, #0
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3710      	adds	r7, #16
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}

08005ae0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b083      	sub	sp, #12
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	695b      	ldr	r3, [r3, #20]
 8005aee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005af2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005af6:	d11b      	bne.n	8005b30 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005b00:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2200      	movs	r2, #0
 8005b06:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1c:	f043 0204 	orr.w	r2, r3, #4
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e000      	b.n	8005b32 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005b30:	2300      	movs	r3, #0
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	370c      	adds	r7, #12
 8005b36:	46bd      	mov	sp, r7
 8005b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3c:	4770      	bx	lr
	...

08005b40 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b088      	sub	sp, #32
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d101      	bne.n	8005b52 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e128      	b.n	8005da4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d109      	bne.n	8005b72 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4a90      	ldr	r2, [pc, #576]	; (8005dac <HAL_I2S_Init+0x26c>)
 8005b6a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f7fc fa7d 	bl	800206c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2202      	movs	r2, #2
 8005b76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	69db      	ldr	r3, [r3, #28]
 8005b80:	687a      	ldr	r2, [r7, #4]
 8005b82:	6812      	ldr	r2, [r2, #0]
 8005b84:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005b88:	f023 030f 	bic.w	r3, r3, #15
 8005b8c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	2202      	movs	r2, #2
 8005b94:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	695b      	ldr	r3, [r3, #20]
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d060      	beq.n	8005c60 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d102      	bne.n	8005bac <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005ba6:	2310      	movs	r3, #16
 8005ba8:	617b      	str	r3, [r7, #20]
 8005baa:	e001      	b.n	8005bb0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005bac:	2320      	movs	r3, #32
 8005bae:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	2b20      	cmp	r3, #32
 8005bb6:	d802      	bhi.n	8005bbe <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	005b      	lsls	r3, r3, #1
 8005bbc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005bbe:	2001      	movs	r0, #1
 8005bc0:	f001 f9e6 	bl	8006f90 <HAL_RCCEx_GetPeriphCLKFreq>
 8005bc4:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	691b      	ldr	r3, [r3, #16]
 8005bca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005bce:	d125      	bne.n	8005c1c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d010      	beq.n	8005bfa <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	68fa      	ldr	r2, [r7, #12]
 8005bde:	fbb2 f2f3 	udiv	r2, r2, r3
 8005be2:	4613      	mov	r3, r2
 8005be4:	009b      	lsls	r3, r3, #2
 8005be6:	4413      	add	r3, r2
 8005be8:	005b      	lsls	r3, r3, #1
 8005bea:	461a      	mov	r2, r3
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	695b      	ldr	r3, [r3, #20]
 8005bf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bf4:	3305      	adds	r3, #5
 8005bf6:	613b      	str	r3, [r7, #16]
 8005bf8:	e01f      	b.n	8005c3a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	00db      	lsls	r3, r3, #3
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c04:	4613      	mov	r3, r2
 8005c06:	009b      	lsls	r3, r3, #2
 8005c08:	4413      	add	r3, r2
 8005c0a:	005b      	lsls	r3, r3, #1
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	695b      	ldr	r3, [r3, #20]
 8005c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c16:	3305      	adds	r3, #5
 8005c18:	613b      	str	r3, [r7, #16]
 8005c1a:	e00e      	b.n	8005c3a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005c1c:	68fa      	ldr	r2, [r7, #12]
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c24:	4613      	mov	r3, r2
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	4413      	add	r3, r2
 8005c2a:	005b      	lsls	r3, r3, #1
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	695b      	ldr	r3, [r3, #20]
 8005c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c36:	3305      	adds	r3, #5
 8005c38:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	4a5c      	ldr	r2, [pc, #368]	; (8005db0 <HAL_I2S_Init+0x270>)
 8005c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c42:	08db      	lsrs	r3, r3, #3
 8005c44:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	f003 0301 	and.w	r3, r3, #1
 8005c4c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005c4e:	693a      	ldr	r2, [r7, #16]
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	1ad3      	subs	r3, r2, r3
 8005c54:	085b      	lsrs	r3, r3, #1
 8005c56:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005c58:	69bb      	ldr	r3, [r7, #24]
 8005c5a:	021b      	lsls	r3, r3, #8
 8005c5c:	61bb      	str	r3, [r7, #24]
 8005c5e:	e003      	b.n	8005c68 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005c60:	2302      	movs	r3, #2
 8005c62:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005c64:	2300      	movs	r3, #0
 8005c66:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d902      	bls.n	8005c74 <HAL_I2S_Init+0x134>
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	2bff      	cmp	r3, #255	; 0xff
 8005c72:	d907      	bls.n	8005c84 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c78:	f043 0210 	orr.w	r2, r3, #16
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8005c80:	2301      	movs	r3, #1
 8005c82:	e08f      	b.n	8005da4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	691a      	ldr	r2, [r3, #16]
 8005c88:	69bb      	ldr	r3, [r7, #24]
 8005c8a:	ea42 0103 	orr.w	r1, r2, r3
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	69fa      	ldr	r2, [r7, #28]
 8005c94:	430a      	orrs	r2, r1
 8005c96:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	69db      	ldr	r3, [r3, #28]
 8005c9e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005ca2:	f023 030f 	bic.w	r3, r3, #15
 8005ca6:	687a      	ldr	r2, [r7, #4]
 8005ca8:	6851      	ldr	r1, [r2, #4]
 8005caa:	687a      	ldr	r2, [r7, #4]
 8005cac:	6892      	ldr	r2, [r2, #8]
 8005cae:	4311      	orrs	r1, r2
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	68d2      	ldr	r2, [r2, #12]
 8005cb4:	4311      	orrs	r1, r2
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	6992      	ldr	r2, [r2, #24]
 8005cba:	430a      	orrs	r2, r1
 8005cbc:	431a      	orrs	r2, r3
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005cc6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6a1b      	ldr	r3, [r3, #32]
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d161      	bne.n	8005d94 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	4a38      	ldr	r2, [pc, #224]	; (8005db4 <HAL_I2S_Init+0x274>)
 8005cd4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a37      	ldr	r2, [pc, #220]	; (8005db8 <HAL_I2S_Init+0x278>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d101      	bne.n	8005ce4 <HAL_I2S_Init+0x1a4>
 8005ce0:	4b36      	ldr	r3, [pc, #216]	; (8005dbc <HAL_I2S_Init+0x27c>)
 8005ce2:	e001      	b.n	8005ce8 <HAL_I2S_Init+0x1a8>
 8005ce4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005ce8:	69db      	ldr	r3, [r3, #28]
 8005cea:	687a      	ldr	r2, [r7, #4]
 8005cec:	6812      	ldr	r2, [r2, #0]
 8005cee:	4932      	ldr	r1, [pc, #200]	; (8005db8 <HAL_I2S_Init+0x278>)
 8005cf0:	428a      	cmp	r2, r1
 8005cf2:	d101      	bne.n	8005cf8 <HAL_I2S_Init+0x1b8>
 8005cf4:	4a31      	ldr	r2, [pc, #196]	; (8005dbc <HAL_I2S_Init+0x27c>)
 8005cf6:	e001      	b.n	8005cfc <HAL_I2S_Init+0x1bc>
 8005cf8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8005cfc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005d00:	f023 030f 	bic.w	r3, r3, #15
 8005d04:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a2b      	ldr	r2, [pc, #172]	; (8005db8 <HAL_I2S_Init+0x278>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d101      	bne.n	8005d14 <HAL_I2S_Init+0x1d4>
 8005d10:	4b2a      	ldr	r3, [pc, #168]	; (8005dbc <HAL_I2S_Init+0x27c>)
 8005d12:	e001      	b.n	8005d18 <HAL_I2S_Init+0x1d8>
 8005d14:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005d18:	2202      	movs	r2, #2
 8005d1a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a25      	ldr	r2, [pc, #148]	; (8005db8 <HAL_I2S_Init+0x278>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d101      	bne.n	8005d2a <HAL_I2S_Init+0x1ea>
 8005d26:	4b25      	ldr	r3, [pc, #148]	; (8005dbc <HAL_I2S_Init+0x27c>)
 8005d28:	e001      	b.n	8005d2e <HAL_I2S_Init+0x1ee>
 8005d2a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005d2e:	69db      	ldr	r3, [r3, #28]
 8005d30:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d3a:	d003      	beq.n	8005d44 <HAL_I2S_Init+0x204>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d103      	bne.n	8005d4c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005d44:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d48:	613b      	str	r3, [r7, #16]
 8005d4a:	e001      	b.n	8005d50 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	68db      	ldr	r3, [r3, #12]
 8005d62:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005d64:	4313      	orrs	r3, r2
 8005d66:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	699b      	ldr	r3, [r3, #24]
 8005d6c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	b29a      	uxth	r2, r3
 8005d72:	897b      	ldrh	r3, [r7, #10]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005d7c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a0d      	ldr	r2, [pc, #52]	; (8005db8 <HAL_I2S_Init+0x278>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d101      	bne.n	8005d8c <HAL_I2S_Init+0x24c>
 8005d88:	4b0c      	ldr	r3, [pc, #48]	; (8005dbc <HAL_I2S_Init+0x27c>)
 8005d8a:	e001      	b.n	8005d90 <HAL_I2S_Init+0x250>
 8005d8c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005d90:	897a      	ldrh	r2, [r7, #10]
 8005d92:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2200      	movs	r2, #0
 8005d98:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8005da2:	2300      	movs	r3, #0
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3720      	adds	r7, #32
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}
 8005dac:	08005eb7 	.word	0x08005eb7
 8005db0:	cccccccd 	.word	0xcccccccd
 8005db4:	08005fcd 	.word	0x08005fcd
 8005db8:	40003800 	.word	0x40003800
 8005dbc:	40003400 	.word	0x40003400

08005dc0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b083      	sub	sp, #12
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8005dc8:	bf00      	nop
 8005dca:	370c      	adds	r7, #12
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr

08005dd4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b083      	sub	sp, #12
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8005ddc:	bf00      	nop
 8005dde:	370c      	adds	r7, #12
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr

08005de8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b083      	sub	sp, #12
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005df0:	bf00      	nop
 8005df2:	370c      	adds	r7, #12
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr

08005dfc <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b082      	sub	sp, #8
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e08:	881a      	ldrh	r2, [r3, #0]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e14:	1c9a      	adds	r2, r3, #2
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e1e:	b29b      	uxth	r3, r3
 8005e20:	3b01      	subs	r3, #1
 8005e22:	b29a      	uxth	r2, r3
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d10e      	bne.n	8005e50 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	685a      	ldr	r2, [r3, #4]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005e40:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2201      	movs	r2, #1
 8005e46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f7ff ffb8 	bl	8005dc0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005e50:	bf00      	nop
 8005e52:	3708      	adds	r7, #8
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}

08005e58 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b082      	sub	sp, #8
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	68da      	ldr	r2, [r3, #12]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e6a:	b292      	uxth	r2, r2
 8005e6c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e72:	1c9a      	adds	r2, r3, #2
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005e7c:	b29b      	uxth	r3, r3
 8005e7e:	3b01      	subs	r3, #1
 8005e80:	b29a      	uxth	r2, r3
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d10e      	bne.n	8005eae <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	685a      	ldr	r2, [r3, #4]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005e9e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f7ff ff93 	bl	8005dd4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005eae:	bf00      	nop
 8005eb0:	3708      	adds	r7, #8
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}

08005eb6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005eb6:	b580      	push	{r7, lr}
 8005eb8:	b086      	sub	sp, #24
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	2b04      	cmp	r3, #4
 8005ed0:	d13a      	bne.n	8005f48 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	f003 0301 	and.w	r3, r3, #1
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d109      	bne.n	8005ef0 <I2S_IRQHandler+0x3a>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ee6:	2b40      	cmp	r3, #64	; 0x40
 8005ee8:	d102      	bne.n	8005ef0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f7ff ffb4 	bl	8005e58 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ef6:	2b40      	cmp	r3, #64	; 0x40
 8005ef8:	d126      	bne.n	8005f48 <I2S_IRQHandler+0x92>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	f003 0320 	and.w	r3, r3, #32
 8005f04:	2b20      	cmp	r3, #32
 8005f06:	d11f      	bne.n	8005f48 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	685a      	ldr	r2, [r3, #4]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005f16:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005f18:	2300      	movs	r3, #0
 8005f1a:	613b      	str	r3, [r7, #16]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	613b      	str	r3, [r7, #16]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	613b      	str	r3, [r7, #16]
 8005f2c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2201      	movs	r2, #1
 8005f32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f3a:	f043 0202 	orr.w	r2, r3, #2
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f7ff ff50 	bl	8005de8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	2b03      	cmp	r3, #3
 8005f52:	d136      	bne.n	8005fc2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	f003 0302 	and.w	r3, r3, #2
 8005f5a:	2b02      	cmp	r3, #2
 8005f5c:	d109      	bne.n	8005f72 <I2S_IRQHandler+0xbc>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f68:	2b80      	cmp	r3, #128	; 0x80
 8005f6a:	d102      	bne.n	8005f72 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f7ff ff45 	bl	8005dfc <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	f003 0308 	and.w	r3, r3, #8
 8005f78:	2b08      	cmp	r3, #8
 8005f7a:	d122      	bne.n	8005fc2 <I2S_IRQHandler+0x10c>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	f003 0320 	and.w	r3, r3, #32
 8005f86:	2b20      	cmp	r3, #32
 8005f88:	d11b      	bne.n	8005fc2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	685a      	ldr	r2, [r3, #4]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005f98:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	60fb      	str	r3, [r7, #12]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	60fb      	str	r3, [r7, #12]
 8005fa6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fb4:	f043 0204 	orr.w	r2, r3, #4
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f7ff ff13 	bl	8005de8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005fc2:	bf00      	nop
 8005fc4:	3718      	adds	r7, #24
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}
	...

08005fcc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b088      	sub	sp, #32
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4aa2      	ldr	r2, [pc, #648]	; (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d101      	bne.n	8005fea <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8005fe6:	4ba2      	ldr	r3, [pc, #648]	; (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005fe8:	e001      	b.n	8005fee <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8005fea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a9b      	ldr	r2, [pc, #620]	; (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d101      	bne.n	8006008 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8006004:	4b9a      	ldr	r3, [pc, #616]	; (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006006:	e001      	b.n	800600c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006008:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006018:	d004      	beq.n	8006024 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	2b00      	cmp	r3, #0
 8006020:	f040 8099 	bne.w	8006156 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	f003 0302 	and.w	r3, r3, #2
 800602a:	2b02      	cmp	r3, #2
 800602c:	d107      	bne.n	800603e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006034:	2b00      	cmp	r3, #0
 8006036:	d002      	beq.n	800603e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006038:	6878      	ldr	r0, [r7, #4]
 800603a:	f000 f925 	bl	8006288 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800603e:	69bb      	ldr	r3, [r7, #24]
 8006040:	f003 0301 	and.w	r3, r3, #1
 8006044:	2b01      	cmp	r3, #1
 8006046:	d107      	bne.n	8006058 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800604e:	2b00      	cmp	r3, #0
 8006050:	d002      	beq.n	8006058 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f000 f9c8 	bl	80063e8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006058:	69bb      	ldr	r3, [r7, #24]
 800605a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800605e:	2b40      	cmp	r3, #64	; 0x40
 8006060:	d13a      	bne.n	80060d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	f003 0320 	and.w	r3, r3, #32
 8006068:	2b00      	cmp	r3, #0
 800606a:	d035      	beq.n	80060d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a7e      	ldr	r2, [pc, #504]	; (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d101      	bne.n	800607a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8006076:	4b7e      	ldr	r3, [pc, #504]	; (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006078:	e001      	b.n	800607e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800607a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800607e:	685a      	ldr	r2, [r3, #4]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4979      	ldr	r1, [pc, #484]	; (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006086:	428b      	cmp	r3, r1
 8006088:	d101      	bne.n	800608e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800608a:	4b79      	ldr	r3, [pc, #484]	; (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800608c:	e001      	b.n	8006092 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800608e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006092:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006096:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	685a      	ldr	r2, [r3, #4]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80060a6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80060a8:	2300      	movs	r3, #0
 80060aa:	60fb      	str	r3, [r7, #12]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	68db      	ldr	r3, [r3, #12]
 80060b2:	60fb      	str	r3, [r7, #12]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	60fb      	str	r3, [r7, #12]
 80060bc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2201      	movs	r2, #1
 80060c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060ca:	f043 0202 	orr.w	r2, r3, #2
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f7ff fe88 	bl	8005de8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80060d8:	69fb      	ldr	r3, [r7, #28]
 80060da:	f003 0308 	and.w	r3, r3, #8
 80060de:	2b08      	cmp	r3, #8
 80060e0:	f040 80be 	bne.w	8006260 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	f003 0320 	and.w	r3, r3, #32
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	f000 80b8 	beq.w	8006260 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	685a      	ldr	r2, [r3, #4]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80060fe:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a59      	ldr	r2, [pc, #356]	; (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d101      	bne.n	800610e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800610a:	4b59      	ldr	r3, [pc, #356]	; (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800610c:	e001      	b.n	8006112 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800610e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006112:	685a      	ldr	r2, [r3, #4]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4954      	ldr	r1, [pc, #336]	; (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800611a:	428b      	cmp	r3, r1
 800611c:	d101      	bne.n	8006122 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800611e:	4b54      	ldr	r3, [pc, #336]	; (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006120:	e001      	b.n	8006126 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006122:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006126:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800612a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800612c:	2300      	movs	r3, #0
 800612e:	60bb      	str	r3, [r7, #8]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	60bb      	str	r3, [r7, #8]
 8006138:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2201      	movs	r2, #1
 800613e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006146:	f043 0204 	orr.w	r2, r3, #4
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f7ff fe4a 	bl	8005de8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006154:	e084      	b.n	8006260 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006156:	69bb      	ldr	r3, [r7, #24]
 8006158:	f003 0302 	and.w	r3, r3, #2
 800615c:	2b02      	cmp	r3, #2
 800615e:	d107      	bne.n	8006170 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006166:	2b00      	cmp	r3, #0
 8006168:	d002      	beq.n	8006170 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f000 f8be 	bl	80062ec <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006170:	69fb      	ldr	r3, [r7, #28]
 8006172:	f003 0301 	and.w	r3, r3, #1
 8006176:	2b01      	cmp	r3, #1
 8006178:	d107      	bne.n	800618a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006180:	2b00      	cmp	r3, #0
 8006182:	d002      	beq.n	800618a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006184:	6878      	ldr	r0, [r7, #4]
 8006186:	f000 f8fd 	bl	8006384 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800618a:	69fb      	ldr	r3, [r7, #28]
 800618c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006190:	2b40      	cmp	r3, #64	; 0x40
 8006192:	d12f      	bne.n	80061f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	f003 0320 	and.w	r3, r3, #32
 800619a:	2b00      	cmp	r3, #0
 800619c:	d02a      	beq.n	80061f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	685a      	ldr	r2, [r3, #4]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80061ac:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a2e      	ldr	r2, [pc, #184]	; (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d101      	bne.n	80061bc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80061b8:	4b2d      	ldr	r3, [pc, #180]	; (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80061ba:	e001      	b.n	80061c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80061bc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80061c0:	685a      	ldr	r2, [r3, #4]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4929      	ldr	r1, [pc, #164]	; (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80061c8:	428b      	cmp	r3, r1
 80061ca:	d101      	bne.n	80061d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80061cc:	4b28      	ldr	r3, [pc, #160]	; (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80061ce:	e001      	b.n	80061d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80061d0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80061d4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80061d8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2201      	movs	r2, #1
 80061de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061e6:	f043 0202 	orr.w	r2, r3, #2
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f7ff fdfa 	bl	8005de8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80061f4:	69bb      	ldr	r3, [r7, #24]
 80061f6:	f003 0308 	and.w	r3, r3, #8
 80061fa:	2b08      	cmp	r3, #8
 80061fc:	d131      	bne.n	8006262 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	f003 0320 	and.w	r3, r3, #32
 8006204:	2b00      	cmp	r3, #0
 8006206:	d02c      	beq.n	8006262 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a17      	ldr	r2, [pc, #92]	; (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d101      	bne.n	8006216 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8006212:	4b17      	ldr	r3, [pc, #92]	; (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006214:	e001      	b.n	800621a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8006216:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800621a:	685a      	ldr	r2, [r3, #4]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4912      	ldr	r1, [pc, #72]	; (800626c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006222:	428b      	cmp	r3, r1
 8006224:	d101      	bne.n	800622a <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8006226:	4b12      	ldr	r3, [pc, #72]	; (8006270 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006228:	e001      	b.n	800622e <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800622a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800622e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006232:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	685a      	ldr	r2, [r3, #4]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006242:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006250:	f043 0204 	orr.w	r2, r3, #4
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f7ff fdc5 	bl	8005de8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800625e:	e000      	b.n	8006262 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006260:	bf00      	nop
}
 8006262:	bf00      	nop
 8006264:	3720      	adds	r7, #32
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}
 800626a:	bf00      	nop
 800626c:	40003800 	.word	0x40003800
 8006270:	40003400 	.word	0x40003400

08006274 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006274:	b480      	push	{r7}
 8006276:	b083      	sub	sp, #12
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800627c:	bf00      	nop
 800627e:	370c      	adds	r7, #12
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr

08006288 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b082      	sub	sp, #8
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006294:	1c99      	adds	r1, r3, #2
 8006296:	687a      	ldr	r2, [r7, #4]
 8006298:	6251      	str	r1, [r2, #36]	; 0x24
 800629a:	881a      	ldrh	r2, [r3, #0]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062a6:	b29b      	uxth	r3, r3
 80062a8:	3b01      	subs	r3, #1
 80062aa:	b29a      	uxth	r2, r3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d113      	bne.n	80062e2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	685a      	ldr	r2, [r3, #4]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80062c8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80062ce:	b29b      	uxth	r3, r3
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d106      	bne.n	80062e2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2201      	movs	r2, #1
 80062d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f7ff ffc9 	bl	8006274 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80062e2:	bf00      	nop
 80062e4:	3708      	adds	r7, #8
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
	...

080062ec <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b082      	sub	sp, #8
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f8:	1c99      	adds	r1, r3, #2
 80062fa:	687a      	ldr	r2, [r7, #4]
 80062fc:	6251      	str	r1, [r2, #36]	; 0x24
 80062fe:	8819      	ldrh	r1, [r3, #0]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a1d      	ldr	r2, [pc, #116]	; (800637c <I2SEx_TxISR_I2SExt+0x90>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d101      	bne.n	800630e <I2SEx_TxISR_I2SExt+0x22>
 800630a:	4b1d      	ldr	r3, [pc, #116]	; (8006380 <I2SEx_TxISR_I2SExt+0x94>)
 800630c:	e001      	b.n	8006312 <I2SEx_TxISR_I2SExt+0x26>
 800630e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006312:	460a      	mov	r2, r1
 8006314:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800631a:	b29b      	uxth	r3, r3
 800631c:	3b01      	subs	r3, #1
 800631e:	b29a      	uxth	r2, r3
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006328:	b29b      	uxth	r3, r3
 800632a:	2b00      	cmp	r3, #0
 800632c:	d121      	bne.n	8006372 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	4a12      	ldr	r2, [pc, #72]	; (800637c <I2SEx_TxISR_I2SExt+0x90>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d101      	bne.n	800633c <I2SEx_TxISR_I2SExt+0x50>
 8006338:	4b11      	ldr	r3, [pc, #68]	; (8006380 <I2SEx_TxISR_I2SExt+0x94>)
 800633a:	e001      	b.n	8006340 <I2SEx_TxISR_I2SExt+0x54>
 800633c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006340:	685a      	ldr	r2, [r3, #4]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	490d      	ldr	r1, [pc, #52]	; (800637c <I2SEx_TxISR_I2SExt+0x90>)
 8006348:	428b      	cmp	r3, r1
 800634a:	d101      	bne.n	8006350 <I2SEx_TxISR_I2SExt+0x64>
 800634c:	4b0c      	ldr	r3, [pc, #48]	; (8006380 <I2SEx_TxISR_I2SExt+0x94>)
 800634e:	e001      	b.n	8006354 <I2SEx_TxISR_I2SExt+0x68>
 8006350:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006354:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006358:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800635e:	b29b      	uxth	r3, r3
 8006360:	2b00      	cmp	r3, #0
 8006362:	d106      	bne.n	8006372 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2201      	movs	r2, #1
 8006368:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f7ff ff81 	bl	8006274 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006372:	bf00      	nop
 8006374:	3708      	adds	r7, #8
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}
 800637a:	bf00      	nop
 800637c:	40003800 	.word	0x40003800
 8006380:	40003400 	.word	0x40003400

08006384 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b082      	sub	sp, #8
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	68d8      	ldr	r0, [r3, #12]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006396:	1c99      	adds	r1, r3, #2
 8006398:	687a      	ldr	r2, [r7, #4]
 800639a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800639c:	b282      	uxth	r2, r0
 800639e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80063a4:	b29b      	uxth	r3, r3
 80063a6:	3b01      	subs	r3, #1
 80063a8:	b29a      	uxth	r2, r3
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80063b2:	b29b      	uxth	r3, r3
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d113      	bne.n	80063e0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	685a      	ldr	r2, [r3, #4]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80063c6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063cc:	b29b      	uxth	r3, r3
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d106      	bne.n	80063e0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2201      	movs	r2, #1
 80063d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f7ff ff4a 	bl	8006274 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80063e0:	bf00      	nop
 80063e2:	3708      	adds	r7, #8
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}

080063e8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b082      	sub	sp, #8
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a20      	ldr	r2, [pc, #128]	; (8006478 <I2SEx_RxISR_I2SExt+0x90>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d101      	bne.n	80063fe <I2SEx_RxISR_I2SExt+0x16>
 80063fa:	4b20      	ldr	r3, [pc, #128]	; (800647c <I2SEx_RxISR_I2SExt+0x94>)
 80063fc:	e001      	b.n	8006402 <I2SEx_RxISR_I2SExt+0x1a>
 80063fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006402:	68d8      	ldr	r0, [r3, #12]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006408:	1c99      	adds	r1, r3, #2
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	62d1      	str	r1, [r2, #44]	; 0x2c
 800640e:	b282      	uxth	r2, r0
 8006410:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006416:	b29b      	uxth	r3, r3
 8006418:	3b01      	subs	r3, #1
 800641a:	b29a      	uxth	r2, r3
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006424:	b29b      	uxth	r3, r3
 8006426:	2b00      	cmp	r3, #0
 8006428:	d121      	bne.n	800646e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4a12      	ldr	r2, [pc, #72]	; (8006478 <I2SEx_RxISR_I2SExt+0x90>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d101      	bne.n	8006438 <I2SEx_RxISR_I2SExt+0x50>
 8006434:	4b11      	ldr	r3, [pc, #68]	; (800647c <I2SEx_RxISR_I2SExt+0x94>)
 8006436:	e001      	b.n	800643c <I2SEx_RxISR_I2SExt+0x54>
 8006438:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800643c:	685a      	ldr	r2, [r3, #4]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	490d      	ldr	r1, [pc, #52]	; (8006478 <I2SEx_RxISR_I2SExt+0x90>)
 8006444:	428b      	cmp	r3, r1
 8006446:	d101      	bne.n	800644c <I2SEx_RxISR_I2SExt+0x64>
 8006448:	4b0c      	ldr	r3, [pc, #48]	; (800647c <I2SEx_RxISR_I2SExt+0x94>)
 800644a:	e001      	b.n	8006450 <I2SEx_RxISR_I2SExt+0x68>
 800644c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006450:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006454:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800645a:	b29b      	uxth	r3, r3
 800645c:	2b00      	cmp	r3, #0
 800645e:	d106      	bne.n	800646e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2201      	movs	r2, #1
 8006464:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f7ff ff03 	bl	8006274 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800646e:	bf00      	nop
 8006470:	3708      	adds	r7, #8
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}
 8006476:	bf00      	nop
 8006478:	40003800 	.word	0x40003800
 800647c:	40003400 	.word	0x40003400

08006480 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b086      	sub	sp, #24
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d101      	bne.n	8006492 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800648e:	2301      	movs	r3, #1
 8006490:	e264      	b.n	800695c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 0301 	and.w	r3, r3, #1
 800649a:	2b00      	cmp	r3, #0
 800649c:	d075      	beq.n	800658a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800649e:	4ba3      	ldr	r3, [pc, #652]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	f003 030c 	and.w	r3, r3, #12
 80064a6:	2b04      	cmp	r3, #4
 80064a8:	d00c      	beq.n	80064c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064aa:	4ba0      	ldr	r3, [pc, #640]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80064b2:	2b08      	cmp	r3, #8
 80064b4:	d112      	bne.n	80064dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064b6:	4b9d      	ldr	r3, [pc, #628]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80064c2:	d10b      	bne.n	80064dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064c4:	4b99      	ldr	r3, [pc, #612]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d05b      	beq.n	8006588 <HAL_RCC_OscConfig+0x108>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d157      	bne.n	8006588 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80064d8:	2301      	movs	r3, #1
 80064da:	e23f      	b.n	800695c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064e4:	d106      	bne.n	80064f4 <HAL_RCC_OscConfig+0x74>
 80064e6:	4b91      	ldr	r3, [pc, #580]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a90      	ldr	r2, [pc, #576]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 80064ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064f0:	6013      	str	r3, [r2, #0]
 80064f2:	e01d      	b.n	8006530 <HAL_RCC_OscConfig+0xb0>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80064fc:	d10c      	bne.n	8006518 <HAL_RCC_OscConfig+0x98>
 80064fe:	4b8b      	ldr	r3, [pc, #556]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a8a      	ldr	r2, [pc, #552]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 8006504:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006508:	6013      	str	r3, [r2, #0]
 800650a:	4b88      	ldr	r3, [pc, #544]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a87      	ldr	r2, [pc, #540]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 8006510:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006514:	6013      	str	r3, [r2, #0]
 8006516:	e00b      	b.n	8006530 <HAL_RCC_OscConfig+0xb0>
 8006518:	4b84      	ldr	r3, [pc, #528]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a83      	ldr	r2, [pc, #524]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 800651e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006522:	6013      	str	r3, [r2, #0]
 8006524:	4b81      	ldr	r3, [pc, #516]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a80      	ldr	r2, [pc, #512]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 800652a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800652e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d013      	beq.n	8006560 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006538:	f7fb ffd6 	bl	80024e8 <HAL_GetTick>
 800653c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800653e:	e008      	b.n	8006552 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006540:	f7fb ffd2 	bl	80024e8 <HAL_GetTick>
 8006544:	4602      	mov	r2, r0
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	1ad3      	subs	r3, r2, r3
 800654a:	2b64      	cmp	r3, #100	; 0x64
 800654c:	d901      	bls.n	8006552 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800654e:	2303      	movs	r3, #3
 8006550:	e204      	b.n	800695c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006552:	4b76      	ldr	r3, [pc, #472]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800655a:	2b00      	cmp	r3, #0
 800655c:	d0f0      	beq.n	8006540 <HAL_RCC_OscConfig+0xc0>
 800655e:	e014      	b.n	800658a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006560:	f7fb ffc2 	bl	80024e8 <HAL_GetTick>
 8006564:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006566:	e008      	b.n	800657a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006568:	f7fb ffbe 	bl	80024e8 <HAL_GetTick>
 800656c:	4602      	mov	r2, r0
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	1ad3      	subs	r3, r2, r3
 8006572:	2b64      	cmp	r3, #100	; 0x64
 8006574:	d901      	bls.n	800657a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006576:	2303      	movs	r3, #3
 8006578:	e1f0      	b.n	800695c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800657a:	4b6c      	ldr	r3, [pc, #432]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006582:	2b00      	cmp	r3, #0
 8006584:	d1f0      	bne.n	8006568 <HAL_RCC_OscConfig+0xe8>
 8006586:	e000      	b.n	800658a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006588:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f003 0302 	and.w	r3, r3, #2
 8006592:	2b00      	cmp	r3, #0
 8006594:	d063      	beq.n	800665e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006596:	4b65      	ldr	r3, [pc, #404]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	f003 030c 	and.w	r3, r3, #12
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00b      	beq.n	80065ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065a2:	4b62      	ldr	r3, [pc, #392]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80065aa:	2b08      	cmp	r3, #8
 80065ac:	d11c      	bne.n	80065e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065ae:	4b5f      	ldr	r3, [pc, #380]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d116      	bne.n	80065e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065ba:	4b5c      	ldr	r3, [pc, #368]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f003 0302 	and.w	r3, r3, #2
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d005      	beq.n	80065d2 <HAL_RCC_OscConfig+0x152>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	68db      	ldr	r3, [r3, #12]
 80065ca:	2b01      	cmp	r3, #1
 80065cc:	d001      	beq.n	80065d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80065ce:	2301      	movs	r3, #1
 80065d0:	e1c4      	b.n	800695c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065d2:	4b56      	ldr	r3, [pc, #344]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	691b      	ldr	r3, [r3, #16]
 80065de:	00db      	lsls	r3, r3, #3
 80065e0:	4952      	ldr	r1, [pc, #328]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 80065e2:	4313      	orrs	r3, r2
 80065e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065e6:	e03a      	b.n	800665e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	68db      	ldr	r3, [r3, #12]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d020      	beq.n	8006632 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80065f0:	4b4f      	ldr	r3, [pc, #316]	; (8006730 <HAL_RCC_OscConfig+0x2b0>)
 80065f2:	2201      	movs	r2, #1
 80065f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065f6:	f7fb ff77 	bl	80024e8 <HAL_GetTick>
 80065fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065fc:	e008      	b.n	8006610 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80065fe:	f7fb ff73 	bl	80024e8 <HAL_GetTick>
 8006602:	4602      	mov	r2, r0
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	1ad3      	subs	r3, r2, r3
 8006608:	2b02      	cmp	r3, #2
 800660a:	d901      	bls.n	8006610 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800660c:	2303      	movs	r3, #3
 800660e:	e1a5      	b.n	800695c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006610:	4b46      	ldr	r3, [pc, #280]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f003 0302 	and.w	r3, r3, #2
 8006618:	2b00      	cmp	r3, #0
 800661a:	d0f0      	beq.n	80065fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800661c:	4b43      	ldr	r3, [pc, #268]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	691b      	ldr	r3, [r3, #16]
 8006628:	00db      	lsls	r3, r3, #3
 800662a:	4940      	ldr	r1, [pc, #256]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 800662c:	4313      	orrs	r3, r2
 800662e:	600b      	str	r3, [r1, #0]
 8006630:	e015      	b.n	800665e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006632:	4b3f      	ldr	r3, [pc, #252]	; (8006730 <HAL_RCC_OscConfig+0x2b0>)
 8006634:	2200      	movs	r2, #0
 8006636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006638:	f7fb ff56 	bl	80024e8 <HAL_GetTick>
 800663c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800663e:	e008      	b.n	8006652 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006640:	f7fb ff52 	bl	80024e8 <HAL_GetTick>
 8006644:	4602      	mov	r2, r0
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	2b02      	cmp	r3, #2
 800664c:	d901      	bls.n	8006652 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800664e:	2303      	movs	r3, #3
 8006650:	e184      	b.n	800695c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006652:	4b36      	ldr	r3, [pc, #216]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f003 0302 	and.w	r3, r3, #2
 800665a:	2b00      	cmp	r3, #0
 800665c:	d1f0      	bne.n	8006640 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f003 0308 	and.w	r3, r3, #8
 8006666:	2b00      	cmp	r3, #0
 8006668:	d030      	beq.n	80066cc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	695b      	ldr	r3, [r3, #20]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d016      	beq.n	80066a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006672:	4b30      	ldr	r3, [pc, #192]	; (8006734 <HAL_RCC_OscConfig+0x2b4>)
 8006674:	2201      	movs	r2, #1
 8006676:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006678:	f7fb ff36 	bl	80024e8 <HAL_GetTick>
 800667c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800667e:	e008      	b.n	8006692 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006680:	f7fb ff32 	bl	80024e8 <HAL_GetTick>
 8006684:	4602      	mov	r2, r0
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	1ad3      	subs	r3, r2, r3
 800668a:	2b02      	cmp	r3, #2
 800668c:	d901      	bls.n	8006692 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800668e:	2303      	movs	r3, #3
 8006690:	e164      	b.n	800695c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006692:	4b26      	ldr	r3, [pc, #152]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 8006694:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006696:	f003 0302 	and.w	r3, r3, #2
 800669a:	2b00      	cmp	r3, #0
 800669c:	d0f0      	beq.n	8006680 <HAL_RCC_OscConfig+0x200>
 800669e:	e015      	b.n	80066cc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066a0:	4b24      	ldr	r3, [pc, #144]	; (8006734 <HAL_RCC_OscConfig+0x2b4>)
 80066a2:	2200      	movs	r2, #0
 80066a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066a6:	f7fb ff1f 	bl	80024e8 <HAL_GetTick>
 80066aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066ac:	e008      	b.n	80066c0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80066ae:	f7fb ff1b 	bl	80024e8 <HAL_GetTick>
 80066b2:	4602      	mov	r2, r0
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	1ad3      	subs	r3, r2, r3
 80066b8:	2b02      	cmp	r3, #2
 80066ba:	d901      	bls.n	80066c0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80066bc:	2303      	movs	r3, #3
 80066be:	e14d      	b.n	800695c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066c0:	4b1a      	ldr	r3, [pc, #104]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 80066c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066c4:	f003 0302 	and.w	r3, r3, #2
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d1f0      	bne.n	80066ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f003 0304 	and.w	r3, r3, #4
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	f000 80a0 	beq.w	800681a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066da:	2300      	movs	r3, #0
 80066dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066de:	4b13      	ldr	r3, [pc, #76]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 80066e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d10f      	bne.n	800670a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066ea:	2300      	movs	r3, #0
 80066ec:	60bb      	str	r3, [r7, #8]
 80066ee:	4b0f      	ldr	r3, [pc, #60]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 80066f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f2:	4a0e      	ldr	r2, [pc, #56]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 80066f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066f8:	6413      	str	r3, [r2, #64]	; 0x40
 80066fa:	4b0c      	ldr	r3, [pc, #48]	; (800672c <HAL_RCC_OscConfig+0x2ac>)
 80066fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006702:	60bb      	str	r3, [r7, #8]
 8006704:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006706:	2301      	movs	r3, #1
 8006708:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800670a:	4b0b      	ldr	r3, [pc, #44]	; (8006738 <HAL_RCC_OscConfig+0x2b8>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006712:	2b00      	cmp	r3, #0
 8006714:	d121      	bne.n	800675a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006716:	4b08      	ldr	r3, [pc, #32]	; (8006738 <HAL_RCC_OscConfig+0x2b8>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a07      	ldr	r2, [pc, #28]	; (8006738 <HAL_RCC_OscConfig+0x2b8>)
 800671c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006720:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006722:	f7fb fee1 	bl	80024e8 <HAL_GetTick>
 8006726:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006728:	e011      	b.n	800674e <HAL_RCC_OscConfig+0x2ce>
 800672a:	bf00      	nop
 800672c:	40023800 	.word	0x40023800
 8006730:	42470000 	.word	0x42470000
 8006734:	42470e80 	.word	0x42470e80
 8006738:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800673c:	f7fb fed4 	bl	80024e8 <HAL_GetTick>
 8006740:	4602      	mov	r2, r0
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	1ad3      	subs	r3, r2, r3
 8006746:	2b02      	cmp	r3, #2
 8006748:	d901      	bls.n	800674e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800674a:	2303      	movs	r3, #3
 800674c:	e106      	b.n	800695c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800674e:	4b85      	ldr	r3, [pc, #532]	; (8006964 <HAL_RCC_OscConfig+0x4e4>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006756:	2b00      	cmp	r3, #0
 8006758:	d0f0      	beq.n	800673c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	2b01      	cmp	r3, #1
 8006760:	d106      	bne.n	8006770 <HAL_RCC_OscConfig+0x2f0>
 8006762:	4b81      	ldr	r3, [pc, #516]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 8006764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006766:	4a80      	ldr	r2, [pc, #512]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 8006768:	f043 0301 	orr.w	r3, r3, #1
 800676c:	6713      	str	r3, [r2, #112]	; 0x70
 800676e:	e01c      	b.n	80067aa <HAL_RCC_OscConfig+0x32a>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	2b05      	cmp	r3, #5
 8006776:	d10c      	bne.n	8006792 <HAL_RCC_OscConfig+0x312>
 8006778:	4b7b      	ldr	r3, [pc, #492]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 800677a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800677c:	4a7a      	ldr	r2, [pc, #488]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 800677e:	f043 0304 	orr.w	r3, r3, #4
 8006782:	6713      	str	r3, [r2, #112]	; 0x70
 8006784:	4b78      	ldr	r3, [pc, #480]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 8006786:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006788:	4a77      	ldr	r2, [pc, #476]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 800678a:	f043 0301 	orr.w	r3, r3, #1
 800678e:	6713      	str	r3, [r2, #112]	; 0x70
 8006790:	e00b      	b.n	80067aa <HAL_RCC_OscConfig+0x32a>
 8006792:	4b75      	ldr	r3, [pc, #468]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 8006794:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006796:	4a74      	ldr	r2, [pc, #464]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 8006798:	f023 0301 	bic.w	r3, r3, #1
 800679c:	6713      	str	r3, [r2, #112]	; 0x70
 800679e:	4b72      	ldr	r3, [pc, #456]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 80067a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067a2:	4a71      	ldr	r2, [pc, #452]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 80067a4:	f023 0304 	bic.w	r3, r3, #4
 80067a8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d015      	beq.n	80067de <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067b2:	f7fb fe99 	bl	80024e8 <HAL_GetTick>
 80067b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067b8:	e00a      	b.n	80067d0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067ba:	f7fb fe95 	bl	80024e8 <HAL_GetTick>
 80067be:	4602      	mov	r2, r0
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	1ad3      	subs	r3, r2, r3
 80067c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d901      	bls.n	80067d0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80067cc:	2303      	movs	r3, #3
 80067ce:	e0c5      	b.n	800695c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067d0:	4b65      	ldr	r3, [pc, #404]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 80067d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067d4:	f003 0302 	and.w	r3, r3, #2
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d0ee      	beq.n	80067ba <HAL_RCC_OscConfig+0x33a>
 80067dc:	e014      	b.n	8006808 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067de:	f7fb fe83 	bl	80024e8 <HAL_GetTick>
 80067e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067e4:	e00a      	b.n	80067fc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067e6:	f7fb fe7f 	bl	80024e8 <HAL_GetTick>
 80067ea:	4602      	mov	r2, r0
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	1ad3      	subs	r3, r2, r3
 80067f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d901      	bls.n	80067fc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80067f8:	2303      	movs	r3, #3
 80067fa:	e0af      	b.n	800695c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067fc:	4b5a      	ldr	r3, [pc, #360]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 80067fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006800:	f003 0302 	and.w	r3, r3, #2
 8006804:	2b00      	cmp	r3, #0
 8006806:	d1ee      	bne.n	80067e6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006808:	7dfb      	ldrb	r3, [r7, #23]
 800680a:	2b01      	cmp	r3, #1
 800680c:	d105      	bne.n	800681a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800680e:	4b56      	ldr	r3, [pc, #344]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 8006810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006812:	4a55      	ldr	r2, [pc, #340]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 8006814:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006818:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	699b      	ldr	r3, [r3, #24]
 800681e:	2b00      	cmp	r3, #0
 8006820:	f000 809b 	beq.w	800695a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006824:	4b50      	ldr	r3, [pc, #320]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	f003 030c 	and.w	r3, r3, #12
 800682c:	2b08      	cmp	r3, #8
 800682e:	d05c      	beq.n	80068ea <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	699b      	ldr	r3, [r3, #24]
 8006834:	2b02      	cmp	r3, #2
 8006836:	d141      	bne.n	80068bc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006838:	4b4c      	ldr	r3, [pc, #304]	; (800696c <HAL_RCC_OscConfig+0x4ec>)
 800683a:	2200      	movs	r2, #0
 800683c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800683e:	f7fb fe53 	bl	80024e8 <HAL_GetTick>
 8006842:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006844:	e008      	b.n	8006858 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006846:	f7fb fe4f 	bl	80024e8 <HAL_GetTick>
 800684a:	4602      	mov	r2, r0
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	1ad3      	subs	r3, r2, r3
 8006850:	2b02      	cmp	r3, #2
 8006852:	d901      	bls.n	8006858 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006854:	2303      	movs	r3, #3
 8006856:	e081      	b.n	800695c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006858:	4b43      	ldr	r3, [pc, #268]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006860:	2b00      	cmp	r3, #0
 8006862:	d1f0      	bne.n	8006846 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	69da      	ldr	r2, [r3, #28]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6a1b      	ldr	r3, [r3, #32]
 800686c:	431a      	orrs	r2, r3
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006872:	019b      	lsls	r3, r3, #6
 8006874:	431a      	orrs	r2, r3
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800687a:	085b      	lsrs	r3, r3, #1
 800687c:	3b01      	subs	r3, #1
 800687e:	041b      	lsls	r3, r3, #16
 8006880:	431a      	orrs	r2, r3
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006886:	061b      	lsls	r3, r3, #24
 8006888:	4937      	ldr	r1, [pc, #220]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 800688a:	4313      	orrs	r3, r2
 800688c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800688e:	4b37      	ldr	r3, [pc, #220]	; (800696c <HAL_RCC_OscConfig+0x4ec>)
 8006890:	2201      	movs	r2, #1
 8006892:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006894:	f7fb fe28 	bl	80024e8 <HAL_GetTick>
 8006898:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800689a:	e008      	b.n	80068ae <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800689c:	f7fb fe24 	bl	80024e8 <HAL_GetTick>
 80068a0:	4602      	mov	r2, r0
 80068a2:	693b      	ldr	r3, [r7, #16]
 80068a4:	1ad3      	subs	r3, r2, r3
 80068a6:	2b02      	cmp	r3, #2
 80068a8:	d901      	bls.n	80068ae <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80068aa:	2303      	movs	r3, #3
 80068ac:	e056      	b.n	800695c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068ae:	4b2e      	ldr	r3, [pc, #184]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d0f0      	beq.n	800689c <HAL_RCC_OscConfig+0x41c>
 80068ba:	e04e      	b.n	800695a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068bc:	4b2b      	ldr	r3, [pc, #172]	; (800696c <HAL_RCC_OscConfig+0x4ec>)
 80068be:	2200      	movs	r2, #0
 80068c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068c2:	f7fb fe11 	bl	80024e8 <HAL_GetTick>
 80068c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068c8:	e008      	b.n	80068dc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068ca:	f7fb fe0d 	bl	80024e8 <HAL_GetTick>
 80068ce:	4602      	mov	r2, r0
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	1ad3      	subs	r3, r2, r3
 80068d4:	2b02      	cmp	r3, #2
 80068d6:	d901      	bls.n	80068dc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80068d8:	2303      	movs	r3, #3
 80068da:	e03f      	b.n	800695c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068dc:	4b22      	ldr	r3, [pc, #136]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d1f0      	bne.n	80068ca <HAL_RCC_OscConfig+0x44a>
 80068e8:	e037      	b.n	800695a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	699b      	ldr	r3, [r3, #24]
 80068ee:	2b01      	cmp	r3, #1
 80068f0:	d101      	bne.n	80068f6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	e032      	b.n	800695c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80068f6:	4b1c      	ldr	r3, [pc, #112]	; (8006968 <HAL_RCC_OscConfig+0x4e8>)
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	699b      	ldr	r3, [r3, #24]
 8006900:	2b01      	cmp	r3, #1
 8006902:	d028      	beq.n	8006956 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800690e:	429a      	cmp	r2, r3
 8006910:	d121      	bne.n	8006956 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800691c:	429a      	cmp	r2, r3
 800691e:	d11a      	bne.n	8006956 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006920:	68fa      	ldr	r2, [r7, #12]
 8006922:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006926:	4013      	ands	r3, r2
 8006928:	687a      	ldr	r2, [r7, #4]
 800692a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800692c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800692e:	4293      	cmp	r3, r2
 8006930:	d111      	bne.n	8006956 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800693c:	085b      	lsrs	r3, r3, #1
 800693e:	3b01      	subs	r3, #1
 8006940:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006942:	429a      	cmp	r2, r3
 8006944:	d107      	bne.n	8006956 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006950:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006952:	429a      	cmp	r2, r3
 8006954:	d001      	beq.n	800695a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	e000      	b.n	800695c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800695a:	2300      	movs	r3, #0
}
 800695c:	4618      	mov	r0, r3
 800695e:	3718      	adds	r7, #24
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}
 8006964:	40007000 	.word	0x40007000
 8006968:	40023800 	.word	0x40023800
 800696c:	42470060 	.word	0x42470060

08006970 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b084      	sub	sp, #16
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d101      	bne.n	8006984 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006980:	2301      	movs	r3, #1
 8006982:	e0cc      	b.n	8006b1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006984:	4b68      	ldr	r3, [pc, #416]	; (8006b28 <HAL_RCC_ClockConfig+0x1b8>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f003 0307 	and.w	r3, r3, #7
 800698c:	683a      	ldr	r2, [r7, #0]
 800698e:	429a      	cmp	r2, r3
 8006990:	d90c      	bls.n	80069ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006992:	4b65      	ldr	r3, [pc, #404]	; (8006b28 <HAL_RCC_ClockConfig+0x1b8>)
 8006994:	683a      	ldr	r2, [r7, #0]
 8006996:	b2d2      	uxtb	r2, r2
 8006998:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800699a:	4b63      	ldr	r3, [pc, #396]	; (8006b28 <HAL_RCC_ClockConfig+0x1b8>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f003 0307 	and.w	r3, r3, #7
 80069a2:	683a      	ldr	r2, [r7, #0]
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d001      	beq.n	80069ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80069a8:	2301      	movs	r3, #1
 80069aa:	e0b8      	b.n	8006b1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f003 0302 	and.w	r3, r3, #2
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d020      	beq.n	80069fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f003 0304 	and.w	r3, r3, #4
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d005      	beq.n	80069d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80069c4:	4b59      	ldr	r3, [pc, #356]	; (8006b2c <HAL_RCC_ClockConfig+0x1bc>)
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	4a58      	ldr	r2, [pc, #352]	; (8006b2c <HAL_RCC_ClockConfig+0x1bc>)
 80069ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80069ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f003 0308 	and.w	r3, r3, #8
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d005      	beq.n	80069e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80069dc:	4b53      	ldr	r3, [pc, #332]	; (8006b2c <HAL_RCC_ClockConfig+0x1bc>)
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	4a52      	ldr	r2, [pc, #328]	; (8006b2c <HAL_RCC_ClockConfig+0x1bc>)
 80069e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80069e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069e8:	4b50      	ldr	r3, [pc, #320]	; (8006b2c <HAL_RCC_ClockConfig+0x1bc>)
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	494d      	ldr	r1, [pc, #308]	; (8006b2c <HAL_RCC_ClockConfig+0x1bc>)
 80069f6:	4313      	orrs	r3, r2
 80069f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f003 0301 	and.w	r3, r3, #1
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d044      	beq.n	8006a90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	2b01      	cmp	r3, #1
 8006a0c:	d107      	bne.n	8006a1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a0e:	4b47      	ldr	r3, [pc, #284]	; (8006b2c <HAL_RCC_ClockConfig+0x1bc>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d119      	bne.n	8006a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	e07f      	b.n	8006b1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	2b02      	cmp	r3, #2
 8006a24:	d003      	beq.n	8006a2e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a2a:	2b03      	cmp	r3, #3
 8006a2c:	d107      	bne.n	8006a3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a2e:	4b3f      	ldr	r3, [pc, #252]	; (8006b2c <HAL_RCC_ClockConfig+0x1bc>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d109      	bne.n	8006a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e06f      	b.n	8006b1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a3e:	4b3b      	ldr	r3, [pc, #236]	; (8006b2c <HAL_RCC_ClockConfig+0x1bc>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f003 0302 	and.w	r3, r3, #2
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d101      	bne.n	8006a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e067      	b.n	8006b1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a4e:	4b37      	ldr	r3, [pc, #220]	; (8006b2c <HAL_RCC_ClockConfig+0x1bc>)
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	f023 0203 	bic.w	r2, r3, #3
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	4934      	ldr	r1, [pc, #208]	; (8006b2c <HAL_RCC_ClockConfig+0x1bc>)
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a60:	f7fb fd42 	bl	80024e8 <HAL_GetTick>
 8006a64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a66:	e00a      	b.n	8006a7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a68:	f7fb fd3e 	bl	80024e8 <HAL_GetTick>
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	1ad3      	subs	r3, r2, r3
 8006a72:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d901      	bls.n	8006a7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006a7a:	2303      	movs	r3, #3
 8006a7c:	e04f      	b.n	8006b1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a7e:	4b2b      	ldr	r3, [pc, #172]	; (8006b2c <HAL_RCC_ClockConfig+0x1bc>)
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	f003 020c 	and.w	r2, r3, #12
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	d1eb      	bne.n	8006a68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006a90:	4b25      	ldr	r3, [pc, #148]	; (8006b28 <HAL_RCC_ClockConfig+0x1b8>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f003 0307 	and.w	r3, r3, #7
 8006a98:	683a      	ldr	r2, [r7, #0]
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d20c      	bcs.n	8006ab8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a9e:	4b22      	ldr	r3, [pc, #136]	; (8006b28 <HAL_RCC_ClockConfig+0x1b8>)
 8006aa0:	683a      	ldr	r2, [r7, #0]
 8006aa2:	b2d2      	uxtb	r2, r2
 8006aa4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006aa6:	4b20      	ldr	r3, [pc, #128]	; (8006b28 <HAL_RCC_ClockConfig+0x1b8>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f003 0307 	and.w	r3, r3, #7
 8006aae:	683a      	ldr	r2, [r7, #0]
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d001      	beq.n	8006ab8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e032      	b.n	8006b1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f003 0304 	and.w	r3, r3, #4
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d008      	beq.n	8006ad6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ac4:	4b19      	ldr	r3, [pc, #100]	; (8006b2c <HAL_RCC_ClockConfig+0x1bc>)
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	68db      	ldr	r3, [r3, #12]
 8006ad0:	4916      	ldr	r1, [pc, #88]	; (8006b2c <HAL_RCC_ClockConfig+0x1bc>)
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f003 0308 	and.w	r3, r3, #8
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d009      	beq.n	8006af6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ae2:	4b12      	ldr	r3, [pc, #72]	; (8006b2c <HAL_RCC_ClockConfig+0x1bc>)
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	691b      	ldr	r3, [r3, #16]
 8006aee:	00db      	lsls	r3, r3, #3
 8006af0:	490e      	ldr	r1, [pc, #56]	; (8006b2c <HAL_RCC_ClockConfig+0x1bc>)
 8006af2:	4313      	orrs	r3, r2
 8006af4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006af6:	f000 f821 	bl	8006b3c <HAL_RCC_GetSysClockFreq>
 8006afa:	4602      	mov	r2, r0
 8006afc:	4b0b      	ldr	r3, [pc, #44]	; (8006b2c <HAL_RCC_ClockConfig+0x1bc>)
 8006afe:	689b      	ldr	r3, [r3, #8]
 8006b00:	091b      	lsrs	r3, r3, #4
 8006b02:	f003 030f 	and.w	r3, r3, #15
 8006b06:	490a      	ldr	r1, [pc, #40]	; (8006b30 <HAL_RCC_ClockConfig+0x1c0>)
 8006b08:	5ccb      	ldrb	r3, [r1, r3]
 8006b0a:	fa22 f303 	lsr.w	r3, r2, r3
 8006b0e:	4a09      	ldr	r2, [pc, #36]	; (8006b34 <HAL_RCC_ClockConfig+0x1c4>)
 8006b10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006b12:	4b09      	ldr	r3, [pc, #36]	; (8006b38 <HAL_RCC_ClockConfig+0x1c8>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4618      	mov	r0, r3
 8006b18:	f7fb fba8 	bl	800226c <HAL_InitTick>

  return HAL_OK;
 8006b1c:	2300      	movs	r3, #0
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	3710      	adds	r7, #16
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}
 8006b26:	bf00      	nop
 8006b28:	40023c00 	.word	0x40023c00
 8006b2c:	40023800 	.word	0x40023800
 8006b30:	0801034c 	.word	0x0801034c
 8006b34:	20000000 	.word	0x20000000
 8006b38:	20000004 	.word	0x20000004

08006b3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b3c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006b40:	b084      	sub	sp, #16
 8006b42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006b44:	2300      	movs	r3, #0
 8006b46:	607b      	str	r3, [r7, #4]
 8006b48:	2300      	movs	r3, #0
 8006b4a:	60fb      	str	r3, [r7, #12]
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006b50:	2300      	movs	r3, #0
 8006b52:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b54:	4b67      	ldr	r3, [pc, #412]	; (8006cf4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	f003 030c 	and.w	r3, r3, #12
 8006b5c:	2b08      	cmp	r3, #8
 8006b5e:	d00d      	beq.n	8006b7c <HAL_RCC_GetSysClockFreq+0x40>
 8006b60:	2b08      	cmp	r3, #8
 8006b62:	f200 80bd 	bhi.w	8006ce0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d002      	beq.n	8006b70 <HAL_RCC_GetSysClockFreq+0x34>
 8006b6a:	2b04      	cmp	r3, #4
 8006b6c:	d003      	beq.n	8006b76 <HAL_RCC_GetSysClockFreq+0x3a>
 8006b6e:	e0b7      	b.n	8006ce0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006b70:	4b61      	ldr	r3, [pc, #388]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006b72:	60bb      	str	r3, [r7, #8]
       break;
 8006b74:	e0b7      	b.n	8006ce6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006b76:	4b61      	ldr	r3, [pc, #388]	; (8006cfc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006b78:	60bb      	str	r3, [r7, #8]
      break;
 8006b7a:	e0b4      	b.n	8006ce6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006b7c:	4b5d      	ldr	r3, [pc, #372]	; (8006cf4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006b84:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006b86:	4b5b      	ldr	r3, [pc, #364]	; (8006cf4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d04d      	beq.n	8006c2e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b92:	4b58      	ldr	r3, [pc, #352]	; (8006cf4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	099b      	lsrs	r3, r3, #6
 8006b98:	461a      	mov	r2, r3
 8006b9a:	f04f 0300 	mov.w	r3, #0
 8006b9e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006ba2:	f04f 0100 	mov.w	r1, #0
 8006ba6:	ea02 0800 	and.w	r8, r2, r0
 8006baa:	ea03 0901 	and.w	r9, r3, r1
 8006bae:	4640      	mov	r0, r8
 8006bb0:	4649      	mov	r1, r9
 8006bb2:	f04f 0200 	mov.w	r2, #0
 8006bb6:	f04f 0300 	mov.w	r3, #0
 8006bba:	014b      	lsls	r3, r1, #5
 8006bbc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006bc0:	0142      	lsls	r2, r0, #5
 8006bc2:	4610      	mov	r0, r2
 8006bc4:	4619      	mov	r1, r3
 8006bc6:	ebb0 0008 	subs.w	r0, r0, r8
 8006bca:	eb61 0109 	sbc.w	r1, r1, r9
 8006bce:	f04f 0200 	mov.w	r2, #0
 8006bd2:	f04f 0300 	mov.w	r3, #0
 8006bd6:	018b      	lsls	r3, r1, #6
 8006bd8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006bdc:	0182      	lsls	r2, r0, #6
 8006bde:	1a12      	subs	r2, r2, r0
 8006be0:	eb63 0301 	sbc.w	r3, r3, r1
 8006be4:	f04f 0000 	mov.w	r0, #0
 8006be8:	f04f 0100 	mov.w	r1, #0
 8006bec:	00d9      	lsls	r1, r3, #3
 8006bee:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006bf2:	00d0      	lsls	r0, r2, #3
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	460b      	mov	r3, r1
 8006bf8:	eb12 0208 	adds.w	r2, r2, r8
 8006bfc:	eb43 0309 	adc.w	r3, r3, r9
 8006c00:	f04f 0000 	mov.w	r0, #0
 8006c04:	f04f 0100 	mov.w	r1, #0
 8006c08:	0259      	lsls	r1, r3, #9
 8006c0a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006c0e:	0250      	lsls	r0, r2, #9
 8006c10:	4602      	mov	r2, r0
 8006c12:	460b      	mov	r3, r1
 8006c14:	4610      	mov	r0, r2
 8006c16:	4619      	mov	r1, r3
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	461a      	mov	r2, r3
 8006c1c:	f04f 0300 	mov.w	r3, #0
 8006c20:	f7f9 ff9c 	bl	8000b5c <__aeabi_uldivmod>
 8006c24:	4602      	mov	r2, r0
 8006c26:	460b      	mov	r3, r1
 8006c28:	4613      	mov	r3, r2
 8006c2a:	60fb      	str	r3, [r7, #12]
 8006c2c:	e04a      	b.n	8006cc4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c2e:	4b31      	ldr	r3, [pc, #196]	; (8006cf4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	099b      	lsrs	r3, r3, #6
 8006c34:	461a      	mov	r2, r3
 8006c36:	f04f 0300 	mov.w	r3, #0
 8006c3a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006c3e:	f04f 0100 	mov.w	r1, #0
 8006c42:	ea02 0400 	and.w	r4, r2, r0
 8006c46:	ea03 0501 	and.w	r5, r3, r1
 8006c4a:	4620      	mov	r0, r4
 8006c4c:	4629      	mov	r1, r5
 8006c4e:	f04f 0200 	mov.w	r2, #0
 8006c52:	f04f 0300 	mov.w	r3, #0
 8006c56:	014b      	lsls	r3, r1, #5
 8006c58:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006c5c:	0142      	lsls	r2, r0, #5
 8006c5e:	4610      	mov	r0, r2
 8006c60:	4619      	mov	r1, r3
 8006c62:	1b00      	subs	r0, r0, r4
 8006c64:	eb61 0105 	sbc.w	r1, r1, r5
 8006c68:	f04f 0200 	mov.w	r2, #0
 8006c6c:	f04f 0300 	mov.w	r3, #0
 8006c70:	018b      	lsls	r3, r1, #6
 8006c72:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006c76:	0182      	lsls	r2, r0, #6
 8006c78:	1a12      	subs	r2, r2, r0
 8006c7a:	eb63 0301 	sbc.w	r3, r3, r1
 8006c7e:	f04f 0000 	mov.w	r0, #0
 8006c82:	f04f 0100 	mov.w	r1, #0
 8006c86:	00d9      	lsls	r1, r3, #3
 8006c88:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006c8c:	00d0      	lsls	r0, r2, #3
 8006c8e:	4602      	mov	r2, r0
 8006c90:	460b      	mov	r3, r1
 8006c92:	1912      	adds	r2, r2, r4
 8006c94:	eb45 0303 	adc.w	r3, r5, r3
 8006c98:	f04f 0000 	mov.w	r0, #0
 8006c9c:	f04f 0100 	mov.w	r1, #0
 8006ca0:	0299      	lsls	r1, r3, #10
 8006ca2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006ca6:	0290      	lsls	r0, r2, #10
 8006ca8:	4602      	mov	r2, r0
 8006caa:	460b      	mov	r3, r1
 8006cac:	4610      	mov	r0, r2
 8006cae:	4619      	mov	r1, r3
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	f04f 0300 	mov.w	r3, #0
 8006cb8:	f7f9 ff50 	bl	8000b5c <__aeabi_uldivmod>
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	460b      	mov	r3, r1
 8006cc0:	4613      	mov	r3, r2
 8006cc2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006cc4:	4b0b      	ldr	r3, [pc, #44]	; (8006cf4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	0c1b      	lsrs	r3, r3, #16
 8006cca:	f003 0303 	and.w	r3, r3, #3
 8006cce:	3301      	adds	r3, #1
 8006cd0:	005b      	lsls	r3, r3, #1
 8006cd2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006cd4:	68fa      	ldr	r2, [r7, #12]
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cdc:	60bb      	str	r3, [r7, #8]
      break;
 8006cde:	e002      	b.n	8006ce6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006ce0:	4b05      	ldr	r3, [pc, #20]	; (8006cf8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006ce2:	60bb      	str	r3, [r7, #8]
      break;
 8006ce4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006ce6:	68bb      	ldr	r3, [r7, #8]
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3710      	adds	r7, #16
 8006cec:	46bd      	mov	sp, r7
 8006cee:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006cf2:	bf00      	nop
 8006cf4:	40023800 	.word	0x40023800
 8006cf8:	00f42400 	.word	0x00f42400
 8006cfc:	007a1200 	.word	0x007a1200

08006d00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d00:	b480      	push	{r7}
 8006d02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d04:	4b03      	ldr	r3, [pc, #12]	; (8006d14 <HAL_RCC_GetHCLKFreq+0x14>)
 8006d06:	681b      	ldr	r3, [r3, #0]
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d10:	4770      	bx	lr
 8006d12:	bf00      	nop
 8006d14:	20000000 	.word	0x20000000

08006d18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006d1c:	f7ff fff0 	bl	8006d00 <HAL_RCC_GetHCLKFreq>
 8006d20:	4602      	mov	r2, r0
 8006d22:	4b05      	ldr	r3, [pc, #20]	; (8006d38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d24:	689b      	ldr	r3, [r3, #8]
 8006d26:	0a9b      	lsrs	r3, r3, #10
 8006d28:	f003 0307 	and.w	r3, r3, #7
 8006d2c:	4903      	ldr	r1, [pc, #12]	; (8006d3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d2e:	5ccb      	ldrb	r3, [r1, r3]
 8006d30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	bd80      	pop	{r7, pc}
 8006d38:	40023800 	.word	0x40023800
 8006d3c:	0801035c 	.word	0x0801035c

08006d40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006d44:	f7ff ffdc 	bl	8006d00 <HAL_RCC_GetHCLKFreq>
 8006d48:	4602      	mov	r2, r0
 8006d4a:	4b05      	ldr	r3, [pc, #20]	; (8006d60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	0b5b      	lsrs	r3, r3, #13
 8006d50:	f003 0307 	and.w	r3, r3, #7
 8006d54:	4903      	ldr	r1, [pc, #12]	; (8006d64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d56:	5ccb      	ldrb	r3, [r1, r3]
 8006d58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	bd80      	pop	{r7, pc}
 8006d60:	40023800 	.word	0x40023800
 8006d64:	0801035c 	.word	0x0801035c

08006d68 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b083      	sub	sp, #12
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
 8006d70:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	220f      	movs	r2, #15
 8006d76:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006d78:	4b12      	ldr	r3, [pc, #72]	; (8006dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	f003 0203 	and.w	r2, r3, #3
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006d84:	4b0f      	ldr	r3, [pc, #60]	; (8006dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006d90:	4b0c      	ldr	r3, [pc, #48]	; (8006dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006d9c:	4b09      	ldr	r3, [pc, #36]	; (8006dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	08db      	lsrs	r3, r3, #3
 8006da2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006daa:	4b07      	ldr	r3, [pc, #28]	; (8006dc8 <HAL_RCC_GetClockConfig+0x60>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f003 0207 	and.w	r2, r3, #7
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	601a      	str	r2, [r3, #0]
}
 8006db6:	bf00      	nop
 8006db8:	370c      	adds	r7, #12
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc0:	4770      	bx	lr
 8006dc2:	bf00      	nop
 8006dc4:	40023800 	.word	0x40023800
 8006dc8:	40023c00 	.word	0x40023c00

08006dcc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b086      	sub	sp, #24
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f003 0301 	and.w	r3, r3, #1
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d105      	bne.n	8006df4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d035      	beq.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006df4:	4b62      	ldr	r3, [pc, #392]	; (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006df6:	2200      	movs	r2, #0
 8006df8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006dfa:	f7fb fb75 	bl	80024e8 <HAL_GetTick>
 8006dfe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e00:	e008      	b.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006e02:	f7fb fb71 	bl	80024e8 <HAL_GetTick>
 8006e06:	4602      	mov	r2, r0
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	1ad3      	subs	r3, r2, r3
 8006e0c:	2b02      	cmp	r3, #2
 8006e0e:	d901      	bls.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e10:	2303      	movs	r3, #3
 8006e12:	e0b0      	b.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e14:	4b5b      	ldr	r3, [pc, #364]	; (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d1f0      	bne.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	019a      	lsls	r2, r3, #6
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	689b      	ldr	r3, [r3, #8]
 8006e2a:	071b      	lsls	r3, r3, #28
 8006e2c:	4955      	ldr	r1, [pc, #340]	; (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006e34:	4b52      	ldr	r3, [pc, #328]	; (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006e36:	2201      	movs	r2, #1
 8006e38:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e3a:	f7fb fb55 	bl	80024e8 <HAL_GetTick>
 8006e3e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e40:	e008      	b.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006e42:	f7fb fb51 	bl	80024e8 <HAL_GetTick>
 8006e46:	4602      	mov	r2, r0
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	1ad3      	subs	r3, r2, r3
 8006e4c:	2b02      	cmp	r3, #2
 8006e4e:	d901      	bls.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e50:	2303      	movs	r3, #3
 8006e52:	e090      	b.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e54:	4b4b      	ldr	r3, [pc, #300]	; (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d0f0      	beq.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f003 0302 	and.w	r3, r3, #2
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	f000 8083 	beq.w	8006f74 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006e6e:	2300      	movs	r3, #0
 8006e70:	60fb      	str	r3, [r7, #12]
 8006e72:	4b44      	ldr	r3, [pc, #272]	; (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e76:	4a43      	ldr	r2, [pc, #268]	; (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e7c:	6413      	str	r3, [r2, #64]	; 0x40
 8006e7e:	4b41      	ldr	r3, [pc, #260]	; (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e86:	60fb      	str	r3, [r7, #12]
 8006e88:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006e8a:	4b3f      	ldr	r3, [pc, #252]	; (8006f88 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4a3e      	ldr	r2, [pc, #248]	; (8006f88 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006e90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e94:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006e96:	f7fb fb27 	bl	80024e8 <HAL_GetTick>
 8006e9a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006e9c:	e008      	b.n	8006eb0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006e9e:	f7fb fb23 	bl	80024e8 <HAL_GetTick>
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	1ad3      	subs	r3, r2, r3
 8006ea8:	2b02      	cmp	r3, #2
 8006eaa:	d901      	bls.n	8006eb0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006eac:	2303      	movs	r3, #3
 8006eae:	e062      	b.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006eb0:	4b35      	ldr	r3, [pc, #212]	; (8006f88 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d0f0      	beq.n	8006e9e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006ebc:	4b31      	ldr	r3, [pc, #196]	; (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ebe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ec0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ec4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d02f      	beq.n	8006f2c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	68db      	ldr	r3, [r3, #12]
 8006ed0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ed4:	693a      	ldr	r2, [r7, #16]
 8006ed6:	429a      	cmp	r2, r3
 8006ed8:	d028      	beq.n	8006f2c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006eda:	4b2a      	ldr	r3, [pc, #168]	; (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ede:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ee2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006ee4:	4b29      	ldr	r3, [pc, #164]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006eea:	4b28      	ldr	r3, [pc, #160]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006eec:	2200      	movs	r2, #0
 8006eee:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006ef0:	4a24      	ldr	r2, [pc, #144]	; (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006ef6:	4b23      	ldr	r3, [pc, #140]	; (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006efa:	f003 0301 	and.w	r3, r3, #1
 8006efe:	2b01      	cmp	r3, #1
 8006f00:	d114      	bne.n	8006f2c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006f02:	f7fb faf1 	bl	80024e8 <HAL_GetTick>
 8006f06:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f08:	e00a      	b.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006f0a:	f7fb faed 	bl	80024e8 <HAL_GetTick>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	1ad3      	subs	r3, r2, r3
 8006f14:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d901      	bls.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006f1c:	2303      	movs	r3, #3
 8006f1e:	e02a      	b.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f20:	4b18      	ldr	r3, [pc, #96]	; (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f24:	f003 0302 	and.w	r3, r3, #2
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d0ee      	beq.n	8006f0a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	68db      	ldr	r3, [r3, #12]
 8006f30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f34:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006f38:	d10d      	bne.n	8006f56 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006f3a:	4b12      	ldr	r3, [pc, #72]	; (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	68db      	ldr	r3, [r3, #12]
 8006f46:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006f4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f4e:	490d      	ldr	r1, [pc, #52]	; (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f50:	4313      	orrs	r3, r2
 8006f52:	608b      	str	r3, [r1, #8]
 8006f54:	e005      	b.n	8006f62 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006f56:	4b0b      	ldr	r3, [pc, #44]	; (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	4a0a      	ldr	r2, [pc, #40]	; (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f5c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006f60:	6093      	str	r3, [r2, #8]
 8006f62:	4b08      	ldr	r3, [pc, #32]	; (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f64:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f6e:	4905      	ldr	r1, [pc, #20]	; (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f70:	4313      	orrs	r3, r2
 8006f72:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006f74:	2300      	movs	r3, #0
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3718      	adds	r7, #24
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}
 8006f7e:	bf00      	nop
 8006f80:	42470068 	.word	0x42470068
 8006f84:	40023800 	.word	0x40023800
 8006f88:	40007000 	.word	0x40007000
 8006f8c:	42470e40 	.word	0x42470e40

08006f90 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b087      	sub	sp, #28
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2b01      	cmp	r3, #1
 8006fac:	d13e      	bne.n	800702c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006fae:	4b23      	ldr	r3, [pc, #140]	; (800703c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006fb6:	60fb      	str	r3, [r7, #12]
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d005      	beq.n	8006fca <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2b01      	cmp	r3, #1
 8006fc2:	d12f      	bne.n	8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006fc4:	4b1e      	ldr	r3, [pc, #120]	; (8007040 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006fc6:	617b      	str	r3, [r7, #20]
          break;
 8006fc8:	e02f      	b.n	800702a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006fca:	4b1c      	ldr	r3, [pc, #112]	; (800703c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006fd2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006fd6:	d108      	bne.n	8006fea <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006fd8:	4b18      	ldr	r3, [pc, #96]	; (800703c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006fe0:	4a18      	ldr	r2, [pc, #96]	; (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fe6:	613b      	str	r3, [r7, #16]
 8006fe8:	e007      	b.n	8006ffa <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006fea:	4b14      	ldr	r3, [pc, #80]	; (800703c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006ff2:	4a15      	ldr	r2, [pc, #84]	; (8007048 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ff8:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006ffa:	4b10      	ldr	r3, [pc, #64]	; (800703c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006ffc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007000:	099b      	lsrs	r3, r3, #6
 8007002:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	fb02 f303 	mul.w	r3, r2, r3
 800700c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800700e:	4b0b      	ldr	r3, [pc, #44]	; (800703c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007010:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007014:	0f1b      	lsrs	r3, r3, #28
 8007016:	f003 0307 	and.w	r3, r3, #7
 800701a:	68ba      	ldr	r2, [r7, #8]
 800701c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007020:	617b      	str	r3, [r7, #20]
          break;
 8007022:	e002      	b.n	800702a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007024:	2300      	movs	r3, #0
 8007026:	617b      	str	r3, [r7, #20]
          break;
 8007028:	bf00      	nop
        }
      }
      break;
 800702a:	bf00      	nop
    }
  }
  return frequency;
 800702c:	697b      	ldr	r3, [r7, #20]
}
 800702e:	4618      	mov	r0, r3
 8007030:	371c      	adds	r7, #28
 8007032:	46bd      	mov	sp, r7
 8007034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007038:	4770      	bx	lr
 800703a:	bf00      	nop
 800703c:	40023800 	.word	0x40023800
 8007040:	00bb8000 	.word	0x00bb8000
 8007044:	007a1200 	.word	0x007a1200
 8007048:	00f42400 	.word	0x00f42400

0800704c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b082      	sub	sp, #8
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d101      	bne.n	800705e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800705a:	2301      	movs	r3, #1
 800705c:	e07b      	b.n	8007156 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007062:	2b00      	cmp	r3, #0
 8007064:	d108      	bne.n	8007078 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800706e:	d009      	beq.n	8007084 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2200      	movs	r2, #0
 8007074:	61da      	str	r2, [r3, #28]
 8007076:	e005      	b.n	8007084 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2200      	movs	r2, #0
 800707c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2200      	movs	r2, #0
 8007082:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2200      	movs	r2, #0
 8007088:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007090:	b2db      	uxtb	r3, r3
 8007092:	2b00      	cmp	r3, #0
 8007094:	d106      	bne.n	80070a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2200      	movs	r2, #0
 800709a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f7fb f84c 	bl	800213c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2202      	movs	r2, #2
 80070a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	681a      	ldr	r2, [r3, #0]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070ba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80070cc:	431a      	orrs	r2, r3
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	68db      	ldr	r3, [r3, #12]
 80070d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80070d6:	431a      	orrs	r2, r3
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	691b      	ldr	r3, [r3, #16]
 80070dc:	f003 0302 	and.w	r3, r3, #2
 80070e0:	431a      	orrs	r2, r3
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	695b      	ldr	r3, [r3, #20]
 80070e6:	f003 0301 	and.w	r3, r3, #1
 80070ea:	431a      	orrs	r2, r3
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	699b      	ldr	r3, [r3, #24]
 80070f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80070f4:	431a      	orrs	r2, r3
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	69db      	ldr	r3, [r3, #28]
 80070fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80070fe:	431a      	orrs	r2, r3
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6a1b      	ldr	r3, [r3, #32]
 8007104:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007108:	ea42 0103 	orr.w	r1, r2, r3
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007110:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	430a      	orrs	r2, r1
 800711a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	699b      	ldr	r3, [r3, #24]
 8007120:	0c1b      	lsrs	r3, r3, #16
 8007122:	f003 0104 	and.w	r1, r3, #4
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800712a:	f003 0210 	and.w	r2, r3, #16
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	430a      	orrs	r2, r1
 8007134:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	69da      	ldr	r2, [r3, #28]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007144:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2201      	movs	r2, #1
 8007150:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007154:	2300      	movs	r3, #0
}
 8007156:	4618      	mov	r0, r3
 8007158:	3708      	adds	r7, #8
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}

0800715e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800715e:	b580      	push	{r7, lr}
 8007160:	b082      	sub	sp, #8
 8007162:	af00      	add	r7, sp, #0
 8007164:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d101      	bne.n	8007170 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	e041      	b.n	80071f4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007176:	b2db      	uxtb	r3, r3
 8007178:	2b00      	cmp	r3, #0
 800717a:	d106      	bne.n	800718a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2200      	movs	r2, #0
 8007180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f000 f839 	bl	80071fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2202      	movs	r2, #2
 800718e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681a      	ldr	r2, [r3, #0]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	3304      	adds	r3, #4
 800719a:	4619      	mov	r1, r3
 800719c:	4610      	mov	r0, r2
 800719e:	f000 f9d7 	bl	8007550 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2201      	movs	r2, #1
 80071a6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2201      	movs	r2, #1
 80071ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2201      	movs	r2, #1
 80071b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2201      	movs	r2, #1
 80071be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2201      	movs	r2, #1
 80071c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2201      	movs	r2, #1
 80071ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2201      	movs	r2, #1
 80071d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2201      	movs	r2, #1
 80071de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2201      	movs	r2, #1
 80071e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2201      	movs	r2, #1
 80071ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80071f2:	2300      	movs	r3, #0
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	3708      	adds	r7, #8
 80071f8:	46bd      	mov	sp, r7
 80071fa:	bd80      	pop	{r7, pc}

080071fc <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b083      	sub	sp, #12
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007204:	bf00      	nop
 8007206:	370c      	adds	r7, #12
 8007208:	46bd      	mov	sp, r7
 800720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720e:	4770      	bx	lr

08007210 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007210:	b480      	push	{r7}
 8007212:	b085      	sub	sp, #20
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800721e:	b2db      	uxtb	r3, r3
 8007220:	2b01      	cmp	r3, #1
 8007222:	d001      	beq.n	8007228 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007224:	2301      	movs	r3, #1
 8007226:	e04e      	b.n	80072c6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2202      	movs	r2, #2
 800722c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	68da      	ldr	r2, [r3, #12]
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f042 0201 	orr.w	r2, r2, #1
 800723e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a23      	ldr	r2, [pc, #140]	; (80072d4 <HAL_TIM_Base_Start_IT+0xc4>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d022      	beq.n	8007290 <HAL_TIM_Base_Start_IT+0x80>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007252:	d01d      	beq.n	8007290 <HAL_TIM_Base_Start_IT+0x80>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a1f      	ldr	r2, [pc, #124]	; (80072d8 <HAL_TIM_Base_Start_IT+0xc8>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d018      	beq.n	8007290 <HAL_TIM_Base_Start_IT+0x80>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a1e      	ldr	r2, [pc, #120]	; (80072dc <HAL_TIM_Base_Start_IT+0xcc>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d013      	beq.n	8007290 <HAL_TIM_Base_Start_IT+0x80>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a1c      	ldr	r2, [pc, #112]	; (80072e0 <HAL_TIM_Base_Start_IT+0xd0>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d00e      	beq.n	8007290 <HAL_TIM_Base_Start_IT+0x80>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a1b      	ldr	r2, [pc, #108]	; (80072e4 <HAL_TIM_Base_Start_IT+0xd4>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d009      	beq.n	8007290 <HAL_TIM_Base_Start_IT+0x80>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a19      	ldr	r2, [pc, #100]	; (80072e8 <HAL_TIM_Base_Start_IT+0xd8>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d004      	beq.n	8007290 <HAL_TIM_Base_Start_IT+0x80>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a18      	ldr	r2, [pc, #96]	; (80072ec <HAL_TIM_Base_Start_IT+0xdc>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d111      	bne.n	80072b4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	f003 0307 	and.w	r3, r3, #7
 800729a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	2b06      	cmp	r3, #6
 80072a0:	d010      	beq.n	80072c4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	681a      	ldr	r2, [r3, #0]
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f042 0201 	orr.w	r2, r2, #1
 80072b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072b2:	e007      	b.n	80072c4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	681a      	ldr	r2, [r3, #0]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f042 0201 	orr.w	r2, r2, #1
 80072c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80072c4:	2300      	movs	r3, #0
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3714      	adds	r7, #20
 80072ca:	46bd      	mov	sp, r7
 80072cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d0:	4770      	bx	lr
 80072d2:	bf00      	nop
 80072d4:	40010000 	.word	0x40010000
 80072d8:	40000400 	.word	0x40000400
 80072dc:	40000800 	.word	0x40000800
 80072e0:	40000c00 	.word	0x40000c00
 80072e4:	40010400 	.word	0x40010400
 80072e8:	40014000 	.word	0x40014000
 80072ec:	40001800 	.word	0x40001800

080072f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b082      	sub	sp, #8
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	691b      	ldr	r3, [r3, #16]
 80072fe:	f003 0302 	and.w	r3, r3, #2
 8007302:	2b02      	cmp	r3, #2
 8007304:	d122      	bne.n	800734c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	68db      	ldr	r3, [r3, #12]
 800730c:	f003 0302 	and.w	r3, r3, #2
 8007310:	2b02      	cmp	r3, #2
 8007312:	d11b      	bne.n	800734c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f06f 0202 	mvn.w	r2, #2
 800731c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2201      	movs	r2, #1
 8007322:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	699b      	ldr	r3, [r3, #24]
 800732a:	f003 0303 	and.w	r3, r3, #3
 800732e:	2b00      	cmp	r3, #0
 8007330:	d003      	beq.n	800733a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f000 f8ee 	bl	8007514 <HAL_TIM_IC_CaptureCallback>
 8007338:	e005      	b.n	8007346 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f000 f8e0 	bl	8007500 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007340:	6878      	ldr	r0, [r7, #4]
 8007342:	f000 f8f1 	bl	8007528 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2200      	movs	r2, #0
 800734a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	691b      	ldr	r3, [r3, #16]
 8007352:	f003 0304 	and.w	r3, r3, #4
 8007356:	2b04      	cmp	r3, #4
 8007358:	d122      	bne.n	80073a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	68db      	ldr	r3, [r3, #12]
 8007360:	f003 0304 	and.w	r3, r3, #4
 8007364:	2b04      	cmp	r3, #4
 8007366:	d11b      	bne.n	80073a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f06f 0204 	mvn.w	r2, #4
 8007370:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2202      	movs	r2, #2
 8007376:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	699b      	ldr	r3, [r3, #24]
 800737e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007382:	2b00      	cmp	r3, #0
 8007384:	d003      	beq.n	800738e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f000 f8c4 	bl	8007514 <HAL_TIM_IC_CaptureCallback>
 800738c:	e005      	b.n	800739a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f000 f8b6 	bl	8007500 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	f000 f8c7 	bl	8007528 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2200      	movs	r2, #0
 800739e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	691b      	ldr	r3, [r3, #16]
 80073a6:	f003 0308 	and.w	r3, r3, #8
 80073aa:	2b08      	cmp	r3, #8
 80073ac:	d122      	bne.n	80073f4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	68db      	ldr	r3, [r3, #12]
 80073b4:	f003 0308 	and.w	r3, r3, #8
 80073b8:	2b08      	cmp	r3, #8
 80073ba:	d11b      	bne.n	80073f4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f06f 0208 	mvn.w	r2, #8
 80073c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2204      	movs	r2, #4
 80073ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	69db      	ldr	r3, [r3, #28]
 80073d2:	f003 0303 	and.w	r3, r3, #3
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d003      	beq.n	80073e2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f000 f89a 	bl	8007514 <HAL_TIM_IC_CaptureCallback>
 80073e0:	e005      	b.n	80073ee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 f88c 	bl	8007500 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073e8:	6878      	ldr	r0, [r7, #4]
 80073ea:	f000 f89d 	bl	8007528 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2200      	movs	r2, #0
 80073f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	691b      	ldr	r3, [r3, #16]
 80073fa:	f003 0310 	and.w	r3, r3, #16
 80073fe:	2b10      	cmp	r3, #16
 8007400:	d122      	bne.n	8007448 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	68db      	ldr	r3, [r3, #12]
 8007408:	f003 0310 	and.w	r3, r3, #16
 800740c:	2b10      	cmp	r3, #16
 800740e:	d11b      	bne.n	8007448 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f06f 0210 	mvn.w	r2, #16
 8007418:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2208      	movs	r2, #8
 800741e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	69db      	ldr	r3, [r3, #28]
 8007426:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800742a:	2b00      	cmp	r3, #0
 800742c:	d003      	beq.n	8007436 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f000 f870 	bl	8007514 <HAL_TIM_IC_CaptureCallback>
 8007434:	e005      	b.n	8007442 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f000 f862 	bl	8007500 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	f000 f873 	bl	8007528 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2200      	movs	r2, #0
 8007446:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	691b      	ldr	r3, [r3, #16]
 800744e:	f003 0301 	and.w	r3, r3, #1
 8007452:	2b01      	cmp	r3, #1
 8007454:	d10e      	bne.n	8007474 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	68db      	ldr	r3, [r3, #12]
 800745c:	f003 0301 	and.w	r3, r3, #1
 8007460:	2b01      	cmp	r3, #1
 8007462:	d107      	bne.n	8007474 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f06f 0201 	mvn.w	r2, #1
 800746c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f7fa f88c 	bl	800158c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	691b      	ldr	r3, [r3, #16]
 800747a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800747e:	2b80      	cmp	r3, #128	; 0x80
 8007480:	d10e      	bne.n	80074a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	68db      	ldr	r3, [r3, #12]
 8007488:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800748c:	2b80      	cmp	r3, #128	; 0x80
 800748e:	d107      	bne.n	80074a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007498:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f000 f902 	bl	80076a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	691b      	ldr	r3, [r3, #16]
 80074a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074aa:	2b40      	cmp	r3, #64	; 0x40
 80074ac:	d10e      	bne.n	80074cc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	68db      	ldr	r3, [r3, #12]
 80074b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074b8:	2b40      	cmp	r3, #64	; 0x40
 80074ba:	d107      	bne.n	80074cc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80074c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f000 f838 	bl	800753c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	691b      	ldr	r3, [r3, #16]
 80074d2:	f003 0320 	and.w	r3, r3, #32
 80074d6:	2b20      	cmp	r3, #32
 80074d8:	d10e      	bne.n	80074f8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	68db      	ldr	r3, [r3, #12]
 80074e0:	f003 0320 	and.w	r3, r3, #32
 80074e4:	2b20      	cmp	r3, #32
 80074e6:	d107      	bne.n	80074f8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f06f 0220 	mvn.w	r2, #32
 80074f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 f8cc 	bl	8007690 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80074f8:	bf00      	nop
 80074fa:	3708      	adds	r7, #8
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}

08007500 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007500:	b480      	push	{r7}
 8007502:	b083      	sub	sp, #12
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007508:	bf00      	nop
 800750a:	370c      	adds	r7, #12
 800750c:	46bd      	mov	sp, r7
 800750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007512:	4770      	bx	lr

08007514 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800751c:	bf00      	nop
 800751e:	370c      	adds	r7, #12
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr

08007528 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007528:	b480      	push	{r7}
 800752a:	b083      	sub	sp, #12
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007530:	bf00      	nop
 8007532:	370c      	adds	r7, #12
 8007534:	46bd      	mov	sp, r7
 8007536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753a:	4770      	bx	lr

0800753c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800753c:	b480      	push	{r7}
 800753e:	b083      	sub	sp, #12
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007544:	bf00      	nop
 8007546:	370c      	adds	r7, #12
 8007548:	46bd      	mov	sp, r7
 800754a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754e:	4770      	bx	lr

08007550 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007550:	b480      	push	{r7}
 8007552:	b085      	sub	sp, #20
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
 8007558:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	4a40      	ldr	r2, [pc, #256]	; (8007664 <TIM_Base_SetConfig+0x114>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d013      	beq.n	8007590 <TIM_Base_SetConfig+0x40>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800756e:	d00f      	beq.n	8007590 <TIM_Base_SetConfig+0x40>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	4a3d      	ldr	r2, [pc, #244]	; (8007668 <TIM_Base_SetConfig+0x118>)
 8007574:	4293      	cmp	r3, r2
 8007576:	d00b      	beq.n	8007590 <TIM_Base_SetConfig+0x40>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	4a3c      	ldr	r2, [pc, #240]	; (800766c <TIM_Base_SetConfig+0x11c>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d007      	beq.n	8007590 <TIM_Base_SetConfig+0x40>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	4a3b      	ldr	r2, [pc, #236]	; (8007670 <TIM_Base_SetConfig+0x120>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d003      	beq.n	8007590 <TIM_Base_SetConfig+0x40>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	4a3a      	ldr	r2, [pc, #232]	; (8007674 <TIM_Base_SetConfig+0x124>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d108      	bne.n	80075a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007596:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	685b      	ldr	r3, [r3, #4]
 800759c:	68fa      	ldr	r2, [r7, #12]
 800759e:	4313      	orrs	r3, r2
 80075a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	4a2f      	ldr	r2, [pc, #188]	; (8007664 <TIM_Base_SetConfig+0x114>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d02b      	beq.n	8007602 <TIM_Base_SetConfig+0xb2>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075b0:	d027      	beq.n	8007602 <TIM_Base_SetConfig+0xb2>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	4a2c      	ldr	r2, [pc, #176]	; (8007668 <TIM_Base_SetConfig+0x118>)
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d023      	beq.n	8007602 <TIM_Base_SetConfig+0xb2>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	4a2b      	ldr	r2, [pc, #172]	; (800766c <TIM_Base_SetConfig+0x11c>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d01f      	beq.n	8007602 <TIM_Base_SetConfig+0xb2>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	4a2a      	ldr	r2, [pc, #168]	; (8007670 <TIM_Base_SetConfig+0x120>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d01b      	beq.n	8007602 <TIM_Base_SetConfig+0xb2>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	4a29      	ldr	r2, [pc, #164]	; (8007674 <TIM_Base_SetConfig+0x124>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d017      	beq.n	8007602 <TIM_Base_SetConfig+0xb2>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	4a28      	ldr	r2, [pc, #160]	; (8007678 <TIM_Base_SetConfig+0x128>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d013      	beq.n	8007602 <TIM_Base_SetConfig+0xb2>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	4a27      	ldr	r2, [pc, #156]	; (800767c <TIM_Base_SetConfig+0x12c>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d00f      	beq.n	8007602 <TIM_Base_SetConfig+0xb2>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	4a26      	ldr	r2, [pc, #152]	; (8007680 <TIM_Base_SetConfig+0x130>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d00b      	beq.n	8007602 <TIM_Base_SetConfig+0xb2>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	4a25      	ldr	r2, [pc, #148]	; (8007684 <TIM_Base_SetConfig+0x134>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d007      	beq.n	8007602 <TIM_Base_SetConfig+0xb2>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	4a24      	ldr	r2, [pc, #144]	; (8007688 <TIM_Base_SetConfig+0x138>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d003      	beq.n	8007602 <TIM_Base_SetConfig+0xb2>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	4a23      	ldr	r2, [pc, #140]	; (800768c <TIM_Base_SetConfig+0x13c>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d108      	bne.n	8007614 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007608:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	68db      	ldr	r3, [r3, #12]
 800760e:	68fa      	ldr	r2, [r7, #12]
 8007610:	4313      	orrs	r3, r2
 8007612:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	695b      	ldr	r3, [r3, #20]
 800761e:	4313      	orrs	r3, r2
 8007620:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	68fa      	ldr	r2, [r7, #12]
 8007626:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	689a      	ldr	r2, [r3, #8]
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	681a      	ldr	r2, [r3, #0]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	4a0a      	ldr	r2, [pc, #40]	; (8007664 <TIM_Base_SetConfig+0x114>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d003      	beq.n	8007648 <TIM_Base_SetConfig+0xf8>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	4a0c      	ldr	r2, [pc, #48]	; (8007674 <TIM_Base_SetConfig+0x124>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d103      	bne.n	8007650 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	691a      	ldr	r2, [r3, #16]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2201      	movs	r2, #1
 8007654:	615a      	str	r2, [r3, #20]
}
 8007656:	bf00      	nop
 8007658:	3714      	adds	r7, #20
 800765a:	46bd      	mov	sp, r7
 800765c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007660:	4770      	bx	lr
 8007662:	bf00      	nop
 8007664:	40010000 	.word	0x40010000
 8007668:	40000400 	.word	0x40000400
 800766c:	40000800 	.word	0x40000800
 8007670:	40000c00 	.word	0x40000c00
 8007674:	40010400 	.word	0x40010400
 8007678:	40014000 	.word	0x40014000
 800767c:	40014400 	.word	0x40014400
 8007680:	40014800 	.word	0x40014800
 8007684:	40001800 	.word	0x40001800
 8007688:	40001c00 	.word	0x40001c00
 800768c:	40002000 	.word	0x40002000

08007690 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007690:	b480      	push	{r7}
 8007692:	b083      	sub	sp, #12
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007698:	bf00      	nop
 800769a:	370c      	adds	r7, #12
 800769c:	46bd      	mov	sp, r7
 800769e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a2:	4770      	bx	lr

080076a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b083      	sub	sp, #12
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80076ac:	bf00      	nop
 80076ae:	370c      	adds	r7, #12
 80076b0:	46bd      	mov	sp, r7
 80076b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b6:	4770      	bx	lr

080076b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b082      	sub	sp, #8
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d101      	bne.n	80076ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80076c6:	2301      	movs	r3, #1
 80076c8:	e03f      	b.n	800774a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076d0:	b2db      	uxtb	r3, r3
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d106      	bne.n	80076e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2200      	movs	r2, #0
 80076da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f7fa fd74 	bl	80021cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2224      	movs	r2, #36	; 0x24
 80076e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	68da      	ldr	r2, [r3, #12]
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80076fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f000 fb3f 	bl	8007d80 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	691a      	ldr	r2, [r3, #16]
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007710:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	695a      	ldr	r2, [r3, #20]
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007720:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	68da      	ldr	r2, [r3, #12]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007730:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2200      	movs	r2, #0
 8007736:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2220      	movs	r2, #32
 800773c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2220      	movs	r2, #32
 8007744:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007748:	2300      	movs	r3, #0
}
 800774a:	4618      	mov	r0, r3
 800774c:	3708      	adds	r7, #8
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
	...

08007754 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b08a      	sub	sp, #40	; 0x28
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	68db      	ldr	r3, [r3, #12]
 800776a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	695b      	ldr	r3, [r3, #20]
 8007772:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8007774:	2300      	movs	r3, #0
 8007776:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007778:	2300      	movs	r3, #0
 800777a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800777c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800777e:	f003 030f 	and.w	r3, r3, #15
 8007782:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007784:	69bb      	ldr	r3, [r7, #24]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d10d      	bne.n	80077a6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800778a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800778c:	f003 0320 	and.w	r3, r3, #32
 8007790:	2b00      	cmp	r3, #0
 8007792:	d008      	beq.n	80077a6 <HAL_UART_IRQHandler+0x52>
 8007794:	6a3b      	ldr	r3, [r7, #32]
 8007796:	f003 0320 	and.w	r3, r3, #32
 800779a:	2b00      	cmp	r3, #0
 800779c:	d003      	beq.n	80077a6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f000 fa57 	bl	8007c52 <UART_Receive_IT>
      return;
 80077a4:	e17c      	b.n	8007aa0 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80077a6:	69bb      	ldr	r3, [r7, #24]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	f000 80b1 	beq.w	8007910 <HAL_UART_IRQHandler+0x1bc>
 80077ae:	69fb      	ldr	r3, [r7, #28]
 80077b0:	f003 0301 	and.w	r3, r3, #1
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d105      	bne.n	80077c4 <HAL_UART_IRQHandler+0x70>
 80077b8:	6a3b      	ldr	r3, [r7, #32]
 80077ba:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80077be:	2b00      	cmp	r3, #0
 80077c0:	f000 80a6 	beq.w	8007910 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80077c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077c6:	f003 0301 	and.w	r3, r3, #1
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d00a      	beq.n	80077e4 <HAL_UART_IRQHandler+0x90>
 80077ce:	6a3b      	ldr	r3, [r7, #32]
 80077d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d005      	beq.n	80077e4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077dc:	f043 0201 	orr.w	r2, r3, #1
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80077e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e6:	f003 0304 	and.w	r3, r3, #4
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d00a      	beq.n	8007804 <HAL_UART_IRQHandler+0xb0>
 80077ee:	69fb      	ldr	r3, [r7, #28]
 80077f0:	f003 0301 	and.w	r3, r3, #1
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d005      	beq.n	8007804 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077fc:	f043 0202 	orr.w	r2, r3, #2
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007806:	f003 0302 	and.w	r3, r3, #2
 800780a:	2b00      	cmp	r3, #0
 800780c:	d00a      	beq.n	8007824 <HAL_UART_IRQHandler+0xd0>
 800780e:	69fb      	ldr	r3, [r7, #28]
 8007810:	f003 0301 	and.w	r3, r3, #1
 8007814:	2b00      	cmp	r3, #0
 8007816:	d005      	beq.n	8007824 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800781c:	f043 0204 	orr.w	r2, r3, #4
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007826:	f003 0308 	and.w	r3, r3, #8
 800782a:	2b00      	cmp	r3, #0
 800782c:	d00f      	beq.n	800784e <HAL_UART_IRQHandler+0xfa>
 800782e:	6a3b      	ldr	r3, [r7, #32]
 8007830:	f003 0320 	and.w	r3, r3, #32
 8007834:	2b00      	cmp	r3, #0
 8007836:	d104      	bne.n	8007842 <HAL_UART_IRQHandler+0xee>
 8007838:	69fb      	ldr	r3, [r7, #28]
 800783a:	f003 0301 	and.w	r3, r3, #1
 800783e:	2b00      	cmp	r3, #0
 8007840:	d005      	beq.n	800784e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007846:	f043 0208 	orr.w	r2, r3, #8
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007852:	2b00      	cmp	r3, #0
 8007854:	f000 811f 	beq.w	8007a96 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800785a:	f003 0320 	and.w	r3, r3, #32
 800785e:	2b00      	cmp	r3, #0
 8007860:	d007      	beq.n	8007872 <HAL_UART_IRQHandler+0x11e>
 8007862:	6a3b      	ldr	r3, [r7, #32]
 8007864:	f003 0320 	and.w	r3, r3, #32
 8007868:	2b00      	cmp	r3, #0
 800786a:	d002      	beq.n	8007872 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f000 f9f0 	bl	8007c52 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	695b      	ldr	r3, [r3, #20]
 8007878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800787c:	2b40      	cmp	r3, #64	; 0x40
 800787e:	bf0c      	ite	eq
 8007880:	2301      	moveq	r3, #1
 8007882:	2300      	movne	r3, #0
 8007884:	b2db      	uxtb	r3, r3
 8007886:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800788c:	f003 0308 	and.w	r3, r3, #8
 8007890:	2b00      	cmp	r3, #0
 8007892:	d102      	bne.n	800789a <HAL_UART_IRQHandler+0x146>
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d031      	beq.n	80078fe <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f000 f930 	bl	8007b00 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	695b      	ldr	r3, [r3, #20]
 80078a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078aa:	2b40      	cmp	r3, #64	; 0x40
 80078ac:	d123      	bne.n	80078f6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	695a      	ldr	r2, [r3, #20]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078bc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d013      	beq.n	80078ee <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ca:	4a77      	ldr	r2, [pc, #476]	; (8007aa8 <HAL_UART_IRQHandler+0x354>)
 80078cc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078d2:	4618      	mov	r0, r3
 80078d4:	f7fa ff8a 	bl	80027ec <HAL_DMA_Abort_IT>
 80078d8:	4603      	mov	r3, r0
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d016      	beq.n	800790c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078e4:	687a      	ldr	r2, [r7, #4]
 80078e6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80078e8:	4610      	mov	r0, r2
 80078ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078ec:	e00e      	b.n	800790c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f000 f8f0 	bl	8007ad4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078f4:	e00a      	b.n	800790c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f000 f8ec 	bl	8007ad4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078fc:	e006      	b.n	800790c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f000 f8e8 	bl	8007ad4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2200      	movs	r2, #0
 8007908:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800790a:	e0c4      	b.n	8007a96 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800790c:	bf00      	nop
    return;
 800790e:	e0c2      	b.n	8007a96 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007914:	2b01      	cmp	r3, #1
 8007916:	f040 80a2 	bne.w	8007a5e <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800791a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800791c:	f003 0310 	and.w	r3, r3, #16
 8007920:	2b00      	cmp	r3, #0
 8007922:	f000 809c 	beq.w	8007a5e <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8007926:	6a3b      	ldr	r3, [r7, #32]
 8007928:	f003 0310 	and.w	r3, r3, #16
 800792c:	2b00      	cmp	r3, #0
 800792e:	f000 8096 	beq.w	8007a5e <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007932:	2300      	movs	r3, #0
 8007934:	60fb      	str	r3, [r7, #12]
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	60fb      	str	r3, [r7, #12]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	60fb      	str	r3, [r7, #12]
 8007946:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	695b      	ldr	r3, [r3, #20]
 800794e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007952:	2b40      	cmp	r3, #64	; 0x40
 8007954:	d14f      	bne.n	80079f6 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	685b      	ldr	r3, [r3, #4]
 800795e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8007960:	8a3b      	ldrh	r3, [r7, #16]
 8007962:	2b00      	cmp	r3, #0
 8007964:	f000 8099 	beq.w	8007a9a <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800796c:	8a3a      	ldrh	r2, [r7, #16]
 800796e:	429a      	cmp	r2, r3
 8007970:	f080 8093 	bcs.w	8007a9a <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	8a3a      	ldrh	r2, [r7, #16]
 8007978:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800797e:	69db      	ldr	r3, [r3, #28]
 8007980:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007984:	d02b      	beq.n	80079de <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	68da      	ldr	r2, [r3, #12]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007994:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	695a      	ldr	r2, [r3, #20]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f022 0201 	bic.w	r2, r2, #1
 80079a4:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	695a      	ldr	r2, [r3, #20]
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079b4:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2220      	movs	r2, #32
 80079ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2200      	movs	r2, #0
 80079c2:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	68da      	ldr	r2, [r3, #12]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f022 0210 	bic.w	r2, r2, #16
 80079d2:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d8:	4618      	mov	r0, r3
 80079da:	f7fa fe97 	bl	800270c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80079e6:	b29b      	uxth	r3, r3
 80079e8:	1ad3      	subs	r3, r2, r3
 80079ea:	b29b      	uxth	r3, r3
 80079ec:	4619      	mov	r1, r3
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f000 f87a 	bl	8007ae8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80079f4:	e051      	b.n	8007a9a <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	1ad3      	subs	r3, r2, r3
 8007a02:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d047      	beq.n	8007a9e <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8007a0e:	8a7b      	ldrh	r3, [r7, #18]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d044      	beq.n	8007a9e <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	68da      	ldr	r2, [r3, #12]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007a22:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	695a      	ldr	r2, [r3, #20]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f022 0201 	bic.w	r2, r2, #1
 8007a32:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2220      	movs	r2, #32
 8007a38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	68da      	ldr	r2, [r3, #12]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f022 0210 	bic.w	r2, r2, #16
 8007a50:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007a52:	8a7b      	ldrh	r3, [r7, #18]
 8007a54:	4619      	mov	r1, r3
 8007a56:	6878      	ldr	r0, [r7, #4]
 8007a58:	f000 f846 	bl	8007ae8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007a5c:	e01f      	b.n	8007a9e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d008      	beq.n	8007a7a <HAL_UART_IRQHandler+0x326>
 8007a68:	6a3b      	ldr	r3, [r7, #32]
 8007a6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d003      	beq.n	8007a7a <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f000 f885 	bl	8007b82 <UART_Transmit_IT>
    return;
 8007a78:	e012      	b.n	8007aa0 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d00d      	beq.n	8007aa0 <HAL_UART_IRQHandler+0x34c>
 8007a84:	6a3b      	ldr	r3, [r7, #32]
 8007a86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d008      	beq.n	8007aa0 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f000 f8c7 	bl	8007c22 <UART_EndTransmit_IT>
    return;
 8007a94:	e004      	b.n	8007aa0 <HAL_UART_IRQHandler+0x34c>
    return;
 8007a96:	bf00      	nop
 8007a98:	e002      	b.n	8007aa0 <HAL_UART_IRQHandler+0x34c>
      return;
 8007a9a:	bf00      	nop
 8007a9c:	e000      	b.n	8007aa0 <HAL_UART_IRQHandler+0x34c>
      return;
 8007a9e:	bf00      	nop
  }
}
 8007aa0:	3728      	adds	r7, #40	; 0x28
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}
 8007aa6:	bf00      	nop
 8007aa8:	08007b5b 	.word	0x08007b5b

08007aac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b083      	sub	sp, #12
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007ab4:	bf00      	nop
 8007ab6:	370c      	adds	r7, #12
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abe:	4770      	bx	lr

08007ac0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b083      	sub	sp, #12
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007ac8:	bf00      	nop
 8007aca:	370c      	adds	r7, #12
 8007acc:	46bd      	mov	sp, r7
 8007ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad2:	4770      	bx	lr

08007ad4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b083      	sub	sp, #12
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007adc:	bf00      	nop
 8007ade:	370c      	adds	r7, #12
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae6:	4770      	bx	lr

08007ae8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b083      	sub	sp, #12
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	460b      	mov	r3, r1
 8007af2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007af4:	bf00      	nop
 8007af6:	370c      	adds	r7, #12
 8007af8:	46bd      	mov	sp, r7
 8007afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afe:	4770      	bx	lr

08007b00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b083      	sub	sp, #12
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	68da      	ldr	r2, [r3, #12]
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007b16:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	695a      	ldr	r2, [r3, #20]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f022 0201 	bic.w	r2, r2, #1
 8007b26:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b2c:	2b01      	cmp	r3, #1
 8007b2e:	d107      	bne.n	8007b40 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	68da      	ldr	r2, [r3, #12]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f022 0210 	bic.w	r2, r2, #16
 8007b3e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2220      	movs	r2, #32
 8007b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007b4e:	bf00      	nop
 8007b50:	370c      	adds	r7, #12
 8007b52:	46bd      	mov	sp, r7
 8007b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b58:	4770      	bx	lr

08007b5a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b5a:	b580      	push	{r7, lr}
 8007b5c:	b084      	sub	sp, #16
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b66:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2200      	movs	r2, #0
 8007b72:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b74:	68f8      	ldr	r0, [r7, #12]
 8007b76:	f7ff ffad 	bl	8007ad4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b7a:	bf00      	nop
 8007b7c:	3710      	adds	r7, #16
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	bd80      	pop	{r7, pc}

08007b82 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007b82:	b480      	push	{r7}
 8007b84:	b085      	sub	sp, #20
 8007b86:	af00      	add	r7, sp, #0
 8007b88:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b90:	b2db      	uxtb	r3, r3
 8007b92:	2b21      	cmp	r3, #33	; 0x21
 8007b94:	d13e      	bne.n	8007c14 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	689b      	ldr	r3, [r3, #8]
 8007b9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b9e:	d114      	bne.n	8007bca <UART_Transmit_IT+0x48>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	691b      	ldr	r3, [r3, #16]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d110      	bne.n	8007bca <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6a1b      	ldr	r3, [r3, #32]
 8007bac:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	881b      	ldrh	r3, [r3, #0]
 8007bb2:	461a      	mov	r2, r3
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007bbc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6a1b      	ldr	r3, [r3, #32]
 8007bc2:	1c9a      	adds	r2, r3, #2
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	621a      	str	r2, [r3, #32]
 8007bc8:	e008      	b.n	8007bdc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6a1b      	ldr	r3, [r3, #32]
 8007bce:	1c59      	adds	r1, r3, #1
 8007bd0:	687a      	ldr	r2, [r7, #4]
 8007bd2:	6211      	str	r1, [r2, #32]
 8007bd4:	781a      	ldrb	r2, [r3, #0]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007be0:	b29b      	uxth	r3, r3
 8007be2:	3b01      	subs	r3, #1
 8007be4:	b29b      	uxth	r3, r3
 8007be6:	687a      	ldr	r2, [r7, #4]
 8007be8:	4619      	mov	r1, r3
 8007bea:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d10f      	bne.n	8007c10 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	68da      	ldr	r2, [r3, #12]
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007bfe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	68da      	ldr	r2, [r3, #12]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c0e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007c10:	2300      	movs	r3, #0
 8007c12:	e000      	b.n	8007c16 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007c14:	2302      	movs	r3, #2
  }
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	3714      	adds	r7, #20
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr

08007c22 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c22:	b580      	push	{r7, lr}
 8007c24:	b082      	sub	sp, #8
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	68da      	ldr	r2, [r3, #12]
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c38:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2220      	movs	r2, #32
 8007c3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f7ff ff32 	bl	8007aac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007c48:	2300      	movs	r3, #0
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	3708      	adds	r7, #8
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}

08007c52 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007c52:	b580      	push	{r7, lr}
 8007c54:	b084      	sub	sp, #16
 8007c56:	af00      	add	r7, sp, #0
 8007c58:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c60:	b2db      	uxtb	r3, r3
 8007c62:	2b22      	cmp	r3, #34	; 0x22
 8007c64:	f040 8087 	bne.w	8007d76 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	689b      	ldr	r3, [r3, #8]
 8007c6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c70:	d117      	bne.n	8007ca2 <UART_Receive_IT+0x50>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	691b      	ldr	r3, [r3, #16]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d113      	bne.n	8007ca2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c82:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	b29b      	uxth	r3, r3
 8007c8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c90:	b29a      	uxth	r2, r3
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c9a:	1c9a      	adds	r2, r3, #2
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	629a      	str	r2, [r3, #40]	; 0x28
 8007ca0:	e026      	b.n	8007cf0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ca6:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	689b      	ldr	r3, [r3, #8]
 8007cb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007cb4:	d007      	beq.n	8007cc6 <UART_Receive_IT+0x74>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	689b      	ldr	r3, [r3, #8]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d10a      	bne.n	8007cd4 <UART_Receive_IT+0x82>
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	691b      	ldr	r3, [r3, #16]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d106      	bne.n	8007cd4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	685b      	ldr	r3, [r3, #4]
 8007ccc:	b2da      	uxtb	r2, r3
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	701a      	strb	r2, [r3, #0]
 8007cd2:	e008      	b.n	8007ce6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ce0:	b2da      	uxtb	r2, r3
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cea:	1c5a      	adds	r2, r3, #1
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007cf4:	b29b      	uxth	r3, r3
 8007cf6:	3b01      	subs	r3, #1
 8007cf8:	b29b      	uxth	r3, r3
 8007cfa:	687a      	ldr	r2, [r7, #4]
 8007cfc:	4619      	mov	r1, r3
 8007cfe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d136      	bne.n	8007d72 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	68da      	ldr	r2, [r3, #12]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f022 0220 	bic.w	r2, r2, #32
 8007d12:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	68da      	ldr	r2, [r3, #12]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007d22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	695a      	ldr	r2, [r3, #20]
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f022 0201 	bic.w	r2, r2, #1
 8007d32:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2220      	movs	r2, #32
 8007d38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	d10e      	bne.n	8007d62 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	68da      	ldr	r2, [r3, #12]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f022 0210 	bic.w	r2, r2, #16
 8007d52:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007d58:	4619      	mov	r1, r3
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f7ff fec4 	bl	8007ae8 <HAL_UARTEx_RxEventCallback>
 8007d60:	e002      	b.n	8007d68 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f7ff feac 	bl	8007ac0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	e002      	b.n	8007d78 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8007d72:	2300      	movs	r3, #0
 8007d74:	e000      	b.n	8007d78 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8007d76:	2302      	movs	r3, #2
  }
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	3710      	adds	r7, #16
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	bd80      	pop	{r7, pc}

08007d80 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d84:	b09f      	sub	sp, #124	; 0x7c
 8007d86:	af00      	add	r7, sp, #0
 8007d88:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	691b      	ldr	r3, [r3, #16]
 8007d90:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007d94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d96:	68d9      	ldr	r1, [r3, #12]
 8007d98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d9a:	681a      	ldr	r2, [r3, #0]
 8007d9c:	ea40 0301 	orr.w	r3, r0, r1
 8007da0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007da2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007da4:	689a      	ldr	r2, [r3, #8]
 8007da6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007da8:	691b      	ldr	r3, [r3, #16]
 8007daa:	431a      	orrs	r2, r3
 8007dac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dae:	695b      	ldr	r3, [r3, #20]
 8007db0:	431a      	orrs	r2, r3
 8007db2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007db4:	69db      	ldr	r3, [r3, #28]
 8007db6:	4313      	orrs	r3, r2
 8007db8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007dba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	68db      	ldr	r3, [r3, #12]
 8007dc0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007dc4:	f021 010c 	bic.w	r1, r1, #12
 8007dc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dca:	681a      	ldr	r2, [r3, #0]
 8007dcc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007dce:	430b      	orrs	r3, r1
 8007dd0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007dd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	695b      	ldr	r3, [r3, #20]
 8007dd8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007ddc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dde:	6999      	ldr	r1, [r3, #24]
 8007de0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007de2:	681a      	ldr	r2, [r3, #0]
 8007de4:	ea40 0301 	orr.w	r3, r0, r1
 8007de8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007dea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dec:	681a      	ldr	r2, [r3, #0]
 8007dee:	4bc5      	ldr	r3, [pc, #788]	; (8008104 <UART_SetConfig+0x384>)
 8007df0:	429a      	cmp	r2, r3
 8007df2:	d004      	beq.n	8007dfe <UART_SetConfig+0x7e>
 8007df4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007df6:	681a      	ldr	r2, [r3, #0]
 8007df8:	4bc3      	ldr	r3, [pc, #780]	; (8008108 <UART_SetConfig+0x388>)
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d103      	bne.n	8007e06 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007dfe:	f7fe ff9f 	bl	8006d40 <HAL_RCC_GetPCLK2Freq>
 8007e02:	6778      	str	r0, [r7, #116]	; 0x74
 8007e04:	e002      	b.n	8007e0c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007e06:	f7fe ff87 	bl	8006d18 <HAL_RCC_GetPCLK1Freq>
 8007e0a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e0e:	69db      	ldr	r3, [r3, #28]
 8007e10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e14:	f040 80b6 	bne.w	8007f84 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007e18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e1a:	461c      	mov	r4, r3
 8007e1c:	f04f 0500 	mov.w	r5, #0
 8007e20:	4622      	mov	r2, r4
 8007e22:	462b      	mov	r3, r5
 8007e24:	1891      	adds	r1, r2, r2
 8007e26:	6439      	str	r1, [r7, #64]	; 0x40
 8007e28:	415b      	adcs	r3, r3
 8007e2a:	647b      	str	r3, [r7, #68]	; 0x44
 8007e2c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007e30:	1912      	adds	r2, r2, r4
 8007e32:	eb45 0303 	adc.w	r3, r5, r3
 8007e36:	f04f 0000 	mov.w	r0, #0
 8007e3a:	f04f 0100 	mov.w	r1, #0
 8007e3e:	00d9      	lsls	r1, r3, #3
 8007e40:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007e44:	00d0      	lsls	r0, r2, #3
 8007e46:	4602      	mov	r2, r0
 8007e48:	460b      	mov	r3, r1
 8007e4a:	1911      	adds	r1, r2, r4
 8007e4c:	6639      	str	r1, [r7, #96]	; 0x60
 8007e4e:	416b      	adcs	r3, r5
 8007e50:	667b      	str	r3, [r7, #100]	; 0x64
 8007e52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	461a      	mov	r2, r3
 8007e58:	f04f 0300 	mov.w	r3, #0
 8007e5c:	1891      	adds	r1, r2, r2
 8007e5e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007e60:	415b      	adcs	r3, r3
 8007e62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e64:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007e68:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007e6c:	f7f8 fe76 	bl	8000b5c <__aeabi_uldivmod>
 8007e70:	4602      	mov	r2, r0
 8007e72:	460b      	mov	r3, r1
 8007e74:	4ba5      	ldr	r3, [pc, #660]	; (800810c <UART_SetConfig+0x38c>)
 8007e76:	fba3 2302 	umull	r2, r3, r3, r2
 8007e7a:	095b      	lsrs	r3, r3, #5
 8007e7c:	011e      	lsls	r6, r3, #4
 8007e7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e80:	461c      	mov	r4, r3
 8007e82:	f04f 0500 	mov.w	r5, #0
 8007e86:	4622      	mov	r2, r4
 8007e88:	462b      	mov	r3, r5
 8007e8a:	1891      	adds	r1, r2, r2
 8007e8c:	6339      	str	r1, [r7, #48]	; 0x30
 8007e8e:	415b      	adcs	r3, r3
 8007e90:	637b      	str	r3, [r7, #52]	; 0x34
 8007e92:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007e96:	1912      	adds	r2, r2, r4
 8007e98:	eb45 0303 	adc.w	r3, r5, r3
 8007e9c:	f04f 0000 	mov.w	r0, #0
 8007ea0:	f04f 0100 	mov.w	r1, #0
 8007ea4:	00d9      	lsls	r1, r3, #3
 8007ea6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007eaa:	00d0      	lsls	r0, r2, #3
 8007eac:	4602      	mov	r2, r0
 8007eae:	460b      	mov	r3, r1
 8007eb0:	1911      	adds	r1, r2, r4
 8007eb2:	65b9      	str	r1, [r7, #88]	; 0x58
 8007eb4:	416b      	adcs	r3, r5
 8007eb6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007eb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007eba:	685b      	ldr	r3, [r3, #4]
 8007ebc:	461a      	mov	r2, r3
 8007ebe:	f04f 0300 	mov.w	r3, #0
 8007ec2:	1891      	adds	r1, r2, r2
 8007ec4:	62b9      	str	r1, [r7, #40]	; 0x28
 8007ec6:	415b      	adcs	r3, r3
 8007ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007eca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007ece:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007ed2:	f7f8 fe43 	bl	8000b5c <__aeabi_uldivmod>
 8007ed6:	4602      	mov	r2, r0
 8007ed8:	460b      	mov	r3, r1
 8007eda:	4b8c      	ldr	r3, [pc, #560]	; (800810c <UART_SetConfig+0x38c>)
 8007edc:	fba3 1302 	umull	r1, r3, r3, r2
 8007ee0:	095b      	lsrs	r3, r3, #5
 8007ee2:	2164      	movs	r1, #100	; 0x64
 8007ee4:	fb01 f303 	mul.w	r3, r1, r3
 8007ee8:	1ad3      	subs	r3, r2, r3
 8007eea:	00db      	lsls	r3, r3, #3
 8007eec:	3332      	adds	r3, #50	; 0x32
 8007eee:	4a87      	ldr	r2, [pc, #540]	; (800810c <UART_SetConfig+0x38c>)
 8007ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8007ef4:	095b      	lsrs	r3, r3, #5
 8007ef6:	005b      	lsls	r3, r3, #1
 8007ef8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007efc:	441e      	add	r6, r3
 8007efe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f00:	4618      	mov	r0, r3
 8007f02:	f04f 0100 	mov.w	r1, #0
 8007f06:	4602      	mov	r2, r0
 8007f08:	460b      	mov	r3, r1
 8007f0a:	1894      	adds	r4, r2, r2
 8007f0c:	623c      	str	r4, [r7, #32]
 8007f0e:	415b      	adcs	r3, r3
 8007f10:	627b      	str	r3, [r7, #36]	; 0x24
 8007f12:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007f16:	1812      	adds	r2, r2, r0
 8007f18:	eb41 0303 	adc.w	r3, r1, r3
 8007f1c:	f04f 0400 	mov.w	r4, #0
 8007f20:	f04f 0500 	mov.w	r5, #0
 8007f24:	00dd      	lsls	r5, r3, #3
 8007f26:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007f2a:	00d4      	lsls	r4, r2, #3
 8007f2c:	4622      	mov	r2, r4
 8007f2e:	462b      	mov	r3, r5
 8007f30:	1814      	adds	r4, r2, r0
 8007f32:	653c      	str	r4, [r7, #80]	; 0x50
 8007f34:	414b      	adcs	r3, r1
 8007f36:	657b      	str	r3, [r7, #84]	; 0x54
 8007f38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	461a      	mov	r2, r3
 8007f3e:	f04f 0300 	mov.w	r3, #0
 8007f42:	1891      	adds	r1, r2, r2
 8007f44:	61b9      	str	r1, [r7, #24]
 8007f46:	415b      	adcs	r3, r3
 8007f48:	61fb      	str	r3, [r7, #28]
 8007f4a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f4e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007f52:	f7f8 fe03 	bl	8000b5c <__aeabi_uldivmod>
 8007f56:	4602      	mov	r2, r0
 8007f58:	460b      	mov	r3, r1
 8007f5a:	4b6c      	ldr	r3, [pc, #432]	; (800810c <UART_SetConfig+0x38c>)
 8007f5c:	fba3 1302 	umull	r1, r3, r3, r2
 8007f60:	095b      	lsrs	r3, r3, #5
 8007f62:	2164      	movs	r1, #100	; 0x64
 8007f64:	fb01 f303 	mul.w	r3, r1, r3
 8007f68:	1ad3      	subs	r3, r2, r3
 8007f6a:	00db      	lsls	r3, r3, #3
 8007f6c:	3332      	adds	r3, #50	; 0x32
 8007f6e:	4a67      	ldr	r2, [pc, #412]	; (800810c <UART_SetConfig+0x38c>)
 8007f70:	fba2 2303 	umull	r2, r3, r2, r3
 8007f74:	095b      	lsrs	r3, r3, #5
 8007f76:	f003 0207 	and.w	r2, r3, #7
 8007f7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4432      	add	r2, r6
 8007f80:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007f82:	e0b9      	b.n	80080f8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007f84:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f86:	461c      	mov	r4, r3
 8007f88:	f04f 0500 	mov.w	r5, #0
 8007f8c:	4622      	mov	r2, r4
 8007f8e:	462b      	mov	r3, r5
 8007f90:	1891      	adds	r1, r2, r2
 8007f92:	6139      	str	r1, [r7, #16]
 8007f94:	415b      	adcs	r3, r3
 8007f96:	617b      	str	r3, [r7, #20]
 8007f98:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007f9c:	1912      	adds	r2, r2, r4
 8007f9e:	eb45 0303 	adc.w	r3, r5, r3
 8007fa2:	f04f 0000 	mov.w	r0, #0
 8007fa6:	f04f 0100 	mov.w	r1, #0
 8007faa:	00d9      	lsls	r1, r3, #3
 8007fac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007fb0:	00d0      	lsls	r0, r2, #3
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	460b      	mov	r3, r1
 8007fb6:	eb12 0804 	adds.w	r8, r2, r4
 8007fba:	eb43 0905 	adc.w	r9, r3, r5
 8007fbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fc0:	685b      	ldr	r3, [r3, #4]
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	f04f 0100 	mov.w	r1, #0
 8007fc8:	f04f 0200 	mov.w	r2, #0
 8007fcc:	f04f 0300 	mov.w	r3, #0
 8007fd0:	008b      	lsls	r3, r1, #2
 8007fd2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007fd6:	0082      	lsls	r2, r0, #2
 8007fd8:	4640      	mov	r0, r8
 8007fda:	4649      	mov	r1, r9
 8007fdc:	f7f8 fdbe 	bl	8000b5c <__aeabi_uldivmod>
 8007fe0:	4602      	mov	r2, r0
 8007fe2:	460b      	mov	r3, r1
 8007fe4:	4b49      	ldr	r3, [pc, #292]	; (800810c <UART_SetConfig+0x38c>)
 8007fe6:	fba3 2302 	umull	r2, r3, r3, r2
 8007fea:	095b      	lsrs	r3, r3, #5
 8007fec:	011e      	lsls	r6, r3, #4
 8007fee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	f04f 0100 	mov.w	r1, #0
 8007ff6:	4602      	mov	r2, r0
 8007ff8:	460b      	mov	r3, r1
 8007ffa:	1894      	adds	r4, r2, r2
 8007ffc:	60bc      	str	r4, [r7, #8]
 8007ffe:	415b      	adcs	r3, r3
 8008000:	60fb      	str	r3, [r7, #12]
 8008002:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008006:	1812      	adds	r2, r2, r0
 8008008:	eb41 0303 	adc.w	r3, r1, r3
 800800c:	f04f 0400 	mov.w	r4, #0
 8008010:	f04f 0500 	mov.w	r5, #0
 8008014:	00dd      	lsls	r5, r3, #3
 8008016:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800801a:	00d4      	lsls	r4, r2, #3
 800801c:	4622      	mov	r2, r4
 800801e:	462b      	mov	r3, r5
 8008020:	1814      	adds	r4, r2, r0
 8008022:	64bc      	str	r4, [r7, #72]	; 0x48
 8008024:	414b      	adcs	r3, r1
 8008026:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008028:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	4618      	mov	r0, r3
 800802e:	f04f 0100 	mov.w	r1, #0
 8008032:	f04f 0200 	mov.w	r2, #0
 8008036:	f04f 0300 	mov.w	r3, #0
 800803a:	008b      	lsls	r3, r1, #2
 800803c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008040:	0082      	lsls	r2, r0, #2
 8008042:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008046:	f7f8 fd89 	bl	8000b5c <__aeabi_uldivmod>
 800804a:	4602      	mov	r2, r0
 800804c:	460b      	mov	r3, r1
 800804e:	4b2f      	ldr	r3, [pc, #188]	; (800810c <UART_SetConfig+0x38c>)
 8008050:	fba3 1302 	umull	r1, r3, r3, r2
 8008054:	095b      	lsrs	r3, r3, #5
 8008056:	2164      	movs	r1, #100	; 0x64
 8008058:	fb01 f303 	mul.w	r3, r1, r3
 800805c:	1ad3      	subs	r3, r2, r3
 800805e:	011b      	lsls	r3, r3, #4
 8008060:	3332      	adds	r3, #50	; 0x32
 8008062:	4a2a      	ldr	r2, [pc, #168]	; (800810c <UART_SetConfig+0x38c>)
 8008064:	fba2 2303 	umull	r2, r3, r2, r3
 8008068:	095b      	lsrs	r3, r3, #5
 800806a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800806e:	441e      	add	r6, r3
 8008070:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008072:	4618      	mov	r0, r3
 8008074:	f04f 0100 	mov.w	r1, #0
 8008078:	4602      	mov	r2, r0
 800807a:	460b      	mov	r3, r1
 800807c:	1894      	adds	r4, r2, r2
 800807e:	603c      	str	r4, [r7, #0]
 8008080:	415b      	adcs	r3, r3
 8008082:	607b      	str	r3, [r7, #4]
 8008084:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008088:	1812      	adds	r2, r2, r0
 800808a:	eb41 0303 	adc.w	r3, r1, r3
 800808e:	f04f 0400 	mov.w	r4, #0
 8008092:	f04f 0500 	mov.w	r5, #0
 8008096:	00dd      	lsls	r5, r3, #3
 8008098:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800809c:	00d4      	lsls	r4, r2, #3
 800809e:	4622      	mov	r2, r4
 80080a0:	462b      	mov	r3, r5
 80080a2:	eb12 0a00 	adds.w	sl, r2, r0
 80080a6:	eb43 0b01 	adc.w	fp, r3, r1
 80080aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080ac:	685b      	ldr	r3, [r3, #4]
 80080ae:	4618      	mov	r0, r3
 80080b0:	f04f 0100 	mov.w	r1, #0
 80080b4:	f04f 0200 	mov.w	r2, #0
 80080b8:	f04f 0300 	mov.w	r3, #0
 80080bc:	008b      	lsls	r3, r1, #2
 80080be:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80080c2:	0082      	lsls	r2, r0, #2
 80080c4:	4650      	mov	r0, sl
 80080c6:	4659      	mov	r1, fp
 80080c8:	f7f8 fd48 	bl	8000b5c <__aeabi_uldivmod>
 80080cc:	4602      	mov	r2, r0
 80080ce:	460b      	mov	r3, r1
 80080d0:	4b0e      	ldr	r3, [pc, #56]	; (800810c <UART_SetConfig+0x38c>)
 80080d2:	fba3 1302 	umull	r1, r3, r3, r2
 80080d6:	095b      	lsrs	r3, r3, #5
 80080d8:	2164      	movs	r1, #100	; 0x64
 80080da:	fb01 f303 	mul.w	r3, r1, r3
 80080de:	1ad3      	subs	r3, r2, r3
 80080e0:	011b      	lsls	r3, r3, #4
 80080e2:	3332      	adds	r3, #50	; 0x32
 80080e4:	4a09      	ldr	r2, [pc, #36]	; (800810c <UART_SetConfig+0x38c>)
 80080e6:	fba2 2303 	umull	r2, r3, r2, r3
 80080ea:	095b      	lsrs	r3, r3, #5
 80080ec:	f003 020f 	and.w	r2, r3, #15
 80080f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4432      	add	r2, r6
 80080f6:	609a      	str	r2, [r3, #8]
}
 80080f8:	bf00      	nop
 80080fa:	377c      	adds	r7, #124	; 0x7c
 80080fc:	46bd      	mov	sp, r7
 80080fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008102:	bf00      	nop
 8008104:	40011000 	.word	0x40011000
 8008108:	40011400 	.word	0x40011400
 800810c:	51eb851f 	.word	0x51eb851f

08008110 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008110:	b084      	sub	sp, #16
 8008112:	b580      	push	{r7, lr}
 8008114:	b084      	sub	sp, #16
 8008116:	af00      	add	r7, sp, #0
 8008118:	6078      	str	r0, [r7, #4]
 800811a:	f107 001c 	add.w	r0, r7, #28
 800811e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008124:	2b01      	cmp	r3, #1
 8008126:	d122      	bne.n	800816e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800812c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	68db      	ldr	r3, [r3, #12]
 8008138:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800813c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008140:	687a      	ldr	r2, [r7, #4]
 8008142:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	68db      	ldr	r3, [r3, #12]
 8008148:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008150:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008152:	2b01      	cmp	r3, #1
 8008154:	d105      	bne.n	8008162 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	68db      	ldr	r3, [r3, #12]
 800815a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f000 f94a 	bl	80083fc <USB_CoreReset>
 8008168:	4603      	mov	r3, r0
 800816a:	73fb      	strb	r3, [r7, #15]
 800816c:	e01a      	b.n	80081a4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	68db      	ldr	r3, [r3, #12]
 8008172:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800817a:	6878      	ldr	r0, [r7, #4]
 800817c:	f000 f93e 	bl	80083fc <USB_CoreReset>
 8008180:	4603      	mov	r3, r0
 8008182:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008184:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008186:	2b00      	cmp	r3, #0
 8008188:	d106      	bne.n	8008198 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800818e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	639a      	str	r2, [r3, #56]	; 0x38
 8008196:	e005      	b.n	80081a4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800819c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80081a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081a6:	2b01      	cmp	r3, #1
 80081a8:	d10b      	bne.n	80081c2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	689b      	ldr	r3, [r3, #8]
 80081ae:	f043 0206 	orr.w	r2, r3, #6
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	689b      	ldr	r3, [r3, #8]
 80081ba:	f043 0220 	orr.w	r2, r3, #32
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80081c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3710      	adds	r7, #16
 80081c8:	46bd      	mov	sp, r7
 80081ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80081ce:	b004      	add	sp, #16
 80081d0:	4770      	bx	lr

080081d2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80081d2:	b480      	push	{r7}
 80081d4:	b083      	sub	sp, #12
 80081d6:	af00      	add	r7, sp, #0
 80081d8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	689b      	ldr	r3, [r3, #8]
 80081de:	f043 0201 	orr.w	r2, r3, #1
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80081e6:	2300      	movs	r3, #0
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	370c      	adds	r7, #12
 80081ec:	46bd      	mov	sp, r7
 80081ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f2:	4770      	bx	lr

080081f4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80081f4:	b480      	push	{r7}
 80081f6:	b083      	sub	sp, #12
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	f023 0201 	bic.w	r2, r3, #1
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	370c      	adds	r7, #12
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr

08008216 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008216:	b580      	push	{r7, lr}
 8008218:	b082      	sub	sp, #8
 800821a:	af00      	add	r7, sp, #0
 800821c:	6078      	str	r0, [r7, #4]
 800821e:	460b      	mov	r3, r1
 8008220:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	68db      	ldr	r3, [r3, #12]
 8008226:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800822e:	78fb      	ldrb	r3, [r7, #3]
 8008230:	2b01      	cmp	r3, #1
 8008232:	d106      	bne.n	8008242 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	68db      	ldr	r3, [r3, #12]
 8008238:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	60da      	str	r2, [r3, #12]
 8008240:	e00b      	b.n	800825a <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8008242:	78fb      	ldrb	r3, [r7, #3]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d106      	bne.n	8008256 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	68db      	ldr	r3, [r3, #12]
 800824c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	60da      	str	r2, [r3, #12]
 8008254:	e001      	b.n	800825a <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008256:	2301      	movs	r3, #1
 8008258:	e003      	b.n	8008262 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800825a:	2032      	movs	r0, #50	; 0x32
 800825c:	f7fa f950 	bl	8002500 <HAL_Delay>

  return HAL_OK;
 8008260:	2300      	movs	r3, #0
}
 8008262:	4618      	mov	r0, r3
 8008264:	3708      	adds	r7, #8
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}
	...

0800826c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800826c:	b480      	push	{r7}
 800826e:	b085      	sub	sp, #20
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
 8008274:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8008276:	2300      	movs	r3, #0
 8008278:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	019b      	lsls	r3, r3, #6
 800827e:	f043 0220 	orr.w	r2, r3, #32
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	3301      	adds	r3, #1
 800828a:	60fb      	str	r3, [r7, #12]
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	4a09      	ldr	r2, [pc, #36]	; (80082b4 <USB_FlushTxFifo+0x48>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d901      	bls.n	8008298 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008294:	2303      	movs	r3, #3
 8008296:	e006      	b.n	80082a6 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	691b      	ldr	r3, [r3, #16]
 800829c:	f003 0320 	and.w	r3, r3, #32
 80082a0:	2b20      	cmp	r3, #32
 80082a2:	d0f0      	beq.n	8008286 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80082a4:	2300      	movs	r3, #0
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	3714      	adds	r7, #20
 80082aa:	46bd      	mov	sp, r7
 80082ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b0:	4770      	bx	lr
 80082b2:	bf00      	nop
 80082b4:	00030d40 	.word	0x00030d40

080082b8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b085      	sub	sp, #20
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80082c0:	2300      	movs	r3, #0
 80082c2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2210      	movs	r2, #16
 80082c8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	3301      	adds	r3, #1
 80082ce:	60fb      	str	r3, [r7, #12]
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	4a09      	ldr	r2, [pc, #36]	; (80082f8 <USB_FlushRxFifo+0x40>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d901      	bls.n	80082dc <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80082d8:	2303      	movs	r3, #3
 80082da:	e006      	b.n	80082ea <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	691b      	ldr	r3, [r3, #16]
 80082e0:	f003 0310 	and.w	r3, r3, #16
 80082e4:	2b10      	cmp	r3, #16
 80082e6:	d0f0      	beq.n	80082ca <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80082e8:	2300      	movs	r3, #0
}
 80082ea:	4618      	mov	r0, r3
 80082ec:	3714      	adds	r7, #20
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr
 80082f6:	bf00      	nop
 80082f8:	00030d40 	.word	0x00030d40

080082fc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80082fc:	b480      	push	{r7}
 80082fe:	b089      	sub	sp, #36	; 0x24
 8008300:	af00      	add	r7, sp, #0
 8008302:	60f8      	str	r0, [r7, #12]
 8008304:	60b9      	str	r1, [r7, #8]
 8008306:	4611      	mov	r1, r2
 8008308:	461a      	mov	r2, r3
 800830a:	460b      	mov	r3, r1
 800830c:	71fb      	strb	r3, [r7, #7]
 800830e:	4613      	mov	r3, r2
 8008310:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800831a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800831e:	2b00      	cmp	r3, #0
 8008320:	d11a      	bne.n	8008358 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008322:	88bb      	ldrh	r3, [r7, #4]
 8008324:	3303      	adds	r3, #3
 8008326:	089b      	lsrs	r3, r3, #2
 8008328:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800832a:	2300      	movs	r3, #0
 800832c:	61bb      	str	r3, [r7, #24]
 800832e:	e00f      	b.n	8008350 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008330:	79fb      	ldrb	r3, [r7, #7]
 8008332:	031a      	lsls	r2, r3, #12
 8008334:	697b      	ldr	r3, [r7, #20]
 8008336:	4413      	add	r3, r2
 8008338:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800833c:	461a      	mov	r2, r3
 800833e:	69fb      	ldr	r3, [r7, #28]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008344:	69fb      	ldr	r3, [r7, #28]
 8008346:	3304      	adds	r3, #4
 8008348:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800834a:	69bb      	ldr	r3, [r7, #24]
 800834c:	3301      	adds	r3, #1
 800834e:	61bb      	str	r3, [r7, #24]
 8008350:	69ba      	ldr	r2, [r7, #24]
 8008352:	693b      	ldr	r3, [r7, #16]
 8008354:	429a      	cmp	r2, r3
 8008356:	d3eb      	bcc.n	8008330 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008358:	2300      	movs	r3, #0
}
 800835a:	4618      	mov	r0, r3
 800835c:	3724      	adds	r7, #36	; 0x24
 800835e:	46bd      	mov	sp, r7
 8008360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008364:	4770      	bx	lr

08008366 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008366:	b480      	push	{r7}
 8008368:	b089      	sub	sp, #36	; 0x24
 800836a:	af00      	add	r7, sp, #0
 800836c:	60f8      	str	r0, [r7, #12]
 800836e:	60b9      	str	r1, [r7, #8]
 8008370:	4613      	mov	r3, r2
 8008372:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800837c:	88fb      	ldrh	r3, [r7, #6]
 800837e:	3303      	adds	r3, #3
 8008380:	089b      	lsrs	r3, r3, #2
 8008382:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8008384:	2300      	movs	r3, #0
 8008386:	61bb      	str	r3, [r7, #24]
 8008388:	e00b      	b.n	80083a2 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800838a:	697b      	ldr	r3, [r7, #20]
 800838c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008390:	681a      	ldr	r2, [r3, #0]
 8008392:	69fb      	ldr	r3, [r7, #28]
 8008394:	601a      	str	r2, [r3, #0]
    pDest++;
 8008396:	69fb      	ldr	r3, [r7, #28]
 8008398:	3304      	adds	r3, #4
 800839a:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800839c:	69bb      	ldr	r3, [r7, #24]
 800839e:	3301      	adds	r3, #1
 80083a0:	61bb      	str	r3, [r7, #24]
 80083a2:	69ba      	ldr	r2, [r7, #24]
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	429a      	cmp	r2, r3
 80083a8:	d3ef      	bcc.n	800838a <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80083aa:	69fb      	ldr	r3, [r7, #28]
}
 80083ac:	4618      	mov	r0, r3
 80083ae:	3724      	adds	r7, #36	; 0x24
 80083b0:	46bd      	mov	sp, r7
 80083b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b6:	4770      	bx	lr

080083b8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80083b8:	b480      	push	{r7}
 80083ba:	b085      	sub	sp, #20
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	695b      	ldr	r3, [r3, #20]
 80083c4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	699b      	ldr	r3, [r3, #24]
 80083ca:	68fa      	ldr	r2, [r7, #12]
 80083cc:	4013      	ands	r3, r2
 80083ce:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80083d0:	68fb      	ldr	r3, [r7, #12]
}
 80083d2:	4618      	mov	r0, r3
 80083d4:	3714      	adds	r7, #20
 80083d6:	46bd      	mov	sp, r7
 80083d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083dc:	4770      	bx	lr

080083de <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80083de:	b480      	push	{r7}
 80083e0:	b083      	sub	sp, #12
 80083e2:	af00      	add	r7, sp, #0
 80083e4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	695b      	ldr	r3, [r3, #20]
 80083ea:	f003 0301 	and.w	r3, r3, #1
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	370c      	adds	r7, #12
 80083f2:	46bd      	mov	sp, r7
 80083f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f8:	4770      	bx	lr
	...

080083fc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b085      	sub	sp, #20
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008404:	2300      	movs	r3, #0
 8008406:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	3301      	adds	r3, #1
 800840c:	60fb      	str	r3, [r7, #12]
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	4a13      	ldr	r2, [pc, #76]	; (8008460 <USB_CoreReset+0x64>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d901      	bls.n	800841a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008416:	2303      	movs	r3, #3
 8008418:	e01b      	b.n	8008452 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	691b      	ldr	r3, [r3, #16]
 800841e:	2b00      	cmp	r3, #0
 8008420:	daf2      	bge.n	8008408 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008422:	2300      	movs	r3, #0
 8008424:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	691b      	ldr	r3, [r3, #16]
 800842a:	f043 0201 	orr.w	r2, r3, #1
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	3301      	adds	r3, #1
 8008436:	60fb      	str	r3, [r7, #12]
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	4a09      	ldr	r2, [pc, #36]	; (8008460 <USB_CoreReset+0x64>)
 800843c:	4293      	cmp	r3, r2
 800843e:	d901      	bls.n	8008444 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008440:	2303      	movs	r3, #3
 8008442:	e006      	b.n	8008452 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	691b      	ldr	r3, [r3, #16]
 8008448:	f003 0301 	and.w	r3, r3, #1
 800844c:	2b01      	cmp	r3, #1
 800844e:	d0f0      	beq.n	8008432 <USB_CoreReset+0x36>

  return HAL_OK;
 8008450:	2300      	movs	r3, #0
}
 8008452:	4618      	mov	r0, r3
 8008454:	3714      	adds	r7, #20
 8008456:	46bd      	mov	sp, r7
 8008458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845c:	4770      	bx	lr
 800845e:	bf00      	nop
 8008460:	00030d40 	.word	0x00030d40

08008464 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008464:	b084      	sub	sp, #16
 8008466:	b580      	push	{r7, lr}
 8008468:	b084      	sub	sp, #16
 800846a:	af00      	add	r7, sp, #0
 800846c:	6078      	str	r0, [r7, #4]
 800846e:	f107 001c 	add.w	r0, r7, #28
 8008472:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008480:	461a      	mov	r2, r3
 8008482:	2300      	movs	r3, #0
 8008484:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800848a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008496:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084a2:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d018      	beq.n	80084e8 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80084b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084b8:	2b01      	cmp	r3, #1
 80084ba:	d10a      	bne.n	80084d2 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	68ba      	ldr	r2, [r7, #8]
 80084c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80084ca:	f043 0304 	orr.w	r3, r3, #4
 80084ce:	6013      	str	r3, [r2, #0]
 80084d0:	e014      	b.n	80084fc <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80084d2:	68bb      	ldr	r3, [r7, #8]
 80084d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	68ba      	ldr	r2, [r7, #8]
 80084dc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80084e0:	f023 0304 	bic.w	r3, r3, #4
 80084e4:	6013      	str	r3, [r2, #0]
 80084e6:	e009      	b.n	80084fc <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	68ba      	ldr	r2, [r7, #8]
 80084f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80084f6:	f023 0304 	bic.w	r3, r3, #4
 80084fa:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 80084fc:	2110      	movs	r1, #16
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f7ff feb4 	bl	800826c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8008504:	6878      	ldr	r0, [r7, #4]
 8008506:	f7ff fed7 	bl	80082b8 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800850a:	2300      	movs	r3, #0
 800850c:	60fb      	str	r3, [r7, #12]
 800850e:	e015      	b.n	800853c <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	015a      	lsls	r2, r3, #5
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	4413      	add	r3, r2
 8008518:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800851c:	461a      	mov	r2, r3
 800851e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008522:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	015a      	lsls	r2, r3, #5
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	4413      	add	r3, r2
 800852c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008530:	461a      	mov	r2, r3
 8008532:	2300      	movs	r3, #0
 8008534:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	3301      	adds	r3, #1
 800853a:	60fb      	str	r3, [r7, #12]
 800853c:	6a3b      	ldr	r3, [r7, #32]
 800853e:	68fa      	ldr	r2, [r7, #12]
 8008540:	429a      	cmp	r2, r3
 8008542:	d3e5      	bcc.n	8008510 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8008544:	2101      	movs	r1, #1
 8008546:	6878      	ldr	r0, [r7, #4]
 8008548:	f000 f8ac 	bl	80086a4 <USB_DriveVbus>

  HAL_Delay(200U);
 800854c:	20c8      	movs	r0, #200	; 0xc8
 800854e:	f7f9 ffd7 	bl	8002500 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2200      	movs	r2, #0
 8008556:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800855e:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008568:	2b00      	cmp	r3, #0
 800856a:	d00b      	beq.n	8008584 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008572:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	4a14      	ldr	r2, [pc, #80]	; (80085c8 <USB_HostInit+0x164>)
 8008578:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	4a13      	ldr	r2, [pc, #76]	; (80085cc <USB_HostInit+0x168>)
 800857e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8008582:	e009      	b.n	8008598 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2280      	movs	r2, #128	; 0x80
 8008588:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	4a10      	ldr	r2, [pc, #64]	; (80085d0 <USB_HostInit+0x16c>)
 800858e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	4a10      	ldr	r2, [pc, #64]	; (80085d4 <USB_HostInit+0x170>)
 8008594:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800859a:	2b00      	cmp	r3, #0
 800859c:	d105      	bne.n	80085aa <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	699b      	ldr	r3, [r3, #24]
 80085a2:	f043 0210 	orr.w	r2, r3, #16
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	699a      	ldr	r2, [r3, #24]
 80085ae:	4b0a      	ldr	r3, [pc, #40]	; (80085d8 <USB_HostInit+0x174>)
 80085b0:	4313      	orrs	r3, r2
 80085b2:	687a      	ldr	r2, [r7, #4]
 80085b4:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80085b6:	2300      	movs	r3, #0
}
 80085b8:	4618      	mov	r0, r3
 80085ba:	3710      	adds	r7, #16
 80085bc:	46bd      	mov	sp, r7
 80085be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80085c2:	b004      	add	sp, #16
 80085c4:	4770      	bx	lr
 80085c6:	bf00      	nop
 80085c8:	01000200 	.word	0x01000200
 80085cc:	00e00300 	.word	0x00e00300
 80085d0:	00600080 	.word	0x00600080
 80085d4:	004000e0 	.word	0x004000e0
 80085d8:	a3200008 	.word	0xa3200008

080085dc <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80085dc:	b480      	push	{r7}
 80085de:	b085      	sub	sp, #20
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
 80085e4:	460b      	mov	r3, r1
 80085e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	68fa      	ldr	r2, [r7, #12]
 80085f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80085fa:	f023 0303 	bic.w	r3, r3, #3
 80085fe:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008606:	681a      	ldr	r2, [r3, #0]
 8008608:	78fb      	ldrb	r3, [r7, #3]
 800860a:	f003 0303 	and.w	r3, r3, #3
 800860e:	68f9      	ldr	r1, [r7, #12]
 8008610:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008614:	4313      	orrs	r3, r2
 8008616:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008618:	78fb      	ldrb	r3, [r7, #3]
 800861a:	2b01      	cmp	r3, #1
 800861c:	d107      	bne.n	800862e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008624:	461a      	mov	r2, r3
 8008626:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800862a:	6053      	str	r3, [r2, #4]
 800862c:	e009      	b.n	8008642 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800862e:	78fb      	ldrb	r3, [r7, #3]
 8008630:	2b02      	cmp	r3, #2
 8008632:	d106      	bne.n	8008642 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800863a:	461a      	mov	r2, r3
 800863c:	f241 7370 	movw	r3, #6000	; 0x1770
 8008640:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8008642:	2300      	movs	r3, #0
}
 8008644:	4618      	mov	r0, r3
 8008646:	3714      	adds	r7, #20
 8008648:	46bd      	mov	sp, r7
 800864a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864e:	4770      	bx	lr

08008650 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b084      	sub	sp, #16
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800865c:	2300      	movs	r3, #0
 800865e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008670:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	68fa      	ldr	r2, [r7, #12]
 8008676:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800867a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800867e:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008680:	2064      	movs	r0, #100	; 0x64
 8008682:	f7f9 ff3d 	bl	8002500 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	68fa      	ldr	r2, [r7, #12]
 800868a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800868e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008692:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8008694:	200a      	movs	r0, #10
 8008696:	f7f9 ff33 	bl	8002500 <HAL_Delay>

  return HAL_OK;
 800869a:	2300      	movs	r3, #0
}
 800869c:	4618      	mov	r0, r3
 800869e:	3710      	adds	r7, #16
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bd80      	pop	{r7, pc}

080086a4 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80086a4:	b480      	push	{r7}
 80086a6:	b085      	sub	sp, #20
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
 80086ac:	460b      	mov	r3, r1
 80086ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80086b4:	2300      	movs	r3, #0
 80086b6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80086c8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d109      	bne.n	80086e8 <USB_DriveVbus+0x44>
 80086d4:	78fb      	ldrb	r3, [r7, #3]
 80086d6:	2b01      	cmp	r3, #1
 80086d8:	d106      	bne.n	80086e8 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80086da:	68bb      	ldr	r3, [r7, #8]
 80086dc:	68fa      	ldr	r2, [r7, #12]
 80086de:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80086e2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80086e6:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80086ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086f2:	d109      	bne.n	8008708 <USB_DriveVbus+0x64>
 80086f4:	78fb      	ldrb	r3, [r7, #3]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d106      	bne.n	8008708 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	68fa      	ldr	r2, [r7, #12]
 80086fe:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008702:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008706:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8008708:	2300      	movs	r3, #0
}
 800870a:	4618      	mov	r0, r3
 800870c:	3714      	adds	r7, #20
 800870e:	46bd      	mov	sp, r7
 8008710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008714:	4770      	bx	lr

08008716 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008716:	b480      	push	{r7}
 8008718:	b085      	sub	sp, #20
 800871a:	af00      	add	r7, sp, #0
 800871c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008722:	2300      	movs	r3, #0
 8008724:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	0c5b      	lsrs	r3, r3, #17
 8008734:	f003 0303 	and.w	r3, r3, #3
}
 8008738:	4618      	mov	r0, r3
 800873a:	3714      	adds	r7, #20
 800873c:	46bd      	mov	sp, r7
 800873e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008742:	4770      	bx	lr

08008744 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8008744:	b480      	push	{r7}
 8008746:	b085      	sub	sp, #20
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008756:	689b      	ldr	r3, [r3, #8]
 8008758:	b29b      	uxth	r3, r3
}
 800875a:	4618      	mov	r0, r3
 800875c:	3714      	adds	r7, #20
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr
	...

08008768 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b088      	sub	sp, #32
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
 8008770:	4608      	mov	r0, r1
 8008772:	4611      	mov	r1, r2
 8008774:	461a      	mov	r2, r3
 8008776:	4603      	mov	r3, r0
 8008778:	70fb      	strb	r3, [r7, #3]
 800877a:	460b      	mov	r3, r1
 800877c:	70bb      	strb	r3, [r7, #2]
 800877e:	4613      	mov	r3, r2
 8008780:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8008782:	2300      	movs	r3, #0
 8008784:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir, HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800878a:	78fb      	ldrb	r3, [r7, #3]
 800878c:	015a      	lsls	r2, r3, #5
 800878e:	693b      	ldr	r3, [r7, #16]
 8008790:	4413      	add	r3, r2
 8008792:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008796:	461a      	mov	r2, r3
 8008798:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800879c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800879e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80087a2:	2b03      	cmp	r3, #3
 80087a4:	d87e      	bhi.n	80088a4 <USB_HC_Init+0x13c>
 80087a6:	a201      	add	r2, pc, #4	; (adr r2, 80087ac <USB_HC_Init+0x44>)
 80087a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087ac:	080087bd 	.word	0x080087bd
 80087b0:	08008867 	.word	0x08008867
 80087b4:	080087bd 	.word	0x080087bd
 80087b8:	08008829 	.word	0x08008829
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80087bc:	78fb      	ldrb	r3, [r7, #3]
 80087be:	015a      	lsls	r2, r3, #5
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	4413      	add	r3, r2
 80087c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087c8:	461a      	mov	r2, r3
 80087ca:	f240 439d 	movw	r3, #1181	; 0x49d
 80087ce:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80087d0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	da10      	bge.n	80087fa <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80087d8:	78fb      	ldrb	r3, [r7, #3]
 80087da:	015a      	lsls	r2, r3, #5
 80087dc:	693b      	ldr	r3, [r7, #16]
 80087de:	4413      	add	r3, r2
 80087e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087e4:	68db      	ldr	r3, [r3, #12]
 80087e6:	78fa      	ldrb	r2, [r7, #3]
 80087e8:	0151      	lsls	r1, r2, #5
 80087ea:	693a      	ldr	r2, [r7, #16]
 80087ec:	440a      	add	r2, r1
 80087ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80087f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087f6:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 80087f8:	e057      	b.n	80088aa <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008802:	2b00      	cmp	r3, #0
 8008804:	d051      	beq.n	80088aa <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8008806:	78fb      	ldrb	r3, [r7, #3]
 8008808:	015a      	lsls	r2, r3, #5
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	4413      	add	r3, r2
 800880e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008812:	68db      	ldr	r3, [r3, #12]
 8008814:	78fa      	ldrb	r2, [r7, #3]
 8008816:	0151      	lsls	r1, r2, #5
 8008818:	693a      	ldr	r2, [r7, #16]
 800881a:	440a      	add	r2, r1
 800881c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008820:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008824:	60d3      	str	r3, [r2, #12]
      break;
 8008826:	e040      	b.n	80088aa <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008828:	78fb      	ldrb	r3, [r7, #3]
 800882a:	015a      	lsls	r2, r3, #5
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	4413      	add	r3, r2
 8008830:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008834:	461a      	mov	r2, r3
 8008836:	f240 639d 	movw	r3, #1693	; 0x69d
 800883a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800883c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008840:	2b00      	cmp	r3, #0
 8008842:	da34      	bge.n	80088ae <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008844:	78fb      	ldrb	r3, [r7, #3]
 8008846:	015a      	lsls	r2, r3, #5
 8008848:	693b      	ldr	r3, [r7, #16]
 800884a:	4413      	add	r3, r2
 800884c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008850:	68db      	ldr	r3, [r3, #12]
 8008852:	78fa      	ldrb	r2, [r7, #3]
 8008854:	0151      	lsls	r1, r2, #5
 8008856:	693a      	ldr	r2, [r7, #16]
 8008858:	440a      	add	r2, r1
 800885a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800885e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008862:	60d3      	str	r3, [r2, #12]
      }

      break;
 8008864:	e023      	b.n	80088ae <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008866:	78fb      	ldrb	r3, [r7, #3]
 8008868:	015a      	lsls	r2, r3, #5
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	4413      	add	r3, r2
 800886e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008872:	461a      	mov	r2, r3
 8008874:	f240 2325 	movw	r3, #549	; 0x225
 8008878:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800887a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800887e:	2b00      	cmp	r3, #0
 8008880:	da17      	bge.n	80088b2 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008882:	78fb      	ldrb	r3, [r7, #3]
 8008884:	015a      	lsls	r2, r3, #5
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	4413      	add	r3, r2
 800888a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800888e:	68db      	ldr	r3, [r3, #12]
 8008890:	78fa      	ldrb	r2, [r7, #3]
 8008892:	0151      	lsls	r1, r2, #5
 8008894:	693a      	ldr	r2, [r7, #16]
 8008896:	440a      	add	r2, r1
 8008898:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800889c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80088a0:	60d3      	str	r3, [r2, #12]
      }
      break;
 80088a2:	e006      	b.n	80088b2 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 80088a4:	2301      	movs	r3, #1
 80088a6:	77fb      	strb	r3, [r7, #31]
      break;
 80088a8:	e004      	b.n	80088b4 <USB_HC_Init+0x14c>
      break;
 80088aa:	bf00      	nop
 80088ac:	e002      	b.n	80088b4 <USB_HC_Init+0x14c>
      break;
 80088ae:	bf00      	nop
 80088b0:	e000      	b.n	80088b4 <USB_HC_Init+0x14c>
      break;
 80088b2:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80088ba:	699a      	ldr	r2, [r3, #24]
 80088bc:	78fb      	ldrb	r3, [r7, #3]
 80088be:	f003 030f 	and.w	r3, r3, #15
 80088c2:	2101      	movs	r1, #1
 80088c4:	fa01 f303 	lsl.w	r3, r1, r3
 80088c8:	6939      	ldr	r1, [r7, #16]
 80088ca:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80088ce:	4313      	orrs	r3, r2
 80088d0:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	699b      	ldr	r3, [r3, #24]
 80088d6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80088de:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	da03      	bge.n	80088ee <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80088e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80088ea:	61bb      	str	r3, [r7, #24]
 80088ec:	e001      	b.n	80088f2 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 80088ee:	2300      	movs	r3, #0
 80088f0:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f7ff ff0f 	bl	8008716 <USB_GetHostSpeed>
 80088f8:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80088fa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80088fe:	2b02      	cmp	r3, #2
 8008900:	d106      	bne.n	8008910 <USB_HC_Init+0x1a8>
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	2b02      	cmp	r3, #2
 8008906:	d003      	beq.n	8008910 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8008908:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800890c:	617b      	str	r3, [r7, #20]
 800890e:	e001      	b.n	8008914 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8008910:	2300      	movs	r3, #0
 8008912:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008914:	787b      	ldrb	r3, [r7, #1]
 8008916:	059b      	lsls	r3, r3, #22
 8008918:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800891c:	78bb      	ldrb	r3, [r7, #2]
 800891e:	02db      	lsls	r3, r3, #11
 8008920:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008924:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008926:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800892a:	049b      	lsls	r3, r3, #18
 800892c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008930:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008932:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8008934:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008938:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800893a:	69bb      	ldr	r3, [r7, #24]
 800893c:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800893e:	78fb      	ldrb	r3, [r7, #3]
 8008940:	0159      	lsls	r1, r3, #5
 8008942:	693b      	ldr	r3, [r7, #16]
 8008944:	440b      	add	r3, r1
 8008946:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800894a:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800894c:	697b      	ldr	r3, [r7, #20]
 800894e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008950:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8008952:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008956:	2b03      	cmp	r3, #3
 8008958:	d10f      	bne.n	800897a <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800895a:	78fb      	ldrb	r3, [r7, #3]
 800895c:	015a      	lsls	r2, r3, #5
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	4413      	add	r3, r2
 8008962:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	78fa      	ldrb	r2, [r7, #3]
 800896a:	0151      	lsls	r1, r2, #5
 800896c:	693a      	ldr	r2, [r7, #16]
 800896e:	440a      	add	r2, r1
 8008970:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008974:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008978:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800897a:	7ffb      	ldrb	r3, [r7, #31]
}
 800897c:	4618      	mov	r0, r3
 800897e:	3720      	adds	r7, #32
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}

08008984 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b08c      	sub	sp, #48	; 0x30
 8008988:	af02      	add	r7, sp, #8
 800898a:	60f8      	str	r0, [r7, #12]
 800898c:	60b9      	str	r1, [r7, #8]
 800898e:	4613      	mov	r3, r2
 8008990:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	785b      	ldrb	r3, [r3, #1]
 800899a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800899c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80089a0:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d02d      	beq.n	8008a0a <USB_HC_StartXfer+0x86>
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	791b      	ldrb	r3, [r3, #4]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d129      	bne.n	8008a0a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 80089b6:	79fb      	ldrb	r3, [r7, #7]
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d117      	bne.n	80089ec <USB_HC_StartXfer+0x68>
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	79db      	ldrb	r3, [r3, #7]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d003      	beq.n	80089cc <USB_HC_StartXfer+0x48>
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	79db      	ldrb	r3, [r3, #7]
 80089c8:	2b02      	cmp	r3, #2
 80089ca:	d10f      	bne.n	80089ec <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80089cc:	69fb      	ldr	r3, [r7, #28]
 80089ce:	015a      	lsls	r2, r3, #5
 80089d0:	6a3b      	ldr	r3, [r7, #32]
 80089d2:	4413      	add	r3, r2
 80089d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089d8:	68db      	ldr	r3, [r3, #12]
 80089da:	69fa      	ldr	r2, [r7, #28]
 80089dc:	0151      	lsls	r1, r2, #5
 80089de:	6a3a      	ldr	r2, [r7, #32]
 80089e0:	440a      	add	r2, r1
 80089e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80089e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089ea:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 80089ec:	79fb      	ldrb	r3, [r7, #7]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d10b      	bne.n	8008a0a <USB_HC_StartXfer+0x86>
 80089f2:	68bb      	ldr	r3, [r7, #8]
 80089f4:	795b      	ldrb	r3, [r3, #5]
 80089f6:	2b01      	cmp	r3, #1
 80089f8:	d107      	bne.n	8008a0a <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	785b      	ldrb	r3, [r3, #1]
 80089fe:	4619      	mov	r1, r3
 8008a00:	68f8      	ldr	r0, [r7, #12]
 8008a02:	f000 fa2f 	bl	8008e64 <USB_DoPing>
      return HAL_OK;
 8008a06:	2300      	movs	r3, #0
 8008a08:	e0f8      	b.n	8008bfc <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	695b      	ldr	r3, [r3, #20]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d018      	beq.n	8008a44 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	695b      	ldr	r3, [r3, #20]
 8008a16:	68ba      	ldr	r2, [r7, #8]
 8008a18:	8912      	ldrh	r2, [r2, #8]
 8008a1a:	4413      	add	r3, r2
 8008a1c:	3b01      	subs	r3, #1
 8008a1e:	68ba      	ldr	r2, [r7, #8]
 8008a20:	8912      	ldrh	r2, [r2, #8]
 8008a22:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a26:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8008a28:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8008a2a:	8b7b      	ldrh	r3, [r7, #26]
 8008a2c:	429a      	cmp	r2, r3
 8008a2e:	d90b      	bls.n	8008a48 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8008a30:	8b7b      	ldrh	r3, [r7, #26]
 8008a32:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008a34:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008a36:	68ba      	ldr	r2, [r7, #8]
 8008a38:	8912      	ldrh	r2, [r2, #8]
 8008a3a:	fb02 f203 	mul.w	r2, r2, r3
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	611a      	str	r2, [r3, #16]
 8008a42:	e001      	b.n	8008a48 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8008a44:	2301      	movs	r3, #1
 8008a46:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	78db      	ldrb	r3, [r3, #3]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d007      	beq.n	8008a60 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008a50:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008a52:	68ba      	ldr	r2, [r7, #8]
 8008a54:	8912      	ldrh	r2, [r2, #8]
 8008a56:	fb02 f203 	mul.w	r2, r2, r3
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	611a      	str	r2, [r3, #16]
 8008a5e:	e003      	b.n	8008a68 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	695a      	ldr	r2, [r3, #20]
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	691b      	ldr	r3, [r3, #16]
 8008a6c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008a70:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008a72:	04d9      	lsls	r1, r3, #19
 8008a74:	4b63      	ldr	r3, [pc, #396]	; (8008c04 <USB_HC_StartXfer+0x280>)
 8008a76:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008a78:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	7a9b      	ldrb	r3, [r3, #10]
 8008a7e:	075b      	lsls	r3, r3, #29
 8008a80:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008a84:	69f9      	ldr	r1, [r7, #28]
 8008a86:	0148      	lsls	r0, r1, #5
 8008a88:	6a39      	ldr	r1, [r7, #32]
 8008a8a:	4401      	add	r1, r0
 8008a8c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008a90:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008a92:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008a94:	79fb      	ldrb	r3, [r7, #7]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d009      	beq.n	8008aae <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	68d9      	ldr	r1, [r3, #12]
 8008a9e:	69fb      	ldr	r3, [r7, #28]
 8008aa0:	015a      	lsls	r2, r3, #5
 8008aa2:	6a3b      	ldr	r3, [r7, #32]
 8008aa4:	4413      	add	r3, r2
 8008aa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008aaa:	460a      	mov	r2, r1
 8008aac:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008aae:	6a3b      	ldr	r3, [r7, #32]
 8008ab0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008ab4:	689b      	ldr	r3, [r3, #8]
 8008ab6:	f003 0301 	and.w	r3, r3, #1
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	bf0c      	ite	eq
 8008abe:	2301      	moveq	r3, #1
 8008ac0:	2300      	movne	r3, #0
 8008ac2:	b2db      	uxtb	r3, r3
 8008ac4:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008ac6:	69fb      	ldr	r3, [r7, #28]
 8008ac8:	015a      	lsls	r2, r3, #5
 8008aca:	6a3b      	ldr	r3, [r7, #32]
 8008acc:	4413      	add	r3, r2
 8008ace:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	69fa      	ldr	r2, [r7, #28]
 8008ad6:	0151      	lsls	r1, r2, #5
 8008ad8:	6a3a      	ldr	r2, [r7, #32]
 8008ada:	440a      	add	r2, r1
 8008adc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008ae0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008ae4:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008ae6:	69fb      	ldr	r3, [r7, #28]
 8008ae8:	015a      	lsls	r2, r3, #5
 8008aea:	6a3b      	ldr	r3, [r7, #32]
 8008aec:	4413      	add	r3, r2
 8008aee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008af2:	681a      	ldr	r2, [r3, #0]
 8008af4:	7e7b      	ldrb	r3, [r7, #25]
 8008af6:	075b      	lsls	r3, r3, #29
 8008af8:	69f9      	ldr	r1, [r7, #28]
 8008afa:	0148      	lsls	r0, r1, #5
 8008afc:	6a39      	ldr	r1, [r7, #32]
 8008afe:	4401      	add	r1, r0
 8008b00:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8008b04:	4313      	orrs	r3, r2
 8008b06:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008b08:	69fb      	ldr	r3, [r7, #28]
 8008b0a:	015a      	lsls	r2, r3, #5
 8008b0c:	6a3b      	ldr	r3, [r7, #32]
 8008b0e:	4413      	add	r3, r2
 8008b10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008b18:	693b      	ldr	r3, [r7, #16]
 8008b1a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008b1e:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	78db      	ldrb	r3, [r3, #3]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d004      	beq.n	8008b32 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008b28:	693b      	ldr	r3, [r7, #16]
 8008b2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008b2e:	613b      	str	r3, [r7, #16]
 8008b30:	e003      	b.n	8008b3a <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008b38:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008b3a:	693b      	ldr	r3, [r7, #16]
 8008b3c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008b40:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008b42:	69fb      	ldr	r3, [r7, #28]
 8008b44:	015a      	lsls	r2, r3, #5
 8008b46:	6a3b      	ldr	r3, [r7, #32]
 8008b48:	4413      	add	r3, r2
 8008b4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b4e:	461a      	mov	r2, r3
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008b54:	79fb      	ldrb	r3, [r7, #7]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d001      	beq.n	8008b5e <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	e04e      	b.n	8008bfc <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	78db      	ldrb	r3, [r3, #3]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d149      	bne.n	8008bfa <USB_HC_StartXfer+0x276>
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	695b      	ldr	r3, [r3, #20]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d045      	beq.n	8008bfa <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	79db      	ldrb	r3, [r3, #7]
 8008b72:	2b03      	cmp	r3, #3
 8008b74:	d830      	bhi.n	8008bd8 <USB_HC_StartXfer+0x254>
 8008b76:	a201      	add	r2, pc, #4	; (adr r2, 8008b7c <USB_HC_StartXfer+0x1f8>)
 8008b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b7c:	08008b8d 	.word	0x08008b8d
 8008b80:	08008bb1 	.word	0x08008bb1
 8008b84:	08008b8d 	.word	0x08008b8d
 8008b88:	08008bb1 	.word	0x08008bb1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	695b      	ldr	r3, [r3, #20]
 8008b90:	3303      	adds	r3, #3
 8008b92:	089b      	lsrs	r3, r3, #2
 8008b94:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8008b96:	8afa      	ldrh	r2, [r7, #22]
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b9c:	b29b      	uxth	r3, r3
 8008b9e:	429a      	cmp	r2, r3
 8008ba0:	d91c      	bls.n	8008bdc <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	699b      	ldr	r3, [r3, #24]
 8008ba6:	f043 0220 	orr.w	r2, r3, #32
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	619a      	str	r2, [r3, #24]
        }
        break;
 8008bae:	e015      	b.n	8008bdc <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	695b      	ldr	r3, [r3, #20]
 8008bb4:	3303      	adds	r3, #3
 8008bb6:	089b      	lsrs	r3, r3, #2
 8008bb8:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008bba:	8afa      	ldrh	r2, [r7, #22]
 8008bbc:	6a3b      	ldr	r3, [r7, #32]
 8008bbe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008bc2:	691b      	ldr	r3, [r3, #16]
 8008bc4:	b29b      	uxth	r3, r3
 8008bc6:	429a      	cmp	r2, r3
 8008bc8:	d90a      	bls.n	8008be0 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	699b      	ldr	r3, [r3, #24]
 8008bce:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	619a      	str	r2, [r3, #24]
        }
        break;
 8008bd6:	e003      	b.n	8008be0 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8008bd8:	bf00      	nop
 8008bda:	e002      	b.n	8008be2 <USB_HC_StartXfer+0x25e>
        break;
 8008bdc:	bf00      	nop
 8008bde:	e000      	b.n	8008be2 <USB_HC_StartXfer+0x25e>
        break;
 8008be0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	68d9      	ldr	r1, [r3, #12]
 8008be6:	68bb      	ldr	r3, [r7, #8]
 8008be8:	785a      	ldrb	r2, [r3, #1]
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	695b      	ldr	r3, [r3, #20]
 8008bee:	b29b      	uxth	r3, r3
 8008bf0:	2000      	movs	r0, #0
 8008bf2:	9000      	str	r0, [sp, #0]
 8008bf4:	68f8      	ldr	r0, [r7, #12]
 8008bf6:	f7ff fb81 	bl	80082fc <USB_WritePacket>
  }

  return HAL_OK;
 8008bfa:	2300      	movs	r3, #0
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3728      	adds	r7, #40	; 0x28
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}
 8008c04:	1ff80000 	.word	0x1ff80000

08008c08 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b085      	sub	sp, #20
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008c1a:	695b      	ldr	r3, [r3, #20]
 8008c1c:	b29b      	uxth	r3, r3
}
 8008c1e:	4618      	mov	r0, r3
 8008c20:	3714      	adds	r7, #20
 8008c22:	46bd      	mov	sp, r7
 8008c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c28:	4770      	bx	lr

08008c2a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008c2a:	b480      	push	{r7}
 8008c2c:	b089      	sub	sp, #36	; 0x24
 8008c2e:	af00      	add	r7, sp, #0
 8008c30:	6078      	str	r0, [r7, #4]
 8008c32:	460b      	mov	r3, r1
 8008c34:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 8008c3a:	78fb      	ldrb	r3, [r7, #3]
 8008c3c:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 8008c3e:	2300      	movs	r3, #0
 8008c40:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008c42:	697b      	ldr	r3, [r7, #20]
 8008c44:	015a      	lsls	r2, r3, #5
 8008c46:	69bb      	ldr	r3, [r7, #24]
 8008c48:	4413      	add	r3, r2
 8008c4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	0c9b      	lsrs	r3, r3, #18
 8008c52:	f003 0303 	and.w	r3, r3, #3
 8008c56:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	015a      	lsls	r2, r3, #5
 8008c5c:	69bb      	ldr	r3, [r7, #24]
 8008c5e:	4413      	add	r3, r2
 8008c60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	0fdb      	lsrs	r3, r3, #31
 8008c68:	f003 0301 	and.w	r3, r3, #1
 8008c6c:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	689b      	ldr	r3, [r3, #8]
 8008c72:	f003 0320 	and.w	r3, r3, #32
 8008c76:	2b20      	cmp	r3, #32
 8008c78:	d104      	bne.n	8008c84 <USB_HC_Halt+0x5a>
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d101      	bne.n	8008c84 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8008c80:	2300      	movs	r3, #0
 8008c82:	e0e8      	b.n	8008e56 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008c84:	693b      	ldr	r3, [r7, #16]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d002      	beq.n	8008c90 <USB_HC_Halt+0x66>
 8008c8a:	693b      	ldr	r3, [r7, #16]
 8008c8c:	2b02      	cmp	r3, #2
 8008c8e:	d173      	bne.n	8008d78 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	015a      	lsls	r2, r3, #5
 8008c94:	69bb      	ldr	r3, [r7, #24]
 8008c96:	4413      	add	r3, r2
 8008c98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	697a      	ldr	r2, [r7, #20]
 8008ca0:	0151      	lsls	r1, r2, #5
 8008ca2:	69ba      	ldr	r2, [r7, #24]
 8008ca4:	440a      	add	r2, r1
 8008ca6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008caa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008cae:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	689b      	ldr	r3, [r3, #8]
 8008cb4:	f003 0320 	and.w	r3, r3, #32
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	f040 80cb 	bne.w	8008e54 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cc2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d143      	bne.n	8008d52 <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	015a      	lsls	r2, r3, #5
 8008cce:	69bb      	ldr	r3, [r7, #24]
 8008cd0:	4413      	add	r3, r2
 8008cd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	697a      	ldr	r2, [r7, #20]
 8008cda:	0151      	lsls	r1, r2, #5
 8008cdc:	69ba      	ldr	r2, [r7, #24]
 8008cde:	440a      	add	r2, r1
 8008ce0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008ce4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008ce8:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	015a      	lsls	r2, r3, #5
 8008cee:	69bb      	ldr	r3, [r7, #24]
 8008cf0:	4413      	add	r3, r2
 8008cf2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	697a      	ldr	r2, [r7, #20]
 8008cfa:	0151      	lsls	r1, r2, #5
 8008cfc:	69ba      	ldr	r2, [r7, #24]
 8008cfe:	440a      	add	r2, r1
 8008d00:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d04:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008d08:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	015a      	lsls	r2, r3, #5
 8008d0e:	69bb      	ldr	r3, [r7, #24]
 8008d10:	4413      	add	r3, r2
 8008d12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	697a      	ldr	r2, [r7, #20]
 8008d1a:	0151      	lsls	r1, r2, #5
 8008d1c:	69ba      	ldr	r2, [r7, #24]
 8008d1e:	440a      	add	r2, r1
 8008d20:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d24:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008d28:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 8008d2a:	69fb      	ldr	r3, [r7, #28]
 8008d2c:	3301      	adds	r3, #1
 8008d2e:	61fb      	str	r3, [r7, #28]
 8008d30:	69fb      	ldr	r3, [r7, #28]
 8008d32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008d36:	d81d      	bhi.n	8008d74 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008d38:	697b      	ldr	r3, [r7, #20]
 8008d3a:	015a      	lsls	r2, r3, #5
 8008d3c:	69bb      	ldr	r3, [r7, #24]
 8008d3e:	4413      	add	r3, r2
 8008d40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008d4a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d4e:	d0ec      	beq.n	8008d2a <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008d50:	e080      	b.n	8008e54 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	015a      	lsls	r2, r3, #5
 8008d56:	69bb      	ldr	r3, [r7, #24]
 8008d58:	4413      	add	r3, r2
 8008d5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	697a      	ldr	r2, [r7, #20]
 8008d62:	0151      	lsls	r1, r2, #5
 8008d64:	69ba      	ldr	r2, [r7, #24]
 8008d66:	440a      	add	r2, r1
 8008d68:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d6c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008d70:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008d72:	e06f      	b.n	8008e54 <USB_HC_Halt+0x22a>
            break;
 8008d74:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008d76:	e06d      	b.n	8008e54 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	015a      	lsls	r2, r3, #5
 8008d7c:	69bb      	ldr	r3, [r7, #24]
 8008d7e:	4413      	add	r3, r2
 8008d80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	697a      	ldr	r2, [r7, #20]
 8008d88:	0151      	lsls	r1, r2, #5
 8008d8a:	69ba      	ldr	r2, [r7, #24]
 8008d8c:	440a      	add	r2, r1
 8008d8e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d92:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008d96:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008d98:	69bb      	ldr	r3, [r7, #24]
 8008d9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008d9e:	691b      	ldr	r3, [r3, #16]
 8008da0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d143      	bne.n	8008e30 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008da8:	697b      	ldr	r3, [r7, #20]
 8008daa:	015a      	lsls	r2, r3, #5
 8008dac:	69bb      	ldr	r3, [r7, #24]
 8008dae:	4413      	add	r3, r2
 8008db0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	697a      	ldr	r2, [r7, #20]
 8008db8:	0151      	lsls	r1, r2, #5
 8008dba:	69ba      	ldr	r2, [r7, #24]
 8008dbc:	440a      	add	r2, r1
 8008dbe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008dc2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008dc6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	015a      	lsls	r2, r3, #5
 8008dcc:	69bb      	ldr	r3, [r7, #24]
 8008dce:	4413      	add	r3, r2
 8008dd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	697a      	ldr	r2, [r7, #20]
 8008dd8:	0151      	lsls	r1, r2, #5
 8008dda:	69ba      	ldr	r2, [r7, #24]
 8008ddc:	440a      	add	r2, r1
 8008dde:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008de2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008de6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	015a      	lsls	r2, r3, #5
 8008dec:	69bb      	ldr	r3, [r7, #24]
 8008dee:	4413      	add	r3, r2
 8008df0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	697a      	ldr	r2, [r7, #20]
 8008df8:	0151      	lsls	r1, r2, #5
 8008dfa:	69ba      	ldr	r2, [r7, #24]
 8008dfc:	440a      	add	r2, r1
 8008dfe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008e02:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008e06:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8008e08:	69fb      	ldr	r3, [r7, #28]
 8008e0a:	3301      	adds	r3, #1
 8008e0c:	61fb      	str	r3, [r7, #28]
 8008e0e:	69fb      	ldr	r3, [r7, #28]
 8008e10:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008e14:	d81d      	bhi.n	8008e52 <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	015a      	lsls	r2, r3, #5
 8008e1a:	69bb      	ldr	r3, [r7, #24]
 8008e1c:	4413      	add	r3, r2
 8008e1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e28:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008e2c:	d0ec      	beq.n	8008e08 <USB_HC_Halt+0x1de>
 8008e2e:	e011      	b.n	8008e54 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008e30:	697b      	ldr	r3, [r7, #20]
 8008e32:	015a      	lsls	r2, r3, #5
 8008e34:	69bb      	ldr	r3, [r7, #24]
 8008e36:	4413      	add	r3, r2
 8008e38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	697a      	ldr	r2, [r7, #20]
 8008e40:	0151      	lsls	r1, r2, #5
 8008e42:	69ba      	ldr	r2, [r7, #24]
 8008e44:	440a      	add	r2, r1
 8008e46:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008e4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008e4e:	6013      	str	r3, [r2, #0]
 8008e50:	e000      	b.n	8008e54 <USB_HC_Halt+0x22a>
          break;
 8008e52:	bf00      	nop
    }
  }

  return HAL_OK;
 8008e54:	2300      	movs	r3, #0
}
 8008e56:	4618      	mov	r0, r3
 8008e58:	3724      	adds	r7, #36	; 0x24
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e60:	4770      	bx	lr
	...

08008e64 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008e64:	b480      	push	{r7}
 8008e66:	b087      	sub	sp, #28
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	460b      	mov	r3, r1
 8008e6e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008e74:	78fb      	ldrb	r3, [r7, #3]
 8008e76:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008e78:	2301      	movs	r3, #1
 8008e7a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	04da      	lsls	r2, r3, #19
 8008e80:	4b15      	ldr	r3, [pc, #84]	; (8008ed8 <USB_DoPing+0x74>)
 8008e82:	4013      	ands	r3, r2
 8008e84:	693a      	ldr	r2, [r7, #16]
 8008e86:	0151      	lsls	r1, r2, #5
 8008e88:	697a      	ldr	r2, [r7, #20]
 8008e8a:	440a      	add	r2, r1
 8008e8c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008e90:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008e94:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008e96:	693b      	ldr	r3, [r7, #16]
 8008e98:	015a      	lsls	r2, r3, #5
 8008e9a:	697b      	ldr	r3, [r7, #20]
 8008e9c:	4413      	add	r3, r2
 8008e9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008ea6:	68bb      	ldr	r3, [r7, #8]
 8008ea8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008eac:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008eb4:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008eb6:	693b      	ldr	r3, [r7, #16]
 8008eb8:	015a      	lsls	r2, r3, #5
 8008eba:	697b      	ldr	r3, [r7, #20]
 8008ebc:	4413      	add	r3, r2
 8008ebe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ec2:	461a      	mov	r2, r3
 8008ec4:	68bb      	ldr	r3, [r7, #8]
 8008ec6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008ec8:	2300      	movs	r3, #0
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	371c      	adds	r7, #28
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed4:	4770      	bx	lr
 8008ed6:	bf00      	nop
 8008ed8:	1ff80000 	.word	0x1ff80000

08008edc <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b086      	sub	sp, #24
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8008ee8:	2300      	movs	r3, #0
 8008eea:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008eec:	6878      	ldr	r0, [r7, #4]
 8008eee:	f7ff f981 	bl	80081f4 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8008ef2:	2110      	movs	r1, #16
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f7ff f9b9 	bl	800826c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8008efa:	6878      	ldr	r0, [r7, #4]
 8008efc:	f7ff f9dc 	bl	80082b8 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008f00:	2300      	movs	r3, #0
 8008f02:	613b      	str	r3, [r7, #16]
 8008f04:	e01f      	b.n	8008f46 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8008f06:	693b      	ldr	r3, [r7, #16]
 8008f08:	015a      	lsls	r2, r3, #5
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	4413      	add	r3, r2
 8008f0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008f1c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008f24:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008f2c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	015a      	lsls	r2, r3, #5
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	4413      	add	r3, r2
 8008f36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008f40:	693b      	ldr	r3, [r7, #16]
 8008f42:	3301      	adds	r3, #1
 8008f44:	613b      	str	r3, [r7, #16]
 8008f46:	693b      	ldr	r3, [r7, #16]
 8008f48:	2b0f      	cmp	r3, #15
 8008f4a:	d9dc      	bls.n	8008f06 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	613b      	str	r3, [r7, #16]
 8008f50:	e034      	b.n	8008fbc <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8008f52:	693b      	ldr	r3, [r7, #16]
 8008f54:	015a      	lsls	r2, r3, #5
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	4413      	add	r3, r2
 8008f5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008f68:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008f70:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008f78:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008f7a:	693b      	ldr	r3, [r7, #16]
 8008f7c:	015a      	lsls	r2, r3, #5
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	4413      	add	r3, r2
 8008f82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f86:	461a      	mov	r2, r3
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8008f8c:	697b      	ldr	r3, [r7, #20]
 8008f8e:	3301      	adds	r3, #1
 8008f90:	617b      	str	r3, [r7, #20]
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008f98:	d80c      	bhi.n	8008fb4 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008f9a:	693b      	ldr	r3, [r7, #16]
 8008f9c:	015a      	lsls	r2, r3, #5
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	4413      	add	r3, r2
 8008fa2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008fac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008fb0:	d0ec      	beq.n	8008f8c <USB_StopHost+0xb0>
 8008fb2:	e000      	b.n	8008fb6 <USB_StopHost+0xda>
        break;
 8008fb4:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	3301      	adds	r3, #1
 8008fba:	613b      	str	r3, [r7, #16]
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	2b0f      	cmp	r3, #15
 8008fc0:	d9c7      	bls.n	8008f52 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008fc8:	461a      	mov	r2, r3
 8008fca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008fce:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008fd6:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f7ff f8fa 	bl	80081d2 <USB_EnableGlobalInt>

  return HAL_OK;
 8008fde:	2300      	movs	r3, #0
}
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	3718      	adds	r7, #24
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	bd80      	pop	{r7, pc}

08008fe8 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008fe8:	b590      	push	{r4, r7, lr}
 8008fea:	b089      	sub	sp, #36	; 0x24
 8008fec:	af04      	add	r7, sp, #16
 8008fee:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	2202      	movs	r2, #2
 8008ff4:	2102      	movs	r1, #2
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f000 fcb2 	bl	8009960 <USBH_FindInterface>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8009000:	7bfb      	ldrb	r3, [r7, #15]
 8009002:	2bff      	cmp	r3, #255	; 0xff
 8009004:	d002      	beq.n	800900c <USBH_CDC_InterfaceInit+0x24>
 8009006:	7bfb      	ldrb	r3, [r7, #15]
 8009008:	2b01      	cmp	r3, #1
 800900a:	d901      	bls.n	8009010 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800900c:	2302      	movs	r3, #2
 800900e:	e13d      	b.n	800928c <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8009010:	7bfb      	ldrb	r3, [r7, #15]
 8009012:	4619      	mov	r1, r3
 8009014:	6878      	ldr	r0, [r7, #4]
 8009016:	f000 fc87 	bl	8009928 <USBH_SelectInterface>
 800901a:	4603      	mov	r3, r0
 800901c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800901e:	7bbb      	ldrb	r3, [r7, #14]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d001      	beq.n	8009028 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8009024:	2302      	movs	r3, #2
 8009026:	e131      	b.n	800928c <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800902e:	2050      	movs	r0, #80	; 0x50
 8009030:	f005 fbd0 	bl	800e7d4 <malloc>
 8009034:	4603      	mov	r3, r0
 8009036:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800903e:	69db      	ldr	r3, [r3, #28]
 8009040:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d101      	bne.n	800904c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8009048:	2302      	movs	r3, #2
 800904a:	e11f      	b.n	800928c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800904c:	2250      	movs	r2, #80	; 0x50
 800904e:	2100      	movs	r1, #0
 8009050:	68b8      	ldr	r0, [r7, #8]
 8009052:	f005 fbdd 	bl	800e810 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8009056:	7bfb      	ldrb	r3, [r7, #15]
 8009058:	687a      	ldr	r2, [r7, #4]
 800905a:	211a      	movs	r1, #26
 800905c:	fb01 f303 	mul.w	r3, r1, r3
 8009060:	4413      	add	r3, r2
 8009062:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009066:	781b      	ldrb	r3, [r3, #0]
 8009068:	b25b      	sxtb	r3, r3
 800906a:	2b00      	cmp	r3, #0
 800906c:	da15      	bge.n	800909a <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800906e:	7bfb      	ldrb	r3, [r7, #15]
 8009070:	687a      	ldr	r2, [r7, #4]
 8009072:	211a      	movs	r1, #26
 8009074:	fb01 f303 	mul.w	r3, r1, r3
 8009078:	4413      	add	r3, r2
 800907a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800907e:	781a      	ldrb	r2, [r3, #0]
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009084:	7bfb      	ldrb	r3, [r7, #15]
 8009086:	687a      	ldr	r2, [r7, #4]
 8009088:	211a      	movs	r1, #26
 800908a:	fb01 f303 	mul.w	r3, r1, r3
 800908e:	4413      	add	r3, r2
 8009090:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8009094:	881a      	ldrh	r2, [r3, #0]
 8009096:	68bb      	ldr	r3, [r7, #8]
 8009098:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800909a:	68bb      	ldr	r3, [r7, #8]
 800909c:	785b      	ldrb	r3, [r3, #1]
 800909e:	4619      	mov	r1, r3
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f002 f88c 	bl	800b1be <USBH_AllocPipe>
 80090a6:	4603      	mov	r3, r0
 80090a8:	461a      	mov	r2, r3
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	7819      	ldrb	r1, [r3, #0]
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	7858      	ldrb	r0, [r3, #1]
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80090c2:	68ba      	ldr	r2, [r7, #8]
 80090c4:	8952      	ldrh	r2, [r2, #10]
 80090c6:	9202      	str	r2, [sp, #8]
 80090c8:	2203      	movs	r2, #3
 80090ca:	9201      	str	r2, [sp, #4]
 80090cc:	9300      	str	r3, [sp, #0]
 80090ce:	4623      	mov	r3, r4
 80090d0:	4602      	mov	r2, r0
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f002 f844 	bl	800b160 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	781b      	ldrb	r3, [r3, #0]
 80090dc:	2200      	movs	r2, #0
 80090de:	4619      	mov	r1, r3
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f005 fac9 	bl	800e678 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80090e6:	2300      	movs	r3, #0
 80090e8:	2200      	movs	r2, #0
 80090ea:	210a      	movs	r1, #10
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f000 fc37 	bl	8009960 <USBH_FindInterface>
 80090f2:	4603      	mov	r3, r0
 80090f4:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80090f6:	7bfb      	ldrb	r3, [r7, #15]
 80090f8:	2bff      	cmp	r3, #255	; 0xff
 80090fa:	d002      	beq.n	8009102 <USBH_CDC_InterfaceInit+0x11a>
 80090fc:	7bfb      	ldrb	r3, [r7, #15]
 80090fe:	2b01      	cmp	r3, #1
 8009100:	d901      	bls.n	8009106 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8009102:	2302      	movs	r3, #2
 8009104:	e0c2      	b.n	800928c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8009106:	7bfb      	ldrb	r3, [r7, #15]
 8009108:	687a      	ldr	r2, [r7, #4]
 800910a:	211a      	movs	r1, #26
 800910c:	fb01 f303 	mul.w	r3, r1, r3
 8009110:	4413      	add	r3, r2
 8009112:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009116:	781b      	ldrb	r3, [r3, #0]
 8009118:	b25b      	sxtb	r3, r3
 800911a:	2b00      	cmp	r3, #0
 800911c:	da16      	bge.n	800914c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800911e:	7bfb      	ldrb	r3, [r7, #15]
 8009120:	687a      	ldr	r2, [r7, #4]
 8009122:	211a      	movs	r1, #26
 8009124:	fb01 f303 	mul.w	r3, r1, r3
 8009128:	4413      	add	r3, r2
 800912a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800912e:	781a      	ldrb	r2, [r3, #0]
 8009130:	68bb      	ldr	r3, [r7, #8]
 8009132:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009134:	7bfb      	ldrb	r3, [r7, #15]
 8009136:	687a      	ldr	r2, [r7, #4]
 8009138:	211a      	movs	r1, #26
 800913a:	fb01 f303 	mul.w	r3, r1, r3
 800913e:	4413      	add	r3, r2
 8009140:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8009144:	881a      	ldrh	r2, [r3, #0]
 8009146:	68bb      	ldr	r3, [r7, #8]
 8009148:	835a      	strh	r2, [r3, #26]
 800914a:	e015      	b.n	8009178 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800914c:	7bfb      	ldrb	r3, [r7, #15]
 800914e:	687a      	ldr	r2, [r7, #4]
 8009150:	211a      	movs	r1, #26
 8009152:	fb01 f303 	mul.w	r3, r1, r3
 8009156:	4413      	add	r3, r2
 8009158:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800915c:	781a      	ldrb	r2, [r3, #0]
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009162:	7bfb      	ldrb	r3, [r7, #15]
 8009164:	687a      	ldr	r2, [r7, #4]
 8009166:	211a      	movs	r1, #26
 8009168:	fb01 f303 	mul.w	r3, r1, r3
 800916c:	4413      	add	r3, r2
 800916e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8009172:	881a      	ldrh	r2, [r3, #0]
 8009174:	68bb      	ldr	r3, [r7, #8]
 8009176:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8009178:	7bfb      	ldrb	r3, [r7, #15]
 800917a:	687a      	ldr	r2, [r7, #4]
 800917c:	211a      	movs	r1, #26
 800917e:	fb01 f303 	mul.w	r3, r1, r3
 8009182:	4413      	add	r3, r2
 8009184:	f203 3356 	addw	r3, r3, #854	; 0x356
 8009188:	781b      	ldrb	r3, [r3, #0]
 800918a:	b25b      	sxtb	r3, r3
 800918c:	2b00      	cmp	r3, #0
 800918e:	da16      	bge.n	80091be <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009190:	7bfb      	ldrb	r3, [r7, #15]
 8009192:	687a      	ldr	r2, [r7, #4]
 8009194:	211a      	movs	r1, #26
 8009196:	fb01 f303 	mul.w	r3, r1, r3
 800919a:	4413      	add	r3, r2
 800919c:	f203 3356 	addw	r3, r3, #854	; 0x356
 80091a0:	781a      	ldrb	r2, [r3, #0]
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80091a6:	7bfb      	ldrb	r3, [r7, #15]
 80091a8:	687a      	ldr	r2, [r7, #4]
 80091aa:	211a      	movs	r1, #26
 80091ac:	fb01 f303 	mul.w	r3, r1, r3
 80091b0:	4413      	add	r3, r2
 80091b2:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80091b6:	881a      	ldrh	r2, [r3, #0]
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	835a      	strh	r2, [r3, #26]
 80091bc:	e015      	b.n	80091ea <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80091be:	7bfb      	ldrb	r3, [r7, #15]
 80091c0:	687a      	ldr	r2, [r7, #4]
 80091c2:	211a      	movs	r1, #26
 80091c4:	fb01 f303 	mul.w	r3, r1, r3
 80091c8:	4413      	add	r3, r2
 80091ca:	f203 3356 	addw	r3, r3, #854	; 0x356
 80091ce:	781a      	ldrb	r2, [r3, #0]
 80091d0:	68bb      	ldr	r3, [r7, #8]
 80091d2:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80091d4:	7bfb      	ldrb	r3, [r7, #15]
 80091d6:	687a      	ldr	r2, [r7, #4]
 80091d8:	211a      	movs	r1, #26
 80091da:	fb01 f303 	mul.w	r3, r1, r3
 80091de:	4413      	add	r3, r2
 80091e0:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80091e4:	881a      	ldrh	r2, [r3, #0]
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	7b9b      	ldrb	r3, [r3, #14]
 80091ee:	4619      	mov	r1, r3
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f001 ffe4 	bl	800b1be <USBH_AllocPipe>
 80091f6:	4603      	mov	r3, r0
 80091f8:	461a      	mov	r2, r3
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80091fe:	68bb      	ldr	r3, [r7, #8]
 8009200:	7bdb      	ldrb	r3, [r3, #15]
 8009202:	4619      	mov	r1, r3
 8009204:	6878      	ldr	r0, [r7, #4]
 8009206:	f001 ffda 	bl	800b1be <USBH_AllocPipe>
 800920a:	4603      	mov	r3, r0
 800920c:	461a      	mov	r2, r3
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8009212:	68bb      	ldr	r3, [r7, #8]
 8009214:	7b59      	ldrb	r1, [r3, #13]
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	7b98      	ldrb	r0, [r3, #14]
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009226:	68ba      	ldr	r2, [r7, #8]
 8009228:	8b12      	ldrh	r2, [r2, #24]
 800922a:	9202      	str	r2, [sp, #8]
 800922c:	2202      	movs	r2, #2
 800922e:	9201      	str	r2, [sp, #4]
 8009230:	9300      	str	r3, [sp, #0]
 8009232:	4623      	mov	r3, r4
 8009234:	4602      	mov	r2, r0
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f001 ff92 	bl	800b160 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	7b19      	ldrb	r1, [r3, #12]
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	7bd8      	ldrb	r0, [r3, #15]
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009250:	68ba      	ldr	r2, [r7, #8]
 8009252:	8b52      	ldrh	r2, [r2, #26]
 8009254:	9202      	str	r2, [sp, #8]
 8009256:	2202      	movs	r2, #2
 8009258:	9201      	str	r2, [sp, #4]
 800925a:	9300      	str	r3, [sp, #0]
 800925c:	4623      	mov	r3, r4
 800925e:	4602      	mov	r2, r0
 8009260:	6878      	ldr	r0, [r7, #4]
 8009262:	f001 ff7d 	bl	800b160 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8009266:	68bb      	ldr	r3, [r7, #8]
 8009268:	2200      	movs	r2, #0
 800926a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	7b5b      	ldrb	r3, [r3, #13]
 8009272:	2200      	movs	r2, #0
 8009274:	4619      	mov	r1, r3
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f005 f9fe 	bl	800e678 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	7b1b      	ldrb	r3, [r3, #12]
 8009280:	2200      	movs	r2, #0
 8009282:	4619      	mov	r1, r3
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	f005 f9f7 	bl	800e678 <USBH_LL_SetToggle>

  return USBH_OK;
 800928a:	2300      	movs	r3, #0
}
 800928c:	4618      	mov	r0, r3
 800928e:	3714      	adds	r7, #20
 8009290:	46bd      	mov	sp, r7
 8009292:	bd90      	pop	{r4, r7, pc}

08009294 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b084      	sub	sp, #16
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80092a2:	69db      	ldr	r3, [r3, #28]
 80092a4:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	781b      	ldrb	r3, [r3, #0]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d00e      	beq.n	80092cc <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	781b      	ldrb	r3, [r3, #0]
 80092b2:	4619      	mov	r1, r3
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f001 ff72 	bl	800b19e <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	781b      	ldrb	r3, [r3, #0]
 80092be:	4619      	mov	r1, r3
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f001 ff9d 	bl	800b200 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	2200      	movs	r2, #0
 80092ca:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	7b1b      	ldrb	r3, [r3, #12]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d00e      	beq.n	80092f2 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	7b1b      	ldrb	r3, [r3, #12]
 80092d8:	4619      	mov	r1, r3
 80092da:	6878      	ldr	r0, [r7, #4]
 80092dc:	f001 ff5f 	bl	800b19e <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	7b1b      	ldrb	r3, [r3, #12]
 80092e4:	4619      	mov	r1, r3
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f001 ff8a 	bl	800b200 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	2200      	movs	r2, #0
 80092f0:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	7b5b      	ldrb	r3, [r3, #13]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d00e      	beq.n	8009318 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	7b5b      	ldrb	r3, [r3, #13]
 80092fe:	4619      	mov	r1, r3
 8009300:	6878      	ldr	r0, [r7, #4]
 8009302:	f001 ff4c 	bl	800b19e <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	7b5b      	ldrb	r3, [r3, #13]
 800930a:	4619      	mov	r1, r3
 800930c:	6878      	ldr	r0, [r7, #4]
 800930e:	f001 ff77 	bl	800b200 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2200      	movs	r2, #0
 8009316:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800931e:	69db      	ldr	r3, [r3, #28]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d00b      	beq.n	800933c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800932a:	69db      	ldr	r3, [r3, #28]
 800932c:	4618      	mov	r0, r3
 800932e:	f005 fa59 	bl	800e7e4 <free>
    phost->pActiveClass->pData = 0U;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009338:	2200      	movs	r2, #0
 800933a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800933c:	2300      	movs	r3, #0
}
 800933e:	4618      	mov	r0, r3
 8009340:	3710      	adds	r7, #16
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}

08009346 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8009346:	b580      	push	{r7, lr}
 8009348:	b084      	sub	sp, #16
 800934a:	af00      	add	r7, sp, #0
 800934c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009354:	69db      	ldr	r3, [r3, #28]
 8009356:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	3340      	adds	r3, #64	; 0x40
 800935c:	4619      	mov	r1, r3
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	f000 f8b1 	bl	80094c6 <GetLineCoding>
 8009364:	4603      	mov	r3, r0
 8009366:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8009368:	7afb      	ldrb	r3, [r7, #11]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d105      	bne.n	800937a <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009374:	2102      	movs	r1, #2
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800937a:	7afb      	ldrb	r3, [r7, #11]
}
 800937c:	4618      	mov	r0, r3
 800937e:	3710      	adds	r7, #16
 8009380:	46bd      	mov	sp, r7
 8009382:	bd80      	pop	{r7, pc}

08009384 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b084      	sub	sp, #16
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800938c:	2301      	movs	r3, #1
 800938e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8009390:	2300      	movs	r3, #0
 8009392:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800939a:	69db      	ldr	r3, [r3, #28]
 800939c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80093a4:	2b04      	cmp	r3, #4
 80093a6:	d877      	bhi.n	8009498 <USBH_CDC_Process+0x114>
 80093a8:	a201      	add	r2, pc, #4	; (adr r2, 80093b0 <USBH_CDC_Process+0x2c>)
 80093aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093ae:	bf00      	nop
 80093b0:	080093c5 	.word	0x080093c5
 80093b4:	080093cb 	.word	0x080093cb
 80093b8:	080093fb 	.word	0x080093fb
 80093bc:	0800946f 	.word	0x0800946f
 80093c0:	0800947d 	.word	0x0800947d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80093c4:	2300      	movs	r3, #0
 80093c6:	73fb      	strb	r3, [r7, #15]
      break;
 80093c8:	e06d      	b.n	80094a6 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80093ce:	4619      	mov	r1, r3
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f000 f897 	bl	8009504 <SetLineCoding>
 80093d6:	4603      	mov	r3, r0
 80093d8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80093da:	7bbb      	ldrb	r3, [r7, #14]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d104      	bne.n	80093ea <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	2202      	movs	r2, #2
 80093e4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80093e8:	e058      	b.n	800949c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80093ea:	7bbb      	ldrb	r3, [r7, #14]
 80093ec:	2b01      	cmp	r3, #1
 80093ee:	d055      	beq.n	800949c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80093f0:	68bb      	ldr	r3, [r7, #8]
 80093f2:	2204      	movs	r2, #4
 80093f4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80093f8:	e050      	b.n	800949c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80093fa:	68bb      	ldr	r3, [r7, #8]
 80093fc:	3340      	adds	r3, #64	; 0x40
 80093fe:	4619      	mov	r1, r3
 8009400:	6878      	ldr	r0, [r7, #4]
 8009402:	f000 f860 	bl	80094c6 <GetLineCoding>
 8009406:	4603      	mov	r3, r0
 8009408:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800940a:	7bbb      	ldrb	r3, [r7, #14]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d126      	bne.n	800945e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	2200      	movs	r2, #0
 8009414:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009422:	791b      	ldrb	r3, [r3, #4]
 8009424:	429a      	cmp	r2, r3
 8009426:	d13b      	bne.n	80094a0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009432:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009434:	429a      	cmp	r2, r3
 8009436:	d133      	bne.n	80094a0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009438:	68bb      	ldr	r3, [r7, #8]
 800943a:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009442:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009444:	429a      	cmp	r2, r3
 8009446:	d12b      	bne.n	80094a0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009450:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009452:	429a      	cmp	r2, r3
 8009454:	d124      	bne.n	80094a0 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8009456:	6878      	ldr	r0, [r7, #4]
 8009458:	f000 f982 	bl	8009760 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800945c:	e020      	b.n	80094a0 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800945e:	7bbb      	ldrb	r3, [r7, #14]
 8009460:	2b01      	cmp	r3, #1
 8009462:	d01d      	beq.n	80094a0 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	2204      	movs	r2, #4
 8009468:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800946c:	e018      	b.n	80094a0 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f000 f867 	bl	8009542 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f000 f8f6 	bl	8009666 <CDC_ProcessReception>
      break;
 800947a:	e014      	b.n	80094a6 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800947c:	2100      	movs	r1, #0
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	f001 f94d 	bl	800a71e <USBH_ClrFeature>
 8009484:	4603      	mov	r3, r0
 8009486:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009488:	7bbb      	ldrb	r3, [r7, #14]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d10a      	bne.n	80094a4 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	2200      	movs	r2, #0
 8009492:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8009496:	e005      	b.n	80094a4 <USBH_CDC_Process+0x120>

    default:
      break;
 8009498:	bf00      	nop
 800949a:	e004      	b.n	80094a6 <USBH_CDC_Process+0x122>
      break;
 800949c:	bf00      	nop
 800949e:	e002      	b.n	80094a6 <USBH_CDC_Process+0x122>
      break;
 80094a0:	bf00      	nop
 80094a2:	e000      	b.n	80094a6 <USBH_CDC_Process+0x122>
      break;
 80094a4:	bf00      	nop

  }

  return status;
 80094a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80094a8:	4618      	mov	r0, r3
 80094aa:	3710      	adds	r7, #16
 80094ac:	46bd      	mov	sp, r7
 80094ae:	bd80      	pop	{r7, pc}

080094b0 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80094b0:	b480      	push	{r7}
 80094b2:	b083      	sub	sp, #12
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80094b8:	2300      	movs	r3, #0
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	370c      	adds	r7, #12
 80094be:	46bd      	mov	sp, r7
 80094c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c4:	4770      	bx	lr

080094c6 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80094c6:	b580      	push	{r7, lr}
 80094c8:	b082      	sub	sp, #8
 80094ca:	af00      	add	r7, sp, #0
 80094cc:	6078      	str	r0, [r7, #4]
 80094ce:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	22a1      	movs	r2, #161	; 0xa1
 80094d4:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2221      	movs	r2, #33	; 0x21
 80094da:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2200      	movs	r2, #0
 80094e0:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	2200      	movs	r2, #0
 80094e6:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2207      	movs	r2, #7
 80094ec:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	2207      	movs	r2, #7
 80094f2:	4619      	mov	r1, r3
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f001 faf2 	bl	800aade <USBH_CtlReq>
 80094fa:	4603      	mov	r3, r0
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	3708      	adds	r7, #8
 8009500:	46bd      	mov	sp, r7
 8009502:	bd80      	pop	{r7, pc}

08009504 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b082      	sub	sp, #8
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
 800950c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2221      	movs	r2, #33	; 0x21
 8009512:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2220      	movs	r2, #32
 8009518:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2200      	movs	r2, #0
 800951e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2200      	movs	r2, #0
 8009524:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2207      	movs	r2, #7
 800952a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	2207      	movs	r2, #7
 8009530:	4619      	mov	r1, r3
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f001 fad3 	bl	800aade <USBH_CtlReq>
 8009538:	4603      	mov	r3, r0
}
 800953a:	4618      	mov	r0, r3
 800953c:	3708      	adds	r7, #8
 800953e:	46bd      	mov	sp, r7
 8009540:	bd80      	pop	{r7, pc}

08009542 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8009542:	b580      	push	{r7, lr}
 8009544:	b086      	sub	sp, #24
 8009546:	af02      	add	r7, sp, #8
 8009548:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009550:	69db      	ldr	r3, [r3, #28]
 8009552:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009554:	2300      	movs	r3, #0
 8009556:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800955e:	2b01      	cmp	r3, #1
 8009560:	d002      	beq.n	8009568 <CDC_ProcessTransmission+0x26>
 8009562:	2b02      	cmp	r3, #2
 8009564:	d023      	beq.n	80095ae <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8009566:	e07a      	b.n	800965e <CDC_ProcessTransmission+0x11c>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800956c:	68fa      	ldr	r2, [r7, #12]
 800956e:	8b12      	ldrh	r2, [r2, #24]
 8009570:	4293      	cmp	r3, r2
 8009572:	d90b      	bls.n	800958c <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	69d9      	ldr	r1, [r3, #28]
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	8b1a      	ldrh	r2, [r3, #24]
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	7b5b      	ldrb	r3, [r3, #13]
 8009580:	2001      	movs	r0, #1
 8009582:	9000      	str	r0, [sp, #0]
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f001 fda8 	bl	800b0da <USBH_BulkSendData>
 800958a:	e00b      	b.n	80095a4 <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8009594:	b29a      	uxth	r2, r3
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	7b5b      	ldrb	r3, [r3, #13]
 800959a:	2001      	movs	r0, #1
 800959c:	9000      	str	r0, [sp, #0]
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	f001 fd9b 	bl	800b0da <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	2202      	movs	r2, #2
 80095a8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80095ac:	e057      	b.n	800965e <CDC_ProcessTransmission+0x11c>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	7b5b      	ldrb	r3, [r3, #13]
 80095b2:	4619      	mov	r1, r3
 80095b4:	6878      	ldr	r0, [r7, #4]
 80095b6:	f005 f835 	bl	800e624 <USBH_LL_GetURBState>
 80095ba:	4603      	mov	r3, r0
 80095bc:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80095be:	7afb      	ldrb	r3, [r7, #11]
 80095c0:	2b01      	cmp	r3, #1
 80095c2:	d136      	bne.n	8009632 <CDC_ProcessTransmission+0xf0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095c8:	68fa      	ldr	r2, [r7, #12]
 80095ca:	8b12      	ldrh	r2, [r2, #24]
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d90e      	bls.n	80095ee <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095d4:	68fa      	ldr	r2, [r7, #12]
 80095d6:	8b12      	ldrh	r2, [r2, #24]
 80095d8:	1a9a      	subs	r2, r3, r2
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	69db      	ldr	r3, [r3, #28]
 80095e2:	68fa      	ldr	r2, [r7, #12]
 80095e4:	8b12      	ldrh	r2, [r2, #24]
 80095e6:	441a      	add	r2, r3
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	61da      	str	r2, [r3, #28]
 80095ec:	e002      	b.n	80095f4 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2200      	movs	r2, #0
 80095f2:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d004      	beq.n	8009606 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	2201      	movs	r2, #1
 8009600:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 8009604:	e006      	b.n	8009614 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	2200      	movs	r2, #0
 800960a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f000 f892 	bl	8009738 <USBH_CDC_TransmitCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2204      	movs	r2, #4
 8009618:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009628:	2300      	movs	r3, #0
 800962a:	2200      	movs	r2, #0
 800962c:	f001 ffd8 	bl	800b5e0 <osMessageQueuePut>
      break;
 8009630:	e014      	b.n	800965c <CDC_ProcessTransmission+0x11a>
        if (URB_Status == USBH_URB_NOTREADY)
 8009632:	7afb      	ldrb	r3, [r7, #11]
 8009634:	2b02      	cmp	r3, #2
 8009636:	d111      	bne.n	800965c <CDC_ProcessTransmission+0x11a>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	2201      	movs	r2, #1
 800963c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2204      	movs	r2, #4
 8009644:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009654:	2300      	movs	r3, #0
 8009656:	2200      	movs	r2, #0
 8009658:	f001 ffc2 	bl	800b5e0 <osMessageQueuePut>
      break;
 800965c:	bf00      	nop
  }
}
 800965e:	bf00      	nop
 8009660:	3710      	adds	r7, #16
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}

08009666 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8009666:	b580      	push	{r7, lr}
 8009668:	b086      	sub	sp, #24
 800966a:	af00      	add	r7, sp, #0
 800966c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009674:	69db      	ldr	r3, [r3, #28]
 8009676:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009678:	2300      	movs	r3, #0
 800967a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800967c:	697b      	ldr	r3, [r7, #20]
 800967e:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8009682:	2b03      	cmp	r3, #3
 8009684:	d002      	beq.n	800968c <CDC_ProcessReception+0x26>
 8009686:	2b04      	cmp	r3, #4
 8009688:	d00e      	beq.n	80096a8 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800968a:	e051      	b.n	8009730 <CDC_ProcessReception+0xca>
      USBH_BulkReceiveData(phost,
 800968c:	697b      	ldr	r3, [r7, #20]
 800968e:	6a19      	ldr	r1, [r3, #32]
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	8b5a      	ldrh	r2, [r3, #26]
 8009694:	697b      	ldr	r3, [r7, #20]
 8009696:	7b1b      	ldrb	r3, [r3, #12]
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f001 fd43 	bl	800b124 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	2204      	movs	r2, #4
 80096a2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80096a6:	e043      	b.n	8009730 <CDC_ProcessReception+0xca>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	7b1b      	ldrb	r3, [r3, #12]
 80096ac:	4619      	mov	r1, r3
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	f004 ffb8 	bl	800e624 <USBH_LL_GetURBState>
 80096b4:	4603      	mov	r3, r0
 80096b6:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80096b8:	7cfb      	ldrb	r3, [r7, #19]
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d137      	bne.n	800972e <CDC_ProcessReception+0xc8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80096be:	697b      	ldr	r3, [r7, #20]
 80096c0:	7b1b      	ldrb	r3, [r3, #12]
 80096c2:	4619      	mov	r1, r3
 80096c4:	6878      	ldr	r0, [r7, #4]
 80096c6:	f004 ff1b 	bl	800e500 <USBH_LL_GetLastXferSize>
 80096ca:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096d0:	68fa      	ldr	r2, [r7, #12]
 80096d2:	429a      	cmp	r2, r3
 80096d4:	d016      	beq.n	8009704 <CDC_ProcessReception+0x9e>
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	8b5b      	ldrh	r3, [r3, #26]
 80096da:	461a      	mov	r2, r3
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	4293      	cmp	r3, r2
 80096e0:	d910      	bls.n	8009704 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	1ad2      	subs	r2, r2, r3
 80096ea:	697b      	ldr	r3, [r7, #20]
 80096ec:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 80096ee:	697b      	ldr	r3, [r7, #20]
 80096f0:	6a1a      	ldr	r2, [r3, #32]
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	441a      	add	r2, r3
 80096f6:	697b      	ldr	r3, [r7, #20]
 80096f8:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	2203      	movs	r2, #3
 80096fe:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 8009702:	e006      	b.n	8009712 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	2200      	movs	r2, #0
 8009708:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800970c:	6878      	ldr	r0, [r7, #4]
 800970e:	f000 f81d 	bl	800974c <USBH_CDC_ReceiveCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2204      	movs	r2, #4
 8009716:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009726:	2300      	movs	r3, #0
 8009728:	2200      	movs	r2, #0
 800972a:	f001 ff59 	bl	800b5e0 <osMessageQueuePut>
      break;
 800972e:	bf00      	nop
  }
}
 8009730:	bf00      	nop
 8009732:	3718      	adds	r7, #24
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}

08009738 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009738:	b480      	push	{r7}
 800973a:	b083      	sub	sp, #12
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009740:	bf00      	nop
 8009742:	370c      	adds	r7, #12
 8009744:	46bd      	mov	sp, r7
 8009746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974a:	4770      	bx	lr

0800974c <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800974c:	b480      	push	{r7}
 800974e:	b083      	sub	sp, #12
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009754:	bf00      	nop
 8009756:	370c      	adds	r7, #12
 8009758:	46bd      	mov	sp, r7
 800975a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975e:	4770      	bx	lr

08009760 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009760:	b480      	push	{r7}
 8009762:	b083      	sub	sp, #12
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009768:	bf00      	nop
 800976a:	370c      	adds	r7, #12
 800976c:	46bd      	mov	sp, r7
 800976e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009772:	4770      	bx	lr

08009774 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b084      	sub	sp, #16
 8009778:	af00      	add	r7, sp, #0
 800977a:	60f8      	str	r0, [r7, #12]
 800977c:	60b9      	str	r1, [r7, #8]
 800977e:	4613      	mov	r3, r2
 8009780:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d101      	bne.n	800978c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8009788:	2302      	movs	r3, #2
 800978a:	e044      	b.n	8009816 <USBH_Init+0xa2>
  }

  /* Set DRiver ID */
  phost->id = id;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	79fa      	ldrb	r2, [r7, #7]
 8009790:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	2200      	movs	r2, #0
 8009798:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	2200      	movs	r2, #0
 80097a0:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 80097a4:	68f8      	ldr	r0, [r7, #12]
 80097a6:	f000 f841 	bl	800982c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2200      	movs	r2, #0
 80097ae:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	2200      	movs	r2, #0
 80097b6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	2200      	movs	r2, #0
 80097be:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	2200      	movs	r2, #0
 80097c6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d003      	beq.n	80097d8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	68ba      	ldr	r2, [r7, #8]
 80097d4:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);

#else

  /* Create USB Host Queue */
  phost->os_event = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(uint32_t), NULL);
 80097d8:	2200      	movs	r2, #0
 80097da:	2104      	movs	r1, #4
 80097dc:	2010      	movs	r0, #16
 80097de:	f001 fe8c 	bl	800b4fa <osMessageQueueNew>
 80097e2:	4602      	mov	r2, r0
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8

  /* Create USB Host Task */
  USBH_Thread_Atrr.name = "USBH_Queue";
 80097ea:	4b0d      	ldr	r3, [pc, #52]	; (8009820 <USBH_Init+0xac>)
 80097ec:	4a0d      	ldr	r2, [pc, #52]	; (8009824 <USBH_Init+0xb0>)
 80097ee:	601a      	str	r2, [r3, #0]

#if defined (USBH_PROCESS_STACK_SIZE)
  USBH_Thread_Atrr.stack_size = USBH_PROCESS_STACK_SIZE;
 80097f0:	4b0b      	ldr	r3, [pc, #44]	; (8009820 <USBH_Init+0xac>)
 80097f2:	2280      	movs	r2, #128	; 0x80
 80097f4:	615a      	str	r2, [r3, #20]
#else
  USBH_Thread_Atrr.stack_size = (8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  USBH_Thread_Atrr.priority = USBH_PROCESS_PRIO;
 80097f6:	4b0a      	ldr	r3, [pc, #40]	; (8009820 <USBH_Init+0xac>)
 80097f8:	2218      	movs	r2, #24
 80097fa:	619a      	str	r2, [r3, #24]
  phost->thread = osThreadNew(USBH_Process_OS, phost, &USBH_Thread_Atrr);
 80097fc:	4a08      	ldr	r2, [pc, #32]	; (8009820 <USBH_Init+0xac>)
 80097fe:	68f9      	ldr	r1, [r7, #12]
 8009800:	4809      	ldr	r0, [pc, #36]	; (8009828 <USBH_Init+0xb4>)
 8009802:	f001 fdcd 	bl	800b3a0 <osThreadNew>
 8009806:	4602      	mov	r2, r0
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	f8c3 23dc 	str.w	r2, [r3, #988]	; 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800980e:	68f8      	ldr	r0, [r7, #12]
 8009810:	f004 fdc2 	bl	800e398 <USBH_LL_Init>

  return USBH_OK;
 8009814:	2300      	movs	r3, #0
}
 8009816:	4618      	mov	r0, r3
 8009818:	3710      	adds	r7, #16
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}
 800981e:	bf00      	nop
 8009820:	20004fb8 	.word	0x20004fb8
 8009824:	0800eb04 	.word	0x0800eb04
 8009828:	0800a495 	.word	0x0800a495

0800982c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800982c:	b480      	push	{r7}
 800982e:	b085      	sub	sp, #20
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8009834:	2300      	movs	r3, #0
 8009836:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009838:	2300      	movs	r3, #0
 800983a:	60fb      	str	r3, [r7, #12]
 800983c:	e009      	b.n	8009852 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800983e:	687a      	ldr	r2, [r7, #4]
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	33e0      	adds	r3, #224	; 0xe0
 8009844:	009b      	lsls	r3, r3, #2
 8009846:	4413      	add	r3, r2
 8009848:	2200      	movs	r2, #0
 800984a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	3301      	adds	r3, #1
 8009850:	60fb      	str	r3, [r7, #12]
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	2b0e      	cmp	r3, #14
 8009856:	d9f2      	bls.n	800983e <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009858:	2300      	movs	r3, #0
 800985a:	60fb      	str	r3, [r7, #12]
 800985c:	e009      	b.n	8009872 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800985e:	687a      	ldr	r2, [r7, #4]
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	4413      	add	r3, r2
 8009864:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009868:	2200      	movs	r2, #0
 800986a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	3301      	adds	r3, #1
 8009870:	60fb      	str	r3, [r7, #12]
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009878:	d3f1      	bcc.n	800985e <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	2200      	movs	r2, #0
 800987e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2200      	movs	r2, #0
 8009884:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2201      	movs	r2, #1
 800988a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2200      	movs	r2, #0
 8009890:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2201      	movs	r2, #1
 8009898:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2240      	movs	r2, #64	; 0x40
 800989e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2200      	movs	r2, #0
 80098a4:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	2200      	movs	r2, #0
 80098aa:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2201      	movs	r2, #1
 80098b2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2200      	movs	r2, #0
 80098ba:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2200      	movs	r2, #0
 80098c2:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 80098c6:	2300      	movs	r3, #0
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	3714      	adds	r7, #20
 80098cc:	46bd      	mov	sp, r7
 80098ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d2:	4770      	bx	lr

080098d4 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80098d4:	b480      	push	{r7}
 80098d6:	b085      	sub	sp, #20
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
 80098dc:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80098de:	2300      	movs	r3, #0
 80098e0:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d016      	beq.n	8009916 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d10e      	bne.n	8009910 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80098f8:	1c59      	adds	r1, r3, #1
 80098fa:	687a      	ldr	r2, [r7, #4]
 80098fc:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8009900:	687a      	ldr	r2, [r7, #4]
 8009902:	33de      	adds	r3, #222	; 0xde
 8009904:	6839      	ldr	r1, [r7, #0]
 8009906:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800990a:	2300      	movs	r3, #0
 800990c:	73fb      	strb	r3, [r7, #15]
 800990e:	e004      	b.n	800991a <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009910:	2302      	movs	r3, #2
 8009912:	73fb      	strb	r3, [r7, #15]
 8009914:	e001      	b.n	800991a <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009916:	2302      	movs	r3, #2
 8009918:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800991a:	7bfb      	ldrb	r3, [r7, #15]
}
 800991c:	4618      	mov	r0, r3
 800991e:	3714      	adds	r7, #20
 8009920:	46bd      	mov	sp, r7
 8009922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009926:	4770      	bx	lr

08009928 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009928:	b480      	push	{r7}
 800992a:	b085      	sub	sp, #20
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
 8009930:	460b      	mov	r3, r1
 8009932:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009934:	2300      	movs	r3, #0
 8009936:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800993e:	78fa      	ldrb	r2, [r7, #3]
 8009940:	429a      	cmp	r2, r3
 8009942:	d204      	bcs.n	800994e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	78fa      	ldrb	r2, [r7, #3]
 8009948:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800994c:	e001      	b.n	8009952 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800994e:	2302      	movs	r3, #2
 8009950:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009952:	7bfb      	ldrb	r3, [r7, #15]
}
 8009954:	4618      	mov	r0, r3
 8009956:	3714      	adds	r7, #20
 8009958:	46bd      	mov	sp, r7
 800995a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995e:	4770      	bx	lr

08009960 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8009960:	b480      	push	{r7}
 8009962:	b087      	sub	sp, #28
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	4608      	mov	r0, r1
 800996a:	4611      	mov	r1, r2
 800996c:	461a      	mov	r2, r3
 800996e:	4603      	mov	r3, r0
 8009970:	70fb      	strb	r3, [r7, #3]
 8009972:	460b      	mov	r3, r1
 8009974:	70bb      	strb	r3, [r7, #2]
 8009976:	4613      	mov	r3, r2
 8009978:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800997a:	2300      	movs	r3, #0
 800997c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800997e:	2300      	movs	r3, #0
 8009980:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8009988:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800998a:	e025      	b.n	80099d8 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800998c:	7dfb      	ldrb	r3, [r7, #23]
 800998e:	221a      	movs	r2, #26
 8009990:	fb02 f303 	mul.w	r3, r2, r3
 8009994:	3308      	adds	r3, #8
 8009996:	68fa      	ldr	r2, [r7, #12]
 8009998:	4413      	add	r3, r2
 800999a:	3302      	adds	r3, #2
 800999c:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800999e:	693b      	ldr	r3, [r7, #16]
 80099a0:	795b      	ldrb	r3, [r3, #5]
 80099a2:	78fa      	ldrb	r2, [r7, #3]
 80099a4:	429a      	cmp	r2, r3
 80099a6:	d002      	beq.n	80099ae <USBH_FindInterface+0x4e>
 80099a8:	78fb      	ldrb	r3, [r7, #3]
 80099aa:	2bff      	cmp	r3, #255	; 0xff
 80099ac:	d111      	bne.n	80099d2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80099ae:	693b      	ldr	r3, [r7, #16]
 80099b0:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80099b2:	78ba      	ldrb	r2, [r7, #2]
 80099b4:	429a      	cmp	r2, r3
 80099b6:	d002      	beq.n	80099be <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80099b8:	78bb      	ldrb	r3, [r7, #2]
 80099ba:	2bff      	cmp	r3, #255	; 0xff
 80099bc:	d109      	bne.n	80099d2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80099be:	693b      	ldr	r3, [r7, #16]
 80099c0:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80099c2:	787a      	ldrb	r2, [r7, #1]
 80099c4:	429a      	cmp	r2, r3
 80099c6:	d002      	beq.n	80099ce <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80099c8:	787b      	ldrb	r3, [r7, #1]
 80099ca:	2bff      	cmp	r3, #255	; 0xff
 80099cc:	d101      	bne.n	80099d2 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80099ce:	7dfb      	ldrb	r3, [r7, #23]
 80099d0:	e006      	b.n	80099e0 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80099d2:	7dfb      	ldrb	r3, [r7, #23]
 80099d4:	3301      	adds	r3, #1
 80099d6:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80099d8:	7dfb      	ldrb	r3, [r7, #23]
 80099da:	2b01      	cmp	r3, #1
 80099dc:	d9d6      	bls.n	800998c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80099de:	23ff      	movs	r3, #255	; 0xff
}
 80099e0:	4618      	mov	r0, r3
 80099e2:	371c      	adds	r7, #28
 80099e4:	46bd      	mov	sp, r7
 80099e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ea:	4770      	bx	lr

080099ec <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b082      	sub	sp, #8
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	f004 fd0b 	bl	800e410 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 80099fa:	2101      	movs	r1, #1
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f004 fe24 	bl	800e64a <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009a02:	2300      	movs	r3, #0
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	3708      	adds	r7, #8
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bd80      	pop	{r7, pc}

08009a0c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b088      	sub	sp, #32
 8009a10:	af04      	add	r7, sp, #16
 8009a12:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009a14:	2302      	movs	r3, #2
 8009a16:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009a18:	2300      	movs	r3, #0
 8009a1a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8009a22:	b2db      	uxtb	r3, r3
 8009a24:	2b01      	cmp	r3, #1
 8009a26:	d102      	bne.n	8009a2e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2203      	movs	r2, #3
 8009a2c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	781b      	ldrb	r3, [r3, #0]
 8009a32:	b2db      	uxtb	r3, r3
 8009a34:	2b0b      	cmp	r3, #11
 8009a36:	f200 823c 	bhi.w	8009eb2 <USBH_Process+0x4a6>
 8009a3a:	a201      	add	r2, pc, #4	; (adr r2, 8009a40 <USBH_Process+0x34>)
 8009a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a40:	08009a71 	.word	0x08009a71
 8009a44:	08009abf 	.word	0x08009abf
 8009a48:	08009b43 	.word	0x08009b43
 8009a4c:	08009e31 	.word	0x08009e31
 8009a50:	08009eb3 	.word	0x08009eb3
 8009a54:	08009c03 	.word	0x08009c03
 8009a58:	08009dbb 	.word	0x08009dbb
 8009a5c:	08009c55 	.word	0x08009c55
 8009a60:	08009c91 	.word	0x08009c91
 8009a64:	08009ccb 	.word	0x08009ccb
 8009a68:	08009d13 	.word	0x08009d13
 8009a6c:	08009e19 	.word	0x08009e19
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8009a76:	b2db      	uxtb	r3, r3
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	f000 821c 	beq.w	8009eb6 <USBH_Process+0x4aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2201      	movs	r2, #1
 8009a82:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8009a84:	20c8      	movs	r0, #200	; 0xc8
 8009a86:	f004 fe27 	bl	800e6d8 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8009a8a:	6878      	ldr	r0, [r7, #4]
 8009a8c:	f004 fd1d 	bl	800e4ca <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2200      	movs	r2, #0
 8009a94:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2201      	movs	r2, #1
 8009aa4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	f001 fd92 	bl	800b5e0 <osMessageQueuePut>
#endif
#endif
      }
      break;
 8009abc:	e1fb      	b.n	8009eb6 <USBH_Process+0x4aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8009ac4:	2b01      	cmp	r3, #1
 8009ac6:	d107      	bne.n	8009ad8 <USBH_Process+0xcc>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2200      	movs	r2, #0
 8009acc:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2202      	movs	r2, #2
 8009ad4:	701a      	strb	r2, [r3, #0]
 8009ad6:	e025      	b.n	8009b24 <USBH_Process+0x118>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009ade:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009ae2:	d914      	bls.n	8009b0e <USBH_Process+0x102>
        {
          phost->device.RstCnt++;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8009aea:	3301      	adds	r3, #1
 8009aec:	b2da      	uxtb	r2, r3
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8009afa:	2b03      	cmp	r3, #3
 8009afc:	d903      	bls.n	8009b06 <USBH_Process+0xfa>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	220d      	movs	r2, #13
 8009b02:	701a      	strb	r2, [r3, #0]
 8009b04:	e00e      	b.n	8009b24 <USBH_Process+0x118>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	2200      	movs	r2, #0
 8009b0a:	701a      	strb	r2, [r3, #0]
 8009b0c:	e00a      	b.n	8009b24 <USBH_Process+0x118>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009b14:	f103 020a 	add.w	r2, r3, #10
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8009b1e:	200a      	movs	r0, #10
 8009b20:	f004 fdda 	bl	800e6d8 <USBH_Delay>
        }
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2201      	movs	r2, #1
 8009b28:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009b38:	2300      	movs	r3, #0
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	f001 fd50 	bl	800b5e0 <osMessageQueuePut>
#endif
#endif
      break;
 8009b40:	e1c0      	b.n	8009ec4 <USBH_Process+0x4b8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d005      	beq.n	8009b58 <USBH_Process+0x14c>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009b52:	2104      	movs	r1, #4
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8009b58:	2064      	movs	r0, #100	; 0x64
 8009b5a:	f004 fdbd 	bl	800e6d8 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f004 fc8c 	bl	800e47c <USBH_LL_GetSpeed>
 8009b64:	4603      	mov	r3, r0
 8009b66:	461a      	mov	r2, r3
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2205      	movs	r2, #5
 8009b72:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009b74:	2100      	movs	r1, #0
 8009b76:	6878      	ldr	r0, [r7, #4]
 8009b78:	f001 fb21 	bl	800b1be <USBH_AllocPipe>
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	461a      	mov	r2, r3
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009b84:	2180      	movs	r1, #128	; 0x80
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f001 fb19 	bl	800b1be <USBH_AllocPipe>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	461a      	mov	r2, r3
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	7919      	ldrb	r1, [r3, #4]
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009ba4:	687a      	ldr	r2, [r7, #4]
 8009ba6:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009ba8:	b292      	uxth	r2, r2
 8009baa:	9202      	str	r2, [sp, #8]
 8009bac:	2200      	movs	r2, #0
 8009bae:	9201      	str	r2, [sp, #4]
 8009bb0:	9300      	str	r3, [sp, #0]
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	2280      	movs	r2, #128	; 0x80
 8009bb6:	6878      	ldr	r0, [r7, #4]
 8009bb8:	f001 fad2 	bl	800b160 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	7959      	ldrb	r1, [r3, #5]
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009bcc:	687a      	ldr	r2, [r7, #4]
 8009bce:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009bd0:	b292      	uxth	r2, r2
 8009bd2:	9202      	str	r2, [sp, #8]
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	9201      	str	r2, [sp, #4]
 8009bd8:	9300      	str	r3, [sp, #0]
 8009bda:	4603      	mov	r3, r0
 8009bdc:	2200      	movs	r2, #0
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f001 fabe 	bl	800b160 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2201      	movs	r2, #1
 8009be8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	f001 fcf0 	bl	800b5e0 <osMessageQueuePut>
#endif
#endif
      break;
 8009c00:	e160      	b.n	8009ec4 <USBH_Process+0x4b8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f000 f964 	bl	8009ed0 <USBH_HandleEnum>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8009c0c:	7bbb      	ldrb	r3, [r7, #14]
 8009c0e:	b2db      	uxtb	r3, r3
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	f040 8152 	bne.w	8009eba <USBH_Process+0x4ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2200      	movs	r2, #0
 8009c1a:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	d103      	bne.n	8009c30 <USBH_Process+0x224>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2208      	movs	r2, #8
 8009c2c:	701a      	strb	r2, [r3, #0]
 8009c2e:	e002      	b.n	8009c36 <USBH_Process+0x22a>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2207      	movs	r2, #7
 8009c34:	701a      	strb	r2, [r3, #0]
        }
#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2205      	movs	r2, #5
 8009c3a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	f001 fcc7 	bl	800b5e0 <osMessageQueuePut>
#endif
#endif
      }
      break;
 8009c52:	e132      	b.n	8009eba <USBH_Process+0x4ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	f000 812f 	beq.w	8009ebe <USBH_Process+0x4b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009c66:	2101      	movs	r1, #1
 8009c68:	6878      	ldr	r0, [r7, #4]
 8009c6a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	2208      	movs	r2, #8
 8009c70:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2205      	movs	r2, #5
 8009c76:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009c86:	2300      	movs	r3, #0
 8009c88:	2200      	movs	r2, #0
 8009c8a:	f001 fca9 	bl	800b5e0 <osMessageQueuePut>
#endif
#endif
      }
    }
    break;
 8009c8e:	e116      	b.n	8009ebe <USBH_Process+0x4b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	4619      	mov	r1, r3
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f000 fcf8 	bl	800a690 <USBH_SetCfg>
 8009ca0:	4603      	mov	r3, r0
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d102      	bne.n	8009cac <USBH_Process+0x2a0>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	2209      	movs	r2, #9
 8009caa:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2201      	movs	r2, #1
 8009cb0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	f001 fc8c 	bl	800b5e0 <osMessageQueuePut>
#endif
#endif
      break;
 8009cc8:	e0fc      	b.n	8009ec4 <USBH_Process+0x4b8>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8009cd0:	f003 0320 	and.w	r3, r3, #32
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d00a      	beq.n	8009cee <USBH_Process+0x2e2>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8009cd8:	2101      	movs	r1, #1
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f000 fcfb 	bl	800a6d6 <USBH_SetFeature>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d106      	bne.n	8009cf4 <USBH_Process+0x2e8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	220a      	movs	r2, #10
 8009cea:	701a      	strb	r2, [r3, #0]
 8009cec:	e002      	b.n	8009cf4 <USBH_Process+0x2e8>
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	220a      	movs	r2, #10
 8009cf2:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	2201      	movs	r2, #1
 8009cf8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009d08:	2300      	movs	r3, #0
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	f001 fc68 	bl	800b5e0 <osMessageQueuePut>
#endif
#endif
      break;
 8009d10:	e0d8      	b.n	8009ec4 <USBH_Process+0x4b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d03f      	beq.n	8009d9c <USBH_Process+0x390>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009d24:	2300      	movs	r3, #0
 8009d26:	73fb      	strb	r3, [r7, #15]
 8009d28:	e016      	b.n	8009d58 <USBH_Process+0x34c>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8009d2a:	7bfa      	ldrb	r2, [r7, #15]
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	32de      	adds	r2, #222	; 0xde
 8009d30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d34:	791a      	ldrb	r2, [r3, #4]
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	d108      	bne.n	8009d52 <USBH_Process+0x346>
          {
            phost->pActiveClass = phost->pClass[idx];
 8009d40:	7bfa      	ldrb	r2, [r7, #15]
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	32de      	adds	r2, #222	; 0xde
 8009d46:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8009d50:	e005      	b.n	8009d5e <USBH_Process+0x352>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009d52:	7bfb      	ldrb	r3, [r7, #15]
 8009d54:	3301      	adds	r3, #1
 8009d56:	73fb      	strb	r3, [r7, #15]
 8009d58:	7bfb      	ldrb	r3, [r7, #15]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d0e5      	beq.n	8009d2a <USBH_Process+0x31e>
          }
        }

        if (phost->pActiveClass != NULL)
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d016      	beq.n	8009d96 <USBH_Process+0x38a>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d6e:	689b      	ldr	r3, [r3, #8]
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	4798      	blx	r3
 8009d74:	4603      	mov	r3, r0
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d109      	bne.n	8009d8e <USBH_Process+0x382>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	2206      	movs	r2, #6
 8009d7e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009d86:	2103      	movs	r1, #3
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	4798      	blx	r3
 8009d8c:	e006      	b.n	8009d9c <USBH_Process+0x390>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	220d      	movs	r2, #13
 8009d92:	701a      	strb	r2, [r3, #0]
 8009d94:	e002      	b.n	8009d9c <USBH_Process+0x390>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	220d      	movs	r2, #13
 8009d9a:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	2205      	movs	r2, #5
 8009da0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009db0:	2300      	movs	r3, #0
 8009db2:	2200      	movs	r2, #0
 8009db4:	f001 fc14 	bl	800b5e0 <osMessageQueuePut>
#endif
#endif
      break;
 8009db8:	e084      	b.n	8009ec4 <USBH_Process+0x4b8>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d017      	beq.n	8009df4 <USBH_Process+0x3e8>
      {
        status = phost->pActiveClass->Requests(phost);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009dca:	691b      	ldr	r3, [r3, #16]
 8009dcc:	6878      	ldr	r0, [r7, #4]
 8009dce:	4798      	blx	r3
 8009dd0:	4603      	mov	r3, r0
 8009dd2:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009dd4:	7bbb      	ldrb	r3, [r7, #14]
 8009dd6:	b2db      	uxtb	r3, r3
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d103      	bne.n	8009de4 <USBH_Process+0x3d8>
        {
          phost->gState = HOST_CLASS;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	220b      	movs	r2, #11
 8009de0:	701a      	strb	r2, [r3, #0]
 8009de2:	e00a      	b.n	8009dfa <USBH_Process+0x3ee>
        }
        else if (status == USBH_FAIL)
 8009de4:	7bbb      	ldrb	r3, [r7, #14]
 8009de6:	b2db      	uxtb	r3, r3
 8009de8:	2b02      	cmp	r3, #2
 8009dea:	d106      	bne.n	8009dfa <USBH_Process+0x3ee>
        {
          phost->gState = HOST_ABORT_STATE;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	220d      	movs	r2, #13
 8009df0:	701a      	strb	r2, [r3, #0]
 8009df2:	e002      	b.n	8009dfa <USBH_Process+0x3ee>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	220d      	movs	r2, #13
 8009df8:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2205      	movs	r2, #5
 8009dfe:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009e0e:	2300      	movs	r3, #0
 8009e10:	2200      	movs	r2, #0
 8009e12:	f001 fbe5 	bl	800b5e0 <osMessageQueuePut>
#endif
#endif
      break;
 8009e16:	e055      	b.n	8009ec4 <USBH_Process+0x4b8>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d04f      	beq.n	8009ec2 <USBH_Process+0x4b6>
      {
        phost->pActiveClass->BgndProcess(phost);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e28:	695b      	ldr	r3, [r3, #20]
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	4798      	blx	r3
      }
      break;
 8009e2e:	e048      	b.n	8009ec2 <USBH_Process+0x4b6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2200      	movs	r2, #0
 8009e34:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 8009e38:	6878      	ldr	r0, [r7, #4]
 8009e3a:	f7ff fcf7 	bl	800982c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d009      	beq.n	8009e5c <USBH_Process+0x450>
      {
        phost->pActiveClass->DeInit(phost);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e4e:	68db      	ldr	r3, [r3, #12]
 8009e50:	6878      	ldr	r0, [r7, #4]
 8009e52:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2200      	movs	r2, #0
 8009e58:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d005      	beq.n	8009e72 <USBH_Process+0x466>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009e6c:	2105      	movs	r1, #5
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8009e78:	b2db      	uxtb	r3, r3
 8009e7a:	2b01      	cmp	r3, #1
 8009e7c:	d107      	bne.n	8009e8e <USBH_Process+0x482>
      {
        phost->device.is_ReEnumerated = 0U;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2200      	movs	r2, #0
 8009e82:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	f7ff fdb0 	bl	80099ec <USBH_Start>
 8009e8c:	e002      	b.n	8009e94 <USBH_Process+0x488>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        USBH_LL_Start(phost);
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f004 fabe 	bl	800e410 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2201      	movs	r2, #1
 8009e98:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	2200      	movs	r2, #0
 8009eac:	f001 fb98 	bl	800b5e0 <osMessageQueuePut>
#endif
#endif
      break;
 8009eb0:	e008      	b.n	8009ec4 <USBH_Process+0x4b8>

    case HOST_ABORT_STATE:
    default :
      break;
 8009eb2:	bf00      	nop
 8009eb4:	e006      	b.n	8009ec4 <USBH_Process+0x4b8>
      break;
 8009eb6:	bf00      	nop
 8009eb8:	e004      	b.n	8009ec4 <USBH_Process+0x4b8>
      break;
 8009eba:	bf00      	nop
 8009ebc:	e002      	b.n	8009ec4 <USBH_Process+0x4b8>
    break;
 8009ebe:	bf00      	nop
 8009ec0:	e000      	b.n	8009ec4 <USBH_Process+0x4b8>
      break;
 8009ec2:	bf00      	nop
  }
  return USBH_OK;
 8009ec4:	2300      	movs	r3, #0
}
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	3710      	adds	r7, #16
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	bd80      	pop	{r7, pc}
 8009ece:	bf00      	nop

08009ed0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b088      	sub	sp, #32
 8009ed4:	af04      	add	r7, sp, #16
 8009ed6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009ed8:	2301      	movs	r3, #1
 8009eda:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009edc:	2301      	movs	r3, #1
 8009ede:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	785b      	ldrb	r3, [r3, #1]
 8009ee4:	2b07      	cmp	r3, #7
 8009ee6:	f200 8208 	bhi.w	800a2fa <USBH_HandleEnum+0x42a>
 8009eea:	a201      	add	r2, pc, #4	; (adr r2, 8009ef0 <USBH_HandleEnum+0x20>)
 8009eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ef0:	08009f11 	.word	0x08009f11
 8009ef4:	08009fcf 	.word	0x08009fcf
 8009ef8:	0800a039 	.word	0x0800a039
 8009efc:	0800a0c7 	.word	0x0800a0c7
 8009f00:	0800a131 	.word	0x0800a131
 8009f04:	0800a1a1 	.word	0x0800a1a1
 8009f08:	0800a23d 	.word	0x0800a23d
 8009f0c:	0800a2bb 	.word	0x0800a2bb
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009f10:	2108      	movs	r1, #8
 8009f12:	6878      	ldr	r0, [r7, #4]
 8009f14:	f000 faec 	bl	800a4f0 <USBH_Get_DevDesc>
 8009f18:	4603      	mov	r3, r0
 8009f1a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009f1c:	7bbb      	ldrb	r3, [r7, #14]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d130      	bne.n	8009f84 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2201      	movs	r2, #1
 8009f30:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	7919      	ldrb	r1, [r3, #4]
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8009f42:	687a      	ldr	r2, [r7, #4]
 8009f44:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009f46:	b292      	uxth	r2, r2
 8009f48:	9202      	str	r2, [sp, #8]
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	9201      	str	r2, [sp, #4]
 8009f4e:	9300      	str	r3, [sp, #0]
 8009f50:	4603      	mov	r3, r0
 8009f52:	2280      	movs	r2, #128	; 0x80
 8009f54:	6878      	ldr	r0, [r7, #4]
 8009f56:	f001 f903 	bl	800b160 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	7959      	ldrb	r1, [r3, #5]
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8009f6a:	687a      	ldr	r2, [r7, #4]
 8009f6c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009f6e:	b292      	uxth	r2, r2
 8009f70:	9202      	str	r2, [sp, #8]
 8009f72:	2200      	movs	r2, #0
 8009f74:	9201      	str	r2, [sp, #4]
 8009f76:	9300      	str	r3, [sp, #0]
 8009f78:	4603      	mov	r3, r0
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	6878      	ldr	r0, [r7, #4]
 8009f7e:	f001 f8ef 	bl	800b160 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009f82:	e1bc      	b.n	800a2fe <USBH_HandleEnum+0x42e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009f84:	7bbb      	ldrb	r3, [r7, #14]
 8009f86:	2b03      	cmp	r3, #3
 8009f88:	f040 81b9 	bne.w	800a2fe <USBH_HandleEnum+0x42e>
        phost->device.EnumCnt++;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009f92:	3301      	adds	r3, #1
 8009f94:	b2da      	uxtb	r2, r3
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009fa2:	2b03      	cmp	r3, #3
 8009fa4:	d903      	bls.n	8009fae <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	220d      	movs	r2, #13
 8009faa:	701a      	strb	r2, [r3, #0]
      break;
 8009fac:	e1a7      	b.n	800a2fe <USBH_HandleEnum+0x42e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	795b      	ldrb	r3, [r3, #5]
 8009fb2:	4619      	mov	r1, r3
 8009fb4:	6878      	ldr	r0, [r7, #4]
 8009fb6:	f001 f923 	bl	800b200 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	791b      	ldrb	r3, [r3, #4]
 8009fbe:	4619      	mov	r1, r3
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f001 f91d 	bl	800b200 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	701a      	strb	r2, [r3, #0]
      break;
 8009fcc:	e197      	b.n	800a2fe <USBH_HandleEnum+0x42e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009fce:	2112      	movs	r1, #18
 8009fd0:	6878      	ldr	r0, [r7, #4]
 8009fd2:	f000 fa8d 	bl	800a4f0 <USBH_Get_DevDesc>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009fda:	7bbb      	ldrb	r3, [r7, #14]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d103      	bne.n	8009fe8 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2202      	movs	r2, #2
 8009fe4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009fe6:	e18c      	b.n	800a302 <USBH_HandleEnum+0x432>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009fe8:	7bbb      	ldrb	r3, [r7, #14]
 8009fea:	2b03      	cmp	r3, #3
 8009fec:	f040 8189 	bne.w	800a302 <USBH_HandleEnum+0x432>
        phost->device.EnumCnt++;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009ff6:	3301      	adds	r3, #1
 8009ff8:	b2da      	uxtb	r2, r3
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a006:	2b03      	cmp	r3, #3
 800a008:	d903      	bls.n	800a012 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	220d      	movs	r2, #13
 800a00e:	701a      	strb	r2, [r3, #0]
      break;
 800a010:	e177      	b.n	800a302 <USBH_HandleEnum+0x432>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	795b      	ldrb	r3, [r3, #5]
 800a016:	4619      	mov	r1, r3
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f001 f8f1 	bl	800b200 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	791b      	ldrb	r3, [r3, #4]
 800a022:	4619      	mov	r1, r3
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f001 f8eb 	bl	800b200 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2200      	movs	r2, #0
 800a02e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2200      	movs	r2, #0
 800a034:	701a      	strb	r2, [r3, #0]
      break;
 800a036:	e164      	b.n	800a302 <USBH_HandleEnum+0x432>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800a038:	2101      	movs	r1, #1
 800a03a:	6878      	ldr	r0, [r7, #4]
 800a03c:	f000 fb04 	bl	800a648 <USBH_SetAddress>
 800a040:	4603      	mov	r3, r0
 800a042:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a044:	7bbb      	ldrb	r3, [r7, #14]
 800a046:	2b00      	cmp	r3, #0
 800a048:	d132      	bne.n	800a0b0 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800a04a:	2002      	movs	r0, #2
 800a04c:	f004 fb44 	bl	800e6d8 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2201      	movs	r2, #1
 800a054:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2203      	movs	r2, #3
 800a05c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	7919      	ldrb	r1, [r3, #4]
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800a06e:	687a      	ldr	r2, [r7, #4]
 800a070:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a072:	b292      	uxth	r2, r2
 800a074:	9202      	str	r2, [sp, #8]
 800a076:	2200      	movs	r2, #0
 800a078:	9201      	str	r2, [sp, #4]
 800a07a:	9300      	str	r3, [sp, #0]
 800a07c:	4603      	mov	r3, r0
 800a07e:	2280      	movs	r2, #128	; 0x80
 800a080:	6878      	ldr	r0, [r7, #4]
 800a082:	f001 f86d 	bl	800b160 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	7959      	ldrb	r1, [r3, #5]
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800a096:	687a      	ldr	r2, [r7, #4]
 800a098:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a09a:	b292      	uxth	r2, r2
 800a09c:	9202      	str	r2, [sp, #8]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	9201      	str	r2, [sp, #4]
 800a0a2:	9300      	str	r3, [sp, #0]
 800a0a4:	4603      	mov	r3, r0
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	6878      	ldr	r0, [r7, #4]
 800a0aa:	f001 f859 	bl	800b160 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a0ae:	e12a      	b.n	800a306 <USBH_HandleEnum+0x436>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a0b0:	7bbb      	ldrb	r3, [r7, #14]
 800a0b2:	2b03      	cmp	r3, #3
 800a0b4:	f040 8127 	bne.w	800a306 <USBH_HandleEnum+0x436>
        phost->gState = HOST_ABORT_STATE;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	220d      	movs	r2, #13
 800a0bc:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	705a      	strb	r2, [r3, #1]
      break;
 800a0c4:	e11f      	b.n	800a306 <USBH_HandleEnum+0x436>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800a0c6:	2109      	movs	r1, #9
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f000 fa39 	bl	800a540 <USBH_Get_CfgDesc>
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a0d2:	7bbb      	ldrb	r3, [r7, #14]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d103      	bne.n	800a0e0 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2204      	movs	r2, #4
 800a0dc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a0de:	e114      	b.n	800a30a <USBH_HandleEnum+0x43a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a0e0:	7bbb      	ldrb	r3, [r7, #14]
 800a0e2:	2b03      	cmp	r3, #3
 800a0e4:	f040 8111 	bne.w	800a30a <USBH_HandleEnum+0x43a>
        phost->device.EnumCnt++;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a0ee:	3301      	adds	r3, #1
 800a0f0:	b2da      	uxtb	r2, r3
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a0fe:	2b03      	cmp	r3, #3
 800a100:	d903      	bls.n	800a10a <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	220d      	movs	r2, #13
 800a106:	701a      	strb	r2, [r3, #0]
      break;
 800a108:	e0ff      	b.n	800a30a <USBH_HandleEnum+0x43a>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	795b      	ldrb	r3, [r3, #5]
 800a10e:	4619      	mov	r1, r3
 800a110:	6878      	ldr	r0, [r7, #4]
 800a112:	f001 f875 	bl	800b200 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	791b      	ldrb	r3, [r3, #4]
 800a11a:	4619      	mov	r1, r3
 800a11c:	6878      	ldr	r0, [r7, #4]
 800a11e:	f001 f86f 	bl	800b200 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2200      	movs	r2, #0
 800a126:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2200      	movs	r2, #0
 800a12c:	701a      	strb	r2, [r3, #0]
      break;
 800a12e:	e0ec      	b.n	800a30a <USBH_HandleEnum+0x43a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800a136:	4619      	mov	r1, r3
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 fa01 	bl	800a540 <USBH_Get_CfgDesc>
 800a13e:	4603      	mov	r3, r0
 800a140:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a142:	7bbb      	ldrb	r3, [r7, #14]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d103      	bne.n	800a150 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	2205      	movs	r2, #5
 800a14c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a14e:	e0de      	b.n	800a30e <USBH_HandleEnum+0x43e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a150:	7bbb      	ldrb	r3, [r7, #14]
 800a152:	2b03      	cmp	r3, #3
 800a154:	f040 80db 	bne.w	800a30e <USBH_HandleEnum+0x43e>
        phost->device.EnumCnt++;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a15e:	3301      	adds	r3, #1
 800a160:	b2da      	uxtb	r2, r3
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a16e:	2b03      	cmp	r3, #3
 800a170:	d903      	bls.n	800a17a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	220d      	movs	r2, #13
 800a176:	701a      	strb	r2, [r3, #0]
      break;
 800a178:	e0c9      	b.n	800a30e <USBH_HandleEnum+0x43e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	795b      	ldrb	r3, [r3, #5]
 800a17e:	4619      	mov	r1, r3
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	f001 f83d 	bl	800b200 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	791b      	ldrb	r3, [r3, #4]
 800a18a:	4619      	mov	r1, r3
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f001 f837 	bl	800b200 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2200      	movs	r2, #0
 800a196:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2200      	movs	r2, #0
 800a19c:	701a      	strb	r2, [r3, #0]
      break;
 800a19e:	e0b6      	b.n	800a30e <USBH_HandleEnum+0x43e>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d036      	beq.n	800a218 <USBH_HandleEnum+0x348>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a1b6:	23ff      	movs	r3, #255	; 0xff
 800a1b8:	6878      	ldr	r0, [r7, #4]
 800a1ba:	f000 f9e5 	bl	800a588 <USBH_Get_StringDesc>
 800a1be:	4603      	mov	r3, r0
 800a1c0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a1c2:	7bbb      	ldrb	r3, [r7, #14]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d111      	bne.n	800a1ec <USBH_HandleEnum+0x31c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2206      	movs	r2, #6
 800a1cc:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2205      	movs	r2, #5
 800a1d2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	f001 f9fb 	bl	800b5e0 <osMessageQueuePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800a1ea:	e092      	b.n	800a312 <USBH_HandleEnum+0x442>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a1ec:	7bbb      	ldrb	r3, [r7, #14]
 800a1ee:	2b03      	cmp	r3, #3
 800a1f0:	f040 808f 	bne.w	800a312 <USBH_HandleEnum+0x442>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2206      	movs	r2, #6
 800a1f8:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2205      	movs	r2, #5
 800a1fe:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800a20e:	2300      	movs	r3, #0
 800a210:	2200      	movs	r2, #0
 800a212:	f001 f9e5 	bl	800b5e0 <osMessageQueuePut>
      break;
 800a216:	e07c      	b.n	800a312 <USBH_HandleEnum+0x442>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2206      	movs	r2, #6
 800a21c:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	2205      	movs	r2, #5
 800a222:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800a232:	2300      	movs	r3, #0
 800a234:	2200      	movs	r2, #0
 800a236:	f001 f9d3 	bl	800b5e0 <osMessageQueuePut>
      break;
 800a23a:	e06a      	b.n	800a312 <USBH_HandleEnum+0x442>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800a242:	2b00      	cmp	r3, #0
 800a244:	d027      	beq.n	800a296 <USBH_HandleEnum+0x3c6>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a252:	23ff      	movs	r3, #255	; 0xff
 800a254:	6878      	ldr	r0, [r7, #4]
 800a256:	f000 f997 	bl	800a588 <USBH_Get_StringDesc>
 800a25a:	4603      	mov	r3, r0
 800a25c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a25e:	7bbb      	ldrb	r3, [r7, #14]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d103      	bne.n	800a26c <USBH_HandleEnum+0x39c>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2207      	movs	r2, #7
 800a268:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800a26a:	e054      	b.n	800a316 <USBH_HandleEnum+0x446>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a26c:	7bbb      	ldrb	r3, [r7, #14]
 800a26e:	2b03      	cmp	r3, #3
 800a270:	d151      	bne.n	800a316 <USBH_HandleEnum+0x446>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2207      	movs	r2, #7
 800a276:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	2205      	movs	r2, #5
 800a27c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800a28c:	2300      	movs	r3, #0
 800a28e:	2200      	movs	r2, #0
 800a290:	f001 f9a6 	bl	800b5e0 <osMessageQueuePut>
      break;
 800a294:	e03f      	b.n	800a316 <USBH_HandleEnum+0x446>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	2207      	movs	r2, #7
 800a29a:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2205      	movs	r2, #5
 800a2a0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	f001 f994 	bl	800b5e0 <osMessageQueuePut>
      break;
 800a2b8:	e02d      	b.n	800a316 <USBH_HandleEnum+0x446>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d017      	beq.n	800a2f4 <USBH_HandleEnum+0x424>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a2d0:	23ff      	movs	r3, #255	; 0xff
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f000 f958 	bl	800a588 <USBH_Get_StringDesc>
 800a2d8:	4603      	mov	r3, r0
 800a2da:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a2dc:	7bbb      	ldrb	r3, [r7, #14]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d102      	bne.n	800a2e8 <USBH_HandleEnum+0x418>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800a2e6:	e018      	b.n	800a31a <USBH_HandleEnum+0x44a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a2e8:	7bbb      	ldrb	r3, [r7, #14]
 800a2ea:	2b03      	cmp	r3, #3
 800a2ec:	d115      	bne.n	800a31a <USBH_HandleEnum+0x44a>
          Status = USBH_OK;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	73fb      	strb	r3, [r7, #15]
      break;
 800a2f2:	e012      	b.n	800a31a <USBH_HandleEnum+0x44a>
        Status = USBH_OK;
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	73fb      	strb	r3, [r7, #15]
      break;
 800a2f8:	e00f      	b.n	800a31a <USBH_HandleEnum+0x44a>

    default:
      break;
 800a2fa:	bf00      	nop
 800a2fc:	e00e      	b.n	800a31c <USBH_HandleEnum+0x44c>
      break;
 800a2fe:	bf00      	nop
 800a300:	e00c      	b.n	800a31c <USBH_HandleEnum+0x44c>
      break;
 800a302:	bf00      	nop
 800a304:	e00a      	b.n	800a31c <USBH_HandleEnum+0x44c>
      break;
 800a306:	bf00      	nop
 800a308:	e008      	b.n	800a31c <USBH_HandleEnum+0x44c>
      break;
 800a30a:	bf00      	nop
 800a30c:	e006      	b.n	800a31c <USBH_HandleEnum+0x44c>
      break;
 800a30e:	bf00      	nop
 800a310:	e004      	b.n	800a31c <USBH_HandleEnum+0x44c>
      break;
 800a312:	bf00      	nop
 800a314:	e002      	b.n	800a31c <USBH_HandleEnum+0x44c>
      break;
 800a316:	bf00      	nop
 800a318:	e000      	b.n	800a31c <USBH_HandleEnum+0x44c>
      break;
 800a31a:	bf00      	nop
  }
  return Status;
 800a31c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a31e:	4618      	mov	r0, r3
 800a320:	3710      	adds	r7, #16
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}
 800a326:	bf00      	nop

0800a328 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800a328:	b480      	push	{r7}
 800a32a:	b083      	sub	sp, #12
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
 800a330:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	683a      	ldr	r2, [r7, #0]
 800a336:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800a33a:	bf00      	nop
 800a33c:	370c      	adds	r7, #12
 800a33e:	46bd      	mov	sp, r7
 800a340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a344:	4770      	bx	lr

0800a346 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800a346:	b580      	push	{r7, lr}
 800a348:	b082      	sub	sp, #8
 800a34a:	af00      	add	r7, sp, #0
 800a34c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a354:	1c5a      	adds	r2, r3, #1
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	f000 f804 	bl	800a36a <USBH_HandleSof>
}
 800a362:	bf00      	nop
 800a364:	3708      	adds	r7, #8
 800a366:	46bd      	mov	sp, r7
 800a368:	bd80      	pop	{r7, pc}

0800a36a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800a36a:	b580      	push	{r7, lr}
 800a36c:	b082      	sub	sp, #8
 800a36e:	af00      	add	r7, sp, #0
 800a370:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	781b      	ldrb	r3, [r3, #0]
 800a376:	b2db      	uxtb	r3, r3
 800a378:	2b0b      	cmp	r3, #11
 800a37a:	d10a      	bne.n	800a392 <USBH_HandleSof+0x28>
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a382:	2b00      	cmp	r3, #0
 800a384:	d005      	beq.n	800a392 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a38c:	699b      	ldr	r3, [r3, #24]
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	4798      	blx	r3
  }
}
 800a392:	bf00      	nop
 800a394:	3708      	adds	r7, #8
 800a396:	46bd      	mov	sp, r7
 800a398:	bd80      	pop	{r7, pc}

0800a39a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800a39a:	b580      	push	{r7, lr}
 800a39c:	b082      	sub	sp, #8
 800a39e:	af00      	add	r7, sp, #0
 800a3a0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2201      	movs	r2, #1
 800a3a6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2201      	movs	r2, #1
 800a3ae:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800a3be:	2300      	movs	r3, #0
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	f001 f90d 	bl	800b5e0 <osMessageQueuePut>
#endif
#endif

  return;
 800a3c6:	bf00      	nop
}
 800a3c8:	3708      	adds	r7, #8
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	bd80      	pop	{r7, pc}

0800a3ce <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800a3ce:	b480      	push	{r7}
 800a3d0:	b083      	sub	sp, #12
 800a3d2:	af00      	add	r7, sp, #0
 800a3d4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	2200      	movs	r2, #0
 800a3da:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800a3de:	bf00      	nop
}
 800a3e0:	370c      	adds	r7, #12
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e8:	4770      	bx	lr

0800a3ea <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800a3ea:	b580      	push	{r7, lr}
 800a3ec:	b082      	sub	sp, #8
 800a3ee:	af00      	add	r7, sp, #0
 800a3f0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2201      	movs	r2, #1
 800a3f6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2200      	movs	r2, #0
 800a406:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	2201      	movs	r2, #1
 800a40e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800a41e:	2300      	movs	r3, #0
 800a420:	2200      	movs	r2, #0
 800a422:	f001 f8dd 	bl	800b5e0 <osMessageQueuePut>
#endif
#endif

  return USBH_OK;
 800a426:	2300      	movs	r3, #0
}
 800a428:	4618      	mov	r0, r3
 800a42a:	3708      	adds	r7, #8
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bd80      	pop	{r7, pc}

0800a430 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b082      	sub	sp, #8
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2201      	movs	r2, #1
 800a43c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	2200      	movs	r2, #0
 800a444:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	2200      	movs	r2, #0
 800a44c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	f003 fff8 	bl	800e446 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	791b      	ldrb	r3, [r3, #4]
 800a45a:	4619      	mov	r1, r3
 800a45c:	6878      	ldr	r0, [r7, #4]
 800a45e:	f000 fecf 	bl	800b200 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	795b      	ldrb	r3, [r3, #5]
 800a466:	4619      	mov	r1, r3
 800a468:	6878      	ldr	r0, [r7, #4]
 800a46a:	f000 fec9 	bl	800b200 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2201      	movs	r2, #1
 800a472:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800a482:	2300      	movs	r3, #0
 800a484:	2200      	movs	r2, #0
 800a486:	f001 f8ab 	bl	800b5e0 <osMessageQueuePut>
#endif
#endif

  return USBH_OK;
 800a48a:	2300      	movs	r3, #0
}
 800a48c:	4618      	mov	r0, r3
 800a48e:	3708      	adds	r7, #8
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}

0800a494 <USBH_Process_OS>:
    }
  }
}
#else
static void USBH_Process_OS(void *argument)
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b084      	sub	sp, #16
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
  osStatus_t status;

  for (;;)
  {
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
                               &((USBH_HandleTypeDef *)argument)->os_msg, NULL, osWaitForever);
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800a4a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	f001 f8f7 	bl	800b6a0 <osMessageQueueGet>
 800a4b2:	60f8      	str	r0, [r7, #12]
    if (status == osOK)
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d1f0      	bne.n	800a49c <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f7ff faa6 	bl	8009a0c <USBH_Process>
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800a4c0:	e7ec      	b.n	800a49c <USBH_Process_OS+0x8>

0800a4c2 <USBH_LL_NotifyURBChange>:
*         Notify URB state Change
* @param  phost: Host handle
* @retval USBH Status
*/
USBH_StatusTypeDef  USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 800a4c2:	b580      	push	{r7, lr}
 800a4c4:	b082      	sub	sp, #8
 800a4c6:	af00      	add	r7, sp, #0
 800a4c8:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	2201      	movs	r2, #1
 800a4ce:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800a4de:	2300      	movs	r3, #0
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	f001 f87d 	bl	800b5e0 <osMessageQueuePut>
#endif

  return USBH_OK;
 800a4e6:	2300      	movs	r3, #0
}
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	3708      	adds	r7, #8
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	bd80      	pop	{r7, pc}

0800a4f0 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b086      	sub	sp, #24
 800a4f4:	af02      	add	r7, sp, #8
 800a4f6:	6078      	str	r0, [r7, #4]
 800a4f8:	460b      	mov	r3, r1
 800a4fa:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800a502:	78fb      	ldrb	r3, [r7, #3]
 800a504:	b29b      	uxth	r3, r3
 800a506:	9300      	str	r3, [sp, #0]
 800a508:	4613      	mov	r3, r2
 800a50a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a50e:	2100      	movs	r1, #0
 800a510:	6878      	ldr	r0, [r7, #4]
 800a512:	f000 f864 	bl	800a5de <USBH_GetDescriptor>
 800a516:	4603      	mov	r3, r0
 800a518:	73fb      	strb	r3, [r7, #15]
 800a51a:	7bfb      	ldrb	r3, [r7, #15]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d10a      	bne.n	800a536 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	f203 3026 	addw	r0, r3, #806	; 0x326
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a52c:	78fa      	ldrb	r2, [r7, #3]
 800a52e:	b292      	uxth	r2, r2
 800a530:	4619      	mov	r1, r3
 800a532:	f000 f918 	bl	800a766 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800a536:	7bfb      	ldrb	r3, [r7, #15]
}
 800a538:	4618      	mov	r0, r3
 800a53a:	3710      	adds	r7, #16
 800a53c:	46bd      	mov	sp, r7
 800a53e:	bd80      	pop	{r7, pc}

0800a540 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800a540:	b580      	push	{r7, lr}
 800a542:	b086      	sub	sp, #24
 800a544:	af02      	add	r7, sp, #8
 800a546:	6078      	str	r0, [r7, #4]
 800a548:	460b      	mov	r3, r1
 800a54a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	331c      	adds	r3, #28
 800a550:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800a552:	887b      	ldrh	r3, [r7, #2]
 800a554:	9300      	str	r3, [sp, #0]
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a55c:	2100      	movs	r1, #0
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f000 f83d 	bl	800a5de <USBH_GetDescriptor>
 800a564:	4603      	mov	r3, r0
 800a566:	72fb      	strb	r3, [r7, #11]
 800a568:	7afb      	ldrb	r3, [r7, #11]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d107      	bne.n	800a57e <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800a574:	887a      	ldrh	r2, [r7, #2]
 800a576:	68f9      	ldr	r1, [r7, #12]
 800a578:	4618      	mov	r0, r3
 800a57a:	f000 f964 	bl	800a846 <USBH_ParseCfgDesc>
  }

  return status;
 800a57e:	7afb      	ldrb	r3, [r7, #11]
}
 800a580:	4618      	mov	r0, r3
 800a582:	3710      	adds	r7, #16
 800a584:	46bd      	mov	sp, r7
 800a586:	bd80      	pop	{r7, pc}

0800a588 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b088      	sub	sp, #32
 800a58c:	af02      	add	r7, sp, #8
 800a58e:	60f8      	str	r0, [r7, #12]
 800a590:	607a      	str	r2, [r7, #4]
 800a592:	461a      	mov	r2, r3
 800a594:	460b      	mov	r3, r1
 800a596:	72fb      	strb	r3, [r7, #11]
 800a598:	4613      	mov	r3, r2
 800a59a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800a59c:	7afb      	ldrb	r3, [r7, #11]
 800a59e:	b29b      	uxth	r3, r3
 800a5a0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800a5a4:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800a5ac:	893b      	ldrh	r3, [r7, #8]
 800a5ae:	9300      	str	r3, [sp, #0]
 800a5b0:	460b      	mov	r3, r1
 800a5b2:	2100      	movs	r1, #0
 800a5b4:	68f8      	ldr	r0, [r7, #12]
 800a5b6:	f000 f812 	bl	800a5de <USBH_GetDescriptor>
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	75fb      	strb	r3, [r7, #23]
 800a5be:	7dfb      	ldrb	r3, [r7, #23]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d107      	bne.n	800a5d4 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a5ca:	893a      	ldrh	r2, [r7, #8]
 800a5cc:	6879      	ldr	r1, [r7, #4]
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	f000 fa37 	bl	800aa42 <USBH_ParseStringDesc>
  }

  return status;
 800a5d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	3718      	adds	r7, #24
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}

0800a5de <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800a5de:	b580      	push	{r7, lr}
 800a5e0:	b084      	sub	sp, #16
 800a5e2:	af00      	add	r7, sp, #0
 800a5e4:	60f8      	str	r0, [r7, #12]
 800a5e6:	607b      	str	r3, [r7, #4]
 800a5e8:	460b      	mov	r3, r1
 800a5ea:	72fb      	strb	r3, [r7, #11]
 800a5ec:	4613      	mov	r3, r2
 800a5ee:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	789b      	ldrb	r3, [r3, #2]
 800a5f4:	2b01      	cmp	r3, #1
 800a5f6:	d11c      	bne.n	800a632 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800a5f8:	7afb      	ldrb	r3, [r7, #11]
 800a5fa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a5fe:	b2da      	uxtb	r2, r3
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	2206      	movs	r2, #6
 800a608:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	893a      	ldrh	r2, [r7, #8]
 800a60e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800a610:	893b      	ldrh	r3, [r7, #8]
 800a612:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a616:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a61a:	d104      	bne.n	800a626 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	f240 4209 	movw	r2, #1033	; 0x409
 800a622:	829a      	strh	r2, [r3, #20]
 800a624:	e002      	b.n	800a62c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	2200      	movs	r2, #0
 800a62a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	8b3a      	ldrh	r2, [r7, #24]
 800a630:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800a632:	8b3b      	ldrh	r3, [r7, #24]
 800a634:	461a      	mov	r2, r3
 800a636:	6879      	ldr	r1, [r7, #4]
 800a638:	68f8      	ldr	r0, [r7, #12]
 800a63a:	f000 fa50 	bl	800aade <USBH_CtlReq>
 800a63e:	4603      	mov	r3, r0
}
 800a640:	4618      	mov	r0, r3
 800a642:	3710      	adds	r7, #16
 800a644:	46bd      	mov	sp, r7
 800a646:	bd80      	pop	{r7, pc}

0800a648 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b082      	sub	sp, #8
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
 800a650:	460b      	mov	r3, r1
 800a652:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	789b      	ldrb	r3, [r3, #2]
 800a658:	2b01      	cmp	r3, #1
 800a65a:	d10f      	bne.n	800a67c <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2200      	movs	r2, #0
 800a660:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2205      	movs	r2, #5
 800a666:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800a668:	78fb      	ldrb	r3, [r7, #3]
 800a66a:	b29a      	uxth	r2, r3
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	2200      	movs	r2, #0
 800a674:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2200      	movs	r2, #0
 800a67a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800a67c:	2200      	movs	r2, #0
 800a67e:	2100      	movs	r1, #0
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f000 fa2c 	bl	800aade <USBH_CtlReq>
 800a686:	4603      	mov	r3, r0
}
 800a688:	4618      	mov	r0, r3
 800a68a:	3708      	adds	r7, #8
 800a68c:	46bd      	mov	sp, r7
 800a68e:	bd80      	pop	{r7, pc}

0800a690 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800a690:	b580      	push	{r7, lr}
 800a692:	b082      	sub	sp, #8
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
 800a698:	460b      	mov	r3, r1
 800a69a:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	789b      	ldrb	r3, [r3, #2]
 800a6a0:	2b01      	cmp	r3, #1
 800a6a2:	d10e      	bne.n	800a6c2 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2209      	movs	r2, #9
 800a6ae:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	887a      	ldrh	r2, [r7, #2]
 800a6b4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2200      	movs	r2, #0
 800a6c0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	2100      	movs	r1, #0
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	f000 fa09 	bl	800aade <USBH_CtlReq>
 800a6cc:	4603      	mov	r3, r0
}
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	3708      	adds	r7, #8
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	bd80      	pop	{r7, pc}

0800a6d6 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800a6d6:	b580      	push	{r7, lr}
 800a6d8:	b082      	sub	sp, #8
 800a6da:	af00      	add	r7, sp, #0
 800a6dc:	6078      	str	r0, [r7, #4]
 800a6de:	460b      	mov	r3, r1
 800a6e0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	789b      	ldrb	r3, [r3, #2]
 800a6e6:	2b01      	cmp	r3, #1
 800a6e8:	d10f      	bne.n	800a70a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2203      	movs	r2, #3
 800a6f4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800a6f6:	78fb      	ldrb	r3, [r7, #3]
 800a6f8:	b29a      	uxth	r2, r3
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2200      	movs	r2, #0
 800a702:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2200      	movs	r2, #0
 800a708:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800a70a:	2200      	movs	r2, #0
 800a70c:	2100      	movs	r1, #0
 800a70e:	6878      	ldr	r0, [r7, #4]
 800a710:	f000 f9e5 	bl	800aade <USBH_CtlReq>
 800a714:	4603      	mov	r3, r0
}
 800a716:	4618      	mov	r0, r3
 800a718:	3708      	adds	r7, #8
 800a71a:	46bd      	mov	sp, r7
 800a71c:	bd80      	pop	{r7, pc}

0800a71e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a71e:	b580      	push	{r7, lr}
 800a720:	b082      	sub	sp, #8
 800a722:	af00      	add	r7, sp, #0
 800a724:	6078      	str	r0, [r7, #4]
 800a726:	460b      	mov	r3, r1
 800a728:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	789b      	ldrb	r3, [r3, #2]
 800a72e:	2b01      	cmp	r3, #1
 800a730:	d10f      	bne.n	800a752 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2202      	movs	r2, #2
 800a736:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2201      	movs	r2, #1
 800a73c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	2200      	movs	r2, #0
 800a742:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a744:	78fb      	ldrb	r3, [r7, #3]
 800a746:	b29a      	uxth	r2, r3
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2200      	movs	r2, #0
 800a750:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800a752:	2200      	movs	r2, #0
 800a754:	2100      	movs	r1, #0
 800a756:	6878      	ldr	r0, [r7, #4]
 800a758:	f000 f9c1 	bl	800aade <USBH_CtlReq>
 800a75c:	4603      	mov	r3, r0
}
 800a75e:	4618      	mov	r0, r3
 800a760:	3708      	adds	r7, #8
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}

0800a766 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800a766:	b480      	push	{r7}
 800a768:	b085      	sub	sp, #20
 800a76a:	af00      	add	r7, sp, #0
 800a76c:	60f8      	str	r0, [r7, #12]
 800a76e:	60b9      	str	r1, [r7, #8]
 800a770:	4613      	mov	r3, r2
 800a772:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800a774:	68bb      	ldr	r3, [r7, #8]
 800a776:	781a      	ldrb	r2, [r3, #0]
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	785a      	ldrb	r2, [r3, #1]
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800a784:	68bb      	ldr	r3, [r7, #8]
 800a786:	3302      	adds	r3, #2
 800a788:	781b      	ldrb	r3, [r3, #0]
 800a78a:	b29a      	uxth	r2, r3
 800a78c:	68bb      	ldr	r3, [r7, #8]
 800a78e:	3303      	adds	r3, #3
 800a790:	781b      	ldrb	r3, [r3, #0]
 800a792:	b29b      	uxth	r3, r3
 800a794:	021b      	lsls	r3, r3, #8
 800a796:	b29b      	uxth	r3, r3
 800a798:	4313      	orrs	r3, r2
 800a79a:	b29a      	uxth	r2, r3
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800a7a0:	68bb      	ldr	r3, [r7, #8]
 800a7a2:	791a      	ldrb	r2, [r3, #4]
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	795a      	ldrb	r2, [r3, #5]
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800a7b0:	68bb      	ldr	r3, [r7, #8]
 800a7b2:	799a      	ldrb	r2, [r3, #6]
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	79da      	ldrb	r2, [r3, #7]
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800a7c0:	88fb      	ldrh	r3, [r7, #6]
 800a7c2:	2b08      	cmp	r3, #8
 800a7c4:	d939      	bls.n	800a83a <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800a7c6:	68bb      	ldr	r3, [r7, #8]
 800a7c8:	3308      	adds	r3, #8
 800a7ca:	781b      	ldrb	r3, [r3, #0]
 800a7cc:	b29a      	uxth	r2, r3
 800a7ce:	68bb      	ldr	r3, [r7, #8]
 800a7d0:	3309      	adds	r3, #9
 800a7d2:	781b      	ldrb	r3, [r3, #0]
 800a7d4:	b29b      	uxth	r3, r3
 800a7d6:	021b      	lsls	r3, r3, #8
 800a7d8:	b29b      	uxth	r3, r3
 800a7da:	4313      	orrs	r3, r2
 800a7dc:	b29a      	uxth	r2, r3
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800a7e2:	68bb      	ldr	r3, [r7, #8]
 800a7e4:	330a      	adds	r3, #10
 800a7e6:	781b      	ldrb	r3, [r3, #0]
 800a7e8:	b29a      	uxth	r2, r3
 800a7ea:	68bb      	ldr	r3, [r7, #8]
 800a7ec:	330b      	adds	r3, #11
 800a7ee:	781b      	ldrb	r3, [r3, #0]
 800a7f0:	b29b      	uxth	r3, r3
 800a7f2:	021b      	lsls	r3, r3, #8
 800a7f4:	b29b      	uxth	r3, r3
 800a7f6:	4313      	orrs	r3, r2
 800a7f8:	b29a      	uxth	r2, r3
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800a7fe:	68bb      	ldr	r3, [r7, #8]
 800a800:	330c      	adds	r3, #12
 800a802:	781b      	ldrb	r3, [r3, #0]
 800a804:	b29a      	uxth	r2, r3
 800a806:	68bb      	ldr	r3, [r7, #8]
 800a808:	330d      	adds	r3, #13
 800a80a:	781b      	ldrb	r3, [r3, #0]
 800a80c:	b29b      	uxth	r3, r3
 800a80e:	021b      	lsls	r3, r3, #8
 800a810:	b29b      	uxth	r3, r3
 800a812:	4313      	orrs	r3, r2
 800a814:	b29a      	uxth	r2, r3
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800a81a:	68bb      	ldr	r3, [r7, #8]
 800a81c:	7b9a      	ldrb	r2, [r3, #14]
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800a822:	68bb      	ldr	r3, [r7, #8]
 800a824:	7bda      	ldrb	r2, [r3, #15]
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800a82a:	68bb      	ldr	r3, [r7, #8]
 800a82c:	7c1a      	ldrb	r2, [r3, #16]
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800a832:	68bb      	ldr	r3, [r7, #8]
 800a834:	7c5a      	ldrb	r2, [r3, #17]
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	745a      	strb	r2, [r3, #17]
  }
}
 800a83a:	bf00      	nop
 800a83c:	3714      	adds	r7, #20
 800a83e:	46bd      	mov	sp, r7
 800a840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a844:	4770      	bx	lr

0800a846 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800a846:	b580      	push	{r7, lr}
 800a848:	b08a      	sub	sp, #40	; 0x28
 800a84a:	af00      	add	r7, sp, #0
 800a84c:	60f8      	str	r0, [r7, #12]
 800a84e:	60b9      	str	r1, [r7, #8]
 800a850:	4613      	mov	r3, r2
 800a852:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800a854:	68bb      	ldr	r3, [r7, #8]
 800a856:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800a858:	2300      	movs	r3, #0
 800a85a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800a85e:	2300      	movs	r3, #0
 800a860:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800a864:	68bb      	ldr	r3, [r7, #8]
 800a866:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	781a      	ldrb	r2, [r3, #0]
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800a870:	68bb      	ldr	r3, [r7, #8]
 800a872:	785a      	ldrb	r2, [r3, #1]
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800a878:	68bb      	ldr	r3, [r7, #8]
 800a87a:	3302      	adds	r3, #2
 800a87c:	781b      	ldrb	r3, [r3, #0]
 800a87e:	b29a      	uxth	r2, r3
 800a880:	68bb      	ldr	r3, [r7, #8]
 800a882:	3303      	adds	r3, #3
 800a884:	781b      	ldrb	r3, [r3, #0]
 800a886:	b29b      	uxth	r3, r3
 800a888:	021b      	lsls	r3, r3, #8
 800a88a:	b29b      	uxth	r3, r3
 800a88c:	4313      	orrs	r3, r2
 800a88e:	b29a      	uxth	r2, r3
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	791a      	ldrb	r2, [r3, #4]
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800a89c:	68bb      	ldr	r3, [r7, #8]
 800a89e:	795a      	ldrb	r2, [r3, #5]
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	799a      	ldrb	r2, [r3, #6]
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800a8ac:	68bb      	ldr	r3, [r7, #8]
 800a8ae:	79da      	ldrb	r2, [r3, #7]
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800a8b4:	68bb      	ldr	r3, [r7, #8]
 800a8b6:	7a1a      	ldrb	r2, [r3, #8]
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800a8bc:	88fb      	ldrh	r3, [r7, #6]
 800a8be:	2b09      	cmp	r3, #9
 800a8c0:	d95f      	bls.n	800a982 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800a8c2:	2309      	movs	r3, #9
 800a8c4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a8ca:	e051      	b.n	800a970 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a8cc:	f107 0316 	add.w	r3, r7, #22
 800a8d0:	4619      	mov	r1, r3
 800a8d2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a8d4:	f000 f8e8 	bl	800aaa8 <USBH_GetNextDesc>
 800a8d8:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800a8da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8dc:	785b      	ldrb	r3, [r3, #1]
 800a8de:	2b04      	cmp	r3, #4
 800a8e0:	d146      	bne.n	800a970 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800a8e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a8e6:	221a      	movs	r2, #26
 800a8e8:	fb02 f303 	mul.w	r3, r2, r3
 800a8ec:	3308      	adds	r3, #8
 800a8ee:	68fa      	ldr	r2, [r7, #12]
 800a8f0:	4413      	add	r3, r2
 800a8f2:	3302      	adds	r3, #2
 800a8f4:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800a8f6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a8f8:	69f8      	ldr	r0, [r7, #28]
 800a8fa:	f000 f846 	bl	800a98a <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a8fe:	2300      	movs	r3, #0
 800a900:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800a904:	2300      	movs	r3, #0
 800a906:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a908:	e022      	b.n	800a950 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a90a:	f107 0316 	add.w	r3, r7, #22
 800a90e:	4619      	mov	r1, r3
 800a910:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a912:	f000 f8c9 	bl	800aaa8 <USBH_GetNextDesc>
 800a916:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800a918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a91a:	785b      	ldrb	r3, [r3, #1]
 800a91c:	2b05      	cmp	r3, #5
 800a91e:	d117      	bne.n	800a950 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a920:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a924:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a928:	3201      	adds	r2, #1
 800a92a:	00d2      	lsls	r2, r2, #3
 800a92c:	211a      	movs	r1, #26
 800a92e:	fb01 f303 	mul.w	r3, r1, r3
 800a932:	4413      	add	r3, r2
 800a934:	3308      	adds	r3, #8
 800a936:	68fa      	ldr	r2, [r7, #12]
 800a938:	4413      	add	r3, r2
 800a93a:	3304      	adds	r3, #4
 800a93c:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800a93e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a940:	69b8      	ldr	r0, [r7, #24]
 800a942:	f000 f851 	bl	800a9e8 <USBH_ParseEPDesc>
            ep_ix++;
 800a946:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800a94a:	3301      	adds	r3, #1
 800a94c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a950:	69fb      	ldr	r3, [r7, #28]
 800a952:	791b      	ldrb	r3, [r3, #4]
 800a954:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a958:	429a      	cmp	r2, r3
 800a95a:	d204      	bcs.n	800a966 <USBH_ParseCfgDesc+0x120>
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	885a      	ldrh	r2, [r3, #2]
 800a960:	8afb      	ldrh	r3, [r7, #22]
 800a962:	429a      	cmp	r2, r3
 800a964:	d8d1      	bhi.n	800a90a <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800a966:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a96a:	3301      	adds	r3, #1
 800a96c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a970:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a974:	2b01      	cmp	r3, #1
 800a976:	d804      	bhi.n	800a982 <USBH_ParseCfgDesc+0x13c>
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	885a      	ldrh	r2, [r3, #2]
 800a97c:	8afb      	ldrh	r3, [r7, #22]
 800a97e:	429a      	cmp	r2, r3
 800a980:	d8a4      	bhi.n	800a8cc <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800a982:	bf00      	nop
 800a984:	3728      	adds	r7, #40	; 0x28
 800a986:	46bd      	mov	sp, r7
 800a988:	bd80      	pop	{r7, pc}

0800a98a <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800a98a:	b480      	push	{r7}
 800a98c:	b083      	sub	sp, #12
 800a98e:	af00      	add	r7, sp, #0
 800a990:	6078      	str	r0, [r7, #4]
 800a992:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800a994:	683b      	ldr	r3, [r7, #0]
 800a996:	781a      	ldrb	r2, [r3, #0]
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	785a      	ldrb	r2, [r3, #1]
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	789a      	ldrb	r2, [r3, #2]
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	78da      	ldrb	r2, [r3, #3]
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800a9b4:	683b      	ldr	r3, [r7, #0]
 800a9b6:	791a      	ldrb	r2, [r3, #4]
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800a9bc:	683b      	ldr	r3, [r7, #0]
 800a9be:	795a      	ldrb	r2, [r3, #5]
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800a9c4:	683b      	ldr	r3, [r7, #0]
 800a9c6:	799a      	ldrb	r2, [r3, #6]
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	79da      	ldrb	r2, [r3, #7]
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800a9d4:	683b      	ldr	r3, [r7, #0]
 800a9d6:	7a1a      	ldrb	r2, [r3, #8]
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	721a      	strb	r2, [r3, #8]
}
 800a9dc:	bf00      	nop
 800a9de:	370c      	adds	r7, #12
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e6:	4770      	bx	lr

0800a9e8 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b083      	sub	sp, #12
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
 800a9f0:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	781a      	ldrb	r2, [r3, #0]
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	785a      	ldrb	r2, [r3, #1]
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	789a      	ldrb	r2, [r3, #2]
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	78da      	ldrb	r2, [r3, #3]
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	3304      	adds	r3, #4
 800aa16:	781b      	ldrb	r3, [r3, #0]
 800aa18:	b29a      	uxth	r2, r3
 800aa1a:	683b      	ldr	r3, [r7, #0]
 800aa1c:	3305      	adds	r3, #5
 800aa1e:	781b      	ldrb	r3, [r3, #0]
 800aa20:	b29b      	uxth	r3, r3
 800aa22:	021b      	lsls	r3, r3, #8
 800aa24:	b29b      	uxth	r3, r3
 800aa26:	4313      	orrs	r3, r2
 800aa28:	b29a      	uxth	r2, r3
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	799a      	ldrb	r2, [r3, #6]
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	719a      	strb	r2, [r3, #6]
}
 800aa36:	bf00      	nop
 800aa38:	370c      	adds	r7, #12
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa40:	4770      	bx	lr

0800aa42 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800aa42:	b480      	push	{r7}
 800aa44:	b087      	sub	sp, #28
 800aa46:	af00      	add	r7, sp, #0
 800aa48:	60f8      	str	r0, [r7, #12]
 800aa4a:	60b9      	str	r1, [r7, #8]
 800aa4c:	4613      	mov	r3, r2
 800aa4e:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	3301      	adds	r3, #1
 800aa54:	781b      	ldrb	r3, [r3, #0]
 800aa56:	2b03      	cmp	r3, #3
 800aa58:	d120      	bne.n	800aa9c <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	781b      	ldrb	r3, [r3, #0]
 800aa5e:	1e9a      	subs	r2, r3, #2
 800aa60:	88fb      	ldrh	r3, [r7, #6]
 800aa62:	4293      	cmp	r3, r2
 800aa64:	bf28      	it	cs
 800aa66:	4613      	movcs	r3, r2
 800aa68:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	3302      	adds	r3, #2
 800aa6e:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800aa70:	2300      	movs	r3, #0
 800aa72:	82fb      	strh	r3, [r7, #22]
 800aa74:	e00b      	b.n	800aa8e <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800aa76:	8afb      	ldrh	r3, [r7, #22]
 800aa78:	68fa      	ldr	r2, [r7, #12]
 800aa7a:	4413      	add	r3, r2
 800aa7c:	781a      	ldrb	r2, [r3, #0]
 800aa7e:	68bb      	ldr	r3, [r7, #8]
 800aa80:	701a      	strb	r2, [r3, #0]
      pdest++;
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	3301      	adds	r3, #1
 800aa86:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800aa88:	8afb      	ldrh	r3, [r7, #22]
 800aa8a:	3302      	adds	r3, #2
 800aa8c:	82fb      	strh	r3, [r7, #22]
 800aa8e:	8afa      	ldrh	r2, [r7, #22]
 800aa90:	8abb      	ldrh	r3, [r7, #20]
 800aa92:	429a      	cmp	r2, r3
 800aa94:	d3ef      	bcc.n	800aa76 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800aa96:	68bb      	ldr	r3, [r7, #8]
 800aa98:	2200      	movs	r2, #0
 800aa9a:	701a      	strb	r2, [r3, #0]
  }
}
 800aa9c:	bf00      	nop
 800aa9e:	371c      	adds	r7, #28
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa6:	4770      	bx	lr

0800aaa8 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800aaa8:	b480      	push	{r7}
 800aaaa:	b085      	sub	sp, #20
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
 800aab0:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800aab2:	683b      	ldr	r3, [r7, #0]
 800aab4:	881a      	ldrh	r2, [r3, #0]
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	781b      	ldrb	r3, [r3, #0]
 800aaba:	b29b      	uxth	r3, r3
 800aabc:	4413      	add	r3, r2
 800aabe:	b29a      	uxth	r2, r3
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	781b      	ldrb	r3, [r3, #0]
 800aac8:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	4413      	add	r3, r2
 800aace:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800aad0:	68fb      	ldr	r3, [r7, #12]
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	3714      	adds	r7, #20
 800aad6:	46bd      	mov	sp, r7
 800aad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aadc:	4770      	bx	lr

0800aade <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800aade:	b580      	push	{r7, lr}
 800aae0:	b086      	sub	sp, #24
 800aae2:	af00      	add	r7, sp, #0
 800aae4:	60f8      	str	r0, [r7, #12]
 800aae6:	60b9      	str	r1, [r7, #8]
 800aae8:	4613      	mov	r3, r2
 800aaea:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800aaec:	2301      	movs	r3, #1
 800aaee:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	789b      	ldrb	r3, [r3, #2]
 800aaf4:	2b01      	cmp	r3, #1
 800aaf6:	d002      	beq.n	800aafe <USBH_CtlReq+0x20>
 800aaf8:	2b02      	cmp	r3, #2
 800aafa:	d01d      	beq.n	800ab38 <USBH_CtlReq+0x5a>
#endif
#endif
      break;

    default:
      break;
 800aafc:	e043      	b.n	800ab86 <USBH_CtlReq+0xa8>
      phost->Control.buff = buff;
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	68ba      	ldr	r2, [r7, #8]
 800ab02:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	88fa      	ldrh	r2, [r7, #6]
 800ab08:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	2201      	movs	r2, #1
 800ab0e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	2202      	movs	r2, #2
 800ab14:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800ab16:	2301      	movs	r3, #1
 800ab18:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	2203      	movs	r2, #3
 800ab1e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ab2e:	2300      	movs	r3, #0
 800ab30:	2200      	movs	r2, #0
 800ab32:	f000 fd55 	bl	800b5e0 <osMessageQueuePut>
      break;
 800ab36:	e026      	b.n	800ab86 <USBH_CtlReq+0xa8>
      status = USBH_HandleControl(phost);
 800ab38:	68f8      	ldr	r0, [r7, #12]
 800ab3a:	f000 f829 	bl	800ab90 <USBH_HandleControl>
 800ab3e:	4603      	mov	r3, r0
 800ab40:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800ab42:	7dfb      	ldrb	r3, [r7, #23]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d002      	beq.n	800ab4e <USBH_CtlReq+0x70>
 800ab48:	7dfb      	ldrb	r3, [r7, #23]
 800ab4a:	2b03      	cmp	r3, #3
 800ab4c:	d106      	bne.n	800ab5c <USBH_CtlReq+0x7e>
        phost->RequestState = CMD_SEND;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	2201      	movs	r2, #1
 800ab52:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	2200      	movs	r2, #0
 800ab58:	761a      	strb	r2, [r3, #24]
 800ab5a:	e005      	b.n	800ab68 <USBH_CtlReq+0x8a>
      else if (status == USBH_FAIL)
 800ab5c:	7dfb      	ldrb	r3, [r7, #23]
 800ab5e:	2b02      	cmp	r3, #2
 800ab60:	d102      	bne.n	800ab68 <USBH_CtlReq+0x8a>
        phost->RequestState = CMD_SEND;
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	2201      	movs	r2, #1
 800ab66:	709a      	strb	r2, [r3, #2]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	2203      	movs	r2, #3
 800ab6c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	2200      	movs	r2, #0
 800ab80:	f000 fd2e 	bl	800b5e0 <osMessageQueuePut>
      break;
 800ab84:	bf00      	nop
  }
  return status;
 800ab86:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab88:	4618      	mov	r0, r3
 800ab8a:	3718      	adds	r7, #24
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	bd80      	pop	{r7, pc}

0800ab90 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b086      	sub	sp, #24
 800ab94:	af02      	add	r7, sp, #8
 800ab96:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800ab98:	2301      	movs	r3, #1
 800ab9a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	7e1b      	ldrb	r3, [r3, #24]
 800aba4:	3b01      	subs	r3, #1
 800aba6:	2b0a      	cmp	r3, #10
 800aba8:	f200 8229 	bhi.w	800affe <USBH_HandleControl+0x46e>
 800abac:	a201      	add	r2, pc, #4	; (adr r2, 800abb4 <USBH_HandleControl+0x24>)
 800abae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abb2:	bf00      	nop
 800abb4:	0800abe1 	.word	0x0800abe1
 800abb8:	0800abfb 	.word	0x0800abfb
 800abbc:	0800ac9d 	.word	0x0800ac9d
 800abc0:	0800acc3 	.word	0x0800acc3
 800abc4:	0800ad4f 	.word	0x0800ad4f
 800abc8:	0800ad79 	.word	0x0800ad79
 800abcc:	0800ae3b 	.word	0x0800ae3b
 800abd0:	0800ae5d 	.word	0x0800ae5d
 800abd4:	0800aeef 	.word	0x0800aeef
 800abd8:	0800af15 	.word	0x0800af15
 800abdc:	0800afa7 	.word	0x0800afa7
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	f103 0110 	add.w	r1, r3, #16
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	795b      	ldrb	r3, [r3, #5]
 800abea:	461a      	mov	r2, r3
 800abec:	6878      	ldr	r0, [r7, #4]
 800abee:	f000 fa17 	bl	800b020 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	2202      	movs	r2, #2
 800abf6:	761a      	strb	r2, [r3, #24]
      break;
 800abf8:	e20c      	b.n	800b014 <USBH_HandleControl+0x484>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	795b      	ldrb	r3, [r3, #5]
 800abfe:	4619      	mov	r1, r3
 800ac00:	6878      	ldr	r0, [r7, #4]
 800ac02:	f003 fd0f 	bl	800e624 <USBH_LL_GetURBState>
 800ac06:	4603      	mov	r3, r0
 800ac08:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800ac0a:	7bbb      	ldrb	r3, [r7, #14]
 800ac0c:	2b01      	cmp	r3, #1
 800ac0e:	d12c      	bne.n	800ac6a <USBH_HandleControl+0xda>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	7c1b      	ldrb	r3, [r3, #16]
 800ac14:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ac18:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	8adb      	ldrh	r3, [r3, #22]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d00a      	beq.n	800ac38 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800ac22:	7b7b      	ldrb	r3, [r7, #13]
 800ac24:	2b80      	cmp	r3, #128	; 0x80
 800ac26:	d103      	bne.n	800ac30 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2203      	movs	r2, #3
 800ac2c:	761a      	strb	r2, [r3, #24]
 800ac2e:	e00d      	b.n	800ac4c <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2205      	movs	r2, #5
 800ac34:	761a      	strb	r2, [r3, #24]
 800ac36:	e009      	b.n	800ac4c <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 800ac38:	7b7b      	ldrb	r3, [r7, #13]
 800ac3a:	2b80      	cmp	r3, #128	; 0x80
 800ac3c:	d103      	bne.n	800ac46 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	2209      	movs	r2, #9
 800ac42:	761a      	strb	r2, [r3, #24]
 800ac44:	e002      	b.n	800ac4c <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	2207      	movs	r2, #7
 800ac4a:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	2203      	movs	r2, #3
 800ac50:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ac60:	2300      	movs	r3, #0
 800ac62:	2200      	movs	r2, #0
 800ac64:	f000 fcbc 	bl	800b5e0 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ac68:	e1cb      	b.n	800b002 <USBH_HandleControl+0x472>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800ac6a:	7bbb      	ldrb	r3, [r7, #14]
 800ac6c:	2b04      	cmp	r3, #4
 800ac6e:	d003      	beq.n	800ac78 <USBH_HandleControl+0xe8>
 800ac70:	7bbb      	ldrb	r3, [r7, #14]
 800ac72:	2b02      	cmp	r3, #2
 800ac74:	f040 81c5 	bne.w	800b002 <USBH_HandleControl+0x472>
          phost->Control.state = CTRL_ERROR;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	220b      	movs	r2, #11
 800ac7c:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2203      	movs	r2, #3
 800ac82:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ac92:	2300      	movs	r3, #0
 800ac94:	2200      	movs	r2, #0
 800ac96:	f000 fca3 	bl	800b5e0 <osMessageQueuePut>
      break;
 800ac9a:	e1b2      	b.n	800b002 <USBH_HandleControl+0x472>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800aca2:	b29a      	uxth	r2, r3
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	6899      	ldr	r1, [r3, #8]
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	899a      	ldrh	r2, [r3, #12]
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	791b      	ldrb	r3, [r3, #4]
 800acb4:	6878      	ldr	r0, [r7, #4]
 800acb6:	f000 f9f2 	bl	800b09e <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	2204      	movs	r2, #4
 800acbe:	761a      	strb	r2, [r3, #24]
      break;
 800acc0:	e1a8      	b.n	800b014 <USBH_HandleControl+0x484>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	791b      	ldrb	r3, [r3, #4]
 800acc6:	4619      	mov	r1, r3
 800acc8:	6878      	ldr	r0, [r7, #4]
 800acca:	f003 fcab 	bl	800e624 <USBH_LL_GetURBState>
 800acce:	4603      	mov	r3, r0
 800acd0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800acd2:	7bbb      	ldrb	r3, [r7, #14]
 800acd4:	2b01      	cmp	r3, #1
 800acd6:	d110      	bne.n	800acfa <USBH_HandleControl+0x16a>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	2209      	movs	r2, #9
 800acdc:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	2203      	movs	r2, #3
 800ace2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800acf2:	2300      	movs	r3, #0
 800acf4:	2200      	movs	r2, #0
 800acf6:	f000 fc73 	bl	800b5e0 <osMessageQueuePut>
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800acfa:	7bbb      	ldrb	r3, [r7, #14]
 800acfc:	2b05      	cmp	r3, #5
 800acfe:	d110      	bne.n	800ad22 <USBH_HandleControl+0x192>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800ad00:	2303      	movs	r3, #3
 800ad02:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2203      	movs	r2, #3
 800ad08:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ad18:	2300      	movs	r3, #0
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	f000 fc60 	bl	800b5e0 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ad20:	e171      	b.n	800b006 <USBH_HandleControl+0x476>
        if (URB_Status == USBH_URB_ERROR)
 800ad22:	7bbb      	ldrb	r3, [r7, #14]
 800ad24:	2b04      	cmp	r3, #4
 800ad26:	f040 816e 	bne.w	800b006 <USBH_HandleControl+0x476>
          phost->Control.state = CTRL_ERROR;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	220b      	movs	r2, #11
 800ad2e:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2203      	movs	r2, #3
 800ad34:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ad44:	2300      	movs	r3, #0
 800ad46:	2200      	movs	r2, #0
 800ad48:	f000 fc4a 	bl	800b5e0 <osMessageQueuePut>
      break;
 800ad4c:	e15b      	b.n	800b006 <USBH_HandleControl+0x476>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	6899      	ldr	r1, [r3, #8]
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	899a      	ldrh	r2, [r3, #12]
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	795b      	ldrb	r3, [r3, #5]
 800ad5a:	2001      	movs	r0, #1
 800ad5c:	9000      	str	r0, [sp, #0]
 800ad5e:	6878      	ldr	r0, [r7, #4]
 800ad60:	f000 f978 	bl	800b054 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ad6a:	b29a      	uxth	r2, r3
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	2206      	movs	r2, #6
 800ad74:	761a      	strb	r2, [r3, #24]
      break;
 800ad76:	e14d      	b.n	800b014 <USBH_HandleControl+0x484>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	795b      	ldrb	r3, [r3, #5]
 800ad7c:	4619      	mov	r1, r3
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	f003 fc50 	bl	800e624 <USBH_LL_GetURBState>
 800ad84:	4603      	mov	r3, r0
 800ad86:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ad88:	7bbb      	ldrb	r3, [r7, #14]
 800ad8a:	2b01      	cmp	r3, #1
 800ad8c:	d111      	bne.n	800adb2 <USBH_HandleControl+0x222>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	2207      	movs	r2, #7
 800ad92:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	2203      	movs	r2, #3
 800ad98:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ada8:	2300      	movs	r3, #0
 800adaa:	2200      	movs	r2, #0
 800adac:	f000 fc18 	bl	800b5e0 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800adb0:	e12b      	b.n	800b00a <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_STALL)
 800adb2:	7bbb      	ldrb	r3, [r7, #14]
 800adb4:	2b05      	cmp	r3, #5
 800adb6:	d113      	bne.n	800ade0 <USBH_HandleControl+0x250>
        phost->Control.state = CTRL_STALLED;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	220c      	movs	r2, #12
 800adbc:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800adbe:	2303      	movs	r3, #3
 800adc0:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	2203      	movs	r2, #3
 800adc6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800add6:	2300      	movs	r3, #0
 800add8:	2200      	movs	r2, #0
 800adda:	f000 fc01 	bl	800b5e0 <osMessageQueuePut>
      break;
 800adde:	e114      	b.n	800b00a <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ade0:	7bbb      	ldrb	r3, [r7, #14]
 800ade2:	2b02      	cmp	r3, #2
 800ade4:	d111      	bne.n	800ae0a <USBH_HandleControl+0x27a>
        phost->Control.state = CTRL_DATA_OUT;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	2205      	movs	r2, #5
 800adea:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2203      	movs	r2, #3
 800adf0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ae00:	2300      	movs	r3, #0
 800ae02:	2200      	movs	r2, #0
 800ae04:	f000 fbec 	bl	800b5e0 <osMessageQueuePut>
      break;
 800ae08:	e0ff      	b.n	800b00a <USBH_HandleControl+0x47a>
        if (URB_Status == USBH_URB_ERROR)
 800ae0a:	7bbb      	ldrb	r3, [r7, #14]
 800ae0c:	2b04      	cmp	r3, #4
 800ae0e:	f040 80fc 	bne.w	800b00a <USBH_HandleControl+0x47a>
          phost->Control.state = CTRL_ERROR;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	220b      	movs	r2, #11
 800ae16:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800ae18:	2302      	movs	r3, #2
 800ae1a:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	2203      	movs	r2, #3
 800ae20:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ae30:	2300      	movs	r3, #0
 800ae32:	2200      	movs	r2, #0
 800ae34:	f000 fbd4 	bl	800b5e0 <osMessageQueuePut>
      break;
 800ae38:	e0e7      	b.n	800b00a <USBH_HandleControl+0x47a>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	791b      	ldrb	r3, [r3, #4]
 800ae3e:	2200      	movs	r2, #0
 800ae40:	2100      	movs	r1, #0
 800ae42:	6878      	ldr	r0, [r7, #4]
 800ae44:	f000 f92b 	bl	800b09e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ae4e:	b29a      	uxth	r2, r3
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2208      	movs	r2, #8
 800ae58:	761a      	strb	r2, [r3, #24]

      break;
 800ae5a:	e0db      	b.n	800b014 <USBH_HandleControl+0x484>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	791b      	ldrb	r3, [r3, #4]
 800ae60:	4619      	mov	r1, r3
 800ae62:	6878      	ldr	r0, [r7, #4]
 800ae64:	f003 fbde 	bl	800e624 <USBH_LL_GetURBState>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ae6c:	7bbb      	ldrb	r3, [r7, #14]
 800ae6e:	2b01      	cmp	r3, #1
 800ae70:	d113      	bne.n	800ae9a <USBH_HandleControl+0x30a>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	220d      	movs	r2, #13
 800ae76:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800ae78:	2300      	movs	r3, #0
 800ae7a:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2203      	movs	r2, #3
 800ae80:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ae90:	2300      	movs	r3, #0
 800ae92:	2200      	movs	r2, #0
 800ae94:	f000 fba4 	bl	800b5e0 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ae98:	e0b9      	b.n	800b00e <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_ERROR)
 800ae9a:	7bbb      	ldrb	r3, [r7, #14]
 800ae9c:	2b04      	cmp	r3, #4
 800ae9e:	d111      	bne.n	800aec4 <USBH_HandleControl+0x334>
        phost->Control.state = CTRL_ERROR;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	220b      	movs	r2, #11
 800aea4:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	2203      	movs	r2, #3
 800aeaa:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800aeba:	2300      	movs	r3, #0
 800aebc:	2200      	movs	r2, #0
 800aebe:	f000 fb8f 	bl	800b5e0 <osMessageQueuePut>
      break;
 800aec2:	e0a4      	b.n	800b00e <USBH_HandleControl+0x47e>
        if (URB_Status == USBH_URB_STALL)
 800aec4:	7bbb      	ldrb	r3, [r7, #14]
 800aec6:	2b05      	cmp	r3, #5
 800aec8:	f040 80a1 	bne.w	800b00e <USBH_HandleControl+0x47e>
          status = USBH_NOT_SUPPORTED;
 800aecc:	2303      	movs	r3, #3
 800aece:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	2203      	movs	r2, #3
 800aed4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800aee4:	2300      	movs	r3, #0
 800aee6:	2200      	movs	r2, #0
 800aee8:	f000 fb7a 	bl	800b5e0 <osMessageQueuePut>
      break;
 800aeec:	e08f      	b.n	800b00e <USBH_HandleControl+0x47e>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	795b      	ldrb	r3, [r3, #5]
 800aef2:	2201      	movs	r2, #1
 800aef4:	9200      	str	r2, [sp, #0]
 800aef6:	2200      	movs	r2, #0
 800aef8:	2100      	movs	r1, #0
 800aefa:	6878      	ldr	r0, [r7, #4]
 800aefc:	f000 f8aa 	bl	800b054 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800af06:	b29a      	uxth	r2, r3
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	220a      	movs	r2, #10
 800af10:	761a      	strb	r2, [r3, #24]
      break;
 800af12:	e07f      	b.n	800b014 <USBH_HandleControl+0x484>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	795b      	ldrb	r3, [r3, #5]
 800af18:	4619      	mov	r1, r3
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f003 fb82 	bl	800e624 <USBH_LL_GetURBState>
 800af20:	4603      	mov	r3, r0
 800af22:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800af24:	7bbb      	ldrb	r3, [r7, #14]
 800af26:	2b01      	cmp	r3, #1
 800af28:	d113      	bne.n	800af52 <USBH_HandleControl+0x3c2>
      {
        status = USBH_OK;
 800af2a:	2300      	movs	r3, #0
 800af2c:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	220d      	movs	r2, #13
 800af32:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	2203      	movs	r2, #3
 800af38:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800af48:	2300      	movs	r3, #0
 800af4a:	2200      	movs	r2, #0
 800af4c:	f000 fb48 	bl	800b5e0 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800af50:	e05f      	b.n	800b012 <USBH_HandleControl+0x482>
      else if (URB_Status == USBH_URB_NOTREADY)
 800af52:	7bbb      	ldrb	r3, [r7, #14]
 800af54:	2b02      	cmp	r3, #2
 800af56:	d111      	bne.n	800af7c <USBH_HandleControl+0x3ec>
        phost->Control.state = CTRL_STATUS_OUT;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2209      	movs	r2, #9
 800af5c:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	2203      	movs	r2, #3
 800af62:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800af72:	2300      	movs	r3, #0
 800af74:	2200      	movs	r2, #0
 800af76:	f000 fb33 	bl	800b5e0 <osMessageQueuePut>
      break;
 800af7a:	e04a      	b.n	800b012 <USBH_HandleControl+0x482>
        if (URB_Status == USBH_URB_ERROR)
 800af7c:	7bbb      	ldrb	r3, [r7, #14]
 800af7e:	2b04      	cmp	r3, #4
 800af80:	d147      	bne.n	800b012 <USBH_HandleControl+0x482>
          phost->Control.state = CTRL_ERROR;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	220b      	movs	r2, #11
 800af86:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	2203      	movs	r2, #3
 800af8c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800af9c:	2300      	movs	r3, #0
 800af9e:	2200      	movs	r2, #0
 800afa0:	f000 fb1e 	bl	800b5e0 <osMessageQueuePut>
      break;
 800afa4:	e035      	b.n	800b012 <USBH_HandleControl+0x482>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	7e5b      	ldrb	r3, [r3, #25]
 800afaa:	3301      	adds	r3, #1
 800afac:	b2da      	uxtb	r2, r3
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	765a      	strb	r2, [r3, #25]
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	7e5b      	ldrb	r3, [r3, #25]
 800afb6:	2b02      	cmp	r3, #2
 800afb8:	d806      	bhi.n	800afc8 <USBH_HandleControl+0x438>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	2201      	movs	r2, #1
 800afbe:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	2201      	movs	r2, #1
 800afc4:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800afc6:	e025      	b.n	800b014 <USBH_HandleControl+0x484>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800afce:	2106      	movs	r1, #6
 800afd0:	6878      	ldr	r0, [r7, #4]
 800afd2:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	2200      	movs	r2, #0
 800afd8:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	795b      	ldrb	r3, [r3, #5]
 800afde:	4619      	mov	r1, r3
 800afe0:	6878      	ldr	r0, [r7, #4]
 800afe2:	f000 f90d 	bl	800b200 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	791b      	ldrb	r3, [r3, #4]
 800afea:	4619      	mov	r1, r3
 800afec:	6878      	ldr	r0, [r7, #4]
 800afee:	f000 f907 	bl	800b200 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	2200      	movs	r2, #0
 800aff6:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800aff8:	2302      	movs	r3, #2
 800affa:	73fb      	strb	r3, [r7, #15]
      break;
 800affc:	e00a      	b.n	800b014 <USBH_HandleControl+0x484>

    default:
      break;
 800affe:	bf00      	nop
 800b000:	e008      	b.n	800b014 <USBH_HandleControl+0x484>
      break;
 800b002:	bf00      	nop
 800b004:	e006      	b.n	800b014 <USBH_HandleControl+0x484>
      break;
 800b006:	bf00      	nop
 800b008:	e004      	b.n	800b014 <USBH_HandleControl+0x484>
      break;
 800b00a:	bf00      	nop
 800b00c:	e002      	b.n	800b014 <USBH_HandleControl+0x484>
      break;
 800b00e:	bf00      	nop
 800b010:	e000      	b.n	800b014 <USBH_HandleControl+0x484>
      break;
 800b012:	bf00      	nop
  }

  return status;
 800b014:	7bfb      	ldrb	r3, [r7, #15]
}
 800b016:	4618      	mov	r0, r3
 800b018:	3710      	adds	r7, #16
 800b01a:	46bd      	mov	sp, r7
 800b01c:	bd80      	pop	{r7, pc}
 800b01e:	bf00      	nop

0800b020 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b088      	sub	sp, #32
 800b024:	af04      	add	r7, sp, #16
 800b026:	60f8      	str	r0, [r7, #12]
 800b028:	60b9      	str	r1, [r7, #8]
 800b02a:	4613      	mov	r3, r2
 800b02c:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b02e:	79f9      	ldrb	r1, [r7, #7]
 800b030:	2300      	movs	r3, #0
 800b032:	9303      	str	r3, [sp, #12]
 800b034:	2308      	movs	r3, #8
 800b036:	9302      	str	r3, [sp, #8]
 800b038:	68bb      	ldr	r3, [r7, #8]
 800b03a:	9301      	str	r3, [sp, #4]
 800b03c:	2300      	movs	r3, #0
 800b03e:	9300      	str	r3, [sp, #0]
 800b040:	2300      	movs	r3, #0
 800b042:	2200      	movs	r2, #0
 800b044:	68f8      	ldr	r0, [r7, #12]
 800b046:	f003 fabc 	bl	800e5c2 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800b04a:	2300      	movs	r3, #0
}
 800b04c:	4618      	mov	r0, r3
 800b04e:	3710      	adds	r7, #16
 800b050:	46bd      	mov	sp, r7
 800b052:	bd80      	pop	{r7, pc}

0800b054 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800b054:	b580      	push	{r7, lr}
 800b056:	b088      	sub	sp, #32
 800b058:	af04      	add	r7, sp, #16
 800b05a:	60f8      	str	r0, [r7, #12]
 800b05c:	60b9      	str	r1, [r7, #8]
 800b05e:	4611      	mov	r1, r2
 800b060:	461a      	mov	r2, r3
 800b062:	460b      	mov	r3, r1
 800b064:	80fb      	strh	r3, [r7, #6]
 800b066:	4613      	mov	r3, r2
 800b068:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b070:	2b00      	cmp	r3, #0
 800b072:	d001      	beq.n	800b078 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800b074:	2300      	movs	r3, #0
 800b076:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b078:	7979      	ldrb	r1, [r7, #5]
 800b07a:	7e3b      	ldrb	r3, [r7, #24]
 800b07c:	9303      	str	r3, [sp, #12]
 800b07e:	88fb      	ldrh	r3, [r7, #6]
 800b080:	9302      	str	r3, [sp, #8]
 800b082:	68bb      	ldr	r3, [r7, #8]
 800b084:	9301      	str	r3, [sp, #4]
 800b086:	2301      	movs	r3, #1
 800b088:	9300      	str	r3, [sp, #0]
 800b08a:	2300      	movs	r3, #0
 800b08c:	2200      	movs	r2, #0
 800b08e:	68f8      	ldr	r0, [r7, #12]
 800b090:	f003 fa97 	bl	800e5c2 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800b094:	2300      	movs	r3, #0
}
 800b096:	4618      	mov	r0, r3
 800b098:	3710      	adds	r7, #16
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}

0800b09e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800b09e:	b580      	push	{r7, lr}
 800b0a0:	b088      	sub	sp, #32
 800b0a2:	af04      	add	r7, sp, #16
 800b0a4:	60f8      	str	r0, [r7, #12]
 800b0a6:	60b9      	str	r1, [r7, #8]
 800b0a8:	4611      	mov	r1, r2
 800b0aa:	461a      	mov	r2, r3
 800b0ac:	460b      	mov	r3, r1
 800b0ae:	80fb      	strh	r3, [r7, #6]
 800b0b0:	4613      	mov	r3, r2
 800b0b2:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b0b4:	7979      	ldrb	r1, [r7, #5]
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	9303      	str	r3, [sp, #12]
 800b0ba:	88fb      	ldrh	r3, [r7, #6]
 800b0bc:	9302      	str	r3, [sp, #8]
 800b0be:	68bb      	ldr	r3, [r7, #8]
 800b0c0:	9301      	str	r3, [sp, #4]
 800b0c2:	2301      	movs	r3, #1
 800b0c4:	9300      	str	r3, [sp, #0]
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	2201      	movs	r2, #1
 800b0ca:	68f8      	ldr	r0, [r7, #12]
 800b0cc:	f003 fa79 	bl	800e5c2 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800b0d0:	2300      	movs	r3, #0

}
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	3710      	adds	r7, #16
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	bd80      	pop	{r7, pc}

0800b0da <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800b0da:	b580      	push	{r7, lr}
 800b0dc:	b088      	sub	sp, #32
 800b0de:	af04      	add	r7, sp, #16
 800b0e0:	60f8      	str	r0, [r7, #12]
 800b0e2:	60b9      	str	r1, [r7, #8]
 800b0e4:	4611      	mov	r1, r2
 800b0e6:	461a      	mov	r2, r3
 800b0e8:	460b      	mov	r3, r1
 800b0ea:	80fb      	strh	r3, [r7, #6]
 800b0ec:	4613      	mov	r3, r2
 800b0ee:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d001      	beq.n	800b0fe <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b0fe:	7979      	ldrb	r1, [r7, #5]
 800b100:	7e3b      	ldrb	r3, [r7, #24]
 800b102:	9303      	str	r3, [sp, #12]
 800b104:	88fb      	ldrh	r3, [r7, #6]
 800b106:	9302      	str	r3, [sp, #8]
 800b108:	68bb      	ldr	r3, [r7, #8]
 800b10a:	9301      	str	r3, [sp, #4]
 800b10c:	2301      	movs	r3, #1
 800b10e:	9300      	str	r3, [sp, #0]
 800b110:	2302      	movs	r3, #2
 800b112:	2200      	movs	r2, #0
 800b114:	68f8      	ldr	r0, [r7, #12]
 800b116:	f003 fa54 	bl	800e5c2 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800b11a:	2300      	movs	r3, #0
}
 800b11c:	4618      	mov	r0, r3
 800b11e:	3710      	adds	r7, #16
 800b120:	46bd      	mov	sp, r7
 800b122:	bd80      	pop	{r7, pc}

0800b124 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b088      	sub	sp, #32
 800b128:	af04      	add	r7, sp, #16
 800b12a:	60f8      	str	r0, [r7, #12]
 800b12c:	60b9      	str	r1, [r7, #8]
 800b12e:	4611      	mov	r1, r2
 800b130:	461a      	mov	r2, r3
 800b132:	460b      	mov	r3, r1
 800b134:	80fb      	strh	r3, [r7, #6]
 800b136:	4613      	mov	r3, r2
 800b138:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b13a:	7979      	ldrb	r1, [r7, #5]
 800b13c:	2300      	movs	r3, #0
 800b13e:	9303      	str	r3, [sp, #12]
 800b140:	88fb      	ldrh	r3, [r7, #6]
 800b142:	9302      	str	r3, [sp, #8]
 800b144:	68bb      	ldr	r3, [r7, #8]
 800b146:	9301      	str	r3, [sp, #4]
 800b148:	2301      	movs	r3, #1
 800b14a:	9300      	str	r3, [sp, #0]
 800b14c:	2302      	movs	r3, #2
 800b14e:	2201      	movs	r2, #1
 800b150:	68f8      	ldr	r0, [r7, #12]
 800b152:	f003 fa36 	bl	800e5c2 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800b156:	2300      	movs	r3, #0
}
 800b158:	4618      	mov	r0, r3
 800b15a:	3710      	adds	r7, #16
 800b15c:	46bd      	mov	sp, r7
 800b15e:	bd80      	pop	{r7, pc}

0800b160 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b160:	b580      	push	{r7, lr}
 800b162:	b086      	sub	sp, #24
 800b164:	af04      	add	r7, sp, #16
 800b166:	6078      	str	r0, [r7, #4]
 800b168:	4608      	mov	r0, r1
 800b16a:	4611      	mov	r1, r2
 800b16c:	461a      	mov	r2, r3
 800b16e:	4603      	mov	r3, r0
 800b170:	70fb      	strb	r3, [r7, #3]
 800b172:	460b      	mov	r3, r1
 800b174:	70bb      	strb	r3, [r7, #2]
 800b176:	4613      	mov	r3, r2
 800b178:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800b17a:	7878      	ldrb	r0, [r7, #1]
 800b17c:	78ba      	ldrb	r2, [r7, #2]
 800b17e:	78f9      	ldrb	r1, [r7, #3]
 800b180:	8b3b      	ldrh	r3, [r7, #24]
 800b182:	9302      	str	r3, [sp, #8]
 800b184:	7d3b      	ldrb	r3, [r7, #20]
 800b186:	9301      	str	r3, [sp, #4]
 800b188:	7c3b      	ldrb	r3, [r7, #16]
 800b18a:	9300      	str	r3, [sp, #0]
 800b18c:	4603      	mov	r3, r0
 800b18e:	6878      	ldr	r0, [r7, #4]
 800b190:	f003 f9c9 	bl	800e526 <USBH_LL_OpenPipe>

  return USBH_OK;
 800b194:	2300      	movs	r3, #0
}
 800b196:	4618      	mov	r0, r3
 800b198:	3708      	adds	r7, #8
 800b19a:	46bd      	mov	sp, r7
 800b19c:	bd80      	pop	{r7, pc}

0800b19e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800b19e:	b580      	push	{r7, lr}
 800b1a0:	b082      	sub	sp, #8
 800b1a2:	af00      	add	r7, sp, #0
 800b1a4:	6078      	str	r0, [r7, #4]
 800b1a6:	460b      	mov	r3, r1
 800b1a8:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800b1aa:	78fb      	ldrb	r3, [r7, #3]
 800b1ac:	4619      	mov	r1, r3
 800b1ae:	6878      	ldr	r0, [r7, #4]
 800b1b0:	f003 f9e8 	bl	800e584 <USBH_LL_ClosePipe>

  return USBH_OK;
 800b1b4:	2300      	movs	r3, #0
}
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	3708      	adds	r7, #8
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	bd80      	pop	{r7, pc}

0800b1be <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800b1be:	b580      	push	{r7, lr}
 800b1c0:	b084      	sub	sp, #16
 800b1c2:	af00      	add	r7, sp, #0
 800b1c4:	6078      	str	r0, [r7, #4]
 800b1c6:	460b      	mov	r3, r1
 800b1c8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800b1ca:	6878      	ldr	r0, [r7, #4]
 800b1cc:	f000 f836 	bl	800b23c <USBH_GetFreePipe>
 800b1d0:	4603      	mov	r3, r0
 800b1d2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800b1d4:	89fb      	ldrh	r3, [r7, #14]
 800b1d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b1da:	4293      	cmp	r3, r2
 800b1dc:	d00a      	beq.n	800b1f4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800b1de:	78fa      	ldrb	r2, [r7, #3]
 800b1e0:	89fb      	ldrh	r3, [r7, #14]
 800b1e2:	f003 030f 	and.w	r3, r3, #15
 800b1e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b1ea:	6879      	ldr	r1, [r7, #4]
 800b1ec:	33e0      	adds	r3, #224	; 0xe0
 800b1ee:	009b      	lsls	r3, r3, #2
 800b1f0:	440b      	add	r3, r1
 800b1f2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800b1f4:	89fb      	ldrh	r3, [r7, #14]
 800b1f6:	b2db      	uxtb	r3, r3
}
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	3710      	adds	r7, #16
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	bd80      	pop	{r7, pc}

0800b200 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800b200:	b480      	push	{r7}
 800b202:	b083      	sub	sp, #12
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
 800b208:	460b      	mov	r3, r1
 800b20a:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800b20c:	78fb      	ldrb	r3, [r7, #3]
 800b20e:	2b0a      	cmp	r3, #10
 800b210:	d80d      	bhi.n	800b22e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800b212:	78fb      	ldrb	r3, [r7, #3]
 800b214:	687a      	ldr	r2, [r7, #4]
 800b216:	33e0      	adds	r3, #224	; 0xe0
 800b218:	009b      	lsls	r3, r3, #2
 800b21a:	4413      	add	r3, r2
 800b21c:	685a      	ldr	r2, [r3, #4]
 800b21e:	78fb      	ldrb	r3, [r7, #3]
 800b220:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b224:	6879      	ldr	r1, [r7, #4]
 800b226:	33e0      	adds	r3, #224	; 0xe0
 800b228:	009b      	lsls	r3, r3, #2
 800b22a:	440b      	add	r3, r1
 800b22c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800b22e:	2300      	movs	r3, #0
}
 800b230:	4618      	mov	r0, r3
 800b232:	370c      	adds	r7, #12
 800b234:	46bd      	mov	sp, r7
 800b236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23a:	4770      	bx	lr

0800b23c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800b23c:	b480      	push	{r7}
 800b23e:	b085      	sub	sp, #20
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800b244:	2300      	movs	r3, #0
 800b246:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800b248:	2300      	movs	r3, #0
 800b24a:	73fb      	strb	r3, [r7, #15]
 800b24c:	e00f      	b.n	800b26e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800b24e:	7bfb      	ldrb	r3, [r7, #15]
 800b250:	687a      	ldr	r2, [r7, #4]
 800b252:	33e0      	adds	r3, #224	; 0xe0
 800b254:	009b      	lsls	r3, r3, #2
 800b256:	4413      	add	r3, r2
 800b258:	685b      	ldr	r3, [r3, #4]
 800b25a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d102      	bne.n	800b268 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800b262:	7bfb      	ldrb	r3, [r7, #15]
 800b264:	b29b      	uxth	r3, r3
 800b266:	e007      	b.n	800b278 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800b268:	7bfb      	ldrb	r3, [r7, #15]
 800b26a:	3301      	adds	r3, #1
 800b26c:	73fb      	strb	r3, [r7, #15]
 800b26e:	7bfb      	ldrb	r3, [r7, #15]
 800b270:	2b0a      	cmp	r3, #10
 800b272:	d9ec      	bls.n	800b24e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800b274:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800b278:	4618      	mov	r0, r3
 800b27a:	3714      	adds	r7, #20
 800b27c:	46bd      	mov	sp, r7
 800b27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b282:	4770      	bx	lr

0800b284 <__NVIC_SetPriority>:
{
 800b284:	b480      	push	{r7}
 800b286:	b083      	sub	sp, #12
 800b288:	af00      	add	r7, sp, #0
 800b28a:	4603      	mov	r3, r0
 800b28c:	6039      	str	r1, [r7, #0]
 800b28e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b294:	2b00      	cmp	r3, #0
 800b296:	db0a      	blt.n	800b2ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	b2da      	uxtb	r2, r3
 800b29c:	490c      	ldr	r1, [pc, #48]	; (800b2d0 <__NVIC_SetPriority+0x4c>)
 800b29e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b2a2:	0112      	lsls	r2, r2, #4
 800b2a4:	b2d2      	uxtb	r2, r2
 800b2a6:	440b      	add	r3, r1
 800b2a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800b2ac:	e00a      	b.n	800b2c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	b2da      	uxtb	r2, r3
 800b2b2:	4908      	ldr	r1, [pc, #32]	; (800b2d4 <__NVIC_SetPriority+0x50>)
 800b2b4:	79fb      	ldrb	r3, [r7, #7]
 800b2b6:	f003 030f 	and.w	r3, r3, #15
 800b2ba:	3b04      	subs	r3, #4
 800b2bc:	0112      	lsls	r2, r2, #4
 800b2be:	b2d2      	uxtb	r2, r2
 800b2c0:	440b      	add	r3, r1
 800b2c2:	761a      	strb	r2, [r3, #24]
}
 800b2c4:	bf00      	nop
 800b2c6:	370c      	adds	r7, #12
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ce:	4770      	bx	lr
 800b2d0:	e000e100 	.word	0xe000e100
 800b2d4:	e000ed00 	.word	0xe000ed00

0800b2d8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800b2dc:	4b05      	ldr	r3, [pc, #20]	; (800b2f4 <SysTick_Handler+0x1c>)
 800b2de:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800b2e0:	f001 fee8 	bl	800d0b4 <xTaskGetSchedulerState>
 800b2e4:	4603      	mov	r3, r0
 800b2e6:	2b01      	cmp	r3, #1
 800b2e8:	d001      	beq.n	800b2ee <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800b2ea:	f002 fccd 	bl	800dc88 <xPortSysTickHandler>
  }
}
 800b2ee:	bf00      	nop
 800b2f0:	bd80      	pop	{r7, pc}
 800b2f2:	bf00      	nop
 800b2f4:	e000e010 	.word	0xe000e010

0800b2f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b2fc:	2100      	movs	r1, #0
 800b2fe:	f06f 0004 	mvn.w	r0, #4
 800b302:	f7ff ffbf 	bl	800b284 <__NVIC_SetPriority>
#endif
}
 800b306:	bf00      	nop
 800b308:	bd80      	pop	{r7, pc}
	...

0800b30c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b30c:	b480      	push	{r7}
 800b30e:	b083      	sub	sp, #12
 800b310:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b312:	f3ef 8305 	mrs	r3, IPSR
 800b316:	603b      	str	r3, [r7, #0]
  return(result);
 800b318:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d003      	beq.n	800b326 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b31e:	f06f 0305 	mvn.w	r3, #5
 800b322:	607b      	str	r3, [r7, #4]
 800b324:	e00c      	b.n	800b340 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b326:	4b0a      	ldr	r3, [pc, #40]	; (800b350 <osKernelInitialize+0x44>)
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d105      	bne.n	800b33a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b32e:	4b08      	ldr	r3, [pc, #32]	; (800b350 <osKernelInitialize+0x44>)
 800b330:	2201      	movs	r2, #1
 800b332:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b334:	2300      	movs	r3, #0
 800b336:	607b      	str	r3, [r7, #4]
 800b338:	e002      	b.n	800b340 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b33a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b33e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b340:	687b      	ldr	r3, [r7, #4]
}
 800b342:	4618      	mov	r0, r3
 800b344:	370c      	adds	r7, #12
 800b346:	46bd      	mov	sp, r7
 800b348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34c:	4770      	bx	lr
 800b34e:	bf00      	nop
 800b350:	200004bc 	.word	0x200004bc

0800b354 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b354:	b580      	push	{r7, lr}
 800b356:	b082      	sub	sp, #8
 800b358:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b35a:	f3ef 8305 	mrs	r3, IPSR
 800b35e:	603b      	str	r3, [r7, #0]
  return(result);
 800b360:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b362:	2b00      	cmp	r3, #0
 800b364:	d003      	beq.n	800b36e <osKernelStart+0x1a>
    stat = osErrorISR;
 800b366:	f06f 0305 	mvn.w	r3, #5
 800b36a:	607b      	str	r3, [r7, #4]
 800b36c:	e010      	b.n	800b390 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b36e:	4b0b      	ldr	r3, [pc, #44]	; (800b39c <osKernelStart+0x48>)
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	2b01      	cmp	r3, #1
 800b374:	d109      	bne.n	800b38a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b376:	f7ff ffbf 	bl	800b2f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b37a:	4b08      	ldr	r3, [pc, #32]	; (800b39c <osKernelStart+0x48>)
 800b37c:	2202      	movs	r2, #2
 800b37e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b380:	f001 fa50 	bl	800c824 <vTaskStartScheduler>
      stat = osOK;
 800b384:	2300      	movs	r3, #0
 800b386:	607b      	str	r3, [r7, #4]
 800b388:	e002      	b.n	800b390 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b38a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b38e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b390:	687b      	ldr	r3, [r7, #4]
}
 800b392:	4618      	mov	r0, r3
 800b394:	3708      	adds	r7, #8
 800b396:	46bd      	mov	sp, r7
 800b398:	bd80      	pop	{r7, pc}
 800b39a:	bf00      	nop
 800b39c:	200004bc 	.word	0x200004bc

0800b3a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b08e      	sub	sp, #56	; 0x38
 800b3a4:	af04      	add	r7, sp, #16
 800b3a6:	60f8      	str	r0, [r7, #12]
 800b3a8:	60b9      	str	r1, [r7, #8]
 800b3aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b3b0:	f3ef 8305 	mrs	r3, IPSR
 800b3b4:	617b      	str	r3, [r7, #20]
  return(result);
 800b3b6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d17e      	bne.n	800b4ba <osThreadNew+0x11a>
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d07b      	beq.n	800b4ba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b3c2:	2380      	movs	r3, #128	; 0x80
 800b3c4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b3c6:	2318      	movs	r3, #24
 800b3c8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800b3ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b3d2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d045      	beq.n	800b466 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d002      	beq.n	800b3e8 <osThreadNew+0x48>
        name = attr->name;
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	699b      	ldr	r3, [r3, #24]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d002      	beq.n	800b3f6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	699b      	ldr	r3, [r3, #24]
 800b3f4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b3f6:	69fb      	ldr	r3, [r7, #28]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d008      	beq.n	800b40e <osThreadNew+0x6e>
 800b3fc:	69fb      	ldr	r3, [r7, #28]
 800b3fe:	2b38      	cmp	r3, #56	; 0x38
 800b400:	d805      	bhi.n	800b40e <osThreadNew+0x6e>
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	685b      	ldr	r3, [r3, #4]
 800b406:	f003 0301 	and.w	r3, r3, #1
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d001      	beq.n	800b412 <osThreadNew+0x72>
        return (NULL);
 800b40e:	2300      	movs	r3, #0
 800b410:	e054      	b.n	800b4bc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	695b      	ldr	r3, [r3, #20]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d003      	beq.n	800b422 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	695b      	ldr	r3, [r3, #20]
 800b41e:	089b      	lsrs	r3, r3, #2
 800b420:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	689b      	ldr	r3, [r3, #8]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d00e      	beq.n	800b448 <osThreadNew+0xa8>
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	68db      	ldr	r3, [r3, #12]
 800b42e:	2b5b      	cmp	r3, #91	; 0x5b
 800b430:	d90a      	bls.n	800b448 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b436:	2b00      	cmp	r3, #0
 800b438:	d006      	beq.n	800b448 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	695b      	ldr	r3, [r3, #20]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d002      	beq.n	800b448 <osThreadNew+0xa8>
        mem = 1;
 800b442:	2301      	movs	r3, #1
 800b444:	61bb      	str	r3, [r7, #24]
 800b446:	e010      	b.n	800b46a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	689b      	ldr	r3, [r3, #8]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d10c      	bne.n	800b46a <osThreadNew+0xca>
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	68db      	ldr	r3, [r3, #12]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d108      	bne.n	800b46a <osThreadNew+0xca>
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	691b      	ldr	r3, [r3, #16]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d104      	bne.n	800b46a <osThreadNew+0xca>
          mem = 0;
 800b460:	2300      	movs	r3, #0
 800b462:	61bb      	str	r3, [r7, #24]
 800b464:	e001      	b.n	800b46a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b466:	2300      	movs	r3, #0
 800b468:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b46a:	69bb      	ldr	r3, [r7, #24]
 800b46c:	2b01      	cmp	r3, #1
 800b46e:	d110      	bne.n	800b492 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b474:	687a      	ldr	r2, [r7, #4]
 800b476:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b478:	9202      	str	r2, [sp, #8]
 800b47a:	9301      	str	r3, [sp, #4]
 800b47c:	69fb      	ldr	r3, [r7, #28]
 800b47e:	9300      	str	r3, [sp, #0]
 800b480:	68bb      	ldr	r3, [r7, #8]
 800b482:	6a3a      	ldr	r2, [r7, #32]
 800b484:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b486:	68f8      	ldr	r0, [r7, #12]
 800b488:	f000 fff6 	bl	800c478 <xTaskCreateStatic>
 800b48c:	4603      	mov	r3, r0
 800b48e:	613b      	str	r3, [r7, #16]
 800b490:	e013      	b.n	800b4ba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b492:	69bb      	ldr	r3, [r7, #24]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d110      	bne.n	800b4ba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b498:	6a3b      	ldr	r3, [r7, #32]
 800b49a:	b29a      	uxth	r2, r3
 800b49c:	f107 0310 	add.w	r3, r7, #16
 800b4a0:	9301      	str	r3, [sp, #4]
 800b4a2:	69fb      	ldr	r3, [r7, #28]
 800b4a4:	9300      	str	r3, [sp, #0]
 800b4a6:	68bb      	ldr	r3, [r7, #8]
 800b4a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b4aa:	68f8      	ldr	r0, [r7, #12]
 800b4ac:	f001 f841 	bl	800c532 <xTaskCreate>
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	2b01      	cmp	r3, #1
 800b4b4:	d001      	beq.n	800b4ba <osThreadNew+0x11a>
            hTask = NULL;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b4ba:	693b      	ldr	r3, [r7, #16]
}
 800b4bc:	4618      	mov	r0, r3
 800b4be:	3728      	adds	r7, #40	; 0x28
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	bd80      	pop	{r7, pc}

0800b4c4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b084      	sub	sp, #16
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b4cc:	f3ef 8305 	mrs	r3, IPSR
 800b4d0:	60bb      	str	r3, [r7, #8]
  return(result);
 800b4d2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d003      	beq.n	800b4e0 <osDelay+0x1c>
    stat = osErrorISR;
 800b4d8:	f06f 0305 	mvn.w	r3, #5
 800b4dc:	60fb      	str	r3, [r7, #12]
 800b4de:	e007      	b.n	800b4f0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d002      	beq.n	800b4f0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b4ea:	6878      	ldr	r0, [r7, #4]
 800b4ec:	f001 f966 	bl	800c7bc <vTaskDelay>
    }
  }

  return (stat);
 800b4f0:	68fb      	ldr	r3, [r7, #12]
}
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	3710      	adds	r7, #16
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	bd80      	pop	{r7, pc}

0800b4fa <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800b4fa:	b580      	push	{r7, lr}
 800b4fc:	b08a      	sub	sp, #40	; 0x28
 800b4fe:	af02      	add	r7, sp, #8
 800b500:	60f8      	str	r0, [r7, #12]
 800b502:	60b9      	str	r1, [r7, #8]
 800b504:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800b506:	2300      	movs	r3, #0
 800b508:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b50a:	f3ef 8305 	mrs	r3, IPSR
 800b50e:	613b      	str	r3, [r7, #16]
  return(result);
 800b510:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800b512:	2b00      	cmp	r3, #0
 800b514:	d15f      	bne.n	800b5d6 <osMessageQueueNew+0xdc>
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d05c      	beq.n	800b5d6 <osMessageQueueNew+0xdc>
 800b51c:	68bb      	ldr	r3, [r7, #8]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d059      	beq.n	800b5d6 <osMessageQueueNew+0xdc>
    mem = -1;
 800b522:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b526:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d029      	beq.n	800b582 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	689b      	ldr	r3, [r3, #8]
 800b532:	2b00      	cmp	r3, #0
 800b534:	d012      	beq.n	800b55c <osMessageQueueNew+0x62>
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	68db      	ldr	r3, [r3, #12]
 800b53a:	2b4f      	cmp	r3, #79	; 0x4f
 800b53c:	d90e      	bls.n	800b55c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b542:	2b00      	cmp	r3, #0
 800b544:	d00a      	beq.n	800b55c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	695a      	ldr	r2, [r3, #20]
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	68b9      	ldr	r1, [r7, #8]
 800b54e:	fb01 f303 	mul.w	r3, r1, r3
 800b552:	429a      	cmp	r2, r3
 800b554:	d302      	bcc.n	800b55c <osMessageQueueNew+0x62>
        mem = 1;
 800b556:	2301      	movs	r3, #1
 800b558:	61bb      	str	r3, [r7, #24]
 800b55a:	e014      	b.n	800b586 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	689b      	ldr	r3, [r3, #8]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d110      	bne.n	800b586 <osMessageQueueNew+0x8c>
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	68db      	ldr	r3, [r3, #12]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d10c      	bne.n	800b586 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b570:	2b00      	cmp	r3, #0
 800b572:	d108      	bne.n	800b586 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	695b      	ldr	r3, [r3, #20]
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d104      	bne.n	800b586 <osMessageQueueNew+0x8c>
          mem = 0;
 800b57c:	2300      	movs	r3, #0
 800b57e:	61bb      	str	r3, [r7, #24]
 800b580:	e001      	b.n	800b586 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800b582:	2300      	movs	r3, #0
 800b584:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b586:	69bb      	ldr	r3, [r7, #24]
 800b588:	2b01      	cmp	r3, #1
 800b58a:	d10b      	bne.n	800b5a4 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	691a      	ldr	r2, [r3, #16]
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	689b      	ldr	r3, [r3, #8]
 800b594:	2100      	movs	r1, #0
 800b596:	9100      	str	r1, [sp, #0]
 800b598:	68b9      	ldr	r1, [r7, #8]
 800b59a:	68f8      	ldr	r0, [r7, #12]
 800b59c:	f000 fa2e 	bl	800b9fc <xQueueGenericCreateStatic>
 800b5a0:	61f8      	str	r0, [r7, #28]
 800b5a2:	e008      	b.n	800b5b6 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800b5a4:	69bb      	ldr	r3, [r7, #24]
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d105      	bne.n	800b5b6 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	68b9      	ldr	r1, [r7, #8]
 800b5ae:	68f8      	ldr	r0, [r7, #12]
 800b5b0:	f000 fa9c 	bl	800baec <xQueueGenericCreate>
 800b5b4:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800b5b6:	69fb      	ldr	r3, [r7, #28]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d00c      	beq.n	800b5d6 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d003      	beq.n	800b5ca <osMessageQueueNew+0xd0>
        name = attr->name;
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	617b      	str	r3, [r7, #20]
 800b5c8:	e001      	b.n	800b5ce <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800b5ce:	6979      	ldr	r1, [r7, #20]
 800b5d0:	69f8      	ldr	r0, [r7, #28]
 800b5d2:	f000 fef3 	bl	800c3bc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800b5d6:	69fb      	ldr	r3, [r7, #28]
}
 800b5d8:	4618      	mov	r0, r3
 800b5da:	3720      	adds	r7, #32
 800b5dc:	46bd      	mov	sp, r7
 800b5de:	bd80      	pop	{r7, pc}

0800b5e0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800b5e0:	b580      	push	{r7, lr}
 800b5e2:	b088      	sub	sp, #32
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	60f8      	str	r0, [r7, #12]
 800b5e8:	60b9      	str	r1, [r7, #8]
 800b5ea:	603b      	str	r3, [r7, #0]
 800b5ec:	4613      	mov	r3, r2
 800b5ee:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b5f8:	f3ef 8305 	mrs	r3, IPSR
 800b5fc:	617b      	str	r3, [r7, #20]
  return(result);
 800b5fe:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800b600:	2b00      	cmp	r3, #0
 800b602:	d028      	beq.n	800b656 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b604:	69bb      	ldr	r3, [r7, #24]
 800b606:	2b00      	cmp	r3, #0
 800b608:	d005      	beq.n	800b616 <osMessageQueuePut+0x36>
 800b60a:	68bb      	ldr	r3, [r7, #8]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d002      	beq.n	800b616 <osMessageQueuePut+0x36>
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d003      	beq.n	800b61e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800b616:	f06f 0303 	mvn.w	r3, #3
 800b61a:	61fb      	str	r3, [r7, #28]
 800b61c:	e038      	b.n	800b690 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800b61e:	2300      	movs	r3, #0
 800b620:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800b622:	f107 0210 	add.w	r2, r7, #16
 800b626:	2300      	movs	r3, #0
 800b628:	68b9      	ldr	r1, [r7, #8]
 800b62a:	69b8      	ldr	r0, [r7, #24]
 800b62c:	f000 fbba 	bl	800bda4 <xQueueGenericSendFromISR>
 800b630:	4603      	mov	r3, r0
 800b632:	2b01      	cmp	r3, #1
 800b634:	d003      	beq.n	800b63e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800b636:	f06f 0302 	mvn.w	r3, #2
 800b63a:	61fb      	str	r3, [r7, #28]
 800b63c:	e028      	b.n	800b690 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800b63e:	693b      	ldr	r3, [r7, #16]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d025      	beq.n	800b690 <osMessageQueuePut+0xb0>
 800b644:	4b15      	ldr	r3, [pc, #84]	; (800b69c <osMessageQueuePut+0xbc>)
 800b646:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b64a:	601a      	str	r2, [r3, #0]
 800b64c:	f3bf 8f4f 	dsb	sy
 800b650:	f3bf 8f6f 	isb	sy
 800b654:	e01c      	b.n	800b690 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800b656:	69bb      	ldr	r3, [r7, #24]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d002      	beq.n	800b662 <osMessageQueuePut+0x82>
 800b65c:	68bb      	ldr	r3, [r7, #8]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d103      	bne.n	800b66a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800b662:	f06f 0303 	mvn.w	r3, #3
 800b666:	61fb      	str	r3, [r7, #28]
 800b668:	e012      	b.n	800b690 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800b66a:	2300      	movs	r3, #0
 800b66c:	683a      	ldr	r2, [r7, #0]
 800b66e:	68b9      	ldr	r1, [r7, #8]
 800b670:	69b8      	ldr	r0, [r7, #24]
 800b672:	f000 fa99 	bl	800bba8 <xQueueGenericSend>
 800b676:	4603      	mov	r3, r0
 800b678:	2b01      	cmp	r3, #1
 800b67a:	d009      	beq.n	800b690 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d003      	beq.n	800b68a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800b682:	f06f 0301 	mvn.w	r3, #1
 800b686:	61fb      	str	r3, [r7, #28]
 800b688:	e002      	b.n	800b690 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800b68a:	f06f 0302 	mvn.w	r3, #2
 800b68e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800b690:	69fb      	ldr	r3, [r7, #28]
}
 800b692:	4618      	mov	r0, r3
 800b694:	3720      	adds	r7, #32
 800b696:	46bd      	mov	sp, r7
 800b698:	bd80      	pop	{r7, pc}
 800b69a:	bf00      	nop
 800b69c:	e000ed04 	.word	0xe000ed04

0800b6a0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b088      	sub	sp, #32
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	60f8      	str	r0, [r7, #12]
 800b6a8:	60b9      	str	r1, [r7, #8]
 800b6aa:	607a      	str	r2, [r7, #4]
 800b6ac:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b6b6:	f3ef 8305 	mrs	r3, IPSR
 800b6ba:	617b      	str	r3, [r7, #20]
  return(result);
 800b6bc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d028      	beq.n	800b714 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b6c2:	69bb      	ldr	r3, [r7, #24]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d005      	beq.n	800b6d4 <osMessageQueueGet+0x34>
 800b6c8:	68bb      	ldr	r3, [r7, #8]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d002      	beq.n	800b6d4 <osMessageQueueGet+0x34>
 800b6ce:	683b      	ldr	r3, [r7, #0]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d003      	beq.n	800b6dc <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800b6d4:	f06f 0303 	mvn.w	r3, #3
 800b6d8:	61fb      	str	r3, [r7, #28]
 800b6da:	e037      	b.n	800b74c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800b6dc:	2300      	movs	r3, #0
 800b6de:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800b6e0:	f107 0310 	add.w	r3, r7, #16
 800b6e4:	461a      	mov	r2, r3
 800b6e6:	68b9      	ldr	r1, [r7, #8]
 800b6e8:	69b8      	ldr	r0, [r7, #24]
 800b6ea:	f000 fcd7 	bl	800c09c <xQueueReceiveFromISR>
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	2b01      	cmp	r3, #1
 800b6f2:	d003      	beq.n	800b6fc <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800b6f4:	f06f 0302 	mvn.w	r3, #2
 800b6f8:	61fb      	str	r3, [r7, #28]
 800b6fa:	e027      	b.n	800b74c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800b6fc:	693b      	ldr	r3, [r7, #16]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d024      	beq.n	800b74c <osMessageQueueGet+0xac>
 800b702:	4b15      	ldr	r3, [pc, #84]	; (800b758 <osMessageQueueGet+0xb8>)
 800b704:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b708:	601a      	str	r2, [r3, #0]
 800b70a:	f3bf 8f4f 	dsb	sy
 800b70e:	f3bf 8f6f 	isb	sy
 800b712:	e01b      	b.n	800b74c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800b714:	69bb      	ldr	r3, [r7, #24]
 800b716:	2b00      	cmp	r3, #0
 800b718:	d002      	beq.n	800b720 <osMessageQueueGet+0x80>
 800b71a:	68bb      	ldr	r3, [r7, #8]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d103      	bne.n	800b728 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800b720:	f06f 0303 	mvn.w	r3, #3
 800b724:	61fb      	str	r3, [r7, #28]
 800b726:	e011      	b.n	800b74c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800b728:	683a      	ldr	r2, [r7, #0]
 800b72a:	68b9      	ldr	r1, [r7, #8]
 800b72c:	69b8      	ldr	r0, [r7, #24]
 800b72e:	f000 fbd5 	bl	800bedc <xQueueReceive>
 800b732:	4603      	mov	r3, r0
 800b734:	2b01      	cmp	r3, #1
 800b736:	d009      	beq.n	800b74c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800b738:	683b      	ldr	r3, [r7, #0]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d003      	beq.n	800b746 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800b73e:	f06f 0301 	mvn.w	r3, #1
 800b742:	61fb      	str	r3, [r7, #28]
 800b744:	e002      	b.n	800b74c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800b746:	f06f 0302 	mvn.w	r3, #2
 800b74a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800b74c:	69fb      	ldr	r3, [r7, #28]
}
 800b74e:	4618      	mov	r0, r3
 800b750:	3720      	adds	r7, #32
 800b752:	46bd      	mov	sp, r7
 800b754:	bd80      	pop	{r7, pc}
 800b756:	bf00      	nop
 800b758:	e000ed04 	.word	0xe000ed04

0800b75c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b75c:	b480      	push	{r7}
 800b75e:	b085      	sub	sp, #20
 800b760:	af00      	add	r7, sp, #0
 800b762:	60f8      	str	r0, [r7, #12]
 800b764:	60b9      	str	r1, [r7, #8]
 800b766:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	4a07      	ldr	r2, [pc, #28]	; (800b788 <vApplicationGetIdleTaskMemory+0x2c>)
 800b76c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b76e:	68bb      	ldr	r3, [r7, #8]
 800b770:	4a06      	ldr	r2, [pc, #24]	; (800b78c <vApplicationGetIdleTaskMemory+0x30>)
 800b772:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	2280      	movs	r2, #128	; 0x80
 800b778:	601a      	str	r2, [r3, #0]
}
 800b77a:	bf00      	nop
 800b77c:	3714      	adds	r7, #20
 800b77e:	46bd      	mov	sp, r7
 800b780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b784:	4770      	bx	lr
 800b786:	bf00      	nop
 800b788:	200004c0 	.word	0x200004c0
 800b78c:	2000051c 	.word	0x2000051c

0800b790 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b790:	b480      	push	{r7}
 800b792:	b085      	sub	sp, #20
 800b794:	af00      	add	r7, sp, #0
 800b796:	60f8      	str	r0, [r7, #12]
 800b798:	60b9      	str	r1, [r7, #8]
 800b79a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	4a07      	ldr	r2, [pc, #28]	; (800b7bc <vApplicationGetTimerTaskMemory+0x2c>)
 800b7a0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	4a06      	ldr	r2, [pc, #24]	; (800b7c0 <vApplicationGetTimerTaskMemory+0x30>)
 800b7a6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b7ae:	601a      	str	r2, [r3, #0]
}
 800b7b0:	bf00      	nop
 800b7b2:	3714      	adds	r7, #20
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ba:	4770      	bx	lr
 800b7bc:	2000071c 	.word	0x2000071c
 800b7c0:	20000778 	.word	0x20000778

0800b7c4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b7c4:	b480      	push	{r7}
 800b7c6:	b083      	sub	sp, #12
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	f103 0208 	add.w	r2, r3, #8
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b7dc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	f103 0208 	add.w	r2, r3, #8
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	f103 0208 	add.w	r2, r3, #8
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b7f8:	bf00      	nop
 800b7fa:	370c      	adds	r7, #12
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b802:	4770      	bx	lr

0800b804 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b804:	b480      	push	{r7}
 800b806:	b083      	sub	sp, #12
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2200      	movs	r2, #0
 800b810:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b812:	bf00      	nop
 800b814:	370c      	adds	r7, #12
 800b816:	46bd      	mov	sp, r7
 800b818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81c:	4770      	bx	lr

0800b81e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b81e:	b480      	push	{r7}
 800b820:	b085      	sub	sp, #20
 800b822:	af00      	add	r7, sp, #0
 800b824:	6078      	str	r0, [r7, #4]
 800b826:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	685b      	ldr	r3, [r3, #4]
 800b82c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b82e:	683b      	ldr	r3, [r7, #0]
 800b830:	68fa      	ldr	r2, [r7, #12]
 800b832:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	689a      	ldr	r2, [r3, #8]
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	689b      	ldr	r3, [r3, #8]
 800b840:	683a      	ldr	r2, [r7, #0]
 800b842:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	683a      	ldr	r2, [r7, #0]
 800b848:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b84a:	683b      	ldr	r3, [r7, #0]
 800b84c:	687a      	ldr	r2, [r7, #4]
 800b84e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	1c5a      	adds	r2, r3, #1
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	601a      	str	r2, [r3, #0]
}
 800b85a:	bf00      	nop
 800b85c:	3714      	adds	r7, #20
 800b85e:	46bd      	mov	sp, r7
 800b860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b864:	4770      	bx	lr

0800b866 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b866:	b480      	push	{r7}
 800b868:	b085      	sub	sp, #20
 800b86a:	af00      	add	r7, sp, #0
 800b86c:	6078      	str	r0, [r7, #4]
 800b86e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b870:	683b      	ldr	r3, [r7, #0]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b876:	68bb      	ldr	r3, [r7, #8]
 800b878:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b87c:	d103      	bne.n	800b886 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	691b      	ldr	r3, [r3, #16]
 800b882:	60fb      	str	r3, [r7, #12]
 800b884:	e00c      	b.n	800b8a0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	3308      	adds	r3, #8
 800b88a:	60fb      	str	r3, [r7, #12]
 800b88c:	e002      	b.n	800b894 <vListInsert+0x2e>
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	685b      	ldr	r3, [r3, #4]
 800b892:	60fb      	str	r3, [r7, #12]
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	685b      	ldr	r3, [r3, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	68ba      	ldr	r2, [r7, #8]
 800b89c:	429a      	cmp	r2, r3
 800b89e:	d2f6      	bcs.n	800b88e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	685a      	ldr	r2, [r3, #4]
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b8a8:	683b      	ldr	r3, [r7, #0]
 800b8aa:	685b      	ldr	r3, [r3, #4]
 800b8ac:	683a      	ldr	r2, [r7, #0]
 800b8ae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b8b0:	683b      	ldr	r3, [r7, #0]
 800b8b2:	68fa      	ldr	r2, [r7, #12]
 800b8b4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	683a      	ldr	r2, [r7, #0]
 800b8ba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b8bc:	683b      	ldr	r3, [r7, #0]
 800b8be:	687a      	ldr	r2, [r7, #4]
 800b8c0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	1c5a      	adds	r2, r3, #1
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	601a      	str	r2, [r3, #0]
}
 800b8cc:	bf00      	nop
 800b8ce:	3714      	adds	r7, #20
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d6:	4770      	bx	lr

0800b8d8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b8d8:	b480      	push	{r7}
 800b8da:	b085      	sub	sp, #20
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	691b      	ldr	r3, [r3, #16]
 800b8e4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	685b      	ldr	r3, [r3, #4]
 800b8ea:	687a      	ldr	r2, [r7, #4]
 800b8ec:	6892      	ldr	r2, [r2, #8]
 800b8ee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	689b      	ldr	r3, [r3, #8]
 800b8f4:	687a      	ldr	r2, [r7, #4]
 800b8f6:	6852      	ldr	r2, [r2, #4]
 800b8f8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	685b      	ldr	r3, [r3, #4]
 800b8fe:	687a      	ldr	r2, [r7, #4]
 800b900:	429a      	cmp	r2, r3
 800b902:	d103      	bne.n	800b90c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	689a      	ldr	r2, [r3, #8]
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	2200      	movs	r2, #0
 800b910:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	1e5a      	subs	r2, r3, #1
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	681b      	ldr	r3, [r3, #0]
}
 800b920:	4618      	mov	r0, r3
 800b922:	3714      	adds	r7, #20
 800b924:	46bd      	mov	sp, r7
 800b926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92a:	4770      	bx	lr

0800b92c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b084      	sub	sp, #16
 800b930:	af00      	add	r7, sp, #0
 800b932:	6078      	str	r0, [r7, #4]
 800b934:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d10a      	bne.n	800b956 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b940:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b944:	f383 8811 	msr	BASEPRI, r3
 800b948:	f3bf 8f6f 	isb	sy
 800b94c:	f3bf 8f4f 	dsb	sy
 800b950:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b952:	bf00      	nop
 800b954:	e7fe      	b.n	800b954 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b956:	f002 f905 	bl	800db64 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	681a      	ldr	r2, [r3, #0]
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b962:	68f9      	ldr	r1, [r7, #12]
 800b964:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b966:	fb01 f303 	mul.w	r3, r1, r3
 800b96a:	441a      	add	r2, r3
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	2200      	movs	r2, #0
 800b974:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	681a      	ldr	r2, [r3, #0]
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	681a      	ldr	r2, [r3, #0]
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b986:	3b01      	subs	r3, #1
 800b988:	68f9      	ldr	r1, [r7, #12]
 800b98a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b98c:	fb01 f303 	mul.w	r3, r1, r3
 800b990:	441a      	add	r2, r3
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	22ff      	movs	r2, #255	; 0xff
 800b99a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	22ff      	movs	r2, #255	; 0xff
 800b9a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d114      	bne.n	800b9d6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	691b      	ldr	r3, [r3, #16]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d01a      	beq.n	800b9ea <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	3310      	adds	r3, #16
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	f001 f9bd 	bl	800cd38 <xTaskRemoveFromEventList>
 800b9be:	4603      	mov	r3, r0
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d012      	beq.n	800b9ea <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b9c4:	4b0c      	ldr	r3, [pc, #48]	; (800b9f8 <xQueueGenericReset+0xcc>)
 800b9c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9ca:	601a      	str	r2, [r3, #0]
 800b9cc:	f3bf 8f4f 	dsb	sy
 800b9d0:	f3bf 8f6f 	isb	sy
 800b9d4:	e009      	b.n	800b9ea <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	3310      	adds	r3, #16
 800b9da:	4618      	mov	r0, r3
 800b9dc:	f7ff fef2 	bl	800b7c4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	3324      	adds	r3, #36	; 0x24
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	f7ff feed 	bl	800b7c4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b9ea:	f002 f8eb 	bl	800dbc4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b9ee:	2301      	movs	r3, #1
}
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	3710      	adds	r7, #16
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}
 800b9f8:	e000ed04 	.word	0xe000ed04

0800b9fc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b9fc:	b580      	push	{r7, lr}
 800b9fe:	b08e      	sub	sp, #56	; 0x38
 800ba00:	af02      	add	r7, sp, #8
 800ba02:	60f8      	str	r0, [r7, #12]
 800ba04:	60b9      	str	r1, [r7, #8]
 800ba06:	607a      	str	r2, [r7, #4]
 800ba08:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d10a      	bne.n	800ba26 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800ba10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba14:	f383 8811 	msr	BASEPRI, r3
 800ba18:	f3bf 8f6f 	isb	sy
 800ba1c:	f3bf 8f4f 	dsb	sy
 800ba20:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ba22:	bf00      	nop
 800ba24:	e7fe      	b.n	800ba24 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ba26:	683b      	ldr	r3, [r7, #0]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d10a      	bne.n	800ba42 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800ba2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba30:	f383 8811 	msr	BASEPRI, r3
 800ba34:	f3bf 8f6f 	isb	sy
 800ba38:	f3bf 8f4f 	dsb	sy
 800ba3c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ba3e:	bf00      	nop
 800ba40:	e7fe      	b.n	800ba40 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d002      	beq.n	800ba4e <xQueueGenericCreateStatic+0x52>
 800ba48:	68bb      	ldr	r3, [r7, #8]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d001      	beq.n	800ba52 <xQueueGenericCreateStatic+0x56>
 800ba4e:	2301      	movs	r3, #1
 800ba50:	e000      	b.n	800ba54 <xQueueGenericCreateStatic+0x58>
 800ba52:	2300      	movs	r3, #0
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d10a      	bne.n	800ba6e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800ba58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba5c:	f383 8811 	msr	BASEPRI, r3
 800ba60:	f3bf 8f6f 	isb	sy
 800ba64:	f3bf 8f4f 	dsb	sy
 800ba68:	623b      	str	r3, [r7, #32]
}
 800ba6a:	bf00      	nop
 800ba6c:	e7fe      	b.n	800ba6c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d102      	bne.n	800ba7a <xQueueGenericCreateStatic+0x7e>
 800ba74:	68bb      	ldr	r3, [r7, #8]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d101      	bne.n	800ba7e <xQueueGenericCreateStatic+0x82>
 800ba7a:	2301      	movs	r3, #1
 800ba7c:	e000      	b.n	800ba80 <xQueueGenericCreateStatic+0x84>
 800ba7e:	2300      	movs	r3, #0
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d10a      	bne.n	800ba9a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800ba84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba88:	f383 8811 	msr	BASEPRI, r3
 800ba8c:	f3bf 8f6f 	isb	sy
 800ba90:	f3bf 8f4f 	dsb	sy
 800ba94:	61fb      	str	r3, [r7, #28]
}
 800ba96:	bf00      	nop
 800ba98:	e7fe      	b.n	800ba98 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ba9a:	2350      	movs	r3, #80	; 0x50
 800ba9c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ba9e:	697b      	ldr	r3, [r7, #20]
 800baa0:	2b50      	cmp	r3, #80	; 0x50
 800baa2:	d00a      	beq.n	800baba <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800baa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baa8:	f383 8811 	msr	BASEPRI, r3
 800baac:	f3bf 8f6f 	isb	sy
 800bab0:	f3bf 8f4f 	dsb	sy
 800bab4:	61bb      	str	r3, [r7, #24]
}
 800bab6:	bf00      	nop
 800bab8:	e7fe      	b.n	800bab8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800baba:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800babc:	683b      	ldr	r3, [r7, #0]
 800babe:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800bac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d00d      	beq.n	800bae2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800bac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bac8:	2201      	movs	r2, #1
 800baca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bace:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800bad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bad4:	9300      	str	r3, [sp, #0]
 800bad6:	4613      	mov	r3, r2
 800bad8:	687a      	ldr	r2, [r7, #4]
 800bada:	68b9      	ldr	r1, [r7, #8]
 800badc:	68f8      	ldr	r0, [r7, #12]
 800bade:	f000 f83f 	bl	800bb60 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800bae4:	4618      	mov	r0, r3
 800bae6:	3730      	adds	r7, #48	; 0x30
 800bae8:	46bd      	mov	sp, r7
 800baea:	bd80      	pop	{r7, pc}

0800baec <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800baec:	b580      	push	{r7, lr}
 800baee:	b08a      	sub	sp, #40	; 0x28
 800baf0:	af02      	add	r7, sp, #8
 800baf2:	60f8      	str	r0, [r7, #12]
 800baf4:	60b9      	str	r1, [r7, #8]
 800baf6:	4613      	mov	r3, r2
 800baf8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d10a      	bne.n	800bb16 <xQueueGenericCreate+0x2a>
	__asm volatile
 800bb00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb04:	f383 8811 	msr	BASEPRI, r3
 800bb08:	f3bf 8f6f 	isb	sy
 800bb0c:	f3bf 8f4f 	dsb	sy
 800bb10:	613b      	str	r3, [r7, #16]
}
 800bb12:	bf00      	nop
 800bb14:	e7fe      	b.n	800bb14 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	68ba      	ldr	r2, [r7, #8]
 800bb1a:	fb02 f303 	mul.w	r3, r2, r3
 800bb1e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800bb20:	69fb      	ldr	r3, [r7, #28]
 800bb22:	3350      	adds	r3, #80	; 0x50
 800bb24:	4618      	mov	r0, r3
 800bb26:	f002 f93f 	bl	800dda8 <pvPortMalloc>
 800bb2a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800bb2c:	69bb      	ldr	r3, [r7, #24]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d011      	beq.n	800bb56 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800bb32:	69bb      	ldr	r3, [r7, #24]
 800bb34:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bb36:	697b      	ldr	r3, [r7, #20]
 800bb38:	3350      	adds	r3, #80	; 0x50
 800bb3a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800bb3c:	69bb      	ldr	r3, [r7, #24]
 800bb3e:	2200      	movs	r2, #0
 800bb40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bb44:	79fa      	ldrb	r2, [r7, #7]
 800bb46:	69bb      	ldr	r3, [r7, #24]
 800bb48:	9300      	str	r3, [sp, #0]
 800bb4a:	4613      	mov	r3, r2
 800bb4c:	697a      	ldr	r2, [r7, #20]
 800bb4e:	68b9      	ldr	r1, [r7, #8]
 800bb50:	68f8      	ldr	r0, [r7, #12]
 800bb52:	f000 f805 	bl	800bb60 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bb56:	69bb      	ldr	r3, [r7, #24]
	}
 800bb58:	4618      	mov	r0, r3
 800bb5a:	3720      	adds	r7, #32
 800bb5c:	46bd      	mov	sp, r7
 800bb5e:	bd80      	pop	{r7, pc}

0800bb60 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b084      	sub	sp, #16
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	60f8      	str	r0, [r7, #12]
 800bb68:	60b9      	str	r1, [r7, #8]
 800bb6a:	607a      	str	r2, [r7, #4]
 800bb6c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bb6e:	68bb      	ldr	r3, [r7, #8]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d103      	bne.n	800bb7c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bb74:	69bb      	ldr	r3, [r7, #24]
 800bb76:	69ba      	ldr	r2, [r7, #24]
 800bb78:	601a      	str	r2, [r3, #0]
 800bb7a:	e002      	b.n	800bb82 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bb7c:	69bb      	ldr	r3, [r7, #24]
 800bb7e:	687a      	ldr	r2, [r7, #4]
 800bb80:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bb82:	69bb      	ldr	r3, [r7, #24]
 800bb84:	68fa      	ldr	r2, [r7, #12]
 800bb86:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bb88:	69bb      	ldr	r3, [r7, #24]
 800bb8a:	68ba      	ldr	r2, [r7, #8]
 800bb8c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bb8e:	2101      	movs	r1, #1
 800bb90:	69b8      	ldr	r0, [r7, #24]
 800bb92:	f7ff fecb 	bl	800b92c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800bb96:	69bb      	ldr	r3, [r7, #24]
 800bb98:	78fa      	ldrb	r2, [r7, #3]
 800bb9a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bb9e:	bf00      	nop
 800bba0:	3710      	adds	r7, #16
 800bba2:	46bd      	mov	sp, r7
 800bba4:	bd80      	pop	{r7, pc}
	...

0800bba8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b08e      	sub	sp, #56	; 0x38
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	60f8      	str	r0, [r7, #12]
 800bbb0:	60b9      	str	r1, [r7, #8]
 800bbb2:	607a      	str	r2, [r7, #4]
 800bbb4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bbbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d10a      	bne.n	800bbda <xQueueGenericSend+0x32>
	__asm volatile
 800bbc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbc8:	f383 8811 	msr	BASEPRI, r3
 800bbcc:	f3bf 8f6f 	isb	sy
 800bbd0:	f3bf 8f4f 	dsb	sy
 800bbd4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bbd6:	bf00      	nop
 800bbd8:	e7fe      	b.n	800bbd8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bbda:	68bb      	ldr	r3, [r7, #8]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d103      	bne.n	800bbe8 <xQueueGenericSend+0x40>
 800bbe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d101      	bne.n	800bbec <xQueueGenericSend+0x44>
 800bbe8:	2301      	movs	r3, #1
 800bbea:	e000      	b.n	800bbee <xQueueGenericSend+0x46>
 800bbec:	2300      	movs	r3, #0
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d10a      	bne.n	800bc08 <xQueueGenericSend+0x60>
	__asm volatile
 800bbf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbf6:	f383 8811 	msr	BASEPRI, r3
 800bbfa:	f3bf 8f6f 	isb	sy
 800bbfe:	f3bf 8f4f 	dsb	sy
 800bc02:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bc04:	bf00      	nop
 800bc06:	e7fe      	b.n	800bc06 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bc08:	683b      	ldr	r3, [r7, #0]
 800bc0a:	2b02      	cmp	r3, #2
 800bc0c:	d103      	bne.n	800bc16 <xQueueGenericSend+0x6e>
 800bc0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc12:	2b01      	cmp	r3, #1
 800bc14:	d101      	bne.n	800bc1a <xQueueGenericSend+0x72>
 800bc16:	2301      	movs	r3, #1
 800bc18:	e000      	b.n	800bc1c <xQueueGenericSend+0x74>
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d10a      	bne.n	800bc36 <xQueueGenericSend+0x8e>
	__asm volatile
 800bc20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc24:	f383 8811 	msr	BASEPRI, r3
 800bc28:	f3bf 8f6f 	isb	sy
 800bc2c:	f3bf 8f4f 	dsb	sy
 800bc30:	623b      	str	r3, [r7, #32]
}
 800bc32:	bf00      	nop
 800bc34:	e7fe      	b.n	800bc34 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bc36:	f001 fa3d 	bl	800d0b4 <xTaskGetSchedulerState>
 800bc3a:	4603      	mov	r3, r0
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d102      	bne.n	800bc46 <xQueueGenericSend+0x9e>
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d101      	bne.n	800bc4a <xQueueGenericSend+0xa2>
 800bc46:	2301      	movs	r3, #1
 800bc48:	e000      	b.n	800bc4c <xQueueGenericSend+0xa4>
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d10a      	bne.n	800bc66 <xQueueGenericSend+0xbe>
	__asm volatile
 800bc50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc54:	f383 8811 	msr	BASEPRI, r3
 800bc58:	f3bf 8f6f 	isb	sy
 800bc5c:	f3bf 8f4f 	dsb	sy
 800bc60:	61fb      	str	r3, [r7, #28]
}
 800bc62:	bf00      	nop
 800bc64:	e7fe      	b.n	800bc64 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bc66:	f001 ff7d 	bl	800db64 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bc6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc72:	429a      	cmp	r2, r3
 800bc74:	d302      	bcc.n	800bc7c <xQueueGenericSend+0xd4>
 800bc76:	683b      	ldr	r3, [r7, #0]
 800bc78:	2b02      	cmp	r3, #2
 800bc7a:	d129      	bne.n	800bcd0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bc7c:	683a      	ldr	r2, [r7, #0]
 800bc7e:	68b9      	ldr	r1, [r7, #8]
 800bc80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bc82:	f000 fa8b 	bl	800c19c <prvCopyDataToQueue>
 800bc86:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bc88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d010      	beq.n	800bcb2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bc90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc92:	3324      	adds	r3, #36	; 0x24
 800bc94:	4618      	mov	r0, r3
 800bc96:	f001 f84f 	bl	800cd38 <xTaskRemoveFromEventList>
 800bc9a:	4603      	mov	r3, r0
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d013      	beq.n	800bcc8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bca0:	4b3f      	ldr	r3, [pc, #252]	; (800bda0 <xQueueGenericSend+0x1f8>)
 800bca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bca6:	601a      	str	r2, [r3, #0]
 800bca8:	f3bf 8f4f 	dsb	sy
 800bcac:	f3bf 8f6f 	isb	sy
 800bcb0:	e00a      	b.n	800bcc8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bcb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d007      	beq.n	800bcc8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bcb8:	4b39      	ldr	r3, [pc, #228]	; (800bda0 <xQueueGenericSend+0x1f8>)
 800bcba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bcbe:	601a      	str	r2, [r3, #0]
 800bcc0:	f3bf 8f4f 	dsb	sy
 800bcc4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bcc8:	f001 ff7c 	bl	800dbc4 <vPortExitCritical>
				return pdPASS;
 800bccc:	2301      	movs	r3, #1
 800bcce:	e063      	b.n	800bd98 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d103      	bne.n	800bcde <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bcd6:	f001 ff75 	bl	800dbc4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bcda:	2300      	movs	r3, #0
 800bcdc:	e05c      	b.n	800bd98 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bcde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d106      	bne.n	800bcf2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bce4:	f107 0314 	add.w	r3, r7, #20
 800bce8:	4618      	mov	r0, r3
 800bcea:	f001 f889 	bl	800ce00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bcee:	2301      	movs	r3, #1
 800bcf0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bcf2:	f001 ff67 	bl	800dbc4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bcf6:	f000 fdfb 	bl	800c8f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bcfa:	f001 ff33 	bl	800db64 <vPortEnterCritical>
 800bcfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd00:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bd04:	b25b      	sxtb	r3, r3
 800bd06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bd0a:	d103      	bne.n	800bd14 <xQueueGenericSend+0x16c>
 800bd0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd0e:	2200      	movs	r2, #0
 800bd10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bd14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd16:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bd1a:	b25b      	sxtb	r3, r3
 800bd1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bd20:	d103      	bne.n	800bd2a <xQueueGenericSend+0x182>
 800bd22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd24:	2200      	movs	r2, #0
 800bd26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bd2a:	f001 ff4b 	bl	800dbc4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bd2e:	1d3a      	adds	r2, r7, #4
 800bd30:	f107 0314 	add.w	r3, r7, #20
 800bd34:	4611      	mov	r1, r2
 800bd36:	4618      	mov	r0, r3
 800bd38:	f001 f878 	bl	800ce2c <xTaskCheckForTimeOut>
 800bd3c:	4603      	mov	r3, r0
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d124      	bne.n	800bd8c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bd42:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd44:	f000 fb22 	bl	800c38c <prvIsQueueFull>
 800bd48:	4603      	mov	r3, r0
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d018      	beq.n	800bd80 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bd4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd50:	3310      	adds	r3, #16
 800bd52:	687a      	ldr	r2, [r7, #4]
 800bd54:	4611      	mov	r1, r2
 800bd56:	4618      	mov	r0, r3
 800bd58:	f000 ff9e 	bl	800cc98 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bd5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd5e:	f000 faad 	bl	800c2bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bd62:	f000 fdd3 	bl	800c90c <xTaskResumeAll>
 800bd66:	4603      	mov	r3, r0
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	f47f af7c 	bne.w	800bc66 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800bd6e:	4b0c      	ldr	r3, [pc, #48]	; (800bda0 <xQueueGenericSend+0x1f8>)
 800bd70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd74:	601a      	str	r2, [r3, #0]
 800bd76:	f3bf 8f4f 	dsb	sy
 800bd7a:	f3bf 8f6f 	isb	sy
 800bd7e:	e772      	b.n	800bc66 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bd80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd82:	f000 fa9b 	bl	800c2bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bd86:	f000 fdc1 	bl	800c90c <xTaskResumeAll>
 800bd8a:	e76c      	b.n	800bc66 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bd8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd8e:	f000 fa95 	bl	800c2bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bd92:	f000 fdbb 	bl	800c90c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bd96:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bd98:	4618      	mov	r0, r3
 800bd9a:	3738      	adds	r7, #56	; 0x38
 800bd9c:	46bd      	mov	sp, r7
 800bd9e:	bd80      	pop	{r7, pc}
 800bda0:	e000ed04 	.word	0xe000ed04

0800bda4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bda4:	b580      	push	{r7, lr}
 800bda6:	b090      	sub	sp, #64	; 0x40
 800bda8:	af00      	add	r7, sp, #0
 800bdaa:	60f8      	str	r0, [r7, #12]
 800bdac:	60b9      	str	r1, [r7, #8]
 800bdae:	607a      	str	r2, [r7, #4]
 800bdb0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800bdb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d10a      	bne.n	800bdd2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800bdbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdc0:	f383 8811 	msr	BASEPRI, r3
 800bdc4:	f3bf 8f6f 	isb	sy
 800bdc8:	f3bf 8f4f 	dsb	sy
 800bdcc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bdce:	bf00      	nop
 800bdd0:	e7fe      	b.n	800bdd0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bdd2:	68bb      	ldr	r3, [r7, #8]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d103      	bne.n	800bde0 <xQueueGenericSendFromISR+0x3c>
 800bdd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d101      	bne.n	800bde4 <xQueueGenericSendFromISR+0x40>
 800bde0:	2301      	movs	r3, #1
 800bde2:	e000      	b.n	800bde6 <xQueueGenericSendFromISR+0x42>
 800bde4:	2300      	movs	r3, #0
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d10a      	bne.n	800be00 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800bdea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdee:	f383 8811 	msr	BASEPRI, r3
 800bdf2:	f3bf 8f6f 	isb	sy
 800bdf6:	f3bf 8f4f 	dsb	sy
 800bdfa:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bdfc:	bf00      	nop
 800bdfe:	e7fe      	b.n	800bdfe <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800be00:	683b      	ldr	r3, [r7, #0]
 800be02:	2b02      	cmp	r3, #2
 800be04:	d103      	bne.n	800be0e <xQueueGenericSendFromISR+0x6a>
 800be06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be0a:	2b01      	cmp	r3, #1
 800be0c:	d101      	bne.n	800be12 <xQueueGenericSendFromISR+0x6e>
 800be0e:	2301      	movs	r3, #1
 800be10:	e000      	b.n	800be14 <xQueueGenericSendFromISR+0x70>
 800be12:	2300      	movs	r3, #0
 800be14:	2b00      	cmp	r3, #0
 800be16:	d10a      	bne.n	800be2e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800be18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be1c:	f383 8811 	msr	BASEPRI, r3
 800be20:	f3bf 8f6f 	isb	sy
 800be24:	f3bf 8f4f 	dsb	sy
 800be28:	623b      	str	r3, [r7, #32]
}
 800be2a:	bf00      	nop
 800be2c:	e7fe      	b.n	800be2c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800be2e:	f001 ff7b 	bl	800dd28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800be32:	f3ef 8211 	mrs	r2, BASEPRI
 800be36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be3a:	f383 8811 	msr	BASEPRI, r3
 800be3e:	f3bf 8f6f 	isb	sy
 800be42:	f3bf 8f4f 	dsb	sy
 800be46:	61fa      	str	r2, [r7, #28]
 800be48:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800be4a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800be4c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800be4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be50:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800be52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be56:	429a      	cmp	r2, r3
 800be58:	d302      	bcc.n	800be60 <xQueueGenericSendFromISR+0xbc>
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	2b02      	cmp	r3, #2
 800be5e:	d12f      	bne.n	800bec0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800be60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be62:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800be66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800be6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be6e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800be70:	683a      	ldr	r2, [r7, #0]
 800be72:	68b9      	ldr	r1, [r7, #8]
 800be74:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800be76:	f000 f991 	bl	800c19c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800be7a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800be7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800be82:	d112      	bne.n	800beaa <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800be84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d016      	beq.n	800beba <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800be8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be8e:	3324      	adds	r3, #36	; 0x24
 800be90:	4618      	mov	r0, r3
 800be92:	f000 ff51 	bl	800cd38 <xTaskRemoveFromEventList>
 800be96:	4603      	mov	r3, r0
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d00e      	beq.n	800beba <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d00b      	beq.n	800beba <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	2201      	movs	r2, #1
 800bea6:	601a      	str	r2, [r3, #0]
 800bea8:	e007      	b.n	800beba <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800beaa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800beae:	3301      	adds	r3, #1
 800beb0:	b2db      	uxtb	r3, r3
 800beb2:	b25a      	sxtb	r2, r3
 800beb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800beb6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800beba:	2301      	movs	r3, #1
 800bebc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800bebe:	e001      	b.n	800bec4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bec0:	2300      	movs	r3, #0
 800bec2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bec4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bec6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bec8:	697b      	ldr	r3, [r7, #20]
 800beca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bece:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bed0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800bed2:	4618      	mov	r0, r3
 800bed4:	3740      	adds	r7, #64	; 0x40
 800bed6:	46bd      	mov	sp, r7
 800bed8:	bd80      	pop	{r7, pc}
	...

0800bedc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bedc:	b580      	push	{r7, lr}
 800bede:	b08c      	sub	sp, #48	; 0x30
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	60f8      	str	r0, [r7, #12]
 800bee4:	60b9      	str	r1, [r7, #8]
 800bee6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bee8:	2300      	movs	r3, #0
 800beea:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d10a      	bne.n	800bf0c <xQueueReceive+0x30>
	__asm volatile
 800bef6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800befa:	f383 8811 	msr	BASEPRI, r3
 800befe:	f3bf 8f6f 	isb	sy
 800bf02:	f3bf 8f4f 	dsb	sy
 800bf06:	623b      	str	r3, [r7, #32]
}
 800bf08:	bf00      	nop
 800bf0a:	e7fe      	b.n	800bf0a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bf0c:	68bb      	ldr	r3, [r7, #8]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d103      	bne.n	800bf1a <xQueueReceive+0x3e>
 800bf12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d101      	bne.n	800bf1e <xQueueReceive+0x42>
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	e000      	b.n	800bf20 <xQueueReceive+0x44>
 800bf1e:	2300      	movs	r3, #0
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d10a      	bne.n	800bf3a <xQueueReceive+0x5e>
	__asm volatile
 800bf24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf28:	f383 8811 	msr	BASEPRI, r3
 800bf2c:	f3bf 8f6f 	isb	sy
 800bf30:	f3bf 8f4f 	dsb	sy
 800bf34:	61fb      	str	r3, [r7, #28]
}
 800bf36:	bf00      	nop
 800bf38:	e7fe      	b.n	800bf38 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bf3a:	f001 f8bb 	bl	800d0b4 <xTaskGetSchedulerState>
 800bf3e:	4603      	mov	r3, r0
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d102      	bne.n	800bf4a <xQueueReceive+0x6e>
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d101      	bne.n	800bf4e <xQueueReceive+0x72>
 800bf4a:	2301      	movs	r3, #1
 800bf4c:	e000      	b.n	800bf50 <xQueueReceive+0x74>
 800bf4e:	2300      	movs	r3, #0
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d10a      	bne.n	800bf6a <xQueueReceive+0x8e>
	__asm volatile
 800bf54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf58:	f383 8811 	msr	BASEPRI, r3
 800bf5c:	f3bf 8f6f 	isb	sy
 800bf60:	f3bf 8f4f 	dsb	sy
 800bf64:	61bb      	str	r3, [r7, #24]
}
 800bf66:	bf00      	nop
 800bf68:	e7fe      	b.n	800bf68 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bf6a:	f001 fdfb 	bl	800db64 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bf6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf72:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bf74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d01f      	beq.n	800bfba <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bf7a:	68b9      	ldr	r1, [r7, #8]
 800bf7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf7e:	f000 f977 	bl	800c270 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bf82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf84:	1e5a      	subs	r2, r3, #1
 800bf86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf88:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bf8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf8c:	691b      	ldr	r3, [r3, #16]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d00f      	beq.n	800bfb2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bf92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf94:	3310      	adds	r3, #16
 800bf96:	4618      	mov	r0, r3
 800bf98:	f000 fece 	bl	800cd38 <xTaskRemoveFromEventList>
 800bf9c:	4603      	mov	r3, r0
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d007      	beq.n	800bfb2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bfa2:	4b3d      	ldr	r3, [pc, #244]	; (800c098 <xQueueReceive+0x1bc>)
 800bfa4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bfa8:	601a      	str	r2, [r3, #0]
 800bfaa:	f3bf 8f4f 	dsb	sy
 800bfae:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bfb2:	f001 fe07 	bl	800dbc4 <vPortExitCritical>
				return pdPASS;
 800bfb6:	2301      	movs	r3, #1
 800bfb8:	e069      	b.n	800c08e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d103      	bne.n	800bfc8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bfc0:	f001 fe00 	bl	800dbc4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bfc4:	2300      	movs	r3, #0
 800bfc6:	e062      	b.n	800c08e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bfc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d106      	bne.n	800bfdc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bfce:	f107 0310 	add.w	r3, r7, #16
 800bfd2:	4618      	mov	r0, r3
 800bfd4:	f000 ff14 	bl	800ce00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bfd8:	2301      	movs	r3, #1
 800bfda:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bfdc:	f001 fdf2 	bl	800dbc4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bfe0:	f000 fc86 	bl	800c8f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bfe4:	f001 fdbe 	bl	800db64 <vPortEnterCritical>
 800bfe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bfee:	b25b      	sxtb	r3, r3
 800bff0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bff4:	d103      	bne.n	800bffe <xQueueReceive+0x122>
 800bff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bff8:	2200      	movs	r2, #0
 800bffa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c000:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c004:	b25b      	sxtb	r3, r3
 800c006:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c00a:	d103      	bne.n	800c014 <xQueueReceive+0x138>
 800c00c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c00e:	2200      	movs	r2, #0
 800c010:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c014:	f001 fdd6 	bl	800dbc4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c018:	1d3a      	adds	r2, r7, #4
 800c01a:	f107 0310 	add.w	r3, r7, #16
 800c01e:	4611      	mov	r1, r2
 800c020:	4618      	mov	r0, r3
 800c022:	f000 ff03 	bl	800ce2c <xTaskCheckForTimeOut>
 800c026:	4603      	mov	r3, r0
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d123      	bne.n	800c074 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c02c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c02e:	f000 f997 	bl	800c360 <prvIsQueueEmpty>
 800c032:	4603      	mov	r3, r0
 800c034:	2b00      	cmp	r3, #0
 800c036:	d017      	beq.n	800c068 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c03a:	3324      	adds	r3, #36	; 0x24
 800c03c:	687a      	ldr	r2, [r7, #4]
 800c03e:	4611      	mov	r1, r2
 800c040:	4618      	mov	r0, r3
 800c042:	f000 fe29 	bl	800cc98 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c046:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c048:	f000 f938 	bl	800c2bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c04c:	f000 fc5e 	bl	800c90c <xTaskResumeAll>
 800c050:	4603      	mov	r3, r0
 800c052:	2b00      	cmp	r3, #0
 800c054:	d189      	bne.n	800bf6a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800c056:	4b10      	ldr	r3, [pc, #64]	; (800c098 <xQueueReceive+0x1bc>)
 800c058:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c05c:	601a      	str	r2, [r3, #0]
 800c05e:	f3bf 8f4f 	dsb	sy
 800c062:	f3bf 8f6f 	isb	sy
 800c066:	e780      	b.n	800bf6a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c068:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c06a:	f000 f927 	bl	800c2bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c06e:	f000 fc4d 	bl	800c90c <xTaskResumeAll>
 800c072:	e77a      	b.n	800bf6a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c074:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c076:	f000 f921 	bl	800c2bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c07a:	f000 fc47 	bl	800c90c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c07e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c080:	f000 f96e 	bl	800c360 <prvIsQueueEmpty>
 800c084:	4603      	mov	r3, r0
 800c086:	2b00      	cmp	r3, #0
 800c088:	f43f af6f 	beq.w	800bf6a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c08c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c08e:	4618      	mov	r0, r3
 800c090:	3730      	adds	r7, #48	; 0x30
 800c092:	46bd      	mov	sp, r7
 800c094:	bd80      	pop	{r7, pc}
 800c096:	bf00      	nop
 800c098:	e000ed04 	.word	0xe000ed04

0800c09c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c09c:	b580      	push	{r7, lr}
 800c09e:	b08e      	sub	sp, #56	; 0x38
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	60f8      	str	r0, [r7, #12]
 800c0a4:	60b9      	str	r1, [r7, #8]
 800c0a6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c0ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d10a      	bne.n	800c0c8 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800c0b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0b6:	f383 8811 	msr	BASEPRI, r3
 800c0ba:	f3bf 8f6f 	isb	sy
 800c0be:	f3bf 8f4f 	dsb	sy
 800c0c2:	623b      	str	r3, [r7, #32]
}
 800c0c4:	bf00      	nop
 800c0c6:	e7fe      	b.n	800c0c6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c0c8:	68bb      	ldr	r3, [r7, #8]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d103      	bne.n	800c0d6 <xQueueReceiveFromISR+0x3a>
 800c0ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d101      	bne.n	800c0da <xQueueReceiveFromISR+0x3e>
 800c0d6:	2301      	movs	r3, #1
 800c0d8:	e000      	b.n	800c0dc <xQueueReceiveFromISR+0x40>
 800c0da:	2300      	movs	r3, #0
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d10a      	bne.n	800c0f6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800c0e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0e4:	f383 8811 	msr	BASEPRI, r3
 800c0e8:	f3bf 8f6f 	isb	sy
 800c0ec:	f3bf 8f4f 	dsb	sy
 800c0f0:	61fb      	str	r3, [r7, #28]
}
 800c0f2:	bf00      	nop
 800c0f4:	e7fe      	b.n	800c0f4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c0f6:	f001 fe17 	bl	800dd28 <vPortValidateInterruptPriority>
	__asm volatile
 800c0fa:	f3ef 8211 	mrs	r2, BASEPRI
 800c0fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c102:	f383 8811 	msr	BASEPRI, r3
 800c106:	f3bf 8f6f 	isb	sy
 800c10a:	f3bf 8f4f 	dsb	sy
 800c10e:	61ba      	str	r2, [r7, #24]
 800c110:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800c112:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c114:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c118:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c11a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c11c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d02f      	beq.n	800c182 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800c122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c124:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c128:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c12c:	68b9      	ldr	r1, [r7, #8]
 800c12e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c130:	f000 f89e 	bl	800c270 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c136:	1e5a      	subs	r2, r3, #1
 800c138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c13a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800c13c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c140:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c144:	d112      	bne.n	800c16c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c148:	691b      	ldr	r3, [r3, #16]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d016      	beq.n	800c17c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c14e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c150:	3310      	adds	r3, #16
 800c152:	4618      	mov	r0, r3
 800c154:	f000 fdf0 	bl	800cd38 <xTaskRemoveFromEventList>
 800c158:	4603      	mov	r3, r0
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d00e      	beq.n	800c17c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d00b      	beq.n	800c17c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	2201      	movs	r2, #1
 800c168:	601a      	str	r2, [r3, #0]
 800c16a:	e007      	b.n	800c17c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800c16c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c170:	3301      	adds	r3, #1
 800c172:	b2db      	uxtb	r3, r3
 800c174:	b25a      	sxtb	r2, r3
 800c176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c178:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800c17c:	2301      	movs	r3, #1
 800c17e:	637b      	str	r3, [r7, #52]	; 0x34
 800c180:	e001      	b.n	800c186 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800c182:	2300      	movs	r3, #0
 800c184:	637b      	str	r3, [r7, #52]	; 0x34
 800c186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c188:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c18a:	693b      	ldr	r3, [r7, #16]
 800c18c:	f383 8811 	msr	BASEPRI, r3
}
 800c190:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c194:	4618      	mov	r0, r3
 800c196:	3738      	adds	r7, #56	; 0x38
 800c198:	46bd      	mov	sp, r7
 800c19a:	bd80      	pop	{r7, pc}

0800c19c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c19c:	b580      	push	{r7, lr}
 800c19e:	b086      	sub	sp, #24
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	60f8      	str	r0, [r7, #12]
 800c1a4:	60b9      	str	r1, [r7, #8]
 800c1a6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1b0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d10d      	bne.n	800c1d6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d14d      	bne.n	800c25e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	689b      	ldr	r3, [r3, #8]
 800c1c6:	4618      	mov	r0, r3
 800c1c8:	f000 ff92 	bl	800d0f0 <xTaskPriorityDisinherit>
 800c1cc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	609a      	str	r2, [r3, #8]
 800c1d4:	e043      	b.n	800c25e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d119      	bne.n	800c210 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	6858      	ldr	r0, [r3, #4]
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1e4:	461a      	mov	r2, r3
 800c1e6:	68b9      	ldr	r1, [r7, #8]
 800c1e8:	f002 fb04 	bl	800e7f4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	685a      	ldr	r2, [r3, #4]
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1f4:	441a      	add	r2, r3
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	685a      	ldr	r2, [r3, #4]
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	689b      	ldr	r3, [r3, #8]
 800c202:	429a      	cmp	r2, r3
 800c204:	d32b      	bcc.n	800c25e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	681a      	ldr	r2, [r3, #0]
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	605a      	str	r2, [r3, #4]
 800c20e:	e026      	b.n	800c25e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	68d8      	ldr	r0, [r3, #12]
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c218:	461a      	mov	r2, r3
 800c21a:	68b9      	ldr	r1, [r7, #8]
 800c21c:	f002 faea 	bl	800e7f4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	68da      	ldr	r2, [r3, #12]
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c228:	425b      	negs	r3, r3
 800c22a:	441a      	add	r2, r3
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	68da      	ldr	r2, [r3, #12]
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	429a      	cmp	r2, r3
 800c23a:	d207      	bcs.n	800c24c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	689a      	ldr	r2, [r3, #8]
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c244:	425b      	negs	r3, r3
 800c246:	441a      	add	r2, r3
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	2b02      	cmp	r3, #2
 800c250:	d105      	bne.n	800c25e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c252:	693b      	ldr	r3, [r7, #16]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d002      	beq.n	800c25e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c258:	693b      	ldr	r3, [r7, #16]
 800c25a:	3b01      	subs	r3, #1
 800c25c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c25e:	693b      	ldr	r3, [r7, #16]
 800c260:	1c5a      	adds	r2, r3, #1
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c266:	697b      	ldr	r3, [r7, #20]
}
 800c268:	4618      	mov	r0, r3
 800c26a:	3718      	adds	r7, #24
 800c26c:	46bd      	mov	sp, r7
 800c26e:	bd80      	pop	{r7, pc}

0800c270 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b082      	sub	sp, #8
 800c274:	af00      	add	r7, sp, #0
 800c276:	6078      	str	r0, [r7, #4]
 800c278:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d018      	beq.n	800c2b4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	68da      	ldr	r2, [r3, #12]
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c28a:	441a      	add	r2, r3
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	68da      	ldr	r2, [r3, #12]
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	689b      	ldr	r3, [r3, #8]
 800c298:	429a      	cmp	r2, r3
 800c29a:	d303      	bcc.n	800c2a4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681a      	ldr	r2, [r3, #0]
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	68d9      	ldr	r1, [r3, #12]
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2ac:	461a      	mov	r2, r3
 800c2ae:	6838      	ldr	r0, [r7, #0]
 800c2b0:	f002 faa0 	bl	800e7f4 <memcpy>
	}
}
 800c2b4:	bf00      	nop
 800c2b6:	3708      	adds	r7, #8
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	bd80      	pop	{r7, pc}

0800c2bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	b084      	sub	sp, #16
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c2c4:	f001 fc4e 	bl	800db64 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c2ce:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c2d0:	e011      	b.n	800c2f6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d012      	beq.n	800c300 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	3324      	adds	r3, #36	; 0x24
 800c2de:	4618      	mov	r0, r3
 800c2e0:	f000 fd2a 	bl	800cd38 <xTaskRemoveFromEventList>
 800c2e4:	4603      	mov	r3, r0
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d001      	beq.n	800c2ee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c2ea:	f000 fe01 	bl	800cef0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c2ee:	7bfb      	ldrb	r3, [r7, #15]
 800c2f0:	3b01      	subs	r3, #1
 800c2f2:	b2db      	uxtb	r3, r3
 800c2f4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c2f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	dce9      	bgt.n	800c2d2 <prvUnlockQueue+0x16>
 800c2fe:	e000      	b.n	800c302 <prvUnlockQueue+0x46>
					break;
 800c300:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	22ff      	movs	r2, #255	; 0xff
 800c306:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c30a:	f001 fc5b 	bl	800dbc4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c30e:	f001 fc29 	bl	800db64 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c318:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c31a:	e011      	b.n	800c340 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	691b      	ldr	r3, [r3, #16]
 800c320:	2b00      	cmp	r3, #0
 800c322:	d012      	beq.n	800c34a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	3310      	adds	r3, #16
 800c328:	4618      	mov	r0, r3
 800c32a:	f000 fd05 	bl	800cd38 <xTaskRemoveFromEventList>
 800c32e:	4603      	mov	r3, r0
 800c330:	2b00      	cmp	r3, #0
 800c332:	d001      	beq.n	800c338 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c334:	f000 fddc 	bl	800cef0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c338:	7bbb      	ldrb	r3, [r7, #14]
 800c33a:	3b01      	subs	r3, #1
 800c33c:	b2db      	uxtb	r3, r3
 800c33e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c340:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c344:	2b00      	cmp	r3, #0
 800c346:	dce9      	bgt.n	800c31c <prvUnlockQueue+0x60>
 800c348:	e000      	b.n	800c34c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c34a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	22ff      	movs	r2, #255	; 0xff
 800c350:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c354:	f001 fc36 	bl	800dbc4 <vPortExitCritical>
}
 800c358:	bf00      	nop
 800c35a:	3710      	adds	r7, #16
 800c35c:	46bd      	mov	sp, r7
 800c35e:	bd80      	pop	{r7, pc}

0800c360 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c360:	b580      	push	{r7, lr}
 800c362:	b084      	sub	sp, #16
 800c364:	af00      	add	r7, sp, #0
 800c366:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c368:	f001 fbfc 	bl	800db64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c370:	2b00      	cmp	r3, #0
 800c372:	d102      	bne.n	800c37a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c374:	2301      	movs	r3, #1
 800c376:	60fb      	str	r3, [r7, #12]
 800c378:	e001      	b.n	800c37e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c37a:	2300      	movs	r3, #0
 800c37c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c37e:	f001 fc21 	bl	800dbc4 <vPortExitCritical>

	return xReturn;
 800c382:	68fb      	ldr	r3, [r7, #12]
}
 800c384:	4618      	mov	r0, r3
 800c386:	3710      	adds	r7, #16
 800c388:	46bd      	mov	sp, r7
 800c38a:	bd80      	pop	{r7, pc}

0800c38c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c38c:	b580      	push	{r7, lr}
 800c38e:	b084      	sub	sp, #16
 800c390:	af00      	add	r7, sp, #0
 800c392:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c394:	f001 fbe6 	bl	800db64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c3a0:	429a      	cmp	r2, r3
 800c3a2:	d102      	bne.n	800c3aa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c3a4:	2301      	movs	r3, #1
 800c3a6:	60fb      	str	r3, [r7, #12]
 800c3a8:	e001      	b.n	800c3ae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c3aa:	2300      	movs	r3, #0
 800c3ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c3ae:	f001 fc09 	bl	800dbc4 <vPortExitCritical>

	return xReturn;
 800c3b2:	68fb      	ldr	r3, [r7, #12]
}
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	3710      	adds	r7, #16
 800c3b8:	46bd      	mov	sp, r7
 800c3ba:	bd80      	pop	{r7, pc}

0800c3bc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c3bc:	b480      	push	{r7}
 800c3be:	b085      	sub	sp, #20
 800c3c0:	af00      	add	r7, sp, #0
 800c3c2:	6078      	str	r0, [r7, #4]
 800c3c4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	60fb      	str	r3, [r7, #12]
 800c3ca:	e014      	b.n	800c3f6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c3cc:	4a0f      	ldr	r2, [pc, #60]	; (800c40c <vQueueAddToRegistry+0x50>)
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d10b      	bne.n	800c3f0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c3d8:	490c      	ldr	r1, [pc, #48]	; (800c40c <vQueueAddToRegistry+0x50>)
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	683a      	ldr	r2, [r7, #0]
 800c3de:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c3e2:	4a0a      	ldr	r2, [pc, #40]	; (800c40c <vQueueAddToRegistry+0x50>)
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	00db      	lsls	r3, r3, #3
 800c3e8:	4413      	add	r3, r2
 800c3ea:	687a      	ldr	r2, [r7, #4]
 800c3ec:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c3ee:	e006      	b.n	800c3fe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	3301      	adds	r3, #1
 800c3f4:	60fb      	str	r3, [r7, #12]
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	2b07      	cmp	r3, #7
 800c3fa:	d9e7      	bls.n	800c3cc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c3fc:	bf00      	nop
 800c3fe:	bf00      	nop
 800c400:	3714      	adds	r7, #20
 800c402:	46bd      	mov	sp, r7
 800c404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c408:	4770      	bx	lr
 800c40a:	bf00      	nop
 800c40c:	20004fdc 	.word	0x20004fdc

0800c410 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c410:	b580      	push	{r7, lr}
 800c412:	b086      	sub	sp, #24
 800c414:	af00      	add	r7, sp, #0
 800c416:	60f8      	str	r0, [r7, #12]
 800c418:	60b9      	str	r1, [r7, #8]
 800c41a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c420:	f001 fba0 	bl	800db64 <vPortEnterCritical>
 800c424:	697b      	ldr	r3, [r7, #20]
 800c426:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c42a:	b25b      	sxtb	r3, r3
 800c42c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c430:	d103      	bne.n	800c43a <vQueueWaitForMessageRestricted+0x2a>
 800c432:	697b      	ldr	r3, [r7, #20]
 800c434:	2200      	movs	r2, #0
 800c436:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c43a:	697b      	ldr	r3, [r7, #20]
 800c43c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c440:	b25b      	sxtb	r3, r3
 800c442:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c446:	d103      	bne.n	800c450 <vQueueWaitForMessageRestricted+0x40>
 800c448:	697b      	ldr	r3, [r7, #20]
 800c44a:	2200      	movs	r2, #0
 800c44c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c450:	f001 fbb8 	bl	800dbc4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c454:	697b      	ldr	r3, [r7, #20]
 800c456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d106      	bne.n	800c46a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c45c:	697b      	ldr	r3, [r7, #20]
 800c45e:	3324      	adds	r3, #36	; 0x24
 800c460:	687a      	ldr	r2, [r7, #4]
 800c462:	68b9      	ldr	r1, [r7, #8]
 800c464:	4618      	mov	r0, r3
 800c466:	f000 fc3b 	bl	800cce0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c46a:	6978      	ldr	r0, [r7, #20]
 800c46c:	f7ff ff26 	bl	800c2bc <prvUnlockQueue>
	}
 800c470:	bf00      	nop
 800c472:	3718      	adds	r7, #24
 800c474:	46bd      	mov	sp, r7
 800c476:	bd80      	pop	{r7, pc}

0800c478 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c478:	b580      	push	{r7, lr}
 800c47a:	b08e      	sub	sp, #56	; 0x38
 800c47c:	af04      	add	r7, sp, #16
 800c47e:	60f8      	str	r0, [r7, #12]
 800c480:	60b9      	str	r1, [r7, #8]
 800c482:	607a      	str	r2, [r7, #4]
 800c484:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d10a      	bne.n	800c4a2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800c48c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c490:	f383 8811 	msr	BASEPRI, r3
 800c494:	f3bf 8f6f 	isb	sy
 800c498:	f3bf 8f4f 	dsb	sy
 800c49c:	623b      	str	r3, [r7, #32]
}
 800c49e:	bf00      	nop
 800c4a0:	e7fe      	b.n	800c4a0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c4a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d10a      	bne.n	800c4be <xTaskCreateStatic+0x46>
	__asm volatile
 800c4a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4ac:	f383 8811 	msr	BASEPRI, r3
 800c4b0:	f3bf 8f6f 	isb	sy
 800c4b4:	f3bf 8f4f 	dsb	sy
 800c4b8:	61fb      	str	r3, [r7, #28]
}
 800c4ba:	bf00      	nop
 800c4bc:	e7fe      	b.n	800c4bc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c4be:	235c      	movs	r3, #92	; 0x5c
 800c4c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c4c2:	693b      	ldr	r3, [r7, #16]
 800c4c4:	2b5c      	cmp	r3, #92	; 0x5c
 800c4c6:	d00a      	beq.n	800c4de <xTaskCreateStatic+0x66>
	__asm volatile
 800c4c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4cc:	f383 8811 	msr	BASEPRI, r3
 800c4d0:	f3bf 8f6f 	isb	sy
 800c4d4:	f3bf 8f4f 	dsb	sy
 800c4d8:	61bb      	str	r3, [r7, #24]
}
 800c4da:	bf00      	nop
 800c4dc:	e7fe      	b.n	800c4dc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c4de:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c4e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d01e      	beq.n	800c524 <xTaskCreateStatic+0xac>
 800c4e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d01b      	beq.n	800c524 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c4ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4ee:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c4f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c4f4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c4f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4f8:	2202      	movs	r2, #2
 800c4fa:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c4fe:	2300      	movs	r3, #0
 800c500:	9303      	str	r3, [sp, #12]
 800c502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c504:	9302      	str	r3, [sp, #8]
 800c506:	f107 0314 	add.w	r3, r7, #20
 800c50a:	9301      	str	r3, [sp, #4]
 800c50c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c50e:	9300      	str	r3, [sp, #0]
 800c510:	683b      	ldr	r3, [r7, #0]
 800c512:	687a      	ldr	r2, [r7, #4]
 800c514:	68b9      	ldr	r1, [r7, #8]
 800c516:	68f8      	ldr	r0, [r7, #12]
 800c518:	f000 f850 	bl	800c5bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c51c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c51e:	f000 f8dd 	bl	800c6dc <prvAddNewTaskToReadyList>
 800c522:	e001      	b.n	800c528 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800c524:	2300      	movs	r3, #0
 800c526:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c528:	697b      	ldr	r3, [r7, #20]
	}
 800c52a:	4618      	mov	r0, r3
 800c52c:	3728      	adds	r7, #40	; 0x28
 800c52e:	46bd      	mov	sp, r7
 800c530:	bd80      	pop	{r7, pc}

0800c532 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c532:	b580      	push	{r7, lr}
 800c534:	b08c      	sub	sp, #48	; 0x30
 800c536:	af04      	add	r7, sp, #16
 800c538:	60f8      	str	r0, [r7, #12]
 800c53a:	60b9      	str	r1, [r7, #8]
 800c53c:	603b      	str	r3, [r7, #0]
 800c53e:	4613      	mov	r3, r2
 800c540:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c542:	88fb      	ldrh	r3, [r7, #6]
 800c544:	009b      	lsls	r3, r3, #2
 800c546:	4618      	mov	r0, r3
 800c548:	f001 fc2e 	bl	800dda8 <pvPortMalloc>
 800c54c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c54e:	697b      	ldr	r3, [r7, #20]
 800c550:	2b00      	cmp	r3, #0
 800c552:	d00e      	beq.n	800c572 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c554:	205c      	movs	r0, #92	; 0x5c
 800c556:	f001 fc27 	bl	800dda8 <pvPortMalloc>
 800c55a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c55c:	69fb      	ldr	r3, [r7, #28]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d003      	beq.n	800c56a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c562:	69fb      	ldr	r3, [r7, #28]
 800c564:	697a      	ldr	r2, [r7, #20]
 800c566:	631a      	str	r2, [r3, #48]	; 0x30
 800c568:	e005      	b.n	800c576 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c56a:	6978      	ldr	r0, [r7, #20]
 800c56c:	f001 fce8 	bl	800df40 <vPortFree>
 800c570:	e001      	b.n	800c576 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c572:	2300      	movs	r3, #0
 800c574:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c576:	69fb      	ldr	r3, [r7, #28]
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d017      	beq.n	800c5ac <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c57c:	69fb      	ldr	r3, [r7, #28]
 800c57e:	2200      	movs	r2, #0
 800c580:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c584:	88fa      	ldrh	r2, [r7, #6]
 800c586:	2300      	movs	r3, #0
 800c588:	9303      	str	r3, [sp, #12]
 800c58a:	69fb      	ldr	r3, [r7, #28]
 800c58c:	9302      	str	r3, [sp, #8]
 800c58e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c590:	9301      	str	r3, [sp, #4]
 800c592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c594:	9300      	str	r3, [sp, #0]
 800c596:	683b      	ldr	r3, [r7, #0]
 800c598:	68b9      	ldr	r1, [r7, #8]
 800c59a:	68f8      	ldr	r0, [r7, #12]
 800c59c:	f000 f80e 	bl	800c5bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c5a0:	69f8      	ldr	r0, [r7, #28]
 800c5a2:	f000 f89b 	bl	800c6dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c5a6:	2301      	movs	r3, #1
 800c5a8:	61bb      	str	r3, [r7, #24]
 800c5aa:	e002      	b.n	800c5b2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c5ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c5b0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c5b2:	69bb      	ldr	r3, [r7, #24]
	}
 800c5b4:	4618      	mov	r0, r3
 800c5b6:	3720      	adds	r7, #32
 800c5b8:	46bd      	mov	sp, r7
 800c5ba:	bd80      	pop	{r7, pc}

0800c5bc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c5bc:	b580      	push	{r7, lr}
 800c5be:	b088      	sub	sp, #32
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	60f8      	str	r0, [r7, #12]
 800c5c4:	60b9      	str	r1, [r7, #8]
 800c5c6:	607a      	str	r2, [r7, #4]
 800c5c8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c5ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5cc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	009b      	lsls	r3, r3, #2
 800c5d2:	461a      	mov	r2, r3
 800c5d4:	21a5      	movs	r1, #165	; 0xa5
 800c5d6:	f002 f91b 	bl	800e810 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c5da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c5e4:	3b01      	subs	r3, #1
 800c5e6:	009b      	lsls	r3, r3, #2
 800c5e8:	4413      	add	r3, r2
 800c5ea:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c5ec:	69bb      	ldr	r3, [r7, #24]
 800c5ee:	f023 0307 	bic.w	r3, r3, #7
 800c5f2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c5f4:	69bb      	ldr	r3, [r7, #24]
 800c5f6:	f003 0307 	and.w	r3, r3, #7
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d00a      	beq.n	800c614 <prvInitialiseNewTask+0x58>
	__asm volatile
 800c5fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c602:	f383 8811 	msr	BASEPRI, r3
 800c606:	f3bf 8f6f 	isb	sy
 800c60a:	f3bf 8f4f 	dsb	sy
 800c60e:	617b      	str	r3, [r7, #20]
}
 800c610:	bf00      	nop
 800c612:	e7fe      	b.n	800c612 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c614:	68bb      	ldr	r3, [r7, #8]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d01f      	beq.n	800c65a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c61a:	2300      	movs	r3, #0
 800c61c:	61fb      	str	r3, [r7, #28]
 800c61e:	e012      	b.n	800c646 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c620:	68ba      	ldr	r2, [r7, #8]
 800c622:	69fb      	ldr	r3, [r7, #28]
 800c624:	4413      	add	r3, r2
 800c626:	7819      	ldrb	r1, [r3, #0]
 800c628:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c62a:	69fb      	ldr	r3, [r7, #28]
 800c62c:	4413      	add	r3, r2
 800c62e:	3334      	adds	r3, #52	; 0x34
 800c630:	460a      	mov	r2, r1
 800c632:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c634:	68ba      	ldr	r2, [r7, #8]
 800c636:	69fb      	ldr	r3, [r7, #28]
 800c638:	4413      	add	r3, r2
 800c63a:	781b      	ldrb	r3, [r3, #0]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d006      	beq.n	800c64e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c640:	69fb      	ldr	r3, [r7, #28]
 800c642:	3301      	adds	r3, #1
 800c644:	61fb      	str	r3, [r7, #28]
 800c646:	69fb      	ldr	r3, [r7, #28]
 800c648:	2b0f      	cmp	r3, #15
 800c64a:	d9e9      	bls.n	800c620 <prvInitialiseNewTask+0x64>
 800c64c:	e000      	b.n	800c650 <prvInitialiseNewTask+0x94>
			{
				break;
 800c64e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c652:	2200      	movs	r2, #0
 800c654:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c658:	e003      	b.n	800c662 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c65a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c65c:	2200      	movs	r2, #0
 800c65e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c664:	2b37      	cmp	r3, #55	; 0x37
 800c666:	d901      	bls.n	800c66c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c668:	2337      	movs	r3, #55	; 0x37
 800c66a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c66c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c66e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c670:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c674:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c676:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c67a:	2200      	movs	r2, #0
 800c67c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c67e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c680:	3304      	adds	r3, #4
 800c682:	4618      	mov	r0, r3
 800c684:	f7ff f8be 	bl	800b804 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c68a:	3318      	adds	r3, #24
 800c68c:	4618      	mov	r0, r3
 800c68e:	f7ff f8b9 	bl	800b804 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c694:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c696:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c69a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c69e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6a0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c6a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c6a6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c6a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6aa:	2200      	movs	r2, #0
 800c6ac:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c6ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6b0:	2200      	movs	r2, #0
 800c6b2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c6b6:	683a      	ldr	r2, [r7, #0]
 800c6b8:	68f9      	ldr	r1, [r7, #12]
 800c6ba:	69b8      	ldr	r0, [r7, #24]
 800c6bc:	f001 f928 	bl	800d910 <pxPortInitialiseStack>
 800c6c0:	4602      	mov	r2, r0
 800c6c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6c4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c6c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d002      	beq.n	800c6d2 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c6cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c6d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c6d2:	bf00      	nop
 800c6d4:	3720      	adds	r7, #32
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	bd80      	pop	{r7, pc}
	...

0800c6dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b082      	sub	sp, #8
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c6e4:	f001 fa3e 	bl	800db64 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c6e8:	4b2d      	ldr	r3, [pc, #180]	; (800c7a0 <prvAddNewTaskToReadyList+0xc4>)
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	3301      	adds	r3, #1
 800c6ee:	4a2c      	ldr	r2, [pc, #176]	; (800c7a0 <prvAddNewTaskToReadyList+0xc4>)
 800c6f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c6f2:	4b2c      	ldr	r3, [pc, #176]	; (800c7a4 <prvAddNewTaskToReadyList+0xc8>)
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d109      	bne.n	800c70e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c6fa:	4a2a      	ldr	r2, [pc, #168]	; (800c7a4 <prvAddNewTaskToReadyList+0xc8>)
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c700:	4b27      	ldr	r3, [pc, #156]	; (800c7a0 <prvAddNewTaskToReadyList+0xc4>)
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	2b01      	cmp	r3, #1
 800c706:	d110      	bne.n	800c72a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c708:	f000 fc16 	bl	800cf38 <prvInitialiseTaskLists>
 800c70c:	e00d      	b.n	800c72a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c70e:	4b26      	ldr	r3, [pc, #152]	; (800c7a8 <prvAddNewTaskToReadyList+0xcc>)
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	2b00      	cmp	r3, #0
 800c714:	d109      	bne.n	800c72a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c716:	4b23      	ldr	r3, [pc, #140]	; (800c7a4 <prvAddNewTaskToReadyList+0xc8>)
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c720:	429a      	cmp	r2, r3
 800c722:	d802      	bhi.n	800c72a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c724:	4a1f      	ldr	r2, [pc, #124]	; (800c7a4 <prvAddNewTaskToReadyList+0xc8>)
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c72a:	4b20      	ldr	r3, [pc, #128]	; (800c7ac <prvAddNewTaskToReadyList+0xd0>)
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	3301      	adds	r3, #1
 800c730:	4a1e      	ldr	r2, [pc, #120]	; (800c7ac <prvAddNewTaskToReadyList+0xd0>)
 800c732:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c734:	4b1d      	ldr	r3, [pc, #116]	; (800c7ac <prvAddNewTaskToReadyList+0xd0>)
 800c736:	681a      	ldr	r2, [r3, #0]
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c740:	4b1b      	ldr	r3, [pc, #108]	; (800c7b0 <prvAddNewTaskToReadyList+0xd4>)
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	429a      	cmp	r2, r3
 800c746:	d903      	bls.n	800c750 <prvAddNewTaskToReadyList+0x74>
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c74c:	4a18      	ldr	r2, [pc, #96]	; (800c7b0 <prvAddNewTaskToReadyList+0xd4>)
 800c74e:	6013      	str	r3, [r2, #0]
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c754:	4613      	mov	r3, r2
 800c756:	009b      	lsls	r3, r3, #2
 800c758:	4413      	add	r3, r2
 800c75a:	009b      	lsls	r3, r3, #2
 800c75c:	4a15      	ldr	r2, [pc, #84]	; (800c7b4 <prvAddNewTaskToReadyList+0xd8>)
 800c75e:	441a      	add	r2, r3
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	3304      	adds	r3, #4
 800c764:	4619      	mov	r1, r3
 800c766:	4610      	mov	r0, r2
 800c768:	f7ff f859 	bl	800b81e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c76c:	f001 fa2a 	bl	800dbc4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c770:	4b0d      	ldr	r3, [pc, #52]	; (800c7a8 <prvAddNewTaskToReadyList+0xcc>)
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d00e      	beq.n	800c796 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c778:	4b0a      	ldr	r3, [pc, #40]	; (800c7a4 <prvAddNewTaskToReadyList+0xc8>)
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c782:	429a      	cmp	r2, r3
 800c784:	d207      	bcs.n	800c796 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c786:	4b0c      	ldr	r3, [pc, #48]	; (800c7b8 <prvAddNewTaskToReadyList+0xdc>)
 800c788:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c78c:	601a      	str	r2, [r3, #0]
 800c78e:	f3bf 8f4f 	dsb	sy
 800c792:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c796:	bf00      	nop
 800c798:	3708      	adds	r7, #8
 800c79a:	46bd      	mov	sp, r7
 800c79c:	bd80      	pop	{r7, pc}
 800c79e:	bf00      	nop
 800c7a0:	2000104c 	.word	0x2000104c
 800c7a4:	20000b78 	.word	0x20000b78
 800c7a8:	20001058 	.word	0x20001058
 800c7ac:	20001068 	.word	0x20001068
 800c7b0:	20001054 	.word	0x20001054
 800c7b4:	20000b7c 	.word	0x20000b7c
 800c7b8:	e000ed04 	.word	0xe000ed04

0800c7bc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c7bc:	b580      	push	{r7, lr}
 800c7be:	b084      	sub	sp, #16
 800c7c0:	af00      	add	r7, sp, #0
 800c7c2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d017      	beq.n	800c7fe <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c7ce:	4b13      	ldr	r3, [pc, #76]	; (800c81c <vTaskDelay+0x60>)
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d00a      	beq.n	800c7ec <vTaskDelay+0x30>
	__asm volatile
 800c7d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7da:	f383 8811 	msr	BASEPRI, r3
 800c7de:	f3bf 8f6f 	isb	sy
 800c7e2:	f3bf 8f4f 	dsb	sy
 800c7e6:	60bb      	str	r3, [r7, #8]
}
 800c7e8:	bf00      	nop
 800c7ea:	e7fe      	b.n	800c7ea <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c7ec:	f000 f880 	bl	800c8f0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c7f0:	2100      	movs	r1, #0
 800c7f2:	6878      	ldr	r0, [r7, #4]
 800c7f4:	f000 fcea 	bl	800d1cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c7f8:	f000 f888 	bl	800c90c <xTaskResumeAll>
 800c7fc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d107      	bne.n	800c814 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c804:	4b06      	ldr	r3, [pc, #24]	; (800c820 <vTaskDelay+0x64>)
 800c806:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c80a:	601a      	str	r2, [r3, #0]
 800c80c:	f3bf 8f4f 	dsb	sy
 800c810:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c814:	bf00      	nop
 800c816:	3710      	adds	r7, #16
 800c818:	46bd      	mov	sp, r7
 800c81a:	bd80      	pop	{r7, pc}
 800c81c:	20001074 	.word	0x20001074
 800c820:	e000ed04 	.word	0xe000ed04

0800c824 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c824:	b580      	push	{r7, lr}
 800c826:	b08a      	sub	sp, #40	; 0x28
 800c828:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c82a:	2300      	movs	r3, #0
 800c82c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c82e:	2300      	movs	r3, #0
 800c830:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c832:	463a      	mov	r2, r7
 800c834:	1d39      	adds	r1, r7, #4
 800c836:	f107 0308 	add.w	r3, r7, #8
 800c83a:	4618      	mov	r0, r3
 800c83c:	f7fe ff8e 	bl	800b75c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c840:	6839      	ldr	r1, [r7, #0]
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	68ba      	ldr	r2, [r7, #8]
 800c846:	9202      	str	r2, [sp, #8]
 800c848:	9301      	str	r3, [sp, #4]
 800c84a:	2300      	movs	r3, #0
 800c84c:	9300      	str	r3, [sp, #0]
 800c84e:	2300      	movs	r3, #0
 800c850:	460a      	mov	r2, r1
 800c852:	4921      	ldr	r1, [pc, #132]	; (800c8d8 <vTaskStartScheduler+0xb4>)
 800c854:	4821      	ldr	r0, [pc, #132]	; (800c8dc <vTaskStartScheduler+0xb8>)
 800c856:	f7ff fe0f 	bl	800c478 <xTaskCreateStatic>
 800c85a:	4603      	mov	r3, r0
 800c85c:	4a20      	ldr	r2, [pc, #128]	; (800c8e0 <vTaskStartScheduler+0xbc>)
 800c85e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c860:	4b1f      	ldr	r3, [pc, #124]	; (800c8e0 <vTaskStartScheduler+0xbc>)
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	2b00      	cmp	r3, #0
 800c866:	d002      	beq.n	800c86e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c868:	2301      	movs	r3, #1
 800c86a:	617b      	str	r3, [r7, #20]
 800c86c:	e001      	b.n	800c872 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c86e:	2300      	movs	r3, #0
 800c870:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c872:	697b      	ldr	r3, [r7, #20]
 800c874:	2b01      	cmp	r3, #1
 800c876:	d102      	bne.n	800c87e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c878:	f000 fcfc 	bl	800d274 <xTimerCreateTimerTask>
 800c87c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c87e:	697b      	ldr	r3, [r7, #20]
 800c880:	2b01      	cmp	r3, #1
 800c882:	d116      	bne.n	800c8b2 <vTaskStartScheduler+0x8e>
	__asm volatile
 800c884:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c888:	f383 8811 	msr	BASEPRI, r3
 800c88c:	f3bf 8f6f 	isb	sy
 800c890:	f3bf 8f4f 	dsb	sy
 800c894:	613b      	str	r3, [r7, #16]
}
 800c896:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c898:	4b12      	ldr	r3, [pc, #72]	; (800c8e4 <vTaskStartScheduler+0xc0>)
 800c89a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c89e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c8a0:	4b11      	ldr	r3, [pc, #68]	; (800c8e8 <vTaskStartScheduler+0xc4>)
 800c8a2:	2201      	movs	r2, #1
 800c8a4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c8a6:	4b11      	ldr	r3, [pc, #68]	; (800c8ec <vTaskStartScheduler+0xc8>)
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c8ac:	f001 f8b8 	bl	800da20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c8b0:	e00e      	b.n	800c8d0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c8b2:	697b      	ldr	r3, [r7, #20]
 800c8b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c8b8:	d10a      	bne.n	800c8d0 <vTaskStartScheduler+0xac>
	__asm volatile
 800c8ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8be:	f383 8811 	msr	BASEPRI, r3
 800c8c2:	f3bf 8f6f 	isb	sy
 800c8c6:	f3bf 8f4f 	dsb	sy
 800c8ca:	60fb      	str	r3, [r7, #12]
}
 800c8cc:	bf00      	nop
 800c8ce:	e7fe      	b.n	800c8ce <vTaskStartScheduler+0xaa>
}
 800c8d0:	bf00      	nop
 800c8d2:	3718      	adds	r7, #24
 800c8d4:	46bd      	mov	sp, r7
 800c8d6:	bd80      	pop	{r7, pc}
 800c8d8:	0800eb10 	.word	0x0800eb10
 800c8dc:	0800cf09 	.word	0x0800cf09
 800c8e0:	20001070 	.word	0x20001070
 800c8e4:	2000106c 	.word	0x2000106c
 800c8e8:	20001058 	.word	0x20001058
 800c8ec:	20001050 	.word	0x20001050

0800c8f0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c8f0:	b480      	push	{r7}
 800c8f2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c8f4:	4b04      	ldr	r3, [pc, #16]	; (800c908 <vTaskSuspendAll+0x18>)
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	3301      	adds	r3, #1
 800c8fa:	4a03      	ldr	r2, [pc, #12]	; (800c908 <vTaskSuspendAll+0x18>)
 800c8fc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c8fe:	bf00      	nop
 800c900:	46bd      	mov	sp, r7
 800c902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c906:	4770      	bx	lr
 800c908:	20001074 	.word	0x20001074

0800c90c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c90c:	b580      	push	{r7, lr}
 800c90e:	b084      	sub	sp, #16
 800c910:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c912:	2300      	movs	r3, #0
 800c914:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c916:	2300      	movs	r3, #0
 800c918:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c91a:	4b42      	ldr	r3, [pc, #264]	; (800ca24 <xTaskResumeAll+0x118>)
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d10a      	bne.n	800c938 <xTaskResumeAll+0x2c>
	__asm volatile
 800c922:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c926:	f383 8811 	msr	BASEPRI, r3
 800c92a:	f3bf 8f6f 	isb	sy
 800c92e:	f3bf 8f4f 	dsb	sy
 800c932:	603b      	str	r3, [r7, #0]
}
 800c934:	bf00      	nop
 800c936:	e7fe      	b.n	800c936 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c938:	f001 f914 	bl	800db64 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c93c:	4b39      	ldr	r3, [pc, #228]	; (800ca24 <xTaskResumeAll+0x118>)
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	3b01      	subs	r3, #1
 800c942:	4a38      	ldr	r2, [pc, #224]	; (800ca24 <xTaskResumeAll+0x118>)
 800c944:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c946:	4b37      	ldr	r3, [pc, #220]	; (800ca24 <xTaskResumeAll+0x118>)
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d162      	bne.n	800ca14 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c94e:	4b36      	ldr	r3, [pc, #216]	; (800ca28 <xTaskResumeAll+0x11c>)
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	2b00      	cmp	r3, #0
 800c954:	d05e      	beq.n	800ca14 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c956:	e02f      	b.n	800c9b8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c958:	4b34      	ldr	r3, [pc, #208]	; (800ca2c <xTaskResumeAll+0x120>)
 800c95a:	68db      	ldr	r3, [r3, #12]
 800c95c:	68db      	ldr	r3, [r3, #12]
 800c95e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	3318      	adds	r3, #24
 800c964:	4618      	mov	r0, r3
 800c966:	f7fe ffb7 	bl	800b8d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	3304      	adds	r3, #4
 800c96e:	4618      	mov	r0, r3
 800c970:	f7fe ffb2 	bl	800b8d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c978:	4b2d      	ldr	r3, [pc, #180]	; (800ca30 <xTaskResumeAll+0x124>)
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	429a      	cmp	r2, r3
 800c97e:	d903      	bls.n	800c988 <xTaskResumeAll+0x7c>
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c984:	4a2a      	ldr	r2, [pc, #168]	; (800ca30 <xTaskResumeAll+0x124>)
 800c986:	6013      	str	r3, [r2, #0]
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c98c:	4613      	mov	r3, r2
 800c98e:	009b      	lsls	r3, r3, #2
 800c990:	4413      	add	r3, r2
 800c992:	009b      	lsls	r3, r3, #2
 800c994:	4a27      	ldr	r2, [pc, #156]	; (800ca34 <xTaskResumeAll+0x128>)
 800c996:	441a      	add	r2, r3
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	3304      	adds	r3, #4
 800c99c:	4619      	mov	r1, r3
 800c99e:	4610      	mov	r0, r2
 800c9a0:	f7fe ff3d 	bl	800b81e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9a8:	4b23      	ldr	r3, [pc, #140]	; (800ca38 <xTaskResumeAll+0x12c>)
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9ae:	429a      	cmp	r2, r3
 800c9b0:	d302      	bcc.n	800c9b8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c9b2:	4b22      	ldr	r3, [pc, #136]	; (800ca3c <xTaskResumeAll+0x130>)
 800c9b4:	2201      	movs	r2, #1
 800c9b6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c9b8:	4b1c      	ldr	r3, [pc, #112]	; (800ca2c <xTaskResumeAll+0x120>)
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d1cb      	bne.n	800c958 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d001      	beq.n	800c9ca <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c9c6:	f000 fb55 	bl	800d074 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c9ca:	4b1d      	ldr	r3, [pc, #116]	; (800ca40 <xTaskResumeAll+0x134>)
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d010      	beq.n	800c9f8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c9d6:	f000 f847 	bl	800ca68 <xTaskIncrementTick>
 800c9da:	4603      	mov	r3, r0
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d002      	beq.n	800c9e6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c9e0:	4b16      	ldr	r3, [pc, #88]	; (800ca3c <xTaskResumeAll+0x130>)
 800c9e2:	2201      	movs	r2, #1
 800c9e4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	3b01      	subs	r3, #1
 800c9ea:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d1f1      	bne.n	800c9d6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c9f2:	4b13      	ldr	r3, [pc, #76]	; (800ca40 <xTaskResumeAll+0x134>)
 800c9f4:	2200      	movs	r2, #0
 800c9f6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c9f8:	4b10      	ldr	r3, [pc, #64]	; (800ca3c <xTaskResumeAll+0x130>)
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d009      	beq.n	800ca14 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ca00:	2301      	movs	r3, #1
 800ca02:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ca04:	4b0f      	ldr	r3, [pc, #60]	; (800ca44 <xTaskResumeAll+0x138>)
 800ca06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca0a:	601a      	str	r2, [r3, #0]
 800ca0c:	f3bf 8f4f 	dsb	sy
 800ca10:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ca14:	f001 f8d6 	bl	800dbc4 <vPortExitCritical>

	return xAlreadyYielded;
 800ca18:	68bb      	ldr	r3, [r7, #8]
}
 800ca1a:	4618      	mov	r0, r3
 800ca1c:	3710      	adds	r7, #16
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	bd80      	pop	{r7, pc}
 800ca22:	bf00      	nop
 800ca24:	20001074 	.word	0x20001074
 800ca28:	2000104c 	.word	0x2000104c
 800ca2c:	2000100c 	.word	0x2000100c
 800ca30:	20001054 	.word	0x20001054
 800ca34:	20000b7c 	.word	0x20000b7c
 800ca38:	20000b78 	.word	0x20000b78
 800ca3c:	20001060 	.word	0x20001060
 800ca40:	2000105c 	.word	0x2000105c
 800ca44:	e000ed04 	.word	0xe000ed04

0800ca48 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ca48:	b480      	push	{r7}
 800ca4a:	b083      	sub	sp, #12
 800ca4c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ca4e:	4b05      	ldr	r3, [pc, #20]	; (800ca64 <xTaskGetTickCount+0x1c>)
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ca54:	687b      	ldr	r3, [r7, #4]
}
 800ca56:	4618      	mov	r0, r3
 800ca58:	370c      	adds	r7, #12
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca60:	4770      	bx	lr
 800ca62:	bf00      	nop
 800ca64:	20001050 	.word	0x20001050

0800ca68 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ca68:	b580      	push	{r7, lr}
 800ca6a:	b086      	sub	sp, #24
 800ca6c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ca6e:	2300      	movs	r3, #0
 800ca70:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ca72:	4b4f      	ldr	r3, [pc, #316]	; (800cbb0 <xTaskIncrementTick+0x148>)
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	f040 808f 	bne.w	800cb9a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ca7c:	4b4d      	ldr	r3, [pc, #308]	; (800cbb4 <xTaskIncrementTick+0x14c>)
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	3301      	adds	r3, #1
 800ca82:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ca84:	4a4b      	ldr	r2, [pc, #300]	; (800cbb4 <xTaskIncrementTick+0x14c>)
 800ca86:	693b      	ldr	r3, [r7, #16]
 800ca88:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ca8a:	693b      	ldr	r3, [r7, #16]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d120      	bne.n	800cad2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ca90:	4b49      	ldr	r3, [pc, #292]	; (800cbb8 <xTaskIncrementTick+0x150>)
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d00a      	beq.n	800cab0 <xTaskIncrementTick+0x48>
	__asm volatile
 800ca9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca9e:	f383 8811 	msr	BASEPRI, r3
 800caa2:	f3bf 8f6f 	isb	sy
 800caa6:	f3bf 8f4f 	dsb	sy
 800caaa:	603b      	str	r3, [r7, #0]
}
 800caac:	bf00      	nop
 800caae:	e7fe      	b.n	800caae <xTaskIncrementTick+0x46>
 800cab0:	4b41      	ldr	r3, [pc, #260]	; (800cbb8 <xTaskIncrementTick+0x150>)
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	60fb      	str	r3, [r7, #12]
 800cab6:	4b41      	ldr	r3, [pc, #260]	; (800cbbc <xTaskIncrementTick+0x154>)
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	4a3f      	ldr	r2, [pc, #252]	; (800cbb8 <xTaskIncrementTick+0x150>)
 800cabc:	6013      	str	r3, [r2, #0]
 800cabe:	4a3f      	ldr	r2, [pc, #252]	; (800cbbc <xTaskIncrementTick+0x154>)
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	6013      	str	r3, [r2, #0]
 800cac4:	4b3e      	ldr	r3, [pc, #248]	; (800cbc0 <xTaskIncrementTick+0x158>)
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	3301      	adds	r3, #1
 800caca:	4a3d      	ldr	r2, [pc, #244]	; (800cbc0 <xTaskIncrementTick+0x158>)
 800cacc:	6013      	str	r3, [r2, #0]
 800cace:	f000 fad1 	bl	800d074 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cad2:	4b3c      	ldr	r3, [pc, #240]	; (800cbc4 <xTaskIncrementTick+0x15c>)
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	693a      	ldr	r2, [r7, #16]
 800cad8:	429a      	cmp	r2, r3
 800cada:	d349      	bcc.n	800cb70 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cadc:	4b36      	ldr	r3, [pc, #216]	; (800cbb8 <xTaskIncrementTick+0x150>)
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d104      	bne.n	800caf0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cae6:	4b37      	ldr	r3, [pc, #220]	; (800cbc4 <xTaskIncrementTick+0x15c>)
 800cae8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800caec:	601a      	str	r2, [r3, #0]
					break;
 800caee:	e03f      	b.n	800cb70 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800caf0:	4b31      	ldr	r3, [pc, #196]	; (800cbb8 <xTaskIncrementTick+0x150>)
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	68db      	ldr	r3, [r3, #12]
 800caf6:	68db      	ldr	r3, [r3, #12]
 800caf8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	685b      	ldr	r3, [r3, #4]
 800cafe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cb00:	693a      	ldr	r2, [r7, #16]
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	429a      	cmp	r2, r3
 800cb06:	d203      	bcs.n	800cb10 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800cb08:	4a2e      	ldr	r2, [pc, #184]	; (800cbc4 <xTaskIncrementTick+0x15c>)
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800cb0e:	e02f      	b.n	800cb70 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cb10:	68bb      	ldr	r3, [r7, #8]
 800cb12:	3304      	adds	r3, #4
 800cb14:	4618      	mov	r0, r3
 800cb16:	f7fe fedf 	bl	800b8d8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d004      	beq.n	800cb2c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cb22:	68bb      	ldr	r3, [r7, #8]
 800cb24:	3318      	adds	r3, #24
 800cb26:	4618      	mov	r0, r3
 800cb28:	f7fe fed6 	bl	800b8d8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800cb2c:	68bb      	ldr	r3, [r7, #8]
 800cb2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb30:	4b25      	ldr	r3, [pc, #148]	; (800cbc8 <xTaskIncrementTick+0x160>)
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	429a      	cmp	r2, r3
 800cb36:	d903      	bls.n	800cb40 <xTaskIncrementTick+0xd8>
 800cb38:	68bb      	ldr	r3, [r7, #8]
 800cb3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb3c:	4a22      	ldr	r2, [pc, #136]	; (800cbc8 <xTaskIncrementTick+0x160>)
 800cb3e:	6013      	str	r3, [r2, #0]
 800cb40:	68bb      	ldr	r3, [r7, #8]
 800cb42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb44:	4613      	mov	r3, r2
 800cb46:	009b      	lsls	r3, r3, #2
 800cb48:	4413      	add	r3, r2
 800cb4a:	009b      	lsls	r3, r3, #2
 800cb4c:	4a1f      	ldr	r2, [pc, #124]	; (800cbcc <xTaskIncrementTick+0x164>)
 800cb4e:	441a      	add	r2, r3
 800cb50:	68bb      	ldr	r3, [r7, #8]
 800cb52:	3304      	adds	r3, #4
 800cb54:	4619      	mov	r1, r3
 800cb56:	4610      	mov	r0, r2
 800cb58:	f7fe fe61 	bl	800b81e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cb5c:	68bb      	ldr	r3, [r7, #8]
 800cb5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb60:	4b1b      	ldr	r3, [pc, #108]	; (800cbd0 <xTaskIncrementTick+0x168>)
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb66:	429a      	cmp	r2, r3
 800cb68:	d3b8      	bcc.n	800cadc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800cb6a:	2301      	movs	r3, #1
 800cb6c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cb6e:	e7b5      	b.n	800cadc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cb70:	4b17      	ldr	r3, [pc, #92]	; (800cbd0 <xTaskIncrementTick+0x168>)
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb76:	4915      	ldr	r1, [pc, #84]	; (800cbcc <xTaskIncrementTick+0x164>)
 800cb78:	4613      	mov	r3, r2
 800cb7a:	009b      	lsls	r3, r3, #2
 800cb7c:	4413      	add	r3, r2
 800cb7e:	009b      	lsls	r3, r3, #2
 800cb80:	440b      	add	r3, r1
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	2b01      	cmp	r3, #1
 800cb86:	d901      	bls.n	800cb8c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800cb88:	2301      	movs	r3, #1
 800cb8a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800cb8c:	4b11      	ldr	r3, [pc, #68]	; (800cbd4 <xTaskIncrementTick+0x16c>)
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d007      	beq.n	800cba4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800cb94:	2301      	movs	r3, #1
 800cb96:	617b      	str	r3, [r7, #20]
 800cb98:	e004      	b.n	800cba4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800cb9a:	4b0f      	ldr	r3, [pc, #60]	; (800cbd8 <xTaskIncrementTick+0x170>)
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	3301      	adds	r3, #1
 800cba0:	4a0d      	ldr	r2, [pc, #52]	; (800cbd8 <xTaskIncrementTick+0x170>)
 800cba2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800cba4:	697b      	ldr	r3, [r7, #20]
}
 800cba6:	4618      	mov	r0, r3
 800cba8:	3718      	adds	r7, #24
 800cbaa:	46bd      	mov	sp, r7
 800cbac:	bd80      	pop	{r7, pc}
 800cbae:	bf00      	nop
 800cbb0:	20001074 	.word	0x20001074
 800cbb4:	20001050 	.word	0x20001050
 800cbb8:	20001004 	.word	0x20001004
 800cbbc:	20001008 	.word	0x20001008
 800cbc0:	20001064 	.word	0x20001064
 800cbc4:	2000106c 	.word	0x2000106c
 800cbc8:	20001054 	.word	0x20001054
 800cbcc:	20000b7c 	.word	0x20000b7c
 800cbd0:	20000b78 	.word	0x20000b78
 800cbd4:	20001060 	.word	0x20001060
 800cbd8:	2000105c 	.word	0x2000105c

0800cbdc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cbdc:	b480      	push	{r7}
 800cbde:	b085      	sub	sp, #20
 800cbe0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cbe2:	4b28      	ldr	r3, [pc, #160]	; (800cc84 <vTaskSwitchContext+0xa8>)
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d003      	beq.n	800cbf2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cbea:	4b27      	ldr	r3, [pc, #156]	; (800cc88 <vTaskSwitchContext+0xac>)
 800cbec:	2201      	movs	r2, #1
 800cbee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cbf0:	e041      	b.n	800cc76 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800cbf2:	4b25      	ldr	r3, [pc, #148]	; (800cc88 <vTaskSwitchContext+0xac>)
 800cbf4:	2200      	movs	r2, #0
 800cbf6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbf8:	4b24      	ldr	r3, [pc, #144]	; (800cc8c <vTaskSwitchContext+0xb0>)
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	60fb      	str	r3, [r7, #12]
 800cbfe:	e010      	b.n	800cc22 <vTaskSwitchContext+0x46>
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d10a      	bne.n	800cc1c <vTaskSwitchContext+0x40>
	__asm volatile
 800cc06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc0a:	f383 8811 	msr	BASEPRI, r3
 800cc0e:	f3bf 8f6f 	isb	sy
 800cc12:	f3bf 8f4f 	dsb	sy
 800cc16:	607b      	str	r3, [r7, #4]
}
 800cc18:	bf00      	nop
 800cc1a:	e7fe      	b.n	800cc1a <vTaskSwitchContext+0x3e>
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	3b01      	subs	r3, #1
 800cc20:	60fb      	str	r3, [r7, #12]
 800cc22:	491b      	ldr	r1, [pc, #108]	; (800cc90 <vTaskSwitchContext+0xb4>)
 800cc24:	68fa      	ldr	r2, [r7, #12]
 800cc26:	4613      	mov	r3, r2
 800cc28:	009b      	lsls	r3, r3, #2
 800cc2a:	4413      	add	r3, r2
 800cc2c:	009b      	lsls	r3, r3, #2
 800cc2e:	440b      	add	r3, r1
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d0e4      	beq.n	800cc00 <vTaskSwitchContext+0x24>
 800cc36:	68fa      	ldr	r2, [r7, #12]
 800cc38:	4613      	mov	r3, r2
 800cc3a:	009b      	lsls	r3, r3, #2
 800cc3c:	4413      	add	r3, r2
 800cc3e:	009b      	lsls	r3, r3, #2
 800cc40:	4a13      	ldr	r2, [pc, #76]	; (800cc90 <vTaskSwitchContext+0xb4>)
 800cc42:	4413      	add	r3, r2
 800cc44:	60bb      	str	r3, [r7, #8]
 800cc46:	68bb      	ldr	r3, [r7, #8]
 800cc48:	685b      	ldr	r3, [r3, #4]
 800cc4a:	685a      	ldr	r2, [r3, #4]
 800cc4c:	68bb      	ldr	r3, [r7, #8]
 800cc4e:	605a      	str	r2, [r3, #4]
 800cc50:	68bb      	ldr	r3, [r7, #8]
 800cc52:	685a      	ldr	r2, [r3, #4]
 800cc54:	68bb      	ldr	r3, [r7, #8]
 800cc56:	3308      	adds	r3, #8
 800cc58:	429a      	cmp	r2, r3
 800cc5a:	d104      	bne.n	800cc66 <vTaskSwitchContext+0x8a>
 800cc5c:	68bb      	ldr	r3, [r7, #8]
 800cc5e:	685b      	ldr	r3, [r3, #4]
 800cc60:	685a      	ldr	r2, [r3, #4]
 800cc62:	68bb      	ldr	r3, [r7, #8]
 800cc64:	605a      	str	r2, [r3, #4]
 800cc66:	68bb      	ldr	r3, [r7, #8]
 800cc68:	685b      	ldr	r3, [r3, #4]
 800cc6a:	68db      	ldr	r3, [r3, #12]
 800cc6c:	4a09      	ldr	r2, [pc, #36]	; (800cc94 <vTaskSwitchContext+0xb8>)
 800cc6e:	6013      	str	r3, [r2, #0]
 800cc70:	4a06      	ldr	r2, [pc, #24]	; (800cc8c <vTaskSwitchContext+0xb0>)
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	6013      	str	r3, [r2, #0]
}
 800cc76:	bf00      	nop
 800cc78:	3714      	adds	r7, #20
 800cc7a:	46bd      	mov	sp, r7
 800cc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc80:	4770      	bx	lr
 800cc82:	bf00      	nop
 800cc84:	20001074 	.word	0x20001074
 800cc88:	20001060 	.word	0x20001060
 800cc8c:	20001054 	.word	0x20001054
 800cc90:	20000b7c 	.word	0x20000b7c
 800cc94:	20000b78 	.word	0x20000b78

0800cc98 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cc98:	b580      	push	{r7, lr}
 800cc9a:	b084      	sub	sp, #16
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]
 800cca0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d10a      	bne.n	800ccbe <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800cca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccac:	f383 8811 	msr	BASEPRI, r3
 800ccb0:	f3bf 8f6f 	isb	sy
 800ccb4:	f3bf 8f4f 	dsb	sy
 800ccb8:	60fb      	str	r3, [r7, #12]
}
 800ccba:	bf00      	nop
 800ccbc:	e7fe      	b.n	800ccbc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ccbe:	4b07      	ldr	r3, [pc, #28]	; (800ccdc <vTaskPlaceOnEventList+0x44>)
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	3318      	adds	r3, #24
 800ccc4:	4619      	mov	r1, r3
 800ccc6:	6878      	ldr	r0, [r7, #4]
 800ccc8:	f7fe fdcd 	bl	800b866 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cccc:	2101      	movs	r1, #1
 800ccce:	6838      	ldr	r0, [r7, #0]
 800ccd0:	f000 fa7c 	bl	800d1cc <prvAddCurrentTaskToDelayedList>
}
 800ccd4:	bf00      	nop
 800ccd6:	3710      	adds	r7, #16
 800ccd8:	46bd      	mov	sp, r7
 800ccda:	bd80      	pop	{r7, pc}
 800ccdc:	20000b78 	.word	0x20000b78

0800cce0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cce0:	b580      	push	{r7, lr}
 800cce2:	b086      	sub	sp, #24
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	60f8      	str	r0, [r7, #12]
 800cce8:	60b9      	str	r1, [r7, #8]
 800ccea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d10a      	bne.n	800cd08 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800ccf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccf6:	f383 8811 	msr	BASEPRI, r3
 800ccfa:	f3bf 8f6f 	isb	sy
 800ccfe:	f3bf 8f4f 	dsb	sy
 800cd02:	617b      	str	r3, [r7, #20]
}
 800cd04:	bf00      	nop
 800cd06:	e7fe      	b.n	800cd06 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cd08:	4b0a      	ldr	r3, [pc, #40]	; (800cd34 <vTaskPlaceOnEventListRestricted+0x54>)
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	3318      	adds	r3, #24
 800cd0e:	4619      	mov	r1, r3
 800cd10:	68f8      	ldr	r0, [r7, #12]
 800cd12:	f7fe fd84 	bl	800b81e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d002      	beq.n	800cd22 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800cd1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cd20:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800cd22:	6879      	ldr	r1, [r7, #4]
 800cd24:	68b8      	ldr	r0, [r7, #8]
 800cd26:	f000 fa51 	bl	800d1cc <prvAddCurrentTaskToDelayedList>
	}
 800cd2a:	bf00      	nop
 800cd2c:	3718      	adds	r7, #24
 800cd2e:	46bd      	mov	sp, r7
 800cd30:	bd80      	pop	{r7, pc}
 800cd32:	bf00      	nop
 800cd34:	20000b78 	.word	0x20000b78

0800cd38 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b086      	sub	sp, #24
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	68db      	ldr	r3, [r3, #12]
 800cd44:	68db      	ldr	r3, [r3, #12]
 800cd46:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800cd48:	693b      	ldr	r3, [r7, #16]
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d10a      	bne.n	800cd64 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800cd4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd52:	f383 8811 	msr	BASEPRI, r3
 800cd56:	f3bf 8f6f 	isb	sy
 800cd5a:	f3bf 8f4f 	dsb	sy
 800cd5e:	60fb      	str	r3, [r7, #12]
}
 800cd60:	bf00      	nop
 800cd62:	e7fe      	b.n	800cd62 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800cd64:	693b      	ldr	r3, [r7, #16]
 800cd66:	3318      	adds	r3, #24
 800cd68:	4618      	mov	r0, r3
 800cd6a:	f7fe fdb5 	bl	800b8d8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cd6e:	4b1e      	ldr	r3, [pc, #120]	; (800cde8 <xTaskRemoveFromEventList+0xb0>)
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d11d      	bne.n	800cdb2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cd76:	693b      	ldr	r3, [r7, #16]
 800cd78:	3304      	adds	r3, #4
 800cd7a:	4618      	mov	r0, r3
 800cd7c:	f7fe fdac 	bl	800b8d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800cd80:	693b      	ldr	r3, [r7, #16]
 800cd82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd84:	4b19      	ldr	r3, [pc, #100]	; (800cdec <xTaskRemoveFromEventList+0xb4>)
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	429a      	cmp	r2, r3
 800cd8a:	d903      	bls.n	800cd94 <xTaskRemoveFromEventList+0x5c>
 800cd8c:	693b      	ldr	r3, [r7, #16]
 800cd8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd90:	4a16      	ldr	r2, [pc, #88]	; (800cdec <xTaskRemoveFromEventList+0xb4>)
 800cd92:	6013      	str	r3, [r2, #0]
 800cd94:	693b      	ldr	r3, [r7, #16]
 800cd96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd98:	4613      	mov	r3, r2
 800cd9a:	009b      	lsls	r3, r3, #2
 800cd9c:	4413      	add	r3, r2
 800cd9e:	009b      	lsls	r3, r3, #2
 800cda0:	4a13      	ldr	r2, [pc, #76]	; (800cdf0 <xTaskRemoveFromEventList+0xb8>)
 800cda2:	441a      	add	r2, r3
 800cda4:	693b      	ldr	r3, [r7, #16]
 800cda6:	3304      	adds	r3, #4
 800cda8:	4619      	mov	r1, r3
 800cdaa:	4610      	mov	r0, r2
 800cdac:	f7fe fd37 	bl	800b81e <vListInsertEnd>
 800cdb0:	e005      	b.n	800cdbe <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cdb2:	693b      	ldr	r3, [r7, #16]
 800cdb4:	3318      	adds	r3, #24
 800cdb6:	4619      	mov	r1, r3
 800cdb8:	480e      	ldr	r0, [pc, #56]	; (800cdf4 <xTaskRemoveFromEventList+0xbc>)
 800cdba:	f7fe fd30 	bl	800b81e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cdbe:	693b      	ldr	r3, [r7, #16]
 800cdc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdc2:	4b0d      	ldr	r3, [pc, #52]	; (800cdf8 <xTaskRemoveFromEventList+0xc0>)
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdc8:	429a      	cmp	r2, r3
 800cdca:	d905      	bls.n	800cdd8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cdcc:	2301      	movs	r3, #1
 800cdce:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cdd0:	4b0a      	ldr	r3, [pc, #40]	; (800cdfc <xTaskRemoveFromEventList+0xc4>)
 800cdd2:	2201      	movs	r2, #1
 800cdd4:	601a      	str	r2, [r3, #0]
 800cdd6:	e001      	b.n	800cddc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800cdd8:	2300      	movs	r3, #0
 800cdda:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800cddc:	697b      	ldr	r3, [r7, #20]
}
 800cdde:	4618      	mov	r0, r3
 800cde0:	3718      	adds	r7, #24
 800cde2:	46bd      	mov	sp, r7
 800cde4:	bd80      	pop	{r7, pc}
 800cde6:	bf00      	nop
 800cde8:	20001074 	.word	0x20001074
 800cdec:	20001054 	.word	0x20001054
 800cdf0:	20000b7c 	.word	0x20000b7c
 800cdf4:	2000100c 	.word	0x2000100c
 800cdf8:	20000b78 	.word	0x20000b78
 800cdfc:	20001060 	.word	0x20001060

0800ce00 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ce00:	b480      	push	{r7}
 800ce02:	b083      	sub	sp, #12
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ce08:	4b06      	ldr	r3, [pc, #24]	; (800ce24 <vTaskInternalSetTimeOutState+0x24>)
 800ce0a:	681a      	ldr	r2, [r3, #0]
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ce10:	4b05      	ldr	r3, [pc, #20]	; (800ce28 <vTaskInternalSetTimeOutState+0x28>)
 800ce12:	681a      	ldr	r2, [r3, #0]
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	605a      	str	r2, [r3, #4]
}
 800ce18:	bf00      	nop
 800ce1a:	370c      	adds	r7, #12
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce22:	4770      	bx	lr
 800ce24:	20001064 	.word	0x20001064
 800ce28:	20001050 	.word	0x20001050

0800ce2c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b088      	sub	sp, #32
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	6078      	str	r0, [r7, #4]
 800ce34:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d10a      	bne.n	800ce52 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800ce3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce40:	f383 8811 	msr	BASEPRI, r3
 800ce44:	f3bf 8f6f 	isb	sy
 800ce48:	f3bf 8f4f 	dsb	sy
 800ce4c:	613b      	str	r3, [r7, #16]
}
 800ce4e:	bf00      	nop
 800ce50:	e7fe      	b.n	800ce50 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ce52:	683b      	ldr	r3, [r7, #0]
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d10a      	bne.n	800ce6e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800ce58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce5c:	f383 8811 	msr	BASEPRI, r3
 800ce60:	f3bf 8f6f 	isb	sy
 800ce64:	f3bf 8f4f 	dsb	sy
 800ce68:	60fb      	str	r3, [r7, #12]
}
 800ce6a:	bf00      	nop
 800ce6c:	e7fe      	b.n	800ce6c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800ce6e:	f000 fe79 	bl	800db64 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ce72:	4b1d      	ldr	r3, [pc, #116]	; (800cee8 <xTaskCheckForTimeOut+0xbc>)
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	685b      	ldr	r3, [r3, #4]
 800ce7c:	69ba      	ldr	r2, [r7, #24]
 800ce7e:	1ad3      	subs	r3, r2, r3
 800ce80:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ce82:	683b      	ldr	r3, [r7, #0]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ce8a:	d102      	bne.n	800ce92 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ce8c:	2300      	movs	r3, #0
 800ce8e:	61fb      	str	r3, [r7, #28]
 800ce90:	e023      	b.n	800ceda <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	681a      	ldr	r2, [r3, #0]
 800ce96:	4b15      	ldr	r3, [pc, #84]	; (800ceec <xTaskCheckForTimeOut+0xc0>)
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	429a      	cmp	r2, r3
 800ce9c:	d007      	beq.n	800ceae <xTaskCheckForTimeOut+0x82>
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	685b      	ldr	r3, [r3, #4]
 800cea2:	69ba      	ldr	r2, [r7, #24]
 800cea4:	429a      	cmp	r2, r3
 800cea6:	d302      	bcc.n	800ceae <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800cea8:	2301      	movs	r3, #1
 800ceaa:	61fb      	str	r3, [r7, #28]
 800ceac:	e015      	b.n	800ceda <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	697a      	ldr	r2, [r7, #20]
 800ceb4:	429a      	cmp	r2, r3
 800ceb6:	d20b      	bcs.n	800ced0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ceb8:	683b      	ldr	r3, [r7, #0]
 800ceba:	681a      	ldr	r2, [r3, #0]
 800cebc:	697b      	ldr	r3, [r7, #20]
 800cebe:	1ad2      	subs	r2, r2, r3
 800cec0:	683b      	ldr	r3, [r7, #0]
 800cec2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800cec4:	6878      	ldr	r0, [r7, #4]
 800cec6:	f7ff ff9b 	bl	800ce00 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ceca:	2300      	movs	r3, #0
 800cecc:	61fb      	str	r3, [r7, #28]
 800cece:	e004      	b.n	800ceda <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800ced0:	683b      	ldr	r3, [r7, #0]
 800ced2:	2200      	movs	r2, #0
 800ced4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ced6:	2301      	movs	r3, #1
 800ced8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ceda:	f000 fe73 	bl	800dbc4 <vPortExitCritical>

	return xReturn;
 800cede:	69fb      	ldr	r3, [r7, #28]
}
 800cee0:	4618      	mov	r0, r3
 800cee2:	3720      	adds	r7, #32
 800cee4:	46bd      	mov	sp, r7
 800cee6:	bd80      	pop	{r7, pc}
 800cee8:	20001050 	.word	0x20001050
 800ceec:	20001064 	.word	0x20001064

0800cef0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800cef0:	b480      	push	{r7}
 800cef2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800cef4:	4b03      	ldr	r3, [pc, #12]	; (800cf04 <vTaskMissedYield+0x14>)
 800cef6:	2201      	movs	r2, #1
 800cef8:	601a      	str	r2, [r3, #0]
}
 800cefa:	bf00      	nop
 800cefc:	46bd      	mov	sp, r7
 800cefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf02:	4770      	bx	lr
 800cf04:	20001060 	.word	0x20001060

0800cf08 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800cf08:	b580      	push	{r7, lr}
 800cf0a:	b082      	sub	sp, #8
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800cf10:	f000 f852 	bl	800cfb8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800cf14:	4b06      	ldr	r3, [pc, #24]	; (800cf30 <prvIdleTask+0x28>)
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	2b01      	cmp	r3, #1
 800cf1a:	d9f9      	bls.n	800cf10 <prvIdleTask+0x8>
			{
				taskYIELD();
 800cf1c:	4b05      	ldr	r3, [pc, #20]	; (800cf34 <prvIdleTask+0x2c>)
 800cf1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf22:	601a      	str	r2, [r3, #0]
 800cf24:	f3bf 8f4f 	dsb	sy
 800cf28:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800cf2c:	e7f0      	b.n	800cf10 <prvIdleTask+0x8>
 800cf2e:	bf00      	nop
 800cf30:	20000b7c 	.word	0x20000b7c
 800cf34:	e000ed04 	.word	0xe000ed04

0800cf38 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cf38:	b580      	push	{r7, lr}
 800cf3a:	b082      	sub	sp, #8
 800cf3c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cf3e:	2300      	movs	r3, #0
 800cf40:	607b      	str	r3, [r7, #4]
 800cf42:	e00c      	b.n	800cf5e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cf44:	687a      	ldr	r2, [r7, #4]
 800cf46:	4613      	mov	r3, r2
 800cf48:	009b      	lsls	r3, r3, #2
 800cf4a:	4413      	add	r3, r2
 800cf4c:	009b      	lsls	r3, r3, #2
 800cf4e:	4a12      	ldr	r2, [pc, #72]	; (800cf98 <prvInitialiseTaskLists+0x60>)
 800cf50:	4413      	add	r3, r2
 800cf52:	4618      	mov	r0, r3
 800cf54:	f7fe fc36 	bl	800b7c4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	3301      	adds	r3, #1
 800cf5c:	607b      	str	r3, [r7, #4]
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	2b37      	cmp	r3, #55	; 0x37
 800cf62:	d9ef      	bls.n	800cf44 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cf64:	480d      	ldr	r0, [pc, #52]	; (800cf9c <prvInitialiseTaskLists+0x64>)
 800cf66:	f7fe fc2d 	bl	800b7c4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cf6a:	480d      	ldr	r0, [pc, #52]	; (800cfa0 <prvInitialiseTaskLists+0x68>)
 800cf6c:	f7fe fc2a 	bl	800b7c4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cf70:	480c      	ldr	r0, [pc, #48]	; (800cfa4 <prvInitialiseTaskLists+0x6c>)
 800cf72:	f7fe fc27 	bl	800b7c4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cf76:	480c      	ldr	r0, [pc, #48]	; (800cfa8 <prvInitialiseTaskLists+0x70>)
 800cf78:	f7fe fc24 	bl	800b7c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800cf7c:	480b      	ldr	r0, [pc, #44]	; (800cfac <prvInitialiseTaskLists+0x74>)
 800cf7e:	f7fe fc21 	bl	800b7c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cf82:	4b0b      	ldr	r3, [pc, #44]	; (800cfb0 <prvInitialiseTaskLists+0x78>)
 800cf84:	4a05      	ldr	r2, [pc, #20]	; (800cf9c <prvInitialiseTaskLists+0x64>)
 800cf86:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cf88:	4b0a      	ldr	r3, [pc, #40]	; (800cfb4 <prvInitialiseTaskLists+0x7c>)
 800cf8a:	4a05      	ldr	r2, [pc, #20]	; (800cfa0 <prvInitialiseTaskLists+0x68>)
 800cf8c:	601a      	str	r2, [r3, #0]
}
 800cf8e:	bf00      	nop
 800cf90:	3708      	adds	r7, #8
 800cf92:	46bd      	mov	sp, r7
 800cf94:	bd80      	pop	{r7, pc}
 800cf96:	bf00      	nop
 800cf98:	20000b7c 	.word	0x20000b7c
 800cf9c:	20000fdc 	.word	0x20000fdc
 800cfa0:	20000ff0 	.word	0x20000ff0
 800cfa4:	2000100c 	.word	0x2000100c
 800cfa8:	20001020 	.word	0x20001020
 800cfac:	20001038 	.word	0x20001038
 800cfb0:	20001004 	.word	0x20001004
 800cfb4:	20001008 	.word	0x20001008

0800cfb8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cfb8:	b580      	push	{r7, lr}
 800cfba:	b082      	sub	sp, #8
 800cfbc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cfbe:	e019      	b.n	800cff4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cfc0:	f000 fdd0 	bl	800db64 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cfc4:	4b10      	ldr	r3, [pc, #64]	; (800d008 <prvCheckTasksWaitingTermination+0x50>)
 800cfc6:	68db      	ldr	r3, [r3, #12]
 800cfc8:	68db      	ldr	r3, [r3, #12]
 800cfca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	3304      	adds	r3, #4
 800cfd0:	4618      	mov	r0, r3
 800cfd2:	f7fe fc81 	bl	800b8d8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cfd6:	4b0d      	ldr	r3, [pc, #52]	; (800d00c <prvCheckTasksWaitingTermination+0x54>)
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	3b01      	subs	r3, #1
 800cfdc:	4a0b      	ldr	r2, [pc, #44]	; (800d00c <prvCheckTasksWaitingTermination+0x54>)
 800cfde:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cfe0:	4b0b      	ldr	r3, [pc, #44]	; (800d010 <prvCheckTasksWaitingTermination+0x58>)
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	3b01      	subs	r3, #1
 800cfe6:	4a0a      	ldr	r2, [pc, #40]	; (800d010 <prvCheckTasksWaitingTermination+0x58>)
 800cfe8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cfea:	f000 fdeb 	bl	800dbc4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cfee:	6878      	ldr	r0, [r7, #4]
 800cff0:	f000 f810 	bl	800d014 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cff4:	4b06      	ldr	r3, [pc, #24]	; (800d010 <prvCheckTasksWaitingTermination+0x58>)
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d1e1      	bne.n	800cfc0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cffc:	bf00      	nop
 800cffe:	bf00      	nop
 800d000:	3708      	adds	r7, #8
 800d002:	46bd      	mov	sp, r7
 800d004:	bd80      	pop	{r7, pc}
 800d006:	bf00      	nop
 800d008:	20001020 	.word	0x20001020
 800d00c:	2000104c 	.word	0x2000104c
 800d010:	20001034 	.word	0x20001034

0800d014 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d014:	b580      	push	{r7, lr}
 800d016:	b084      	sub	sp, #16
 800d018:	af00      	add	r7, sp, #0
 800d01a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800d022:	2b00      	cmp	r3, #0
 800d024:	d108      	bne.n	800d038 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d02a:	4618      	mov	r0, r3
 800d02c:	f000 ff88 	bl	800df40 <vPortFree>
				vPortFree( pxTCB );
 800d030:	6878      	ldr	r0, [r7, #4]
 800d032:	f000 ff85 	bl	800df40 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d036:	e018      	b.n	800d06a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800d03e:	2b01      	cmp	r3, #1
 800d040:	d103      	bne.n	800d04a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800d042:	6878      	ldr	r0, [r7, #4]
 800d044:	f000 ff7c 	bl	800df40 <vPortFree>
	}
 800d048:	e00f      	b.n	800d06a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800d050:	2b02      	cmp	r3, #2
 800d052:	d00a      	beq.n	800d06a <prvDeleteTCB+0x56>
	__asm volatile
 800d054:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d058:	f383 8811 	msr	BASEPRI, r3
 800d05c:	f3bf 8f6f 	isb	sy
 800d060:	f3bf 8f4f 	dsb	sy
 800d064:	60fb      	str	r3, [r7, #12]
}
 800d066:	bf00      	nop
 800d068:	e7fe      	b.n	800d068 <prvDeleteTCB+0x54>
	}
 800d06a:	bf00      	nop
 800d06c:	3710      	adds	r7, #16
 800d06e:	46bd      	mov	sp, r7
 800d070:	bd80      	pop	{r7, pc}
	...

0800d074 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d074:	b480      	push	{r7}
 800d076:	b083      	sub	sp, #12
 800d078:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d07a:	4b0c      	ldr	r3, [pc, #48]	; (800d0ac <prvResetNextTaskUnblockTime+0x38>)
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	2b00      	cmp	r3, #0
 800d082:	d104      	bne.n	800d08e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d084:	4b0a      	ldr	r3, [pc, #40]	; (800d0b0 <prvResetNextTaskUnblockTime+0x3c>)
 800d086:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d08a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d08c:	e008      	b.n	800d0a0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d08e:	4b07      	ldr	r3, [pc, #28]	; (800d0ac <prvResetNextTaskUnblockTime+0x38>)
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	68db      	ldr	r3, [r3, #12]
 800d094:	68db      	ldr	r3, [r3, #12]
 800d096:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	685b      	ldr	r3, [r3, #4]
 800d09c:	4a04      	ldr	r2, [pc, #16]	; (800d0b0 <prvResetNextTaskUnblockTime+0x3c>)
 800d09e:	6013      	str	r3, [r2, #0]
}
 800d0a0:	bf00      	nop
 800d0a2:	370c      	adds	r7, #12
 800d0a4:	46bd      	mov	sp, r7
 800d0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0aa:	4770      	bx	lr
 800d0ac:	20001004 	.word	0x20001004
 800d0b0:	2000106c 	.word	0x2000106c

0800d0b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d0b4:	b480      	push	{r7}
 800d0b6:	b083      	sub	sp, #12
 800d0b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d0ba:	4b0b      	ldr	r3, [pc, #44]	; (800d0e8 <xTaskGetSchedulerState+0x34>)
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d102      	bne.n	800d0c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d0c2:	2301      	movs	r3, #1
 800d0c4:	607b      	str	r3, [r7, #4]
 800d0c6:	e008      	b.n	800d0da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d0c8:	4b08      	ldr	r3, [pc, #32]	; (800d0ec <xTaskGetSchedulerState+0x38>)
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d102      	bne.n	800d0d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d0d0:	2302      	movs	r3, #2
 800d0d2:	607b      	str	r3, [r7, #4]
 800d0d4:	e001      	b.n	800d0da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d0da:	687b      	ldr	r3, [r7, #4]
	}
 800d0dc:	4618      	mov	r0, r3
 800d0de:	370c      	adds	r7, #12
 800d0e0:	46bd      	mov	sp, r7
 800d0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e6:	4770      	bx	lr
 800d0e8:	20001058 	.word	0x20001058
 800d0ec:	20001074 	.word	0x20001074

0800d0f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d0f0:	b580      	push	{r7, lr}
 800d0f2:	b086      	sub	sp, #24
 800d0f4:	af00      	add	r7, sp, #0
 800d0f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	2b00      	cmp	r3, #0
 800d104:	d056      	beq.n	800d1b4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d106:	4b2e      	ldr	r3, [pc, #184]	; (800d1c0 <xTaskPriorityDisinherit+0xd0>)
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	693a      	ldr	r2, [r7, #16]
 800d10c:	429a      	cmp	r2, r3
 800d10e:	d00a      	beq.n	800d126 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800d110:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d114:	f383 8811 	msr	BASEPRI, r3
 800d118:	f3bf 8f6f 	isb	sy
 800d11c:	f3bf 8f4f 	dsb	sy
 800d120:	60fb      	str	r3, [r7, #12]
}
 800d122:	bf00      	nop
 800d124:	e7fe      	b.n	800d124 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d126:	693b      	ldr	r3, [r7, #16]
 800d128:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d10a      	bne.n	800d144 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800d12e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d132:	f383 8811 	msr	BASEPRI, r3
 800d136:	f3bf 8f6f 	isb	sy
 800d13a:	f3bf 8f4f 	dsb	sy
 800d13e:	60bb      	str	r3, [r7, #8]
}
 800d140:	bf00      	nop
 800d142:	e7fe      	b.n	800d142 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800d144:	693b      	ldr	r3, [r7, #16]
 800d146:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d148:	1e5a      	subs	r2, r3, #1
 800d14a:	693b      	ldr	r3, [r7, #16]
 800d14c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d14e:	693b      	ldr	r3, [r7, #16]
 800d150:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d152:	693b      	ldr	r3, [r7, #16]
 800d154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d156:	429a      	cmp	r2, r3
 800d158:	d02c      	beq.n	800d1b4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d15a:	693b      	ldr	r3, [r7, #16]
 800d15c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d128      	bne.n	800d1b4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d162:	693b      	ldr	r3, [r7, #16]
 800d164:	3304      	adds	r3, #4
 800d166:	4618      	mov	r0, r3
 800d168:	f7fe fbb6 	bl	800b8d8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d16c:	693b      	ldr	r3, [r7, #16]
 800d16e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d170:	693b      	ldr	r3, [r7, #16]
 800d172:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d174:	693b      	ldr	r3, [r7, #16]
 800d176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d178:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d17c:	693b      	ldr	r3, [r7, #16]
 800d17e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d180:	693b      	ldr	r3, [r7, #16]
 800d182:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d184:	4b0f      	ldr	r3, [pc, #60]	; (800d1c4 <xTaskPriorityDisinherit+0xd4>)
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	429a      	cmp	r2, r3
 800d18a:	d903      	bls.n	800d194 <xTaskPriorityDisinherit+0xa4>
 800d18c:	693b      	ldr	r3, [r7, #16]
 800d18e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d190:	4a0c      	ldr	r2, [pc, #48]	; (800d1c4 <xTaskPriorityDisinherit+0xd4>)
 800d192:	6013      	str	r3, [r2, #0]
 800d194:	693b      	ldr	r3, [r7, #16]
 800d196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d198:	4613      	mov	r3, r2
 800d19a:	009b      	lsls	r3, r3, #2
 800d19c:	4413      	add	r3, r2
 800d19e:	009b      	lsls	r3, r3, #2
 800d1a0:	4a09      	ldr	r2, [pc, #36]	; (800d1c8 <xTaskPriorityDisinherit+0xd8>)
 800d1a2:	441a      	add	r2, r3
 800d1a4:	693b      	ldr	r3, [r7, #16]
 800d1a6:	3304      	adds	r3, #4
 800d1a8:	4619      	mov	r1, r3
 800d1aa:	4610      	mov	r0, r2
 800d1ac:	f7fe fb37 	bl	800b81e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d1b0:	2301      	movs	r3, #1
 800d1b2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d1b4:	697b      	ldr	r3, [r7, #20]
	}
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	3718      	adds	r7, #24
 800d1ba:	46bd      	mov	sp, r7
 800d1bc:	bd80      	pop	{r7, pc}
 800d1be:	bf00      	nop
 800d1c0:	20000b78 	.word	0x20000b78
 800d1c4:	20001054 	.word	0x20001054
 800d1c8:	20000b7c 	.word	0x20000b7c

0800d1cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d1cc:	b580      	push	{r7, lr}
 800d1ce:	b084      	sub	sp, #16
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	6078      	str	r0, [r7, #4]
 800d1d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d1d6:	4b21      	ldr	r3, [pc, #132]	; (800d25c <prvAddCurrentTaskToDelayedList+0x90>)
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d1dc:	4b20      	ldr	r3, [pc, #128]	; (800d260 <prvAddCurrentTaskToDelayedList+0x94>)
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	3304      	adds	r3, #4
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	f7fe fb78 	bl	800b8d8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d1ee:	d10a      	bne.n	800d206 <prvAddCurrentTaskToDelayedList+0x3a>
 800d1f0:	683b      	ldr	r3, [r7, #0]
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d007      	beq.n	800d206 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d1f6:	4b1a      	ldr	r3, [pc, #104]	; (800d260 <prvAddCurrentTaskToDelayedList+0x94>)
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	3304      	adds	r3, #4
 800d1fc:	4619      	mov	r1, r3
 800d1fe:	4819      	ldr	r0, [pc, #100]	; (800d264 <prvAddCurrentTaskToDelayedList+0x98>)
 800d200:	f7fe fb0d 	bl	800b81e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d204:	e026      	b.n	800d254 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d206:	68fa      	ldr	r2, [r7, #12]
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	4413      	add	r3, r2
 800d20c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d20e:	4b14      	ldr	r3, [pc, #80]	; (800d260 <prvAddCurrentTaskToDelayedList+0x94>)
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	68ba      	ldr	r2, [r7, #8]
 800d214:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d216:	68ba      	ldr	r2, [r7, #8]
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	429a      	cmp	r2, r3
 800d21c:	d209      	bcs.n	800d232 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d21e:	4b12      	ldr	r3, [pc, #72]	; (800d268 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d220:	681a      	ldr	r2, [r3, #0]
 800d222:	4b0f      	ldr	r3, [pc, #60]	; (800d260 <prvAddCurrentTaskToDelayedList+0x94>)
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	3304      	adds	r3, #4
 800d228:	4619      	mov	r1, r3
 800d22a:	4610      	mov	r0, r2
 800d22c:	f7fe fb1b 	bl	800b866 <vListInsert>
}
 800d230:	e010      	b.n	800d254 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d232:	4b0e      	ldr	r3, [pc, #56]	; (800d26c <prvAddCurrentTaskToDelayedList+0xa0>)
 800d234:	681a      	ldr	r2, [r3, #0]
 800d236:	4b0a      	ldr	r3, [pc, #40]	; (800d260 <prvAddCurrentTaskToDelayedList+0x94>)
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	3304      	adds	r3, #4
 800d23c:	4619      	mov	r1, r3
 800d23e:	4610      	mov	r0, r2
 800d240:	f7fe fb11 	bl	800b866 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d244:	4b0a      	ldr	r3, [pc, #40]	; (800d270 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	68ba      	ldr	r2, [r7, #8]
 800d24a:	429a      	cmp	r2, r3
 800d24c:	d202      	bcs.n	800d254 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d24e:	4a08      	ldr	r2, [pc, #32]	; (800d270 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d250:	68bb      	ldr	r3, [r7, #8]
 800d252:	6013      	str	r3, [r2, #0]
}
 800d254:	bf00      	nop
 800d256:	3710      	adds	r7, #16
 800d258:	46bd      	mov	sp, r7
 800d25a:	bd80      	pop	{r7, pc}
 800d25c:	20001050 	.word	0x20001050
 800d260:	20000b78 	.word	0x20000b78
 800d264:	20001038 	.word	0x20001038
 800d268:	20001008 	.word	0x20001008
 800d26c:	20001004 	.word	0x20001004
 800d270:	2000106c 	.word	0x2000106c

0800d274 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d274:	b580      	push	{r7, lr}
 800d276:	b08a      	sub	sp, #40	; 0x28
 800d278:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d27a:	2300      	movs	r3, #0
 800d27c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d27e:	f000 fb07 	bl	800d890 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d282:	4b1c      	ldr	r3, [pc, #112]	; (800d2f4 <xTimerCreateTimerTask+0x80>)
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	2b00      	cmp	r3, #0
 800d288:	d021      	beq.n	800d2ce <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d28a:	2300      	movs	r3, #0
 800d28c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d28e:	2300      	movs	r3, #0
 800d290:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d292:	1d3a      	adds	r2, r7, #4
 800d294:	f107 0108 	add.w	r1, r7, #8
 800d298:	f107 030c 	add.w	r3, r7, #12
 800d29c:	4618      	mov	r0, r3
 800d29e:	f7fe fa77 	bl	800b790 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d2a2:	6879      	ldr	r1, [r7, #4]
 800d2a4:	68bb      	ldr	r3, [r7, #8]
 800d2a6:	68fa      	ldr	r2, [r7, #12]
 800d2a8:	9202      	str	r2, [sp, #8]
 800d2aa:	9301      	str	r3, [sp, #4]
 800d2ac:	2302      	movs	r3, #2
 800d2ae:	9300      	str	r3, [sp, #0]
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	460a      	mov	r2, r1
 800d2b4:	4910      	ldr	r1, [pc, #64]	; (800d2f8 <xTimerCreateTimerTask+0x84>)
 800d2b6:	4811      	ldr	r0, [pc, #68]	; (800d2fc <xTimerCreateTimerTask+0x88>)
 800d2b8:	f7ff f8de 	bl	800c478 <xTaskCreateStatic>
 800d2bc:	4603      	mov	r3, r0
 800d2be:	4a10      	ldr	r2, [pc, #64]	; (800d300 <xTimerCreateTimerTask+0x8c>)
 800d2c0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d2c2:	4b0f      	ldr	r3, [pc, #60]	; (800d300 <xTimerCreateTimerTask+0x8c>)
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d001      	beq.n	800d2ce <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d2ca:	2301      	movs	r3, #1
 800d2cc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d2ce:	697b      	ldr	r3, [r7, #20]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d10a      	bne.n	800d2ea <xTimerCreateTimerTask+0x76>
	__asm volatile
 800d2d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2d8:	f383 8811 	msr	BASEPRI, r3
 800d2dc:	f3bf 8f6f 	isb	sy
 800d2e0:	f3bf 8f4f 	dsb	sy
 800d2e4:	613b      	str	r3, [r7, #16]
}
 800d2e6:	bf00      	nop
 800d2e8:	e7fe      	b.n	800d2e8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d2ea:	697b      	ldr	r3, [r7, #20]
}
 800d2ec:	4618      	mov	r0, r3
 800d2ee:	3718      	adds	r7, #24
 800d2f0:	46bd      	mov	sp, r7
 800d2f2:	bd80      	pop	{r7, pc}
 800d2f4:	200010a8 	.word	0x200010a8
 800d2f8:	0800eb18 	.word	0x0800eb18
 800d2fc:	0800d439 	.word	0x0800d439
 800d300:	200010ac 	.word	0x200010ac

0800d304 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d304:	b580      	push	{r7, lr}
 800d306:	b08a      	sub	sp, #40	; 0x28
 800d308:	af00      	add	r7, sp, #0
 800d30a:	60f8      	str	r0, [r7, #12]
 800d30c:	60b9      	str	r1, [r7, #8]
 800d30e:	607a      	str	r2, [r7, #4]
 800d310:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d312:	2300      	movs	r3, #0
 800d314:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d10a      	bne.n	800d332 <xTimerGenericCommand+0x2e>
	__asm volatile
 800d31c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d320:	f383 8811 	msr	BASEPRI, r3
 800d324:	f3bf 8f6f 	isb	sy
 800d328:	f3bf 8f4f 	dsb	sy
 800d32c:	623b      	str	r3, [r7, #32]
}
 800d32e:	bf00      	nop
 800d330:	e7fe      	b.n	800d330 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d332:	4b1a      	ldr	r3, [pc, #104]	; (800d39c <xTimerGenericCommand+0x98>)
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	2b00      	cmp	r3, #0
 800d338:	d02a      	beq.n	800d390 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d33a:	68bb      	ldr	r3, [r7, #8]
 800d33c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d346:	68bb      	ldr	r3, [r7, #8]
 800d348:	2b05      	cmp	r3, #5
 800d34a:	dc18      	bgt.n	800d37e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d34c:	f7ff feb2 	bl	800d0b4 <xTaskGetSchedulerState>
 800d350:	4603      	mov	r3, r0
 800d352:	2b02      	cmp	r3, #2
 800d354:	d109      	bne.n	800d36a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d356:	4b11      	ldr	r3, [pc, #68]	; (800d39c <xTimerGenericCommand+0x98>)
 800d358:	6818      	ldr	r0, [r3, #0]
 800d35a:	f107 0110 	add.w	r1, r7, #16
 800d35e:	2300      	movs	r3, #0
 800d360:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d362:	f7fe fc21 	bl	800bba8 <xQueueGenericSend>
 800d366:	6278      	str	r0, [r7, #36]	; 0x24
 800d368:	e012      	b.n	800d390 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d36a:	4b0c      	ldr	r3, [pc, #48]	; (800d39c <xTimerGenericCommand+0x98>)
 800d36c:	6818      	ldr	r0, [r3, #0]
 800d36e:	f107 0110 	add.w	r1, r7, #16
 800d372:	2300      	movs	r3, #0
 800d374:	2200      	movs	r2, #0
 800d376:	f7fe fc17 	bl	800bba8 <xQueueGenericSend>
 800d37a:	6278      	str	r0, [r7, #36]	; 0x24
 800d37c:	e008      	b.n	800d390 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d37e:	4b07      	ldr	r3, [pc, #28]	; (800d39c <xTimerGenericCommand+0x98>)
 800d380:	6818      	ldr	r0, [r3, #0]
 800d382:	f107 0110 	add.w	r1, r7, #16
 800d386:	2300      	movs	r3, #0
 800d388:	683a      	ldr	r2, [r7, #0]
 800d38a:	f7fe fd0b 	bl	800bda4 <xQueueGenericSendFromISR>
 800d38e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d392:	4618      	mov	r0, r3
 800d394:	3728      	adds	r7, #40	; 0x28
 800d396:	46bd      	mov	sp, r7
 800d398:	bd80      	pop	{r7, pc}
 800d39a:	bf00      	nop
 800d39c:	200010a8 	.word	0x200010a8

0800d3a0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d3a0:	b580      	push	{r7, lr}
 800d3a2:	b088      	sub	sp, #32
 800d3a4:	af02      	add	r7, sp, #8
 800d3a6:	6078      	str	r0, [r7, #4]
 800d3a8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d3aa:	4b22      	ldr	r3, [pc, #136]	; (800d434 <prvProcessExpiredTimer+0x94>)
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	68db      	ldr	r3, [r3, #12]
 800d3b0:	68db      	ldr	r3, [r3, #12]
 800d3b2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d3b4:	697b      	ldr	r3, [r7, #20]
 800d3b6:	3304      	adds	r3, #4
 800d3b8:	4618      	mov	r0, r3
 800d3ba:	f7fe fa8d 	bl	800b8d8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d3be:	697b      	ldr	r3, [r7, #20]
 800d3c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d3c4:	f003 0304 	and.w	r3, r3, #4
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d022      	beq.n	800d412 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d3cc:	697b      	ldr	r3, [r7, #20]
 800d3ce:	699a      	ldr	r2, [r3, #24]
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	18d1      	adds	r1, r2, r3
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	683a      	ldr	r2, [r7, #0]
 800d3d8:	6978      	ldr	r0, [r7, #20]
 800d3da:	f000 f8d1 	bl	800d580 <prvInsertTimerInActiveList>
 800d3de:	4603      	mov	r3, r0
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d01f      	beq.n	800d424 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d3e4:	2300      	movs	r3, #0
 800d3e6:	9300      	str	r3, [sp, #0]
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	687a      	ldr	r2, [r7, #4]
 800d3ec:	2100      	movs	r1, #0
 800d3ee:	6978      	ldr	r0, [r7, #20]
 800d3f0:	f7ff ff88 	bl	800d304 <xTimerGenericCommand>
 800d3f4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d3f6:	693b      	ldr	r3, [r7, #16]
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	d113      	bne.n	800d424 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800d3fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d400:	f383 8811 	msr	BASEPRI, r3
 800d404:	f3bf 8f6f 	isb	sy
 800d408:	f3bf 8f4f 	dsb	sy
 800d40c:	60fb      	str	r3, [r7, #12]
}
 800d40e:	bf00      	nop
 800d410:	e7fe      	b.n	800d410 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d412:	697b      	ldr	r3, [r7, #20]
 800d414:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d418:	f023 0301 	bic.w	r3, r3, #1
 800d41c:	b2da      	uxtb	r2, r3
 800d41e:	697b      	ldr	r3, [r7, #20]
 800d420:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d424:	697b      	ldr	r3, [r7, #20]
 800d426:	6a1b      	ldr	r3, [r3, #32]
 800d428:	6978      	ldr	r0, [r7, #20]
 800d42a:	4798      	blx	r3
}
 800d42c:	bf00      	nop
 800d42e:	3718      	adds	r7, #24
 800d430:	46bd      	mov	sp, r7
 800d432:	bd80      	pop	{r7, pc}
 800d434:	200010a0 	.word	0x200010a0

0800d438 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d438:	b580      	push	{r7, lr}
 800d43a:	b084      	sub	sp, #16
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d440:	f107 0308 	add.w	r3, r7, #8
 800d444:	4618      	mov	r0, r3
 800d446:	f000 f857 	bl	800d4f8 <prvGetNextExpireTime>
 800d44a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d44c:	68bb      	ldr	r3, [r7, #8]
 800d44e:	4619      	mov	r1, r3
 800d450:	68f8      	ldr	r0, [r7, #12]
 800d452:	f000 f803 	bl	800d45c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d456:	f000 f8d5 	bl	800d604 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d45a:	e7f1      	b.n	800d440 <prvTimerTask+0x8>

0800d45c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d45c:	b580      	push	{r7, lr}
 800d45e:	b084      	sub	sp, #16
 800d460:	af00      	add	r7, sp, #0
 800d462:	6078      	str	r0, [r7, #4]
 800d464:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d466:	f7ff fa43 	bl	800c8f0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d46a:	f107 0308 	add.w	r3, r7, #8
 800d46e:	4618      	mov	r0, r3
 800d470:	f000 f866 	bl	800d540 <prvSampleTimeNow>
 800d474:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d476:	68bb      	ldr	r3, [r7, #8]
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d130      	bne.n	800d4de <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d47c:	683b      	ldr	r3, [r7, #0]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d10a      	bne.n	800d498 <prvProcessTimerOrBlockTask+0x3c>
 800d482:	687a      	ldr	r2, [r7, #4]
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	429a      	cmp	r2, r3
 800d488:	d806      	bhi.n	800d498 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d48a:	f7ff fa3f 	bl	800c90c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d48e:	68f9      	ldr	r1, [r7, #12]
 800d490:	6878      	ldr	r0, [r7, #4]
 800d492:	f7ff ff85 	bl	800d3a0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d496:	e024      	b.n	800d4e2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d498:	683b      	ldr	r3, [r7, #0]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d008      	beq.n	800d4b0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d49e:	4b13      	ldr	r3, [pc, #76]	; (800d4ec <prvProcessTimerOrBlockTask+0x90>)
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d101      	bne.n	800d4ac <prvProcessTimerOrBlockTask+0x50>
 800d4a8:	2301      	movs	r3, #1
 800d4aa:	e000      	b.n	800d4ae <prvProcessTimerOrBlockTask+0x52>
 800d4ac:	2300      	movs	r3, #0
 800d4ae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d4b0:	4b0f      	ldr	r3, [pc, #60]	; (800d4f0 <prvProcessTimerOrBlockTask+0x94>)
 800d4b2:	6818      	ldr	r0, [r3, #0]
 800d4b4:	687a      	ldr	r2, [r7, #4]
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	1ad3      	subs	r3, r2, r3
 800d4ba:	683a      	ldr	r2, [r7, #0]
 800d4bc:	4619      	mov	r1, r3
 800d4be:	f7fe ffa7 	bl	800c410 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d4c2:	f7ff fa23 	bl	800c90c <xTaskResumeAll>
 800d4c6:	4603      	mov	r3, r0
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d10a      	bne.n	800d4e2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d4cc:	4b09      	ldr	r3, [pc, #36]	; (800d4f4 <prvProcessTimerOrBlockTask+0x98>)
 800d4ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d4d2:	601a      	str	r2, [r3, #0]
 800d4d4:	f3bf 8f4f 	dsb	sy
 800d4d8:	f3bf 8f6f 	isb	sy
}
 800d4dc:	e001      	b.n	800d4e2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d4de:	f7ff fa15 	bl	800c90c <xTaskResumeAll>
}
 800d4e2:	bf00      	nop
 800d4e4:	3710      	adds	r7, #16
 800d4e6:	46bd      	mov	sp, r7
 800d4e8:	bd80      	pop	{r7, pc}
 800d4ea:	bf00      	nop
 800d4ec:	200010a4 	.word	0x200010a4
 800d4f0:	200010a8 	.word	0x200010a8
 800d4f4:	e000ed04 	.word	0xe000ed04

0800d4f8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d4f8:	b480      	push	{r7}
 800d4fa:	b085      	sub	sp, #20
 800d4fc:	af00      	add	r7, sp, #0
 800d4fe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d500:	4b0e      	ldr	r3, [pc, #56]	; (800d53c <prvGetNextExpireTime+0x44>)
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	2b00      	cmp	r3, #0
 800d508:	d101      	bne.n	800d50e <prvGetNextExpireTime+0x16>
 800d50a:	2201      	movs	r2, #1
 800d50c:	e000      	b.n	800d510 <prvGetNextExpireTime+0x18>
 800d50e:	2200      	movs	r2, #0
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d105      	bne.n	800d528 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d51c:	4b07      	ldr	r3, [pc, #28]	; (800d53c <prvGetNextExpireTime+0x44>)
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	68db      	ldr	r3, [r3, #12]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	60fb      	str	r3, [r7, #12]
 800d526:	e001      	b.n	800d52c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d528:	2300      	movs	r3, #0
 800d52a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d52c:	68fb      	ldr	r3, [r7, #12]
}
 800d52e:	4618      	mov	r0, r3
 800d530:	3714      	adds	r7, #20
 800d532:	46bd      	mov	sp, r7
 800d534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d538:	4770      	bx	lr
 800d53a:	bf00      	nop
 800d53c:	200010a0 	.word	0x200010a0

0800d540 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d540:	b580      	push	{r7, lr}
 800d542:	b084      	sub	sp, #16
 800d544:	af00      	add	r7, sp, #0
 800d546:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d548:	f7ff fa7e 	bl	800ca48 <xTaskGetTickCount>
 800d54c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d54e:	4b0b      	ldr	r3, [pc, #44]	; (800d57c <prvSampleTimeNow+0x3c>)
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	68fa      	ldr	r2, [r7, #12]
 800d554:	429a      	cmp	r2, r3
 800d556:	d205      	bcs.n	800d564 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d558:	f000 f936 	bl	800d7c8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	2201      	movs	r2, #1
 800d560:	601a      	str	r2, [r3, #0]
 800d562:	e002      	b.n	800d56a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	2200      	movs	r2, #0
 800d568:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d56a:	4a04      	ldr	r2, [pc, #16]	; (800d57c <prvSampleTimeNow+0x3c>)
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d570:	68fb      	ldr	r3, [r7, #12]
}
 800d572:	4618      	mov	r0, r3
 800d574:	3710      	adds	r7, #16
 800d576:	46bd      	mov	sp, r7
 800d578:	bd80      	pop	{r7, pc}
 800d57a:	bf00      	nop
 800d57c:	200010b0 	.word	0x200010b0

0800d580 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d580:	b580      	push	{r7, lr}
 800d582:	b086      	sub	sp, #24
 800d584:	af00      	add	r7, sp, #0
 800d586:	60f8      	str	r0, [r7, #12]
 800d588:	60b9      	str	r1, [r7, #8]
 800d58a:	607a      	str	r2, [r7, #4]
 800d58c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d58e:	2300      	movs	r3, #0
 800d590:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	68ba      	ldr	r2, [r7, #8]
 800d596:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	68fa      	ldr	r2, [r7, #12]
 800d59c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d59e:	68ba      	ldr	r2, [r7, #8]
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	429a      	cmp	r2, r3
 800d5a4:	d812      	bhi.n	800d5cc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d5a6:	687a      	ldr	r2, [r7, #4]
 800d5a8:	683b      	ldr	r3, [r7, #0]
 800d5aa:	1ad2      	subs	r2, r2, r3
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	699b      	ldr	r3, [r3, #24]
 800d5b0:	429a      	cmp	r2, r3
 800d5b2:	d302      	bcc.n	800d5ba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d5b4:	2301      	movs	r3, #1
 800d5b6:	617b      	str	r3, [r7, #20]
 800d5b8:	e01b      	b.n	800d5f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d5ba:	4b10      	ldr	r3, [pc, #64]	; (800d5fc <prvInsertTimerInActiveList+0x7c>)
 800d5bc:	681a      	ldr	r2, [r3, #0]
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	3304      	adds	r3, #4
 800d5c2:	4619      	mov	r1, r3
 800d5c4:	4610      	mov	r0, r2
 800d5c6:	f7fe f94e 	bl	800b866 <vListInsert>
 800d5ca:	e012      	b.n	800d5f2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d5cc:	687a      	ldr	r2, [r7, #4]
 800d5ce:	683b      	ldr	r3, [r7, #0]
 800d5d0:	429a      	cmp	r2, r3
 800d5d2:	d206      	bcs.n	800d5e2 <prvInsertTimerInActiveList+0x62>
 800d5d4:	68ba      	ldr	r2, [r7, #8]
 800d5d6:	683b      	ldr	r3, [r7, #0]
 800d5d8:	429a      	cmp	r2, r3
 800d5da:	d302      	bcc.n	800d5e2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d5dc:	2301      	movs	r3, #1
 800d5de:	617b      	str	r3, [r7, #20]
 800d5e0:	e007      	b.n	800d5f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d5e2:	4b07      	ldr	r3, [pc, #28]	; (800d600 <prvInsertTimerInActiveList+0x80>)
 800d5e4:	681a      	ldr	r2, [r3, #0]
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	3304      	adds	r3, #4
 800d5ea:	4619      	mov	r1, r3
 800d5ec:	4610      	mov	r0, r2
 800d5ee:	f7fe f93a 	bl	800b866 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d5f2:	697b      	ldr	r3, [r7, #20]
}
 800d5f4:	4618      	mov	r0, r3
 800d5f6:	3718      	adds	r7, #24
 800d5f8:	46bd      	mov	sp, r7
 800d5fa:	bd80      	pop	{r7, pc}
 800d5fc:	200010a4 	.word	0x200010a4
 800d600:	200010a0 	.word	0x200010a0

0800d604 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d604:	b580      	push	{r7, lr}
 800d606:	b08e      	sub	sp, #56	; 0x38
 800d608:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d60a:	e0ca      	b.n	800d7a2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	da18      	bge.n	800d644 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d612:	1d3b      	adds	r3, r7, #4
 800d614:	3304      	adds	r3, #4
 800d616:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d10a      	bne.n	800d634 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800d61e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d622:	f383 8811 	msr	BASEPRI, r3
 800d626:	f3bf 8f6f 	isb	sy
 800d62a:	f3bf 8f4f 	dsb	sy
 800d62e:	61fb      	str	r3, [r7, #28]
}
 800d630:	bf00      	nop
 800d632:	e7fe      	b.n	800d632 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d63a:	6850      	ldr	r0, [r2, #4]
 800d63c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d63e:	6892      	ldr	r2, [r2, #8]
 800d640:	4611      	mov	r1, r2
 800d642:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	2b00      	cmp	r3, #0
 800d648:	f2c0 80aa 	blt.w	800d7a0 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d652:	695b      	ldr	r3, [r3, #20]
 800d654:	2b00      	cmp	r3, #0
 800d656:	d004      	beq.n	800d662 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d65a:	3304      	adds	r3, #4
 800d65c:	4618      	mov	r0, r3
 800d65e:	f7fe f93b 	bl	800b8d8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d662:	463b      	mov	r3, r7
 800d664:	4618      	mov	r0, r3
 800d666:	f7ff ff6b 	bl	800d540 <prvSampleTimeNow>
 800d66a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	2b09      	cmp	r3, #9
 800d670:	f200 8097 	bhi.w	800d7a2 <prvProcessReceivedCommands+0x19e>
 800d674:	a201      	add	r2, pc, #4	; (adr r2, 800d67c <prvProcessReceivedCommands+0x78>)
 800d676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d67a:	bf00      	nop
 800d67c:	0800d6a5 	.word	0x0800d6a5
 800d680:	0800d6a5 	.word	0x0800d6a5
 800d684:	0800d6a5 	.word	0x0800d6a5
 800d688:	0800d719 	.word	0x0800d719
 800d68c:	0800d72d 	.word	0x0800d72d
 800d690:	0800d777 	.word	0x0800d777
 800d694:	0800d6a5 	.word	0x0800d6a5
 800d698:	0800d6a5 	.word	0x0800d6a5
 800d69c:	0800d719 	.word	0x0800d719
 800d6a0:	0800d72d 	.word	0x0800d72d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d6a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d6aa:	f043 0301 	orr.w	r3, r3, #1
 800d6ae:	b2da      	uxtb	r2, r3
 800d6b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d6b6:	68ba      	ldr	r2, [r7, #8]
 800d6b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6ba:	699b      	ldr	r3, [r3, #24]
 800d6bc:	18d1      	adds	r1, r2, r3
 800d6be:	68bb      	ldr	r3, [r7, #8]
 800d6c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d6c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d6c4:	f7ff ff5c 	bl	800d580 <prvInsertTimerInActiveList>
 800d6c8:	4603      	mov	r3, r0
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d069      	beq.n	800d7a2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d6ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6d0:	6a1b      	ldr	r3, [r3, #32]
 800d6d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d6d4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d6d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d6dc:	f003 0304 	and.w	r3, r3, #4
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d05e      	beq.n	800d7a2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d6e4:	68ba      	ldr	r2, [r7, #8]
 800d6e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6e8:	699b      	ldr	r3, [r3, #24]
 800d6ea:	441a      	add	r2, r3
 800d6ec:	2300      	movs	r3, #0
 800d6ee:	9300      	str	r3, [sp, #0]
 800d6f0:	2300      	movs	r3, #0
 800d6f2:	2100      	movs	r1, #0
 800d6f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d6f6:	f7ff fe05 	bl	800d304 <xTimerGenericCommand>
 800d6fa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d6fc:	6a3b      	ldr	r3, [r7, #32]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d14f      	bne.n	800d7a2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800d702:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d706:	f383 8811 	msr	BASEPRI, r3
 800d70a:	f3bf 8f6f 	isb	sy
 800d70e:	f3bf 8f4f 	dsb	sy
 800d712:	61bb      	str	r3, [r7, #24]
}
 800d714:	bf00      	nop
 800d716:	e7fe      	b.n	800d716 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d71a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d71e:	f023 0301 	bic.w	r3, r3, #1
 800d722:	b2da      	uxtb	r2, r3
 800d724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d726:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d72a:	e03a      	b.n	800d7a2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d72c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d72e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d732:	f043 0301 	orr.w	r3, r3, #1
 800d736:	b2da      	uxtb	r2, r3
 800d738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d73a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d73e:	68ba      	ldr	r2, [r7, #8]
 800d740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d742:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d746:	699b      	ldr	r3, [r3, #24]
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d10a      	bne.n	800d762 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800d74c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d750:	f383 8811 	msr	BASEPRI, r3
 800d754:	f3bf 8f6f 	isb	sy
 800d758:	f3bf 8f4f 	dsb	sy
 800d75c:	617b      	str	r3, [r7, #20]
}
 800d75e:	bf00      	nop
 800d760:	e7fe      	b.n	800d760 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d764:	699a      	ldr	r2, [r3, #24]
 800d766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d768:	18d1      	adds	r1, r2, r3
 800d76a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d76c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d76e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d770:	f7ff ff06 	bl	800d580 <prvInsertTimerInActiveList>
					break;
 800d774:	e015      	b.n	800d7a2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d778:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d77c:	f003 0302 	and.w	r3, r3, #2
 800d780:	2b00      	cmp	r3, #0
 800d782:	d103      	bne.n	800d78c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800d784:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d786:	f000 fbdb 	bl	800df40 <vPortFree>
 800d78a:	e00a      	b.n	800d7a2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d78c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d78e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d792:	f023 0301 	bic.w	r3, r3, #1
 800d796:	b2da      	uxtb	r2, r3
 800d798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d79a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d79e:	e000      	b.n	800d7a2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d7a0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d7a2:	4b08      	ldr	r3, [pc, #32]	; (800d7c4 <prvProcessReceivedCommands+0x1c0>)
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	1d39      	adds	r1, r7, #4
 800d7a8:	2200      	movs	r2, #0
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	f7fe fb96 	bl	800bedc <xQueueReceive>
 800d7b0:	4603      	mov	r3, r0
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	f47f af2a 	bne.w	800d60c <prvProcessReceivedCommands+0x8>
	}
}
 800d7b8:	bf00      	nop
 800d7ba:	bf00      	nop
 800d7bc:	3730      	adds	r7, #48	; 0x30
 800d7be:	46bd      	mov	sp, r7
 800d7c0:	bd80      	pop	{r7, pc}
 800d7c2:	bf00      	nop
 800d7c4:	200010a8 	.word	0x200010a8

0800d7c8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d7c8:	b580      	push	{r7, lr}
 800d7ca:	b088      	sub	sp, #32
 800d7cc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d7ce:	e048      	b.n	800d862 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d7d0:	4b2d      	ldr	r3, [pc, #180]	; (800d888 <prvSwitchTimerLists+0xc0>)
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	68db      	ldr	r3, [r3, #12]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d7da:	4b2b      	ldr	r3, [pc, #172]	; (800d888 <prvSwitchTimerLists+0xc0>)
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	68db      	ldr	r3, [r3, #12]
 800d7e0:	68db      	ldr	r3, [r3, #12]
 800d7e2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	3304      	adds	r3, #4
 800d7e8:	4618      	mov	r0, r3
 800d7ea:	f7fe f875 	bl	800b8d8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	6a1b      	ldr	r3, [r3, #32]
 800d7f2:	68f8      	ldr	r0, [r7, #12]
 800d7f4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d7fc:	f003 0304 	and.w	r3, r3, #4
 800d800:	2b00      	cmp	r3, #0
 800d802:	d02e      	beq.n	800d862 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	699b      	ldr	r3, [r3, #24]
 800d808:	693a      	ldr	r2, [r7, #16]
 800d80a:	4413      	add	r3, r2
 800d80c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d80e:	68ba      	ldr	r2, [r7, #8]
 800d810:	693b      	ldr	r3, [r7, #16]
 800d812:	429a      	cmp	r2, r3
 800d814:	d90e      	bls.n	800d834 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	68ba      	ldr	r2, [r7, #8]
 800d81a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	68fa      	ldr	r2, [r7, #12]
 800d820:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d822:	4b19      	ldr	r3, [pc, #100]	; (800d888 <prvSwitchTimerLists+0xc0>)
 800d824:	681a      	ldr	r2, [r3, #0]
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	3304      	adds	r3, #4
 800d82a:	4619      	mov	r1, r3
 800d82c:	4610      	mov	r0, r2
 800d82e:	f7fe f81a 	bl	800b866 <vListInsert>
 800d832:	e016      	b.n	800d862 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d834:	2300      	movs	r3, #0
 800d836:	9300      	str	r3, [sp, #0]
 800d838:	2300      	movs	r3, #0
 800d83a:	693a      	ldr	r2, [r7, #16]
 800d83c:	2100      	movs	r1, #0
 800d83e:	68f8      	ldr	r0, [r7, #12]
 800d840:	f7ff fd60 	bl	800d304 <xTimerGenericCommand>
 800d844:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d10a      	bne.n	800d862 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d84c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d850:	f383 8811 	msr	BASEPRI, r3
 800d854:	f3bf 8f6f 	isb	sy
 800d858:	f3bf 8f4f 	dsb	sy
 800d85c:	603b      	str	r3, [r7, #0]
}
 800d85e:	bf00      	nop
 800d860:	e7fe      	b.n	800d860 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d862:	4b09      	ldr	r3, [pc, #36]	; (800d888 <prvSwitchTimerLists+0xc0>)
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d1b1      	bne.n	800d7d0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d86c:	4b06      	ldr	r3, [pc, #24]	; (800d888 <prvSwitchTimerLists+0xc0>)
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d872:	4b06      	ldr	r3, [pc, #24]	; (800d88c <prvSwitchTimerLists+0xc4>)
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	4a04      	ldr	r2, [pc, #16]	; (800d888 <prvSwitchTimerLists+0xc0>)
 800d878:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d87a:	4a04      	ldr	r2, [pc, #16]	; (800d88c <prvSwitchTimerLists+0xc4>)
 800d87c:	697b      	ldr	r3, [r7, #20]
 800d87e:	6013      	str	r3, [r2, #0]
}
 800d880:	bf00      	nop
 800d882:	3718      	adds	r7, #24
 800d884:	46bd      	mov	sp, r7
 800d886:	bd80      	pop	{r7, pc}
 800d888:	200010a0 	.word	0x200010a0
 800d88c:	200010a4 	.word	0x200010a4

0800d890 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d890:	b580      	push	{r7, lr}
 800d892:	b082      	sub	sp, #8
 800d894:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d896:	f000 f965 	bl	800db64 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d89a:	4b15      	ldr	r3, [pc, #84]	; (800d8f0 <prvCheckForValidListAndQueue+0x60>)
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d120      	bne.n	800d8e4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d8a2:	4814      	ldr	r0, [pc, #80]	; (800d8f4 <prvCheckForValidListAndQueue+0x64>)
 800d8a4:	f7fd ff8e 	bl	800b7c4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d8a8:	4813      	ldr	r0, [pc, #76]	; (800d8f8 <prvCheckForValidListAndQueue+0x68>)
 800d8aa:	f7fd ff8b 	bl	800b7c4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d8ae:	4b13      	ldr	r3, [pc, #76]	; (800d8fc <prvCheckForValidListAndQueue+0x6c>)
 800d8b0:	4a10      	ldr	r2, [pc, #64]	; (800d8f4 <prvCheckForValidListAndQueue+0x64>)
 800d8b2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d8b4:	4b12      	ldr	r3, [pc, #72]	; (800d900 <prvCheckForValidListAndQueue+0x70>)
 800d8b6:	4a10      	ldr	r2, [pc, #64]	; (800d8f8 <prvCheckForValidListAndQueue+0x68>)
 800d8b8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d8ba:	2300      	movs	r3, #0
 800d8bc:	9300      	str	r3, [sp, #0]
 800d8be:	4b11      	ldr	r3, [pc, #68]	; (800d904 <prvCheckForValidListAndQueue+0x74>)
 800d8c0:	4a11      	ldr	r2, [pc, #68]	; (800d908 <prvCheckForValidListAndQueue+0x78>)
 800d8c2:	2110      	movs	r1, #16
 800d8c4:	200a      	movs	r0, #10
 800d8c6:	f7fe f899 	bl	800b9fc <xQueueGenericCreateStatic>
 800d8ca:	4603      	mov	r3, r0
 800d8cc:	4a08      	ldr	r2, [pc, #32]	; (800d8f0 <prvCheckForValidListAndQueue+0x60>)
 800d8ce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d8d0:	4b07      	ldr	r3, [pc, #28]	; (800d8f0 <prvCheckForValidListAndQueue+0x60>)
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d005      	beq.n	800d8e4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d8d8:	4b05      	ldr	r3, [pc, #20]	; (800d8f0 <prvCheckForValidListAndQueue+0x60>)
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	490b      	ldr	r1, [pc, #44]	; (800d90c <prvCheckForValidListAndQueue+0x7c>)
 800d8de:	4618      	mov	r0, r3
 800d8e0:	f7fe fd6c 	bl	800c3bc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d8e4:	f000 f96e 	bl	800dbc4 <vPortExitCritical>
}
 800d8e8:	bf00      	nop
 800d8ea:	46bd      	mov	sp, r7
 800d8ec:	bd80      	pop	{r7, pc}
 800d8ee:	bf00      	nop
 800d8f0:	200010a8 	.word	0x200010a8
 800d8f4:	20001078 	.word	0x20001078
 800d8f8:	2000108c 	.word	0x2000108c
 800d8fc:	200010a0 	.word	0x200010a0
 800d900:	200010a4 	.word	0x200010a4
 800d904:	20001154 	.word	0x20001154
 800d908:	200010b4 	.word	0x200010b4
 800d90c:	0800eb20 	.word	0x0800eb20

0800d910 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d910:	b480      	push	{r7}
 800d912:	b085      	sub	sp, #20
 800d914:	af00      	add	r7, sp, #0
 800d916:	60f8      	str	r0, [r7, #12]
 800d918:	60b9      	str	r1, [r7, #8]
 800d91a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	3b04      	subs	r3, #4
 800d920:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d928:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	3b04      	subs	r3, #4
 800d92e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d930:	68bb      	ldr	r3, [r7, #8]
 800d932:	f023 0201 	bic.w	r2, r3, #1
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	3b04      	subs	r3, #4
 800d93e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d940:	4a0c      	ldr	r2, [pc, #48]	; (800d974 <pxPortInitialiseStack+0x64>)
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	3b14      	subs	r3, #20
 800d94a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d94c:	687a      	ldr	r2, [r7, #4]
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	3b04      	subs	r3, #4
 800d956:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	f06f 0202 	mvn.w	r2, #2
 800d95e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d960:	68fb      	ldr	r3, [r7, #12]
 800d962:	3b20      	subs	r3, #32
 800d964:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d966:	68fb      	ldr	r3, [r7, #12]
}
 800d968:	4618      	mov	r0, r3
 800d96a:	3714      	adds	r7, #20
 800d96c:	46bd      	mov	sp, r7
 800d96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d972:	4770      	bx	lr
 800d974:	0800d979 	.word	0x0800d979

0800d978 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d978:	b480      	push	{r7}
 800d97a:	b085      	sub	sp, #20
 800d97c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d97e:	2300      	movs	r3, #0
 800d980:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d982:	4b12      	ldr	r3, [pc, #72]	; (800d9cc <prvTaskExitError+0x54>)
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d98a:	d00a      	beq.n	800d9a2 <prvTaskExitError+0x2a>
	__asm volatile
 800d98c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d990:	f383 8811 	msr	BASEPRI, r3
 800d994:	f3bf 8f6f 	isb	sy
 800d998:	f3bf 8f4f 	dsb	sy
 800d99c:	60fb      	str	r3, [r7, #12]
}
 800d99e:	bf00      	nop
 800d9a0:	e7fe      	b.n	800d9a0 <prvTaskExitError+0x28>
	__asm volatile
 800d9a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9a6:	f383 8811 	msr	BASEPRI, r3
 800d9aa:	f3bf 8f6f 	isb	sy
 800d9ae:	f3bf 8f4f 	dsb	sy
 800d9b2:	60bb      	str	r3, [r7, #8]
}
 800d9b4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d9b6:	bf00      	nop
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d0fc      	beq.n	800d9b8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d9be:	bf00      	nop
 800d9c0:	bf00      	nop
 800d9c2:	3714      	adds	r7, #20
 800d9c4:	46bd      	mov	sp, r7
 800d9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ca:	4770      	bx	lr
 800d9cc:	2000002c 	.word	0x2000002c

0800d9d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d9d0:	4b07      	ldr	r3, [pc, #28]	; (800d9f0 <pxCurrentTCBConst2>)
 800d9d2:	6819      	ldr	r1, [r3, #0]
 800d9d4:	6808      	ldr	r0, [r1, #0]
 800d9d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9da:	f380 8809 	msr	PSP, r0
 800d9de:	f3bf 8f6f 	isb	sy
 800d9e2:	f04f 0000 	mov.w	r0, #0
 800d9e6:	f380 8811 	msr	BASEPRI, r0
 800d9ea:	4770      	bx	lr
 800d9ec:	f3af 8000 	nop.w

0800d9f0 <pxCurrentTCBConst2>:
 800d9f0:	20000b78 	.word	0x20000b78
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d9f4:	bf00      	nop
 800d9f6:	bf00      	nop

0800d9f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d9f8:	4808      	ldr	r0, [pc, #32]	; (800da1c <prvPortStartFirstTask+0x24>)
 800d9fa:	6800      	ldr	r0, [r0, #0]
 800d9fc:	6800      	ldr	r0, [r0, #0]
 800d9fe:	f380 8808 	msr	MSP, r0
 800da02:	f04f 0000 	mov.w	r0, #0
 800da06:	f380 8814 	msr	CONTROL, r0
 800da0a:	b662      	cpsie	i
 800da0c:	b661      	cpsie	f
 800da0e:	f3bf 8f4f 	dsb	sy
 800da12:	f3bf 8f6f 	isb	sy
 800da16:	df00      	svc	0
 800da18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800da1a:	bf00      	nop
 800da1c:	e000ed08 	.word	0xe000ed08

0800da20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800da20:	b580      	push	{r7, lr}
 800da22:	b086      	sub	sp, #24
 800da24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800da26:	4b46      	ldr	r3, [pc, #280]	; (800db40 <xPortStartScheduler+0x120>)
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	4a46      	ldr	r2, [pc, #280]	; (800db44 <xPortStartScheduler+0x124>)
 800da2c:	4293      	cmp	r3, r2
 800da2e:	d10a      	bne.n	800da46 <xPortStartScheduler+0x26>
	__asm volatile
 800da30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da34:	f383 8811 	msr	BASEPRI, r3
 800da38:	f3bf 8f6f 	isb	sy
 800da3c:	f3bf 8f4f 	dsb	sy
 800da40:	613b      	str	r3, [r7, #16]
}
 800da42:	bf00      	nop
 800da44:	e7fe      	b.n	800da44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800da46:	4b3e      	ldr	r3, [pc, #248]	; (800db40 <xPortStartScheduler+0x120>)
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	4a3f      	ldr	r2, [pc, #252]	; (800db48 <xPortStartScheduler+0x128>)
 800da4c:	4293      	cmp	r3, r2
 800da4e:	d10a      	bne.n	800da66 <xPortStartScheduler+0x46>
	__asm volatile
 800da50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da54:	f383 8811 	msr	BASEPRI, r3
 800da58:	f3bf 8f6f 	isb	sy
 800da5c:	f3bf 8f4f 	dsb	sy
 800da60:	60fb      	str	r3, [r7, #12]
}
 800da62:	bf00      	nop
 800da64:	e7fe      	b.n	800da64 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800da66:	4b39      	ldr	r3, [pc, #228]	; (800db4c <xPortStartScheduler+0x12c>)
 800da68:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800da6a:	697b      	ldr	r3, [r7, #20]
 800da6c:	781b      	ldrb	r3, [r3, #0]
 800da6e:	b2db      	uxtb	r3, r3
 800da70:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800da72:	697b      	ldr	r3, [r7, #20]
 800da74:	22ff      	movs	r2, #255	; 0xff
 800da76:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800da78:	697b      	ldr	r3, [r7, #20]
 800da7a:	781b      	ldrb	r3, [r3, #0]
 800da7c:	b2db      	uxtb	r3, r3
 800da7e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800da80:	78fb      	ldrb	r3, [r7, #3]
 800da82:	b2db      	uxtb	r3, r3
 800da84:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800da88:	b2da      	uxtb	r2, r3
 800da8a:	4b31      	ldr	r3, [pc, #196]	; (800db50 <xPortStartScheduler+0x130>)
 800da8c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800da8e:	4b31      	ldr	r3, [pc, #196]	; (800db54 <xPortStartScheduler+0x134>)
 800da90:	2207      	movs	r2, #7
 800da92:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800da94:	e009      	b.n	800daaa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800da96:	4b2f      	ldr	r3, [pc, #188]	; (800db54 <xPortStartScheduler+0x134>)
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	3b01      	subs	r3, #1
 800da9c:	4a2d      	ldr	r2, [pc, #180]	; (800db54 <xPortStartScheduler+0x134>)
 800da9e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800daa0:	78fb      	ldrb	r3, [r7, #3]
 800daa2:	b2db      	uxtb	r3, r3
 800daa4:	005b      	lsls	r3, r3, #1
 800daa6:	b2db      	uxtb	r3, r3
 800daa8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800daaa:	78fb      	ldrb	r3, [r7, #3]
 800daac:	b2db      	uxtb	r3, r3
 800daae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dab2:	2b80      	cmp	r3, #128	; 0x80
 800dab4:	d0ef      	beq.n	800da96 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800dab6:	4b27      	ldr	r3, [pc, #156]	; (800db54 <xPortStartScheduler+0x134>)
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	f1c3 0307 	rsb	r3, r3, #7
 800dabe:	2b04      	cmp	r3, #4
 800dac0:	d00a      	beq.n	800dad8 <xPortStartScheduler+0xb8>
	__asm volatile
 800dac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dac6:	f383 8811 	msr	BASEPRI, r3
 800daca:	f3bf 8f6f 	isb	sy
 800dace:	f3bf 8f4f 	dsb	sy
 800dad2:	60bb      	str	r3, [r7, #8]
}
 800dad4:	bf00      	nop
 800dad6:	e7fe      	b.n	800dad6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800dad8:	4b1e      	ldr	r3, [pc, #120]	; (800db54 <xPortStartScheduler+0x134>)
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	021b      	lsls	r3, r3, #8
 800dade:	4a1d      	ldr	r2, [pc, #116]	; (800db54 <xPortStartScheduler+0x134>)
 800dae0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800dae2:	4b1c      	ldr	r3, [pc, #112]	; (800db54 <xPortStartScheduler+0x134>)
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800daea:	4a1a      	ldr	r2, [pc, #104]	; (800db54 <xPortStartScheduler+0x134>)
 800daec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	b2da      	uxtb	r2, r3
 800daf2:	697b      	ldr	r3, [r7, #20]
 800daf4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800daf6:	4b18      	ldr	r3, [pc, #96]	; (800db58 <xPortStartScheduler+0x138>)
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	4a17      	ldr	r2, [pc, #92]	; (800db58 <xPortStartScheduler+0x138>)
 800dafc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800db00:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800db02:	4b15      	ldr	r3, [pc, #84]	; (800db58 <xPortStartScheduler+0x138>)
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	4a14      	ldr	r2, [pc, #80]	; (800db58 <xPortStartScheduler+0x138>)
 800db08:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800db0c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800db0e:	f000 f8dd 	bl	800dccc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800db12:	4b12      	ldr	r3, [pc, #72]	; (800db5c <xPortStartScheduler+0x13c>)
 800db14:	2200      	movs	r2, #0
 800db16:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800db18:	f000 f8fc 	bl	800dd14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800db1c:	4b10      	ldr	r3, [pc, #64]	; (800db60 <xPortStartScheduler+0x140>)
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	4a0f      	ldr	r2, [pc, #60]	; (800db60 <xPortStartScheduler+0x140>)
 800db22:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800db26:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800db28:	f7ff ff66 	bl	800d9f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800db2c:	f7ff f856 	bl	800cbdc <vTaskSwitchContext>
	prvTaskExitError();
 800db30:	f7ff ff22 	bl	800d978 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800db34:	2300      	movs	r3, #0
}
 800db36:	4618      	mov	r0, r3
 800db38:	3718      	adds	r7, #24
 800db3a:	46bd      	mov	sp, r7
 800db3c:	bd80      	pop	{r7, pc}
 800db3e:	bf00      	nop
 800db40:	e000ed00 	.word	0xe000ed00
 800db44:	410fc271 	.word	0x410fc271
 800db48:	410fc270 	.word	0x410fc270
 800db4c:	e000e400 	.word	0xe000e400
 800db50:	200011a4 	.word	0x200011a4
 800db54:	200011a8 	.word	0x200011a8
 800db58:	e000ed20 	.word	0xe000ed20
 800db5c:	2000002c 	.word	0x2000002c
 800db60:	e000ef34 	.word	0xe000ef34

0800db64 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800db64:	b480      	push	{r7}
 800db66:	b083      	sub	sp, #12
 800db68:	af00      	add	r7, sp, #0
	__asm volatile
 800db6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db6e:	f383 8811 	msr	BASEPRI, r3
 800db72:	f3bf 8f6f 	isb	sy
 800db76:	f3bf 8f4f 	dsb	sy
 800db7a:	607b      	str	r3, [r7, #4]
}
 800db7c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800db7e:	4b0f      	ldr	r3, [pc, #60]	; (800dbbc <vPortEnterCritical+0x58>)
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	3301      	adds	r3, #1
 800db84:	4a0d      	ldr	r2, [pc, #52]	; (800dbbc <vPortEnterCritical+0x58>)
 800db86:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800db88:	4b0c      	ldr	r3, [pc, #48]	; (800dbbc <vPortEnterCritical+0x58>)
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	2b01      	cmp	r3, #1
 800db8e:	d10f      	bne.n	800dbb0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800db90:	4b0b      	ldr	r3, [pc, #44]	; (800dbc0 <vPortEnterCritical+0x5c>)
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	b2db      	uxtb	r3, r3
 800db96:	2b00      	cmp	r3, #0
 800db98:	d00a      	beq.n	800dbb0 <vPortEnterCritical+0x4c>
	__asm volatile
 800db9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db9e:	f383 8811 	msr	BASEPRI, r3
 800dba2:	f3bf 8f6f 	isb	sy
 800dba6:	f3bf 8f4f 	dsb	sy
 800dbaa:	603b      	str	r3, [r7, #0]
}
 800dbac:	bf00      	nop
 800dbae:	e7fe      	b.n	800dbae <vPortEnterCritical+0x4a>
	}
}
 800dbb0:	bf00      	nop
 800dbb2:	370c      	adds	r7, #12
 800dbb4:	46bd      	mov	sp, r7
 800dbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbba:	4770      	bx	lr
 800dbbc:	2000002c 	.word	0x2000002c
 800dbc0:	e000ed04 	.word	0xe000ed04

0800dbc4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800dbc4:	b480      	push	{r7}
 800dbc6:	b083      	sub	sp, #12
 800dbc8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800dbca:	4b12      	ldr	r3, [pc, #72]	; (800dc14 <vPortExitCritical+0x50>)
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d10a      	bne.n	800dbe8 <vPortExitCritical+0x24>
	__asm volatile
 800dbd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbd6:	f383 8811 	msr	BASEPRI, r3
 800dbda:	f3bf 8f6f 	isb	sy
 800dbde:	f3bf 8f4f 	dsb	sy
 800dbe2:	607b      	str	r3, [r7, #4]
}
 800dbe4:	bf00      	nop
 800dbe6:	e7fe      	b.n	800dbe6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800dbe8:	4b0a      	ldr	r3, [pc, #40]	; (800dc14 <vPortExitCritical+0x50>)
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	3b01      	subs	r3, #1
 800dbee:	4a09      	ldr	r2, [pc, #36]	; (800dc14 <vPortExitCritical+0x50>)
 800dbf0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800dbf2:	4b08      	ldr	r3, [pc, #32]	; (800dc14 <vPortExitCritical+0x50>)
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d105      	bne.n	800dc06 <vPortExitCritical+0x42>
 800dbfa:	2300      	movs	r3, #0
 800dbfc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dbfe:	683b      	ldr	r3, [r7, #0]
 800dc00:	f383 8811 	msr	BASEPRI, r3
}
 800dc04:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800dc06:	bf00      	nop
 800dc08:	370c      	adds	r7, #12
 800dc0a:	46bd      	mov	sp, r7
 800dc0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc10:	4770      	bx	lr
 800dc12:	bf00      	nop
 800dc14:	2000002c 	.word	0x2000002c
	...

0800dc20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800dc20:	f3ef 8009 	mrs	r0, PSP
 800dc24:	f3bf 8f6f 	isb	sy
 800dc28:	4b15      	ldr	r3, [pc, #84]	; (800dc80 <pxCurrentTCBConst>)
 800dc2a:	681a      	ldr	r2, [r3, #0]
 800dc2c:	f01e 0f10 	tst.w	lr, #16
 800dc30:	bf08      	it	eq
 800dc32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800dc36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc3a:	6010      	str	r0, [r2, #0]
 800dc3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800dc40:	f04f 0050 	mov.w	r0, #80	; 0x50
 800dc44:	f380 8811 	msr	BASEPRI, r0
 800dc48:	f3bf 8f4f 	dsb	sy
 800dc4c:	f3bf 8f6f 	isb	sy
 800dc50:	f7fe ffc4 	bl	800cbdc <vTaskSwitchContext>
 800dc54:	f04f 0000 	mov.w	r0, #0
 800dc58:	f380 8811 	msr	BASEPRI, r0
 800dc5c:	bc09      	pop	{r0, r3}
 800dc5e:	6819      	ldr	r1, [r3, #0]
 800dc60:	6808      	ldr	r0, [r1, #0]
 800dc62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc66:	f01e 0f10 	tst.w	lr, #16
 800dc6a:	bf08      	it	eq
 800dc6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800dc70:	f380 8809 	msr	PSP, r0
 800dc74:	f3bf 8f6f 	isb	sy
 800dc78:	4770      	bx	lr
 800dc7a:	bf00      	nop
 800dc7c:	f3af 8000 	nop.w

0800dc80 <pxCurrentTCBConst>:
 800dc80:	20000b78 	.word	0x20000b78
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800dc84:	bf00      	nop
 800dc86:	bf00      	nop

0800dc88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800dc88:	b580      	push	{r7, lr}
 800dc8a:	b082      	sub	sp, #8
 800dc8c:	af00      	add	r7, sp, #0
	__asm volatile
 800dc8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc92:	f383 8811 	msr	BASEPRI, r3
 800dc96:	f3bf 8f6f 	isb	sy
 800dc9a:	f3bf 8f4f 	dsb	sy
 800dc9e:	607b      	str	r3, [r7, #4]
}
 800dca0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800dca2:	f7fe fee1 	bl	800ca68 <xTaskIncrementTick>
 800dca6:	4603      	mov	r3, r0
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d003      	beq.n	800dcb4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800dcac:	4b06      	ldr	r3, [pc, #24]	; (800dcc8 <xPortSysTickHandler+0x40>)
 800dcae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dcb2:	601a      	str	r2, [r3, #0]
 800dcb4:	2300      	movs	r3, #0
 800dcb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dcb8:	683b      	ldr	r3, [r7, #0]
 800dcba:	f383 8811 	msr	BASEPRI, r3
}
 800dcbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800dcc0:	bf00      	nop
 800dcc2:	3708      	adds	r7, #8
 800dcc4:	46bd      	mov	sp, r7
 800dcc6:	bd80      	pop	{r7, pc}
 800dcc8:	e000ed04 	.word	0xe000ed04

0800dccc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800dccc:	b480      	push	{r7}
 800dcce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800dcd0:	4b0b      	ldr	r3, [pc, #44]	; (800dd00 <vPortSetupTimerInterrupt+0x34>)
 800dcd2:	2200      	movs	r2, #0
 800dcd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800dcd6:	4b0b      	ldr	r3, [pc, #44]	; (800dd04 <vPortSetupTimerInterrupt+0x38>)
 800dcd8:	2200      	movs	r2, #0
 800dcda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800dcdc:	4b0a      	ldr	r3, [pc, #40]	; (800dd08 <vPortSetupTimerInterrupt+0x3c>)
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	4a0a      	ldr	r2, [pc, #40]	; (800dd0c <vPortSetupTimerInterrupt+0x40>)
 800dce2:	fba2 2303 	umull	r2, r3, r2, r3
 800dce6:	099b      	lsrs	r3, r3, #6
 800dce8:	4a09      	ldr	r2, [pc, #36]	; (800dd10 <vPortSetupTimerInterrupt+0x44>)
 800dcea:	3b01      	subs	r3, #1
 800dcec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800dcee:	4b04      	ldr	r3, [pc, #16]	; (800dd00 <vPortSetupTimerInterrupt+0x34>)
 800dcf0:	2207      	movs	r2, #7
 800dcf2:	601a      	str	r2, [r3, #0]
}
 800dcf4:	bf00      	nop
 800dcf6:	46bd      	mov	sp, r7
 800dcf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcfc:	4770      	bx	lr
 800dcfe:	bf00      	nop
 800dd00:	e000e010 	.word	0xe000e010
 800dd04:	e000e018 	.word	0xe000e018
 800dd08:	20000000 	.word	0x20000000
 800dd0c:	10624dd3 	.word	0x10624dd3
 800dd10:	e000e014 	.word	0xe000e014

0800dd14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800dd14:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800dd24 <vPortEnableVFP+0x10>
 800dd18:	6801      	ldr	r1, [r0, #0]
 800dd1a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800dd1e:	6001      	str	r1, [r0, #0]
 800dd20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800dd22:	bf00      	nop
 800dd24:	e000ed88 	.word	0xe000ed88

0800dd28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800dd28:	b480      	push	{r7}
 800dd2a:	b085      	sub	sp, #20
 800dd2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800dd2e:	f3ef 8305 	mrs	r3, IPSR
 800dd32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	2b0f      	cmp	r3, #15
 800dd38:	d914      	bls.n	800dd64 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800dd3a:	4a17      	ldr	r2, [pc, #92]	; (800dd98 <vPortValidateInterruptPriority+0x70>)
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	4413      	add	r3, r2
 800dd40:	781b      	ldrb	r3, [r3, #0]
 800dd42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800dd44:	4b15      	ldr	r3, [pc, #84]	; (800dd9c <vPortValidateInterruptPriority+0x74>)
 800dd46:	781b      	ldrb	r3, [r3, #0]
 800dd48:	7afa      	ldrb	r2, [r7, #11]
 800dd4a:	429a      	cmp	r2, r3
 800dd4c:	d20a      	bcs.n	800dd64 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800dd4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd52:	f383 8811 	msr	BASEPRI, r3
 800dd56:	f3bf 8f6f 	isb	sy
 800dd5a:	f3bf 8f4f 	dsb	sy
 800dd5e:	607b      	str	r3, [r7, #4]
}
 800dd60:	bf00      	nop
 800dd62:	e7fe      	b.n	800dd62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800dd64:	4b0e      	ldr	r3, [pc, #56]	; (800dda0 <vPortValidateInterruptPriority+0x78>)
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800dd6c:	4b0d      	ldr	r3, [pc, #52]	; (800dda4 <vPortValidateInterruptPriority+0x7c>)
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	429a      	cmp	r2, r3
 800dd72:	d90a      	bls.n	800dd8a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800dd74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd78:	f383 8811 	msr	BASEPRI, r3
 800dd7c:	f3bf 8f6f 	isb	sy
 800dd80:	f3bf 8f4f 	dsb	sy
 800dd84:	603b      	str	r3, [r7, #0]
}
 800dd86:	bf00      	nop
 800dd88:	e7fe      	b.n	800dd88 <vPortValidateInterruptPriority+0x60>
	}
 800dd8a:	bf00      	nop
 800dd8c:	3714      	adds	r7, #20
 800dd8e:	46bd      	mov	sp, r7
 800dd90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd94:	4770      	bx	lr
 800dd96:	bf00      	nop
 800dd98:	e000e3f0 	.word	0xe000e3f0
 800dd9c:	200011a4 	.word	0x200011a4
 800dda0:	e000ed0c 	.word	0xe000ed0c
 800dda4:	200011a8 	.word	0x200011a8

0800dda8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800dda8:	b580      	push	{r7, lr}
 800ddaa:	b08a      	sub	sp, #40	; 0x28
 800ddac:	af00      	add	r7, sp, #0
 800ddae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ddb4:	f7fe fd9c 	bl	800c8f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ddb8:	4b5b      	ldr	r3, [pc, #364]	; (800df28 <pvPortMalloc+0x180>)
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d101      	bne.n	800ddc4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ddc0:	f000 f920 	bl	800e004 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ddc4:	4b59      	ldr	r3, [pc, #356]	; (800df2c <pvPortMalloc+0x184>)
 800ddc6:	681a      	ldr	r2, [r3, #0]
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	4013      	ands	r3, r2
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	f040 8093 	bne.w	800def8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d01d      	beq.n	800de14 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800ddd8:	2208      	movs	r2, #8
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	4413      	add	r3, r2
 800ddde:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	f003 0307 	and.w	r3, r3, #7
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d014      	beq.n	800de14 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	f023 0307 	bic.w	r3, r3, #7
 800ddf0:	3308      	adds	r3, #8
 800ddf2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	f003 0307 	and.w	r3, r3, #7
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d00a      	beq.n	800de14 <pvPortMalloc+0x6c>
	__asm volatile
 800ddfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de02:	f383 8811 	msr	BASEPRI, r3
 800de06:	f3bf 8f6f 	isb	sy
 800de0a:	f3bf 8f4f 	dsb	sy
 800de0e:	617b      	str	r3, [r7, #20]
}
 800de10:	bf00      	nop
 800de12:	e7fe      	b.n	800de12 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d06e      	beq.n	800def8 <pvPortMalloc+0x150>
 800de1a:	4b45      	ldr	r3, [pc, #276]	; (800df30 <pvPortMalloc+0x188>)
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	687a      	ldr	r2, [r7, #4]
 800de20:	429a      	cmp	r2, r3
 800de22:	d869      	bhi.n	800def8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800de24:	4b43      	ldr	r3, [pc, #268]	; (800df34 <pvPortMalloc+0x18c>)
 800de26:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800de28:	4b42      	ldr	r3, [pc, #264]	; (800df34 <pvPortMalloc+0x18c>)
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800de2e:	e004      	b.n	800de3a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800de30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de32:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800de34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800de3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de3c:	685b      	ldr	r3, [r3, #4]
 800de3e:	687a      	ldr	r2, [r7, #4]
 800de40:	429a      	cmp	r2, r3
 800de42:	d903      	bls.n	800de4c <pvPortMalloc+0xa4>
 800de44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d1f1      	bne.n	800de30 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800de4c:	4b36      	ldr	r3, [pc, #216]	; (800df28 <pvPortMalloc+0x180>)
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800de52:	429a      	cmp	r2, r3
 800de54:	d050      	beq.n	800def8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800de56:	6a3b      	ldr	r3, [r7, #32]
 800de58:	681b      	ldr	r3, [r3, #0]
 800de5a:	2208      	movs	r2, #8
 800de5c:	4413      	add	r3, r2
 800de5e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800de60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de62:	681a      	ldr	r2, [r3, #0]
 800de64:	6a3b      	ldr	r3, [r7, #32]
 800de66:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800de68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de6a:	685a      	ldr	r2, [r3, #4]
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	1ad2      	subs	r2, r2, r3
 800de70:	2308      	movs	r3, #8
 800de72:	005b      	lsls	r3, r3, #1
 800de74:	429a      	cmp	r2, r3
 800de76:	d91f      	bls.n	800deb8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800de78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	4413      	add	r3, r2
 800de7e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800de80:	69bb      	ldr	r3, [r7, #24]
 800de82:	f003 0307 	and.w	r3, r3, #7
 800de86:	2b00      	cmp	r3, #0
 800de88:	d00a      	beq.n	800dea0 <pvPortMalloc+0xf8>
	__asm volatile
 800de8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de8e:	f383 8811 	msr	BASEPRI, r3
 800de92:	f3bf 8f6f 	isb	sy
 800de96:	f3bf 8f4f 	dsb	sy
 800de9a:	613b      	str	r3, [r7, #16]
}
 800de9c:	bf00      	nop
 800de9e:	e7fe      	b.n	800de9e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800dea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dea2:	685a      	ldr	r2, [r3, #4]
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	1ad2      	subs	r2, r2, r3
 800dea8:	69bb      	ldr	r3, [r7, #24]
 800deaa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800deac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deae:	687a      	ldr	r2, [r7, #4]
 800deb0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800deb2:	69b8      	ldr	r0, [r7, #24]
 800deb4:	f000 f908 	bl	800e0c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800deb8:	4b1d      	ldr	r3, [pc, #116]	; (800df30 <pvPortMalloc+0x188>)
 800deba:	681a      	ldr	r2, [r3, #0]
 800debc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800debe:	685b      	ldr	r3, [r3, #4]
 800dec0:	1ad3      	subs	r3, r2, r3
 800dec2:	4a1b      	ldr	r2, [pc, #108]	; (800df30 <pvPortMalloc+0x188>)
 800dec4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800dec6:	4b1a      	ldr	r3, [pc, #104]	; (800df30 <pvPortMalloc+0x188>)
 800dec8:	681a      	ldr	r2, [r3, #0]
 800deca:	4b1b      	ldr	r3, [pc, #108]	; (800df38 <pvPortMalloc+0x190>)
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	429a      	cmp	r2, r3
 800ded0:	d203      	bcs.n	800deda <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ded2:	4b17      	ldr	r3, [pc, #92]	; (800df30 <pvPortMalloc+0x188>)
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	4a18      	ldr	r2, [pc, #96]	; (800df38 <pvPortMalloc+0x190>)
 800ded8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800deda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dedc:	685a      	ldr	r2, [r3, #4]
 800dede:	4b13      	ldr	r3, [pc, #76]	; (800df2c <pvPortMalloc+0x184>)
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	431a      	orrs	r2, r3
 800dee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dee6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800dee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deea:	2200      	movs	r2, #0
 800deec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800deee:	4b13      	ldr	r3, [pc, #76]	; (800df3c <pvPortMalloc+0x194>)
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	3301      	adds	r3, #1
 800def4:	4a11      	ldr	r2, [pc, #68]	; (800df3c <pvPortMalloc+0x194>)
 800def6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800def8:	f7fe fd08 	bl	800c90c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800defc:	69fb      	ldr	r3, [r7, #28]
 800defe:	f003 0307 	and.w	r3, r3, #7
 800df02:	2b00      	cmp	r3, #0
 800df04:	d00a      	beq.n	800df1c <pvPortMalloc+0x174>
	__asm volatile
 800df06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df0a:	f383 8811 	msr	BASEPRI, r3
 800df0e:	f3bf 8f6f 	isb	sy
 800df12:	f3bf 8f4f 	dsb	sy
 800df16:	60fb      	str	r3, [r7, #12]
}
 800df18:	bf00      	nop
 800df1a:	e7fe      	b.n	800df1a <pvPortMalloc+0x172>
	return pvReturn;
 800df1c:	69fb      	ldr	r3, [r7, #28]
}
 800df1e:	4618      	mov	r0, r3
 800df20:	3728      	adds	r7, #40	; 0x28
 800df22:	46bd      	mov	sp, r7
 800df24:	bd80      	pop	{r7, pc}
 800df26:	bf00      	nop
 800df28:	20004db4 	.word	0x20004db4
 800df2c:	20004dc8 	.word	0x20004dc8
 800df30:	20004db8 	.word	0x20004db8
 800df34:	20004dac 	.word	0x20004dac
 800df38:	20004dbc 	.word	0x20004dbc
 800df3c:	20004dc0 	.word	0x20004dc0

0800df40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800df40:	b580      	push	{r7, lr}
 800df42:	b086      	sub	sp, #24
 800df44:	af00      	add	r7, sp, #0
 800df46:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d04d      	beq.n	800dfee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800df52:	2308      	movs	r3, #8
 800df54:	425b      	negs	r3, r3
 800df56:	697a      	ldr	r2, [r7, #20]
 800df58:	4413      	add	r3, r2
 800df5a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800df5c:	697b      	ldr	r3, [r7, #20]
 800df5e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800df60:	693b      	ldr	r3, [r7, #16]
 800df62:	685a      	ldr	r2, [r3, #4]
 800df64:	4b24      	ldr	r3, [pc, #144]	; (800dff8 <vPortFree+0xb8>)
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	4013      	ands	r3, r2
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d10a      	bne.n	800df84 <vPortFree+0x44>
	__asm volatile
 800df6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df72:	f383 8811 	msr	BASEPRI, r3
 800df76:	f3bf 8f6f 	isb	sy
 800df7a:	f3bf 8f4f 	dsb	sy
 800df7e:	60fb      	str	r3, [r7, #12]
}
 800df80:	bf00      	nop
 800df82:	e7fe      	b.n	800df82 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800df84:	693b      	ldr	r3, [r7, #16]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d00a      	beq.n	800dfa2 <vPortFree+0x62>
	__asm volatile
 800df8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df90:	f383 8811 	msr	BASEPRI, r3
 800df94:	f3bf 8f6f 	isb	sy
 800df98:	f3bf 8f4f 	dsb	sy
 800df9c:	60bb      	str	r3, [r7, #8]
}
 800df9e:	bf00      	nop
 800dfa0:	e7fe      	b.n	800dfa0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800dfa2:	693b      	ldr	r3, [r7, #16]
 800dfa4:	685a      	ldr	r2, [r3, #4]
 800dfa6:	4b14      	ldr	r3, [pc, #80]	; (800dff8 <vPortFree+0xb8>)
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	4013      	ands	r3, r2
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d01e      	beq.n	800dfee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800dfb0:	693b      	ldr	r3, [r7, #16]
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d11a      	bne.n	800dfee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800dfb8:	693b      	ldr	r3, [r7, #16]
 800dfba:	685a      	ldr	r2, [r3, #4]
 800dfbc:	4b0e      	ldr	r3, [pc, #56]	; (800dff8 <vPortFree+0xb8>)
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	43db      	mvns	r3, r3
 800dfc2:	401a      	ands	r2, r3
 800dfc4:	693b      	ldr	r3, [r7, #16]
 800dfc6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800dfc8:	f7fe fc92 	bl	800c8f0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800dfcc:	693b      	ldr	r3, [r7, #16]
 800dfce:	685a      	ldr	r2, [r3, #4]
 800dfd0:	4b0a      	ldr	r3, [pc, #40]	; (800dffc <vPortFree+0xbc>)
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	4413      	add	r3, r2
 800dfd6:	4a09      	ldr	r2, [pc, #36]	; (800dffc <vPortFree+0xbc>)
 800dfd8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800dfda:	6938      	ldr	r0, [r7, #16]
 800dfdc:	f000 f874 	bl	800e0c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800dfe0:	4b07      	ldr	r3, [pc, #28]	; (800e000 <vPortFree+0xc0>)
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	3301      	adds	r3, #1
 800dfe6:	4a06      	ldr	r2, [pc, #24]	; (800e000 <vPortFree+0xc0>)
 800dfe8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800dfea:	f7fe fc8f 	bl	800c90c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800dfee:	bf00      	nop
 800dff0:	3718      	adds	r7, #24
 800dff2:	46bd      	mov	sp, r7
 800dff4:	bd80      	pop	{r7, pc}
 800dff6:	bf00      	nop
 800dff8:	20004dc8 	.word	0x20004dc8
 800dffc:	20004db8 	.word	0x20004db8
 800e000:	20004dc4 	.word	0x20004dc4

0800e004 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e004:	b480      	push	{r7}
 800e006:	b085      	sub	sp, #20
 800e008:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e00a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800e00e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e010:	4b27      	ldr	r3, [pc, #156]	; (800e0b0 <prvHeapInit+0xac>)
 800e012:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	f003 0307 	and.w	r3, r3, #7
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d00c      	beq.n	800e038 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	3307      	adds	r3, #7
 800e022:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	f023 0307 	bic.w	r3, r3, #7
 800e02a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e02c:	68ba      	ldr	r2, [r7, #8]
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	1ad3      	subs	r3, r2, r3
 800e032:	4a1f      	ldr	r2, [pc, #124]	; (800e0b0 <prvHeapInit+0xac>)
 800e034:	4413      	add	r3, r2
 800e036:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e03c:	4a1d      	ldr	r2, [pc, #116]	; (800e0b4 <prvHeapInit+0xb0>)
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e042:	4b1c      	ldr	r3, [pc, #112]	; (800e0b4 <prvHeapInit+0xb0>)
 800e044:	2200      	movs	r2, #0
 800e046:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	68ba      	ldr	r2, [r7, #8]
 800e04c:	4413      	add	r3, r2
 800e04e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e050:	2208      	movs	r2, #8
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	1a9b      	subs	r3, r3, r2
 800e056:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	f023 0307 	bic.w	r3, r3, #7
 800e05e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	4a15      	ldr	r2, [pc, #84]	; (800e0b8 <prvHeapInit+0xb4>)
 800e064:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e066:	4b14      	ldr	r3, [pc, #80]	; (800e0b8 <prvHeapInit+0xb4>)
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	2200      	movs	r2, #0
 800e06c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e06e:	4b12      	ldr	r3, [pc, #72]	; (800e0b8 <prvHeapInit+0xb4>)
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	2200      	movs	r2, #0
 800e074:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e07a:	683b      	ldr	r3, [r7, #0]
 800e07c:	68fa      	ldr	r2, [r7, #12]
 800e07e:	1ad2      	subs	r2, r2, r3
 800e080:	683b      	ldr	r3, [r7, #0]
 800e082:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e084:	4b0c      	ldr	r3, [pc, #48]	; (800e0b8 <prvHeapInit+0xb4>)
 800e086:	681a      	ldr	r2, [r3, #0]
 800e088:	683b      	ldr	r3, [r7, #0]
 800e08a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e08c:	683b      	ldr	r3, [r7, #0]
 800e08e:	685b      	ldr	r3, [r3, #4]
 800e090:	4a0a      	ldr	r2, [pc, #40]	; (800e0bc <prvHeapInit+0xb8>)
 800e092:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e094:	683b      	ldr	r3, [r7, #0]
 800e096:	685b      	ldr	r3, [r3, #4]
 800e098:	4a09      	ldr	r2, [pc, #36]	; (800e0c0 <prvHeapInit+0xbc>)
 800e09a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e09c:	4b09      	ldr	r3, [pc, #36]	; (800e0c4 <prvHeapInit+0xc0>)
 800e09e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e0a2:	601a      	str	r2, [r3, #0]
}
 800e0a4:	bf00      	nop
 800e0a6:	3714      	adds	r7, #20
 800e0a8:	46bd      	mov	sp, r7
 800e0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ae:	4770      	bx	lr
 800e0b0:	200011ac 	.word	0x200011ac
 800e0b4:	20004dac 	.word	0x20004dac
 800e0b8:	20004db4 	.word	0x20004db4
 800e0bc:	20004dbc 	.word	0x20004dbc
 800e0c0:	20004db8 	.word	0x20004db8
 800e0c4:	20004dc8 	.word	0x20004dc8

0800e0c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e0c8:	b480      	push	{r7}
 800e0ca:	b085      	sub	sp, #20
 800e0cc:	af00      	add	r7, sp, #0
 800e0ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e0d0:	4b28      	ldr	r3, [pc, #160]	; (800e174 <prvInsertBlockIntoFreeList+0xac>)
 800e0d2:	60fb      	str	r3, [r7, #12]
 800e0d4:	e002      	b.n	800e0dc <prvInsertBlockIntoFreeList+0x14>
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	60fb      	str	r3, [r7, #12]
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	687a      	ldr	r2, [r7, #4]
 800e0e2:	429a      	cmp	r2, r3
 800e0e4:	d8f7      	bhi.n	800e0d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	685b      	ldr	r3, [r3, #4]
 800e0ee:	68ba      	ldr	r2, [r7, #8]
 800e0f0:	4413      	add	r3, r2
 800e0f2:	687a      	ldr	r2, [r7, #4]
 800e0f4:	429a      	cmp	r2, r3
 800e0f6:	d108      	bne.n	800e10a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	685a      	ldr	r2, [r3, #4]
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	685b      	ldr	r3, [r3, #4]
 800e100:	441a      	add	r2, r3
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	685b      	ldr	r3, [r3, #4]
 800e112:	68ba      	ldr	r2, [r7, #8]
 800e114:	441a      	add	r2, r3
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	429a      	cmp	r2, r3
 800e11c:	d118      	bne.n	800e150 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	681a      	ldr	r2, [r3, #0]
 800e122:	4b15      	ldr	r3, [pc, #84]	; (800e178 <prvInsertBlockIntoFreeList+0xb0>)
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	429a      	cmp	r2, r3
 800e128:	d00d      	beq.n	800e146 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	685a      	ldr	r2, [r3, #4]
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	685b      	ldr	r3, [r3, #4]
 800e134:	441a      	add	r2, r3
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	681a      	ldr	r2, [r3, #0]
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	601a      	str	r2, [r3, #0]
 800e144:	e008      	b.n	800e158 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e146:	4b0c      	ldr	r3, [pc, #48]	; (800e178 <prvInsertBlockIntoFreeList+0xb0>)
 800e148:	681a      	ldr	r2, [r3, #0]
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	601a      	str	r2, [r3, #0]
 800e14e:	e003      	b.n	800e158 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e150:	68fb      	ldr	r3, [r7, #12]
 800e152:	681a      	ldr	r2, [r3, #0]
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e158:	68fa      	ldr	r2, [r7, #12]
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	429a      	cmp	r2, r3
 800e15e:	d002      	beq.n	800e166 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	687a      	ldr	r2, [r7, #4]
 800e164:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e166:	bf00      	nop
 800e168:	3714      	adds	r7, #20
 800e16a:	46bd      	mov	sp, r7
 800e16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e170:	4770      	bx	lr
 800e172:	bf00      	nop
 800e174:	20004dac 	.word	0x20004dac
 800e178:	20004db4 	.word	0x20004db4

0800e17c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800e17c:	b580      	push	{r7, lr}
 800e17e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800e180:	2201      	movs	r2, #1
 800e182:	490e      	ldr	r1, [pc, #56]	; (800e1bc <MX_USB_HOST_Init+0x40>)
 800e184:	480e      	ldr	r0, [pc, #56]	; (800e1c0 <MX_USB_HOST_Init+0x44>)
 800e186:	f7fb faf5 	bl	8009774 <USBH_Init>
 800e18a:	4603      	mov	r3, r0
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d001      	beq.n	800e194 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800e190:	f7f3 fa0e 	bl	80015b0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800e194:	490b      	ldr	r1, [pc, #44]	; (800e1c4 <MX_USB_HOST_Init+0x48>)
 800e196:	480a      	ldr	r0, [pc, #40]	; (800e1c0 <MX_USB_HOST_Init+0x44>)
 800e198:	f7fb fb9c 	bl	80098d4 <USBH_RegisterClass>
 800e19c:	4603      	mov	r3, r0
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d001      	beq.n	800e1a6 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800e1a2:	f7f3 fa05 	bl	80015b0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800e1a6:	4806      	ldr	r0, [pc, #24]	; (800e1c0 <MX_USB_HOST_Init+0x44>)
 800e1a8:	f7fb fc20 	bl	80099ec <USBH_Start>
 800e1ac:	4603      	mov	r3, r0
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d001      	beq.n	800e1b6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800e1b2:	f7f3 f9fd 	bl	80015b0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800e1b6:	bf00      	nop
 800e1b8:	bd80      	pop	{r7, pc}
 800e1ba:	bf00      	nop
 800e1bc:	0800e1c9 	.word	0x0800e1c9
 800e1c0:	2000501c 	.word	0x2000501c
 800e1c4:	2000000c 	.word	0x2000000c

0800e1c8 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800e1c8:	b480      	push	{r7}
 800e1ca:	b083      	sub	sp, #12
 800e1cc:	af00      	add	r7, sp, #0
 800e1ce:	6078      	str	r0, [r7, #4]
 800e1d0:	460b      	mov	r3, r1
 800e1d2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800e1d4:	78fb      	ldrb	r3, [r7, #3]
 800e1d6:	3b01      	subs	r3, #1
 800e1d8:	2b04      	cmp	r3, #4
 800e1da:	d819      	bhi.n	800e210 <USBH_UserProcess+0x48>
 800e1dc:	a201      	add	r2, pc, #4	; (adr r2, 800e1e4 <USBH_UserProcess+0x1c>)
 800e1de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1e2:	bf00      	nop
 800e1e4:	0800e211 	.word	0x0800e211
 800e1e8:	0800e201 	.word	0x0800e201
 800e1ec:	0800e211 	.word	0x0800e211
 800e1f0:	0800e209 	.word	0x0800e209
 800e1f4:	0800e1f9 	.word	0x0800e1f9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800e1f8:	4b09      	ldr	r3, [pc, #36]	; (800e220 <USBH_UserProcess+0x58>)
 800e1fa:	2203      	movs	r2, #3
 800e1fc:	701a      	strb	r2, [r3, #0]
  break;
 800e1fe:	e008      	b.n	800e212 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800e200:	4b07      	ldr	r3, [pc, #28]	; (800e220 <USBH_UserProcess+0x58>)
 800e202:	2202      	movs	r2, #2
 800e204:	701a      	strb	r2, [r3, #0]
  break;
 800e206:	e004      	b.n	800e212 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800e208:	4b05      	ldr	r3, [pc, #20]	; (800e220 <USBH_UserProcess+0x58>)
 800e20a:	2201      	movs	r2, #1
 800e20c:	701a      	strb	r2, [r3, #0]
  break;
 800e20e:	e000      	b.n	800e212 <USBH_UserProcess+0x4a>

  default:
  break;
 800e210:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800e212:	bf00      	nop
 800e214:	370c      	adds	r7, #12
 800e216:	46bd      	mov	sp, r7
 800e218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e21c:	4770      	bx	lr
 800e21e:	bf00      	nop
 800e220:	20004dcc 	.word	0x20004dcc

0800e224 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800e224:	b580      	push	{r7, lr}
 800e226:	b08a      	sub	sp, #40	; 0x28
 800e228:	af00      	add	r7, sp, #0
 800e22a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e22c:	f107 0314 	add.w	r3, r7, #20
 800e230:	2200      	movs	r2, #0
 800e232:	601a      	str	r2, [r3, #0]
 800e234:	605a      	str	r2, [r3, #4]
 800e236:	609a      	str	r2, [r3, #8]
 800e238:	60da      	str	r2, [r3, #12]
 800e23a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e244:	d147      	bne.n	800e2d6 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e246:	2300      	movs	r3, #0
 800e248:	613b      	str	r3, [r7, #16]
 800e24a:	4b25      	ldr	r3, [pc, #148]	; (800e2e0 <HAL_HCD_MspInit+0xbc>)
 800e24c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e24e:	4a24      	ldr	r2, [pc, #144]	; (800e2e0 <HAL_HCD_MspInit+0xbc>)
 800e250:	f043 0301 	orr.w	r3, r3, #1
 800e254:	6313      	str	r3, [r2, #48]	; 0x30
 800e256:	4b22      	ldr	r3, [pc, #136]	; (800e2e0 <HAL_HCD_MspInit+0xbc>)
 800e258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e25a:	f003 0301 	and.w	r3, r3, #1
 800e25e:	613b      	str	r3, [r7, #16]
 800e260:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800e262:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e266:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e268:	2300      	movs	r3, #0
 800e26a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e26c:	2300      	movs	r3, #0
 800e26e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800e270:	f107 0314 	add.w	r3, r7, #20
 800e274:	4619      	mov	r1, r3
 800e276:	481b      	ldr	r0, [pc, #108]	; (800e2e4 <HAL_HCD_MspInit+0xc0>)
 800e278:	f7f4 fada 	bl	8002830 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800e27c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800e280:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e282:	2302      	movs	r3, #2
 800e284:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e286:	2300      	movs	r3, #0
 800e288:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e28a:	2300      	movs	r3, #0
 800e28c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e28e:	230a      	movs	r3, #10
 800e290:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e292:	f107 0314 	add.w	r3, r7, #20
 800e296:	4619      	mov	r1, r3
 800e298:	4812      	ldr	r0, [pc, #72]	; (800e2e4 <HAL_HCD_MspInit+0xc0>)
 800e29a:	f7f4 fac9 	bl	8002830 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e29e:	4b10      	ldr	r3, [pc, #64]	; (800e2e0 <HAL_HCD_MspInit+0xbc>)
 800e2a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e2a2:	4a0f      	ldr	r2, [pc, #60]	; (800e2e0 <HAL_HCD_MspInit+0xbc>)
 800e2a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e2a8:	6353      	str	r3, [r2, #52]	; 0x34
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	60fb      	str	r3, [r7, #12]
 800e2ae:	4b0c      	ldr	r3, [pc, #48]	; (800e2e0 <HAL_HCD_MspInit+0xbc>)
 800e2b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e2b2:	4a0b      	ldr	r2, [pc, #44]	; (800e2e0 <HAL_HCD_MspInit+0xbc>)
 800e2b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e2b8:	6453      	str	r3, [r2, #68]	; 0x44
 800e2ba:	4b09      	ldr	r3, [pc, #36]	; (800e2e0 <HAL_HCD_MspInit+0xbc>)
 800e2bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e2be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e2c2:	60fb      	str	r3, [r7, #12]
 800e2c4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800e2c6:	2200      	movs	r2, #0
 800e2c8:	2105      	movs	r1, #5
 800e2ca:	2043      	movs	r0, #67	; 0x43
 800e2cc:	f7f4 f9f4 	bl	80026b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e2d0:	2043      	movs	r0, #67	; 0x43
 800e2d2:	f7f4 fa0d 	bl	80026f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e2d6:	bf00      	nop
 800e2d8:	3728      	adds	r7, #40	; 0x28
 800e2da:	46bd      	mov	sp, r7
 800e2dc:	bd80      	pop	{r7, pc}
 800e2de:	bf00      	nop
 800e2e0:	40023800 	.word	0x40023800
 800e2e4:	40020000 	.word	0x40020000

0800e2e8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800e2e8:	b580      	push	{r7, lr}
 800e2ea:	b082      	sub	sp, #8
 800e2ec:	af00      	add	r7, sp, #0
 800e2ee:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	f7fc f825 	bl	800a346 <USBH_LL_IncTimer>
}
 800e2fc:	bf00      	nop
 800e2fe:	3708      	adds	r7, #8
 800e300:	46bd      	mov	sp, r7
 800e302:	bd80      	pop	{r7, pc}

0800e304 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800e304:	b580      	push	{r7, lr}
 800e306:	b082      	sub	sp, #8
 800e308:	af00      	add	r7, sp, #0
 800e30a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e312:	4618      	mov	r0, r3
 800e314:	f7fc f869 	bl	800a3ea <USBH_LL_Connect>
}
 800e318:	bf00      	nop
 800e31a:	3708      	adds	r7, #8
 800e31c:	46bd      	mov	sp, r7
 800e31e:	bd80      	pop	{r7, pc}

0800e320 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800e320:	b580      	push	{r7, lr}
 800e322:	b082      	sub	sp, #8
 800e324:	af00      	add	r7, sp, #0
 800e326:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e32e:	4618      	mov	r0, r3
 800e330:	f7fc f87e 	bl	800a430 <USBH_LL_Disconnect>
}
 800e334:	bf00      	nop
 800e336:	3708      	adds	r7, #8
 800e338:	46bd      	mov	sp, r7
 800e33a:	bd80      	pop	{r7, pc}

0800e33c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800e33c:	b580      	push	{r7, lr}
 800e33e:	b082      	sub	sp, #8
 800e340:	af00      	add	r7, sp, #0
 800e342:	6078      	str	r0, [r7, #4]
 800e344:	460b      	mov	r3, r1
 800e346:	70fb      	strb	r3, [r7, #3]
 800e348:	4613      	mov	r3, r2
 800e34a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e352:	4618      	mov	r0, r3
 800e354:	f7fc f8b5 	bl	800a4c2 <USBH_LL_NotifyURBChange>
#endif
}
 800e358:	bf00      	nop
 800e35a:	3708      	adds	r7, #8
 800e35c:	46bd      	mov	sp, r7
 800e35e:	bd80      	pop	{r7, pc}

0800e360 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800e360:	b580      	push	{r7, lr}
 800e362:	b082      	sub	sp, #8
 800e364:	af00      	add	r7, sp, #0
 800e366:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e36e:	4618      	mov	r0, r3
 800e370:	f7fc f813 	bl	800a39a <USBH_LL_PortEnabled>
}
 800e374:	bf00      	nop
 800e376:	3708      	adds	r7, #8
 800e378:	46bd      	mov	sp, r7
 800e37a:	bd80      	pop	{r7, pc}

0800e37c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800e37c:	b580      	push	{r7, lr}
 800e37e:	b082      	sub	sp, #8
 800e380:	af00      	add	r7, sp, #0
 800e382:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e38a:	4618      	mov	r0, r3
 800e38c:	f7fc f81f 	bl	800a3ce <USBH_LL_PortDisabled>
}
 800e390:	bf00      	nop
 800e392:	3708      	adds	r7, #8
 800e394:	46bd      	mov	sp, r7
 800e396:	bd80      	pop	{r7, pc}

0800e398 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800e398:	b580      	push	{r7, lr}
 800e39a:	b082      	sub	sp, #8
 800e39c:	af00      	add	r7, sp, #0
 800e39e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800e3a6:	2b01      	cmp	r3, #1
 800e3a8:	d12a      	bne.n	800e400 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800e3aa:	4a18      	ldr	r2, [pc, #96]	; (800e40c <USBH_LL_Init+0x74>)
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	4a15      	ldr	r2, [pc, #84]	; (800e40c <USBH_LL_Init+0x74>)
 800e3b6:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e3ba:	4b14      	ldr	r3, [pc, #80]	; (800e40c <USBH_LL_Init+0x74>)
 800e3bc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e3c0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800e3c2:	4b12      	ldr	r3, [pc, #72]	; (800e40c <USBH_LL_Init+0x74>)
 800e3c4:	2208      	movs	r2, #8
 800e3c6:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800e3c8:	4b10      	ldr	r3, [pc, #64]	; (800e40c <USBH_LL_Init+0x74>)
 800e3ca:	2201      	movs	r2, #1
 800e3cc:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e3ce:	4b0f      	ldr	r3, [pc, #60]	; (800e40c <USBH_LL_Init+0x74>)
 800e3d0:	2200      	movs	r2, #0
 800e3d2:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800e3d4:	4b0d      	ldr	r3, [pc, #52]	; (800e40c <USBH_LL_Init+0x74>)
 800e3d6:	2202      	movs	r2, #2
 800e3d8:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e3da:	4b0c      	ldr	r3, [pc, #48]	; (800e40c <USBH_LL_Init+0x74>)
 800e3dc:	2200      	movs	r2, #0
 800e3de:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800e3e0:	480a      	ldr	r0, [pc, #40]	; (800e40c <USBH_LL_Init+0x74>)
 800e3e2:	f7f4 fbda 	bl	8002b9a <HAL_HCD_Init>
 800e3e6:	4603      	mov	r3, r0
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d001      	beq.n	800e3f0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800e3ec:	f7f3 f8e0 	bl	80015b0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800e3f0:	4806      	ldr	r0, [pc, #24]	; (800e40c <USBH_LL_Init+0x74>)
 800e3f2:	f7f4 ffb7 	bl	8003364 <HAL_HCD_GetCurrentFrame>
 800e3f6:	4603      	mov	r3, r0
 800e3f8:	4619      	mov	r1, r3
 800e3fa:	6878      	ldr	r0, [r7, #4]
 800e3fc:	f7fb ff94 	bl	800a328 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800e400:	2300      	movs	r3, #0
}
 800e402:	4618      	mov	r0, r3
 800e404:	3708      	adds	r7, #8
 800e406:	46bd      	mov	sp, r7
 800e408:	bd80      	pop	{r7, pc}
 800e40a:	bf00      	nop
 800e40c:	20005400 	.word	0x20005400

0800e410 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800e410:	b580      	push	{r7, lr}
 800e412:	b084      	sub	sp, #16
 800e414:	af00      	add	r7, sp, #0
 800e416:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e418:	2300      	movs	r3, #0
 800e41a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e41c:	2300      	movs	r3, #0
 800e41e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e426:	4618      	mov	r0, r3
 800e428:	f7f4 ff26 	bl	8003278 <HAL_HCD_Start>
 800e42c:	4603      	mov	r3, r0
 800e42e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e430:	7bfb      	ldrb	r3, [r7, #15]
 800e432:	4618      	mov	r0, r3
 800e434:	f000 f95c 	bl	800e6f0 <USBH_Get_USB_Status>
 800e438:	4603      	mov	r3, r0
 800e43a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e43c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e43e:	4618      	mov	r0, r3
 800e440:	3710      	adds	r7, #16
 800e442:	46bd      	mov	sp, r7
 800e444:	bd80      	pop	{r7, pc}

0800e446 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800e446:	b580      	push	{r7, lr}
 800e448:	b084      	sub	sp, #16
 800e44a:	af00      	add	r7, sp, #0
 800e44c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e44e:	2300      	movs	r3, #0
 800e450:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e452:	2300      	movs	r3, #0
 800e454:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e45c:	4618      	mov	r0, r3
 800e45e:	f7f4 ff2e 	bl	80032be <HAL_HCD_Stop>
 800e462:	4603      	mov	r3, r0
 800e464:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e466:	7bfb      	ldrb	r3, [r7, #15]
 800e468:	4618      	mov	r0, r3
 800e46a:	f000 f941 	bl	800e6f0 <USBH_Get_USB_Status>
 800e46e:	4603      	mov	r3, r0
 800e470:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e472:	7bbb      	ldrb	r3, [r7, #14]
}
 800e474:	4618      	mov	r0, r3
 800e476:	3710      	adds	r7, #16
 800e478:	46bd      	mov	sp, r7
 800e47a:	bd80      	pop	{r7, pc}

0800e47c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800e47c:	b580      	push	{r7, lr}
 800e47e:	b084      	sub	sp, #16
 800e480:	af00      	add	r7, sp, #0
 800e482:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800e484:	2301      	movs	r3, #1
 800e486:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e48e:	4618      	mov	r0, r3
 800e490:	f7f4 ff76 	bl	8003380 <HAL_HCD_GetCurrentSpeed>
 800e494:	4603      	mov	r3, r0
 800e496:	2b02      	cmp	r3, #2
 800e498:	d00c      	beq.n	800e4b4 <USBH_LL_GetSpeed+0x38>
 800e49a:	2b02      	cmp	r3, #2
 800e49c:	d80d      	bhi.n	800e4ba <USBH_LL_GetSpeed+0x3e>
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d002      	beq.n	800e4a8 <USBH_LL_GetSpeed+0x2c>
 800e4a2:	2b01      	cmp	r3, #1
 800e4a4:	d003      	beq.n	800e4ae <USBH_LL_GetSpeed+0x32>
 800e4a6:	e008      	b.n	800e4ba <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800e4a8:	2300      	movs	r3, #0
 800e4aa:	73fb      	strb	r3, [r7, #15]
    break;
 800e4ac:	e008      	b.n	800e4c0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800e4ae:	2301      	movs	r3, #1
 800e4b0:	73fb      	strb	r3, [r7, #15]
    break;
 800e4b2:	e005      	b.n	800e4c0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800e4b4:	2302      	movs	r3, #2
 800e4b6:	73fb      	strb	r3, [r7, #15]
    break;
 800e4b8:	e002      	b.n	800e4c0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800e4ba:	2301      	movs	r3, #1
 800e4bc:	73fb      	strb	r3, [r7, #15]
    break;
 800e4be:	bf00      	nop
  }
  return  speed;
 800e4c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e4c2:	4618      	mov	r0, r3
 800e4c4:	3710      	adds	r7, #16
 800e4c6:	46bd      	mov	sp, r7
 800e4c8:	bd80      	pop	{r7, pc}

0800e4ca <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800e4ca:	b580      	push	{r7, lr}
 800e4cc:	b084      	sub	sp, #16
 800e4ce:	af00      	add	r7, sp, #0
 800e4d0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e4d2:	2300      	movs	r3, #0
 800e4d4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e4d6:	2300      	movs	r3, #0
 800e4d8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e4e0:	4618      	mov	r0, r3
 800e4e2:	f7f4 ff09 	bl	80032f8 <HAL_HCD_ResetPort>
 800e4e6:	4603      	mov	r3, r0
 800e4e8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e4ea:	7bfb      	ldrb	r3, [r7, #15]
 800e4ec:	4618      	mov	r0, r3
 800e4ee:	f000 f8ff 	bl	800e6f0 <USBH_Get_USB_Status>
 800e4f2:	4603      	mov	r3, r0
 800e4f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e4f6:	7bbb      	ldrb	r3, [r7, #14]
}
 800e4f8:	4618      	mov	r0, r3
 800e4fa:	3710      	adds	r7, #16
 800e4fc:	46bd      	mov	sp, r7
 800e4fe:	bd80      	pop	{r7, pc}

0800e500 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e500:	b580      	push	{r7, lr}
 800e502:	b082      	sub	sp, #8
 800e504:	af00      	add	r7, sp, #0
 800e506:	6078      	str	r0, [r7, #4]
 800e508:	460b      	mov	r3, r1
 800e50a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e512:	78fa      	ldrb	r2, [r7, #3]
 800e514:	4611      	mov	r1, r2
 800e516:	4618      	mov	r0, r3
 800e518:	f7f4 ff10 	bl	800333c <HAL_HCD_HC_GetXferCount>
 800e51c:	4603      	mov	r3, r0
}
 800e51e:	4618      	mov	r0, r3
 800e520:	3708      	adds	r7, #8
 800e522:	46bd      	mov	sp, r7
 800e524:	bd80      	pop	{r7, pc}

0800e526 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800e526:	b590      	push	{r4, r7, lr}
 800e528:	b089      	sub	sp, #36	; 0x24
 800e52a:	af04      	add	r7, sp, #16
 800e52c:	6078      	str	r0, [r7, #4]
 800e52e:	4608      	mov	r0, r1
 800e530:	4611      	mov	r1, r2
 800e532:	461a      	mov	r2, r3
 800e534:	4603      	mov	r3, r0
 800e536:	70fb      	strb	r3, [r7, #3]
 800e538:	460b      	mov	r3, r1
 800e53a:	70bb      	strb	r3, [r7, #2]
 800e53c:	4613      	mov	r3, r2
 800e53e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e540:	2300      	movs	r3, #0
 800e542:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e544:	2300      	movs	r3, #0
 800e546:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e54e:	787c      	ldrb	r4, [r7, #1]
 800e550:	78ba      	ldrb	r2, [r7, #2]
 800e552:	78f9      	ldrb	r1, [r7, #3]
 800e554:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e556:	9302      	str	r3, [sp, #8]
 800e558:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e55c:	9301      	str	r3, [sp, #4]
 800e55e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e562:	9300      	str	r3, [sp, #0]
 800e564:	4623      	mov	r3, r4
 800e566:	f7f4 fb7a 	bl	8002c5e <HAL_HCD_HC_Init>
 800e56a:	4603      	mov	r3, r0
 800e56c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800e56e:	7bfb      	ldrb	r3, [r7, #15]
 800e570:	4618      	mov	r0, r3
 800e572:	f000 f8bd 	bl	800e6f0 <USBH_Get_USB_Status>
 800e576:	4603      	mov	r3, r0
 800e578:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e57a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e57c:	4618      	mov	r0, r3
 800e57e:	3714      	adds	r7, #20
 800e580:	46bd      	mov	sp, r7
 800e582:	bd90      	pop	{r4, r7, pc}

0800e584 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e584:	b580      	push	{r7, lr}
 800e586:	b084      	sub	sp, #16
 800e588:	af00      	add	r7, sp, #0
 800e58a:	6078      	str	r0, [r7, #4]
 800e58c:	460b      	mov	r3, r1
 800e58e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e590:	2300      	movs	r3, #0
 800e592:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e594:	2300      	movs	r3, #0
 800e596:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e59e:	78fa      	ldrb	r2, [r7, #3]
 800e5a0:	4611      	mov	r1, r2
 800e5a2:	4618      	mov	r0, r3
 800e5a4:	f7f4 fbea 	bl	8002d7c <HAL_HCD_HC_Halt>
 800e5a8:	4603      	mov	r3, r0
 800e5aa:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e5ac:	7bfb      	ldrb	r3, [r7, #15]
 800e5ae:	4618      	mov	r0, r3
 800e5b0:	f000 f89e 	bl	800e6f0 <USBH_Get_USB_Status>
 800e5b4:	4603      	mov	r3, r0
 800e5b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e5b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e5ba:	4618      	mov	r0, r3
 800e5bc:	3710      	adds	r7, #16
 800e5be:	46bd      	mov	sp, r7
 800e5c0:	bd80      	pop	{r7, pc}

0800e5c2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800e5c2:	b590      	push	{r4, r7, lr}
 800e5c4:	b089      	sub	sp, #36	; 0x24
 800e5c6:	af04      	add	r7, sp, #16
 800e5c8:	6078      	str	r0, [r7, #4]
 800e5ca:	4608      	mov	r0, r1
 800e5cc:	4611      	mov	r1, r2
 800e5ce:	461a      	mov	r2, r3
 800e5d0:	4603      	mov	r3, r0
 800e5d2:	70fb      	strb	r3, [r7, #3]
 800e5d4:	460b      	mov	r3, r1
 800e5d6:	70bb      	strb	r3, [r7, #2]
 800e5d8:	4613      	mov	r3, r2
 800e5da:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e5dc:	2300      	movs	r3, #0
 800e5de:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e5e0:	2300      	movs	r3, #0
 800e5e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e5ea:	787c      	ldrb	r4, [r7, #1]
 800e5ec:	78ba      	ldrb	r2, [r7, #2]
 800e5ee:	78f9      	ldrb	r1, [r7, #3]
 800e5f0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e5f4:	9303      	str	r3, [sp, #12]
 800e5f6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e5f8:	9302      	str	r3, [sp, #8]
 800e5fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5fc:	9301      	str	r3, [sp, #4]
 800e5fe:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e602:	9300      	str	r3, [sp, #0]
 800e604:	4623      	mov	r3, r4
 800e606:	f7f4 fbdd 	bl	8002dc4 <HAL_HCD_HC_SubmitRequest>
 800e60a:	4603      	mov	r3, r0
 800e60c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800e60e:	7bfb      	ldrb	r3, [r7, #15]
 800e610:	4618      	mov	r0, r3
 800e612:	f000 f86d 	bl	800e6f0 <USBH_Get_USB_Status>
 800e616:	4603      	mov	r3, r0
 800e618:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e61a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e61c:	4618      	mov	r0, r3
 800e61e:	3714      	adds	r7, #20
 800e620:	46bd      	mov	sp, r7
 800e622:	bd90      	pop	{r4, r7, pc}

0800e624 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e624:	b580      	push	{r7, lr}
 800e626:	b082      	sub	sp, #8
 800e628:	af00      	add	r7, sp, #0
 800e62a:	6078      	str	r0, [r7, #4]
 800e62c:	460b      	mov	r3, r1
 800e62e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e636:	78fa      	ldrb	r2, [r7, #3]
 800e638:	4611      	mov	r1, r2
 800e63a:	4618      	mov	r0, r3
 800e63c:	f7f4 fe6a 	bl	8003314 <HAL_HCD_HC_GetURBState>
 800e640:	4603      	mov	r3, r0
}
 800e642:	4618      	mov	r0, r3
 800e644:	3708      	adds	r7, #8
 800e646:	46bd      	mov	sp, r7
 800e648:	bd80      	pop	{r7, pc}

0800e64a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800e64a:	b580      	push	{r7, lr}
 800e64c:	b082      	sub	sp, #8
 800e64e:	af00      	add	r7, sp, #0
 800e650:	6078      	str	r0, [r7, #4]
 800e652:	460b      	mov	r3, r1
 800e654:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800e65c:	2b01      	cmp	r3, #1
 800e65e:	d103      	bne.n	800e668 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800e660:	78fb      	ldrb	r3, [r7, #3]
 800e662:	4618      	mov	r0, r3
 800e664:	f000 f870 	bl	800e748 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800e668:	20c8      	movs	r0, #200	; 0xc8
 800e66a:	f7f3 ff49 	bl	8002500 <HAL_Delay>
  return USBH_OK;
 800e66e:	2300      	movs	r3, #0
}
 800e670:	4618      	mov	r0, r3
 800e672:	3708      	adds	r7, #8
 800e674:	46bd      	mov	sp, r7
 800e676:	bd80      	pop	{r7, pc}

0800e678 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800e678:	b480      	push	{r7}
 800e67a:	b085      	sub	sp, #20
 800e67c:	af00      	add	r7, sp, #0
 800e67e:	6078      	str	r0, [r7, #4]
 800e680:	460b      	mov	r3, r1
 800e682:	70fb      	strb	r3, [r7, #3]
 800e684:	4613      	mov	r3, r2
 800e686:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e68e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800e690:	78fb      	ldrb	r3, [r7, #3]
 800e692:	68fa      	ldr	r2, [r7, #12]
 800e694:	212c      	movs	r1, #44	; 0x2c
 800e696:	fb01 f303 	mul.w	r3, r1, r3
 800e69a:	4413      	add	r3, r2
 800e69c:	333b      	adds	r3, #59	; 0x3b
 800e69e:	781b      	ldrb	r3, [r3, #0]
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d009      	beq.n	800e6b8 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800e6a4:	78fb      	ldrb	r3, [r7, #3]
 800e6a6:	68fa      	ldr	r2, [r7, #12]
 800e6a8:	212c      	movs	r1, #44	; 0x2c
 800e6aa:	fb01 f303 	mul.w	r3, r1, r3
 800e6ae:	4413      	add	r3, r2
 800e6b0:	3354      	adds	r3, #84	; 0x54
 800e6b2:	78ba      	ldrb	r2, [r7, #2]
 800e6b4:	701a      	strb	r2, [r3, #0]
 800e6b6:	e008      	b.n	800e6ca <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800e6b8:	78fb      	ldrb	r3, [r7, #3]
 800e6ba:	68fa      	ldr	r2, [r7, #12]
 800e6bc:	212c      	movs	r1, #44	; 0x2c
 800e6be:	fb01 f303 	mul.w	r3, r1, r3
 800e6c2:	4413      	add	r3, r2
 800e6c4:	3355      	adds	r3, #85	; 0x55
 800e6c6:	78ba      	ldrb	r2, [r7, #2]
 800e6c8:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800e6ca:	2300      	movs	r3, #0
}
 800e6cc:	4618      	mov	r0, r3
 800e6ce:	3714      	adds	r7, #20
 800e6d0:	46bd      	mov	sp, r7
 800e6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d6:	4770      	bx	lr

0800e6d8 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800e6d8:	b580      	push	{r7, lr}
 800e6da:	b082      	sub	sp, #8
 800e6dc:	af00      	add	r7, sp, #0
 800e6de:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800e6e0:	6878      	ldr	r0, [r7, #4]
 800e6e2:	f7f3 ff0d 	bl	8002500 <HAL_Delay>
}
 800e6e6:	bf00      	nop
 800e6e8:	3708      	adds	r7, #8
 800e6ea:	46bd      	mov	sp, r7
 800e6ec:	bd80      	pop	{r7, pc}
	...

0800e6f0 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e6f0:	b480      	push	{r7}
 800e6f2:	b085      	sub	sp, #20
 800e6f4:	af00      	add	r7, sp, #0
 800e6f6:	4603      	mov	r3, r0
 800e6f8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e6fa:	2300      	movs	r3, #0
 800e6fc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e6fe:	79fb      	ldrb	r3, [r7, #7]
 800e700:	2b03      	cmp	r3, #3
 800e702:	d817      	bhi.n	800e734 <USBH_Get_USB_Status+0x44>
 800e704:	a201      	add	r2, pc, #4	; (adr r2, 800e70c <USBH_Get_USB_Status+0x1c>)
 800e706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e70a:	bf00      	nop
 800e70c:	0800e71d 	.word	0x0800e71d
 800e710:	0800e723 	.word	0x0800e723
 800e714:	0800e729 	.word	0x0800e729
 800e718:	0800e72f 	.word	0x0800e72f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800e71c:	2300      	movs	r3, #0
 800e71e:	73fb      	strb	r3, [r7, #15]
    break;
 800e720:	e00b      	b.n	800e73a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800e722:	2302      	movs	r3, #2
 800e724:	73fb      	strb	r3, [r7, #15]
    break;
 800e726:	e008      	b.n	800e73a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800e728:	2301      	movs	r3, #1
 800e72a:	73fb      	strb	r3, [r7, #15]
    break;
 800e72c:	e005      	b.n	800e73a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800e72e:	2302      	movs	r3, #2
 800e730:	73fb      	strb	r3, [r7, #15]
    break;
 800e732:	e002      	b.n	800e73a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800e734:	2302      	movs	r3, #2
 800e736:	73fb      	strb	r3, [r7, #15]
    break;
 800e738:	bf00      	nop
  }
  return usb_status;
 800e73a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e73c:	4618      	mov	r0, r3
 800e73e:	3714      	adds	r7, #20
 800e740:	46bd      	mov	sp, r7
 800e742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e746:	4770      	bx	lr

0800e748 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800e748:	b580      	push	{r7, lr}
 800e74a:	b084      	sub	sp, #16
 800e74c:	af00      	add	r7, sp, #0
 800e74e:	4603      	mov	r3, r0
 800e750:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800e752:	79fb      	ldrb	r3, [r7, #7]
 800e754:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800e756:	79fb      	ldrb	r3, [r7, #7]
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d102      	bne.n	800e762 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800e75c:	2301      	movs	r3, #1
 800e75e:	73fb      	strb	r3, [r7, #15]
 800e760:	e001      	b.n	800e766 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800e762:	2300      	movs	r3, #0
 800e764:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800e766:	7bfb      	ldrb	r3, [r7, #15]
 800e768:	461a      	mov	r2, r3
 800e76a:	2101      	movs	r1, #1
 800e76c:	4803      	ldr	r0, [pc, #12]	; (800e77c <MX_DriverVbusFS+0x34>)
 800e76e:	f7f4 f9fb 	bl	8002b68 <HAL_GPIO_WritePin>
}
 800e772:	bf00      	nop
 800e774:	3710      	adds	r7, #16
 800e776:	46bd      	mov	sp, r7
 800e778:	bd80      	pop	{r7, pc}
 800e77a:	bf00      	nop
 800e77c:	40020800 	.word	0x40020800

0800e780 <__errno>:
 800e780:	4b01      	ldr	r3, [pc, #4]	; (800e788 <__errno+0x8>)
 800e782:	6818      	ldr	r0, [r3, #0]
 800e784:	4770      	bx	lr
 800e786:	bf00      	nop
 800e788:	20000030 	.word	0x20000030

0800e78c <__libc_init_array>:
 800e78c:	b570      	push	{r4, r5, r6, lr}
 800e78e:	4d0d      	ldr	r5, [pc, #52]	; (800e7c4 <__libc_init_array+0x38>)
 800e790:	4c0d      	ldr	r4, [pc, #52]	; (800e7c8 <__libc_init_array+0x3c>)
 800e792:	1b64      	subs	r4, r4, r5
 800e794:	10a4      	asrs	r4, r4, #2
 800e796:	2600      	movs	r6, #0
 800e798:	42a6      	cmp	r6, r4
 800e79a:	d109      	bne.n	800e7b0 <__libc_init_array+0x24>
 800e79c:	4d0b      	ldr	r5, [pc, #44]	; (800e7cc <__libc_init_array+0x40>)
 800e79e:	4c0c      	ldr	r4, [pc, #48]	; (800e7d0 <__libc_init_array+0x44>)
 800e7a0:	f000 f986 	bl	800eab0 <_init>
 800e7a4:	1b64      	subs	r4, r4, r5
 800e7a6:	10a4      	asrs	r4, r4, #2
 800e7a8:	2600      	movs	r6, #0
 800e7aa:	42a6      	cmp	r6, r4
 800e7ac:	d105      	bne.n	800e7ba <__libc_init_array+0x2e>
 800e7ae:	bd70      	pop	{r4, r5, r6, pc}
 800e7b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800e7b4:	4798      	blx	r3
 800e7b6:	3601      	adds	r6, #1
 800e7b8:	e7ee      	b.n	800e798 <__libc_init_array+0xc>
 800e7ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800e7be:	4798      	blx	r3
 800e7c0:	3601      	adds	r6, #1
 800e7c2:	e7f2      	b.n	800e7aa <__libc_init_array+0x1e>
 800e7c4:	0801036c 	.word	0x0801036c
 800e7c8:	0801036c 	.word	0x0801036c
 800e7cc:	0801036c 	.word	0x0801036c
 800e7d0:	08010370 	.word	0x08010370

0800e7d4 <malloc>:
 800e7d4:	4b02      	ldr	r3, [pc, #8]	; (800e7e0 <malloc+0xc>)
 800e7d6:	4601      	mov	r1, r0
 800e7d8:	6818      	ldr	r0, [r3, #0]
 800e7da:	f000 b871 	b.w	800e8c0 <_malloc_r>
 800e7de:	bf00      	nop
 800e7e0:	20000030 	.word	0x20000030

0800e7e4 <free>:
 800e7e4:	4b02      	ldr	r3, [pc, #8]	; (800e7f0 <free+0xc>)
 800e7e6:	4601      	mov	r1, r0
 800e7e8:	6818      	ldr	r0, [r3, #0]
 800e7ea:	f000 b819 	b.w	800e820 <_free_r>
 800e7ee:	bf00      	nop
 800e7f0:	20000030 	.word	0x20000030

0800e7f4 <memcpy>:
 800e7f4:	440a      	add	r2, r1
 800e7f6:	4291      	cmp	r1, r2
 800e7f8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800e7fc:	d100      	bne.n	800e800 <memcpy+0xc>
 800e7fe:	4770      	bx	lr
 800e800:	b510      	push	{r4, lr}
 800e802:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e806:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e80a:	4291      	cmp	r1, r2
 800e80c:	d1f9      	bne.n	800e802 <memcpy+0xe>
 800e80e:	bd10      	pop	{r4, pc}

0800e810 <memset>:
 800e810:	4402      	add	r2, r0
 800e812:	4603      	mov	r3, r0
 800e814:	4293      	cmp	r3, r2
 800e816:	d100      	bne.n	800e81a <memset+0xa>
 800e818:	4770      	bx	lr
 800e81a:	f803 1b01 	strb.w	r1, [r3], #1
 800e81e:	e7f9      	b.n	800e814 <memset+0x4>

0800e820 <_free_r>:
 800e820:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e822:	2900      	cmp	r1, #0
 800e824:	d048      	beq.n	800e8b8 <_free_r+0x98>
 800e826:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e82a:	9001      	str	r0, [sp, #4]
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	f1a1 0404 	sub.w	r4, r1, #4
 800e832:	bfb8      	it	lt
 800e834:	18e4      	addlt	r4, r4, r3
 800e836:	f000 f8ad 	bl	800e994 <__malloc_lock>
 800e83a:	4a20      	ldr	r2, [pc, #128]	; (800e8bc <_free_r+0x9c>)
 800e83c:	9801      	ldr	r0, [sp, #4]
 800e83e:	6813      	ldr	r3, [r2, #0]
 800e840:	4615      	mov	r5, r2
 800e842:	b933      	cbnz	r3, 800e852 <_free_r+0x32>
 800e844:	6063      	str	r3, [r4, #4]
 800e846:	6014      	str	r4, [r2, #0]
 800e848:	b003      	add	sp, #12
 800e84a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e84e:	f000 b8a7 	b.w	800e9a0 <__malloc_unlock>
 800e852:	42a3      	cmp	r3, r4
 800e854:	d90b      	bls.n	800e86e <_free_r+0x4e>
 800e856:	6821      	ldr	r1, [r4, #0]
 800e858:	1862      	adds	r2, r4, r1
 800e85a:	4293      	cmp	r3, r2
 800e85c:	bf04      	itt	eq
 800e85e:	681a      	ldreq	r2, [r3, #0]
 800e860:	685b      	ldreq	r3, [r3, #4]
 800e862:	6063      	str	r3, [r4, #4]
 800e864:	bf04      	itt	eq
 800e866:	1852      	addeq	r2, r2, r1
 800e868:	6022      	streq	r2, [r4, #0]
 800e86a:	602c      	str	r4, [r5, #0]
 800e86c:	e7ec      	b.n	800e848 <_free_r+0x28>
 800e86e:	461a      	mov	r2, r3
 800e870:	685b      	ldr	r3, [r3, #4]
 800e872:	b10b      	cbz	r3, 800e878 <_free_r+0x58>
 800e874:	42a3      	cmp	r3, r4
 800e876:	d9fa      	bls.n	800e86e <_free_r+0x4e>
 800e878:	6811      	ldr	r1, [r2, #0]
 800e87a:	1855      	adds	r5, r2, r1
 800e87c:	42a5      	cmp	r5, r4
 800e87e:	d10b      	bne.n	800e898 <_free_r+0x78>
 800e880:	6824      	ldr	r4, [r4, #0]
 800e882:	4421      	add	r1, r4
 800e884:	1854      	adds	r4, r2, r1
 800e886:	42a3      	cmp	r3, r4
 800e888:	6011      	str	r1, [r2, #0]
 800e88a:	d1dd      	bne.n	800e848 <_free_r+0x28>
 800e88c:	681c      	ldr	r4, [r3, #0]
 800e88e:	685b      	ldr	r3, [r3, #4]
 800e890:	6053      	str	r3, [r2, #4]
 800e892:	4421      	add	r1, r4
 800e894:	6011      	str	r1, [r2, #0]
 800e896:	e7d7      	b.n	800e848 <_free_r+0x28>
 800e898:	d902      	bls.n	800e8a0 <_free_r+0x80>
 800e89a:	230c      	movs	r3, #12
 800e89c:	6003      	str	r3, [r0, #0]
 800e89e:	e7d3      	b.n	800e848 <_free_r+0x28>
 800e8a0:	6825      	ldr	r5, [r4, #0]
 800e8a2:	1961      	adds	r1, r4, r5
 800e8a4:	428b      	cmp	r3, r1
 800e8a6:	bf04      	itt	eq
 800e8a8:	6819      	ldreq	r1, [r3, #0]
 800e8aa:	685b      	ldreq	r3, [r3, #4]
 800e8ac:	6063      	str	r3, [r4, #4]
 800e8ae:	bf04      	itt	eq
 800e8b0:	1949      	addeq	r1, r1, r5
 800e8b2:	6021      	streq	r1, [r4, #0]
 800e8b4:	6054      	str	r4, [r2, #4]
 800e8b6:	e7c7      	b.n	800e848 <_free_r+0x28>
 800e8b8:	b003      	add	sp, #12
 800e8ba:	bd30      	pop	{r4, r5, pc}
 800e8bc:	20004dd0 	.word	0x20004dd0

0800e8c0 <_malloc_r>:
 800e8c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8c2:	1ccd      	adds	r5, r1, #3
 800e8c4:	f025 0503 	bic.w	r5, r5, #3
 800e8c8:	3508      	adds	r5, #8
 800e8ca:	2d0c      	cmp	r5, #12
 800e8cc:	bf38      	it	cc
 800e8ce:	250c      	movcc	r5, #12
 800e8d0:	2d00      	cmp	r5, #0
 800e8d2:	4606      	mov	r6, r0
 800e8d4:	db01      	blt.n	800e8da <_malloc_r+0x1a>
 800e8d6:	42a9      	cmp	r1, r5
 800e8d8:	d903      	bls.n	800e8e2 <_malloc_r+0x22>
 800e8da:	230c      	movs	r3, #12
 800e8dc:	6033      	str	r3, [r6, #0]
 800e8de:	2000      	movs	r0, #0
 800e8e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e8e2:	f000 f857 	bl	800e994 <__malloc_lock>
 800e8e6:	4921      	ldr	r1, [pc, #132]	; (800e96c <_malloc_r+0xac>)
 800e8e8:	680a      	ldr	r2, [r1, #0]
 800e8ea:	4614      	mov	r4, r2
 800e8ec:	b99c      	cbnz	r4, 800e916 <_malloc_r+0x56>
 800e8ee:	4f20      	ldr	r7, [pc, #128]	; (800e970 <_malloc_r+0xb0>)
 800e8f0:	683b      	ldr	r3, [r7, #0]
 800e8f2:	b923      	cbnz	r3, 800e8fe <_malloc_r+0x3e>
 800e8f4:	4621      	mov	r1, r4
 800e8f6:	4630      	mov	r0, r6
 800e8f8:	f000 f83c 	bl	800e974 <_sbrk_r>
 800e8fc:	6038      	str	r0, [r7, #0]
 800e8fe:	4629      	mov	r1, r5
 800e900:	4630      	mov	r0, r6
 800e902:	f000 f837 	bl	800e974 <_sbrk_r>
 800e906:	1c43      	adds	r3, r0, #1
 800e908:	d123      	bne.n	800e952 <_malloc_r+0x92>
 800e90a:	230c      	movs	r3, #12
 800e90c:	6033      	str	r3, [r6, #0]
 800e90e:	4630      	mov	r0, r6
 800e910:	f000 f846 	bl	800e9a0 <__malloc_unlock>
 800e914:	e7e3      	b.n	800e8de <_malloc_r+0x1e>
 800e916:	6823      	ldr	r3, [r4, #0]
 800e918:	1b5b      	subs	r3, r3, r5
 800e91a:	d417      	bmi.n	800e94c <_malloc_r+0x8c>
 800e91c:	2b0b      	cmp	r3, #11
 800e91e:	d903      	bls.n	800e928 <_malloc_r+0x68>
 800e920:	6023      	str	r3, [r4, #0]
 800e922:	441c      	add	r4, r3
 800e924:	6025      	str	r5, [r4, #0]
 800e926:	e004      	b.n	800e932 <_malloc_r+0x72>
 800e928:	6863      	ldr	r3, [r4, #4]
 800e92a:	42a2      	cmp	r2, r4
 800e92c:	bf0c      	ite	eq
 800e92e:	600b      	streq	r3, [r1, #0]
 800e930:	6053      	strne	r3, [r2, #4]
 800e932:	4630      	mov	r0, r6
 800e934:	f000 f834 	bl	800e9a0 <__malloc_unlock>
 800e938:	f104 000b 	add.w	r0, r4, #11
 800e93c:	1d23      	adds	r3, r4, #4
 800e93e:	f020 0007 	bic.w	r0, r0, #7
 800e942:	1ac2      	subs	r2, r0, r3
 800e944:	d0cc      	beq.n	800e8e0 <_malloc_r+0x20>
 800e946:	1a1b      	subs	r3, r3, r0
 800e948:	50a3      	str	r3, [r4, r2]
 800e94a:	e7c9      	b.n	800e8e0 <_malloc_r+0x20>
 800e94c:	4622      	mov	r2, r4
 800e94e:	6864      	ldr	r4, [r4, #4]
 800e950:	e7cc      	b.n	800e8ec <_malloc_r+0x2c>
 800e952:	1cc4      	adds	r4, r0, #3
 800e954:	f024 0403 	bic.w	r4, r4, #3
 800e958:	42a0      	cmp	r0, r4
 800e95a:	d0e3      	beq.n	800e924 <_malloc_r+0x64>
 800e95c:	1a21      	subs	r1, r4, r0
 800e95e:	4630      	mov	r0, r6
 800e960:	f000 f808 	bl	800e974 <_sbrk_r>
 800e964:	3001      	adds	r0, #1
 800e966:	d1dd      	bne.n	800e924 <_malloc_r+0x64>
 800e968:	e7cf      	b.n	800e90a <_malloc_r+0x4a>
 800e96a:	bf00      	nop
 800e96c:	20004dd0 	.word	0x20004dd0
 800e970:	20004dd4 	.word	0x20004dd4

0800e974 <_sbrk_r>:
 800e974:	b538      	push	{r3, r4, r5, lr}
 800e976:	4d06      	ldr	r5, [pc, #24]	; (800e990 <_sbrk_r+0x1c>)
 800e978:	2300      	movs	r3, #0
 800e97a:	4604      	mov	r4, r0
 800e97c:	4608      	mov	r0, r1
 800e97e:	602b      	str	r3, [r5, #0]
 800e980:	f7f3 fd0a 	bl	8002398 <_sbrk>
 800e984:	1c43      	adds	r3, r0, #1
 800e986:	d102      	bne.n	800e98e <_sbrk_r+0x1a>
 800e988:	682b      	ldr	r3, [r5, #0]
 800e98a:	b103      	cbz	r3, 800e98e <_sbrk_r+0x1a>
 800e98c:	6023      	str	r3, [r4, #0]
 800e98e:	bd38      	pop	{r3, r4, r5, pc}
 800e990:	20005704 	.word	0x20005704

0800e994 <__malloc_lock>:
 800e994:	4801      	ldr	r0, [pc, #4]	; (800e99c <__malloc_lock+0x8>)
 800e996:	f000 b809 	b.w	800e9ac <__retarget_lock_acquire_recursive>
 800e99a:	bf00      	nop
 800e99c:	2000570c 	.word	0x2000570c

0800e9a0 <__malloc_unlock>:
 800e9a0:	4801      	ldr	r0, [pc, #4]	; (800e9a8 <__malloc_unlock+0x8>)
 800e9a2:	f000 b804 	b.w	800e9ae <__retarget_lock_release_recursive>
 800e9a6:	bf00      	nop
 800e9a8:	2000570c 	.word	0x2000570c

0800e9ac <__retarget_lock_acquire_recursive>:
 800e9ac:	4770      	bx	lr

0800e9ae <__retarget_lock_release_recursive>:
 800e9ae:	4770      	bx	lr

0800e9b0 <floor>:
 800e9b0:	ec51 0b10 	vmov	r0, r1, d0
 800e9b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9b8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800e9bc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800e9c0:	2e13      	cmp	r6, #19
 800e9c2:	ee10 5a10 	vmov	r5, s0
 800e9c6:	ee10 8a10 	vmov	r8, s0
 800e9ca:	460c      	mov	r4, r1
 800e9cc:	dc32      	bgt.n	800ea34 <floor+0x84>
 800e9ce:	2e00      	cmp	r6, #0
 800e9d0:	da14      	bge.n	800e9fc <floor+0x4c>
 800e9d2:	a333      	add	r3, pc, #204	; (adr r3, 800eaa0 <floor+0xf0>)
 800e9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9d8:	f7f1 fc00 	bl	80001dc <__adddf3>
 800e9dc:	2200      	movs	r2, #0
 800e9de:	2300      	movs	r3, #0
 800e9e0:	f7f2 f842 	bl	8000a68 <__aeabi_dcmpgt>
 800e9e4:	b138      	cbz	r0, 800e9f6 <floor+0x46>
 800e9e6:	2c00      	cmp	r4, #0
 800e9e8:	da57      	bge.n	800ea9a <floor+0xea>
 800e9ea:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800e9ee:	431d      	orrs	r5, r3
 800e9f0:	d001      	beq.n	800e9f6 <floor+0x46>
 800e9f2:	4c2d      	ldr	r4, [pc, #180]	; (800eaa8 <floor+0xf8>)
 800e9f4:	2500      	movs	r5, #0
 800e9f6:	4621      	mov	r1, r4
 800e9f8:	4628      	mov	r0, r5
 800e9fa:	e025      	b.n	800ea48 <floor+0x98>
 800e9fc:	4f2b      	ldr	r7, [pc, #172]	; (800eaac <floor+0xfc>)
 800e9fe:	4137      	asrs	r7, r6
 800ea00:	ea01 0307 	and.w	r3, r1, r7
 800ea04:	4303      	orrs	r3, r0
 800ea06:	d01f      	beq.n	800ea48 <floor+0x98>
 800ea08:	a325      	add	r3, pc, #148	; (adr r3, 800eaa0 <floor+0xf0>)
 800ea0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea0e:	f7f1 fbe5 	bl	80001dc <__adddf3>
 800ea12:	2200      	movs	r2, #0
 800ea14:	2300      	movs	r3, #0
 800ea16:	f7f2 f827 	bl	8000a68 <__aeabi_dcmpgt>
 800ea1a:	2800      	cmp	r0, #0
 800ea1c:	d0eb      	beq.n	800e9f6 <floor+0x46>
 800ea1e:	2c00      	cmp	r4, #0
 800ea20:	bfbe      	ittt	lt
 800ea22:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800ea26:	fa43 f606 	asrlt.w	r6, r3, r6
 800ea2a:	19a4      	addlt	r4, r4, r6
 800ea2c:	ea24 0407 	bic.w	r4, r4, r7
 800ea30:	2500      	movs	r5, #0
 800ea32:	e7e0      	b.n	800e9f6 <floor+0x46>
 800ea34:	2e33      	cmp	r6, #51	; 0x33
 800ea36:	dd0b      	ble.n	800ea50 <floor+0xa0>
 800ea38:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ea3c:	d104      	bne.n	800ea48 <floor+0x98>
 800ea3e:	ee10 2a10 	vmov	r2, s0
 800ea42:	460b      	mov	r3, r1
 800ea44:	f7f1 fbca 	bl	80001dc <__adddf3>
 800ea48:	ec41 0b10 	vmov	d0, r0, r1
 800ea4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea50:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800ea54:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ea58:	fa23 f707 	lsr.w	r7, r3, r7
 800ea5c:	4207      	tst	r7, r0
 800ea5e:	d0f3      	beq.n	800ea48 <floor+0x98>
 800ea60:	a30f      	add	r3, pc, #60	; (adr r3, 800eaa0 <floor+0xf0>)
 800ea62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea66:	f7f1 fbb9 	bl	80001dc <__adddf3>
 800ea6a:	2200      	movs	r2, #0
 800ea6c:	2300      	movs	r3, #0
 800ea6e:	f7f1 fffb 	bl	8000a68 <__aeabi_dcmpgt>
 800ea72:	2800      	cmp	r0, #0
 800ea74:	d0bf      	beq.n	800e9f6 <floor+0x46>
 800ea76:	2c00      	cmp	r4, #0
 800ea78:	da02      	bge.n	800ea80 <floor+0xd0>
 800ea7a:	2e14      	cmp	r6, #20
 800ea7c:	d103      	bne.n	800ea86 <floor+0xd6>
 800ea7e:	3401      	adds	r4, #1
 800ea80:	ea25 0507 	bic.w	r5, r5, r7
 800ea84:	e7b7      	b.n	800e9f6 <floor+0x46>
 800ea86:	2301      	movs	r3, #1
 800ea88:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800ea8c:	fa03 f606 	lsl.w	r6, r3, r6
 800ea90:	4435      	add	r5, r6
 800ea92:	4545      	cmp	r5, r8
 800ea94:	bf38      	it	cc
 800ea96:	18e4      	addcc	r4, r4, r3
 800ea98:	e7f2      	b.n	800ea80 <floor+0xd0>
 800ea9a:	2500      	movs	r5, #0
 800ea9c:	462c      	mov	r4, r5
 800ea9e:	e7aa      	b.n	800e9f6 <floor+0x46>
 800eaa0:	8800759c 	.word	0x8800759c
 800eaa4:	7e37e43c 	.word	0x7e37e43c
 800eaa8:	bff00000 	.word	0xbff00000
 800eaac:	000fffff 	.word	0x000fffff

0800eab0 <_init>:
 800eab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eab2:	bf00      	nop
 800eab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eab6:	bc08      	pop	{r3}
 800eab8:	469e      	mov	lr, r3
 800eaba:	4770      	bx	lr

0800eabc <_fini>:
 800eabc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eabe:	bf00      	nop
 800eac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eac2:	bc08      	pop	{r3}
 800eac4:	469e      	mov	lr, r3
 800eac6:	4770      	bx	lr
