../../../../design/synth_Default_RTL_Group/RTLDB/RhinoDb/Gate/clockDelayPort_0000.db