Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 19 09:38:36 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file send_tx_btn_timing_summary_routed.rpt -pb send_tx_btn_timing_summary_routed.pb -rpx send_tx_btn_timing_summary_routed.rpx -warn_on_violation
| Design       : send_tx_btn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.053        0.000                      0                   55        0.187        0.000                      0                   55        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.053        0.000                      0                   55        0.187        0.000                      0                   55        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 u_uart_tx/urx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 1.049ns (29.982%)  route 2.450ns (70.018%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.618     5.139    u_uart_tx/urx/CLK
    SLICE_X64Y24         FDCE                                         r  u_uart_tx/urx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.478     5.617 r  u_uart_tx/urx/tick_count_reg[1]/Q
                         net (fo=7, routed)           0.831     6.449    u_uart_tx/urx/tick_count_reg_n_0_[1]
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.295     6.744 r  u_uart_tx/urx/data[7]_i_3/O
                         net (fo=7, routed)           0.472     7.216    u_uart_tx/urx/data[7]_i_3_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.340 f  u_uart_tx/urx/data[6]_i_2/O
                         net (fo=3, routed)           0.811     8.151    u_uart_tx/urx/data[6]_i_2_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.152     8.303 r  u_uart_tx/urx/data[6]_i_1/O
                         net (fo=1, routed)           0.335     8.638    u_uart_tx/urx/data_next[6]
    SLICE_X64Y23         FDCE                                         r  u_uart_tx/urx/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.504    14.845    u_uart_tx/urx/CLK
    SLICE_X64Y23         FDCE                                         r  u_uart_tx/urx/data_reg[6]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDCE (Setup_fdce_C_CE)      -0.393    14.691    u_uart_tx/urx/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 u_uart_tx/urx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 1.016ns (31.364%)  route 2.223ns (68.636%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.618     5.139    u_uart_tx/urx/CLK
    SLICE_X64Y24         FDCE                                         r  u_uart_tx/urx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.478     5.617 r  u_uart_tx/urx/tick_count_reg[1]/Q
                         net (fo=7, routed)           0.831     6.449    u_uart_tx/urx/tick_count_reg_n_0_[1]
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.295     6.744 r  u_uart_tx/urx/data[7]_i_3/O
                         net (fo=7, routed)           0.503     7.246    u_uart_tx/urx/data[7]_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.370 f  u_uart_tx/urx/data[3]_i_2/O
                         net (fo=4, routed)           0.502     7.873    u_uart_tx/urx/data[3]_i_2_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I2_O)        0.119     7.992 r  u_uart_tx/urx/data[1]_i_1/O
                         net (fo=1, routed)           0.387     8.379    u_uart_tx/urx/data_next[1]
    SLICE_X62Y21         FDCE                                         r  u_uart_tx/urx/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.507    14.848    u_uart_tx/urx/CLK
    SLICE_X62Y21         FDCE                                         r  u_uart_tx/urx/data_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_CE)      -0.413    14.674    u_uart_tx/urx/data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 u_uart_tx/urx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 1.015ns (31.825%)  route 2.174ns (68.175%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.618     5.139    u_uart_tx/urx/CLK
    SLICE_X64Y24         FDCE                                         r  u_uart_tx/urx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.478     5.617 r  u_uart_tx/urx/tick_count_reg[1]/Q
                         net (fo=7, routed)           0.831     6.449    u_uart_tx/urx/tick_count_reg_n_0_[1]
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.295     6.744 r  u_uart_tx/urx/data[7]_i_3/O
                         net (fo=7, routed)           0.503     7.246    u_uart_tx/urx/data[7]_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.370 f  u_uart_tx/urx/data[3]_i_2/O
                         net (fo=4, routed)           0.498     7.869    u_uart_tx/urx/data[3]_i_2_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I2_O)        0.118     7.987 r  u_uart_tx/urx/data[2]_i_1/O
                         net (fo=1, routed)           0.342     8.329    u_uart_tx/urx/data_next[2]
    SLICE_X61Y21         FDCE                                         r  u_uart_tx/urx/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.506    14.847    u_uart_tx/urx/CLK
    SLICE_X61Y21         FDCE                                         r  u_uart_tx/urx/data_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y21         FDCE (Setup_fdce_C_CE)      -0.407    14.665    u_uart_tx/urx/data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 u_uart_tx/u_uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/u_uart_tx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.916ns (27.040%)  route 2.472ns (72.960%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.624     5.145    u_uart_tx/u_uart_tx/CLK
    SLICE_X60Y20         FDCE                                         r  u_uart_tx/u_uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  u_uart_tx/u_uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.692     6.355    u_uart_tx/u_uart_tx/state[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.479 f  u_uart_tx/u_uart_tx/data_count[3]_i_3/O
                         net (fo=2, routed)           0.452     6.932    u_uart_tx/u_uart_tx/data_count[3]_i_3_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.056 r  u_uart_tx/u_uart_tx/data_count[3]_i_1/O
                         net (fo=6, routed)           0.842     7.898    u_uart_tx/u_uart_tx/data_count_next
    SLICE_X60Y21         LUT3 (Prop_lut3_I2_O)        0.150     8.048 r  u_uart_tx/u_uart_tx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.485     8.533    u_uart_tx/u_uart_tx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X60Y20         FDCE                                         r  u_uart_tx/u_uart_tx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.507    14.848    u_uart_tx/u_uart_tx/CLK
    SLICE_X60Y20         FDCE                                         r  u_uart_tx/u_uart_tx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)       -0.235    14.875    u_uart_tx/u_uart_tx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 u_uart_tx/urx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.021ns (30.231%)  route 2.356ns (69.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.618     5.139    u_uart_tx/urx/CLK
    SLICE_X64Y24         FDCE                                         r  u_uart_tx/urx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.478     5.617 r  u_uart_tx/urx/tick_count_reg[1]/Q
                         net (fo=7, routed)           0.831     6.449    u_uart_tx/urx/tick_count_reg_n_0_[1]
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.295     6.744 r  u_uart_tx/urx/data[7]_i_3/O
                         net (fo=7, routed)           0.503     7.246    u_uart_tx/urx/data[7]_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.370 f  u_uart_tx/urx/data[3]_i_2/O
                         net (fo=4, routed)           0.502     7.873    u_uart_tx/urx/data[3]_i_2_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I2_O)        0.124     7.997 r  u_uart_tx/urx/data[0]_i_1/O
                         net (fo=1, routed)           0.520     8.517    u_uart_tx/urx/data_next[0]
    SLICE_X62Y20         FDCE                                         r  u_uart_tx/urx/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    u_uart_tx/urx/CLK
    SLICE_X62Y20         FDCE                                         r  u_uart_tx/urx/data_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.883    u_uart_tx/urx/data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 u_uart_tx/urx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 1.021ns (30.703%)  route 2.304ns (69.297%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.618     5.139    u_uart_tx/urx/CLK
    SLICE_X64Y24         FDCE                                         r  u_uart_tx/urx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.478     5.617 r  u_uart_tx/urx/tick_count_reg[1]/Q
                         net (fo=7, routed)           0.831     6.449    u_uart_tx/urx/tick_count_reg_n_0_[1]
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.295     6.744 r  u_uart_tx/urx/data[7]_i_3/O
                         net (fo=7, routed)           0.472     7.216    u_uart_tx/urx/data[7]_i_3_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.340 f  u_uart_tx/urx/data[6]_i_2/O
                         net (fo=3, routed)           0.811     8.151    u_uart_tx/urx/data[6]_i_2_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.275 r  u_uart_tx/urx/data[4]_i_1/O
                         net (fo=1, routed)           0.190     8.465    u_uart_tx/urx/data_next[4]
    SLICE_X65Y22         FDCE                                         r  u_uart_tx/urx/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.505    14.846    u_uart_tx/urx/CLK
    SLICE_X65Y22         FDCE                                         r  u_uart_tx/urx/data_reg[4]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.880    u_uart_tx/urx/data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.545ns  (required time - arrival time)
  Source:                 u_uart_tx/urx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 1.021ns (29.752%)  route 2.411ns (70.248%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.618     5.139    u_uart_tx/urx/CLK
    SLICE_X64Y24         FDCE                                         r  u_uart_tx/urx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.478     5.617 f  u_uart_tx/urx/tick_count_reg[1]/Q
                         net (fo=7, routed)           0.831     6.449    u_uart_tx/urx/tick_count_reg_n_0_[1]
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.295     6.744 f  u_uart_tx/urx/data[7]_i_3/O
                         net (fo=7, routed)           1.000     7.744    u_uart_tx/urx/data[7]_i_3_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.124     7.868 r  u_uart_tx/urx/data_count[2]_i_2/O
                         net (fo=2, routed)           0.579     8.447    u_uart_tx/urx/data_count[2]_i_2_n_0
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.571 r  u_uart_tx/urx/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.571    u_uart_tx/urx/data_count[1]_i_1_n_0
    SLICE_X62Y22         FDCE                                         r  u_uart_tx/urx/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.505    14.846    u_uart_tx/urx/CLK
    SLICE_X62Y22         FDCE                                         r  u_uart_tx/urx/data_count_reg[1]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.031    15.116    u_uart_tx/urx/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  6.545    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 u_uart_tx/urx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 1.050ns (30.341%)  route 2.411ns (69.659%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.618     5.139    u_uart_tx/urx/CLK
    SLICE_X64Y24         FDCE                                         r  u_uart_tx/urx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.478     5.617 f  u_uart_tx/urx/tick_count_reg[1]/Q
                         net (fo=7, routed)           0.831     6.449    u_uart_tx/urx/tick_count_reg_n_0_[1]
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.295     6.744 f  u_uart_tx/urx/data[7]_i_3/O
                         net (fo=7, routed)           1.000     7.744    u_uart_tx/urx/data[7]_i_3_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.124     7.868 r  u_uart_tx/urx/data_count[2]_i_2/O
                         net (fo=2, routed)           0.579     8.447    u_uart_tx/urx/data_count[2]_i_2_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I2_O)        0.153     8.600 r  u_uart_tx/urx/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.600    u_uart_tx/urx/data_count[2]_i_1_n_0
    SLICE_X62Y22         FDCE                                         r  u_uart_tx/urx/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.505    14.846    u_uart_tx/urx/CLK
    SLICE_X62Y22         FDCE                                         r  u_uart_tx/urx/data_count_reg[2]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.075    15.160    u_uart_tx/urx/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 u_uart_tx/urx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 1.061ns (30.908%)  route 2.372ns (69.092%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    u_uart_tx/urx/CLK
    SLICE_X63Y23         FDCE                                         r  u_uart_tx/urx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_uart_tx/urx/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.866     6.463    u_uart_tx/urx/state[0]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.154     6.617 f  u_uart_tx/urx/data[7]_i_4/O
                         net (fo=1, routed)           0.674     7.292    u_uart_tx/urx/data[7]_i_4_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.327     7.619 r  u_uart_tx/urx/data[7]_i_1/O
                         net (fo=3, routed)           0.831     8.450    u_uart_tx/urx/data[7]_i_1_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.574 r  u_uart_tx/urx/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.574    u_uart_tx/urx/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X63Y23         FDCE                                         r  u_uart_tx/urx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.504    14.845    u_uart_tx/urx/CLK
    SLICE_X63Y23         FDCE                                         r  u_uart_tx/urx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X63Y23         FDCE (Setup_fdce_C_D)        0.031    15.137    u_uart_tx/urx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 u_uart_tx/urx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 1.061ns (30.926%)  route 2.370ns (69.074%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    u_uart_tx/urx/CLK
    SLICE_X63Y23         FDCE                                         r  u_uart_tx/urx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_uart_tx/urx/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.866     6.463    u_uart_tx/urx/state[0]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.154     6.617 f  u_uart_tx/urx/data[7]_i_4/O
                         net (fo=1, routed)           0.674     7.292    u_uart_tx/urx/data[7]_i_4_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.327     7.619 r  u_uart_tx/urx/data[7]_i_1/O
                         net (fo=3, routed)           0.829     8.448    u_uart_tx/urx/data[7]_i_1_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.572 r  u_uart_tx/urx/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.572    u_uart_tx/urx/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X63Y23         FDCE                                         r  u_uart_tx/urx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.504    14.845    u_uart_tx/urx/CLK
    SLICE_X63Y23         FDCE                                         r  u_uart_tx/urx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X63Y23         FDCE (Setup_fdce_C_D)        0.029    15.135    u_uart_tx/urx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  6.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_uart_tx/utick9600hz/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/utick9600hz/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.586     1.469    u_uart_tx/utick9600hz/CLK
    SLICE_X60Y19         FDCE                                         r  u_uart_tx/utick9600hz/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  u_uart_tx/utick9600hz/count_reg_reg[9]/Q
                         net (fo=4, routed)           0.083     1.716    u_uart_tx/utick9600hz/count_reg[9]
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.045     1.761 r  u_uart_tx/utick9600hz/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.761    u_uart_tx/utick9600hz/tick_next
    SLICE_X61Y19         FDCE                                         r  u_uart_tx/utick9600hz/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.854     1.981    u_uart_tx/utick9600hz/CLK
    SLICE_X61Y19         FDCE                                         r  u_uart_tx/utick9600hz/tick_reg_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.092     1.574    u_uart_tx/utick9600hz/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_uart_tx/utick9600hz/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/utick9600hz/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.586     1.469    u_uart_tx/utick9600hz/CLK
    SLICE_X60Y19         FDCE                                         r  u_uart_tx/utick9600hz/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  u_uart_tx/utick9600hz/count_reg_reg[0]/Q
                         net (fo=10, routed)          0.105     1.738    u_uart_tx/utick9600hz/count_reg[0]
    SLICE_X61Y19         LUT3 (Prop_lut3_I2_O)        0.045     1.783 r  u_uart_tx/utick9600hz/count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.783    u_uart_tx/utick9600hz/count_next[1]
    SLICE_X61Y19         FDCE                                         r  u_uart_tx/utick9600hz/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.854     1.981    u_uart_tx/utick9600hz/CLK
    SLICE_X61Y19         FDCE                                         r  u_uart_tx/utick9600hz/count_reg_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.091     1.573    u_uart_tx/utick9600hz/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_uart_tx/u_uart_tx/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/u_uart_tx/tick_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.467    u_uart_tx/u_uart_tx/CLK
    SLICE_X60Y22         FDCE                                         r  u_uart_tx/u_uart_tx/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.148     1.615 r  u_uart_tx/u_uart_tx/tick_count_reg[2]/Q
                         net (fo=4, routed)           0.086     1.701    u_uart_tx/u_uart_tx/tick_count[2]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.098     1.799 r  u_uart_tx/u_uart_tx/tick_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.799    u_uart_tx/u_uart_tx/tick_count[3]_i_2_n_0
    SLICE_X60Y22         FDCE                                         r  u_uart_tx/u_uart_tx/tick_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    u_uart_tx/u_uart_tx/CLK
    SLICE_X60Y22         FDCE                                         r  u_uart_tx/u_uart_tx/tick_count_reg[3]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.121     1.588    u_uart_tx/u_uart_tx/tick_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_uart_tx/u_uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/u_uart_tx/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.190ns (54.688%)  route 0.157ns (45.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    u_uart_tx/u_uart_tx/CLK
    SLICE_X62Y22         FDCE                                         r  u_uart_tx/u_uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  u_uart_tx/u_uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.157     1.767    u_uart_tx/u_uart_tx/state[0]
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.049     1.816 r  u_uart_tx/u_uart_tx/data_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.816    u_uart_tx/u_uart_tx/data_count[3]_i_2_n_0
    SLICE_X63Y22         FDCE                                         r  u_uart_tx/u_uart_tx/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    u_uart_tx/u_uart_tx/CLK
    SLICE_X63Y22         FDCE                                         r  u_uart_tx/u_uart_tx/data_count_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.107     1.588    u_uart_tx/u_uart_tx/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_uart_tx/urx/tick_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/tick_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.164%)  route 0.134ns (41.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.582     1.465    u_uart_tx/urx/CLK
    SLICE_X63Y24         FDCE                                         r  u_uart_tx/urx/tick_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  u_uart_tx/urx/tick_count_reg[3]/Q
                         net (fo=5, routed)           0.134     1.740    u_uart_tx/urx/tick_count_reg_n_0_[3]
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.785 r  u_uart_tx/urx/tick_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.785    u_uart_tx/urx/tick_count[3]_i_1__0_n_0
    SLICE_X63Y24         FDCE                                         r  u_uart_tx/urx/tick_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.850     1.977    u_uart_tx/urx/CLK
    SLICE_X63Y24         FDCE                                         r  u_uart_tx/urx/tick_count_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.092     1.557    u_uart_tx/urx/tick_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_uart_tx/u_uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/u_uart_tx/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.318%)  route 0.156ns (45.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    u_uart_tx/u_uart_tx/CLK
    SLICE_X62Y22         FDCE                                         r  u_uart_tx/u_uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  u_uart_tx/u_uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.156     1.766    u_uart_tx/u_uart_tx/state[0]
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.811 r  u_uart_tx/u_uart_tx/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    u_uart_tx/u_uart_tx/data_count[1]_i_1_n_0
    SLICE_X63Y22         FDCE                                         r  u_uart_tx/u_uart_tx/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    u_uart_tx/u_uart_tx/CLK
    SLICE_X63Y22         FDCE                                         r  u_uart_tx/u_uart_tx/data_count_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.091     1.572    u_uart_tx/u_uart_tx/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_uart_tx/u_uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/u_uart_tx/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.160%)  route 0.157ns (45.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    u_uart_tx/u_uart_tx/CLK
    SLICE_X62Y22         FDCE                                         r  u_uart_tx/u_uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  u_uart_tx/u_uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.157     1.767    u_uart_tx/u_uart_tx/state[0]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.045     1.812 r  u_uart_tx/u_uart_tx/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    u_uart_tx/u_uart_tx/data_count[2]_i_1_n_0
    SLICE_X63Y22         FDCE                                         r  u_uart_tx/u_uart_tx/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    u_uart_tx/u_uart_tx/CLK
    SLICE_X63Y22         FDCE                                         r  u_uart_tx/u_uart_tx/data_count_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.092     1.573    u_uart_tx/u_uart_tx/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_uart_tx/u_uart_tx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/u_uart_tx/tick_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.212ns (54.166%)  route 0.179ns (45.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.467    u_uart_tx/u_uart_tx/CLK
    SLICE_X60Y21         FDCE                                         r  u_uart_tx/u_uart_tx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  u_uart_tx/u_uart_tx/tick_count_reg[0]/Q
                         net (fo=6, routed)           0.179     1.811    u_uart_tx/u_uart_tx/tick_count[0]
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.048     1.859 r  u_uart_tx/u_uart_tx/tick_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.859    u_uart_tx/u_uart_tx/tick_count[2]_i_1__0_n_0
    SLICE_X60Y22         FDCE                                         r  u_uart_tx/u_uart_tx/tick_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    u_uart_tx/u_uart_tx/CLK
    SLICE_X60Y22         FDCE                                         r  u_uart_tx/u_uart_tx/tick_count_reg[2]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.131     1.611    u_uart_tx/u_uart_tx/tick_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_uart_tx/urx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/tick_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.346%)  route 0.169ns (47.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.466    u_uart_tx/urx/CLK
    SLICE_X63Y23         FDCE                                         r  u_uart_tx/urx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  u_uart_tx/urx/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.169     1.776    u_uart_tx/urx/state[1]
    SLICE_X63Y24         LUT5 (Prop_lut5_I3_O)        0.045     1.821 r  u_uart_tx/urx/tick_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.821    u_uart_tx/urx/tick_count[4]_i_2_n_0
    SLICE_X63Y24         FDCE                                         r  u_uart_tx/urx/tick_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.850     1.977    u_uart_tx/urx/CLK
    SLICE_X63Y24         FDCE                                         r  u_uart_tx/urx/tick_count_reg[4]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.092     1.570    u_uart_tx/urx/tick_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_uart_tx/u_uart_tx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/u_uart_tx/tick_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.812%)  route 0.179ns (46.188%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.467    u_uart_tx/u_uart_tx/CLK
    SLICE_X60Y21         FDCE                                         r  u_uart_tx/u_uart_tx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  u_uart_tx/u_uart_tx/tick_count_reg[0]/Q
                         net (fo=6, routed)           0.179     1.811    u_uart_tx/u_uart_tx/tick_count[0]
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.045     1.856 r  u_uart_tx/u_uart_tx/tick_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    u_uart_tx/u_uart_tx/tick_count[1]_i_1_n_0
    SLICE_X60Y22         FDCE                                         r  u_uart_tx/u_uart_tx/tick_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    u_uart_tx/u_uart_tx/CLK
    SLICE_X60Y22         FDCE                                         r  u_uart_tx/u_uart_tx/tick_count_reg[1]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.120     1.600    u_uart_tx/u_uart_tx/tick_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   u_uart_tx/u_uart_tx/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   u_uart_tx/u_uart_tx/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   u_uart_tx/u_uart_tx/data_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   u_uart_tx/u_uart_tx/data_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   u_uart_tx/u_uart_tx/data_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   u_uart_tx/u_uart_tx/data_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   u_uart_tx/u_uart_tx/tick_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   u_uart_tx/u_uart_tx/tick_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   u_uart_tx/u_uart_tx/tick_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   u_uart_tx/u_uart_tx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   u_uart_tx/utick9600hz/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   u_uart_tx/utick9600hz/count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   u_uart_tx/utick9600hz/count_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   u_uart_tx/utick9600hz/count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   u_uart_tx/utick9600hz/count_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   u_uart_tx/utick9600hz/tick_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   u_uart_tx/u_uart_tx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   u_uart_tx/u_uart_tx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   u_uart_tx/u_uart_tx/data_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   u_uart_tx/u_uart_tx/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   u_uart_tx/u_uart_tx/data_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   u_uart_tx/u_uart_tx/data_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   u_uart_tx/u_uart_tx/data_count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u_uart_tx/u_uart_tx/tick_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u_uart_tx/u_uart_tx/tick_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u_uart_tx/u_uart_tx/tick_count_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   u_uart_tx/u_uart_tx/tx_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   u_uart_tx/urx/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   u_uart_tx/urx/FSM_sequential_state_reg[1]/C



