// Seed: 1833847310
module module_0;
  reg id_1, id_2 = 1;
  reg id_3;
  reg id_4, id_5 = id_5 ==? id_4;
  always id_5 <= id_2;
  assign id_2 = id_3;
  reg id_6, id_7;
  assign id_2 = 1;
  wire id_8 = ~&1;
  wire id_9;
  uwire id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  id_19 :
  assert property (@(1) 1) $display(id_5, id_7);
  wire id_20;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  genvar id_11;
  logic [7:0] id_12, id_13, id_14;
  assign id_5 = (1);
  generate
    assign id_13[1 : 1] = 1;
  endgenerate
  reg id_15;
  module_0 modCall_1 ();
  wire id_16, id_17;
  wire id_18;
  always id_15 <= id_15;
  assign id_2 = id_4[1];
  reg id_19 = id_15;
endmodule
