|2017510082_Nilay_Yucel_DEUARCH
ALUOUTPUT[0] <= ALUOUT[0].DB_MAX_OUTPUT_PORT_TYPE
ALUOUTPUT[1] <= ALUOUT[1].DB_MAX_OUTPUT_PORT_TYPE
ALUOUTPUT[2] <= ALUOUT[2].DB_MAX_OUTPUT_PORT_TYPE
ALUOUTPUT[3] <= ALUOUT[3].DB_MAX_OUTPUT_PORT_TYPE
clk => Control_Unit_2017510082_Nilay_Yucel_1:inst23.CLK
clk => InstrutionMemory:inst5.clock
clk => PC:inst6.clock
clk => StackMemory:inst4.clock
clk => LPM_COUNTER01:SPointer.clock
clk => DataMemory:inst17.clock
clk => ADDRESS_R:inst3.clock
DATAMEMOUT[0] <= MUXFORDM:inst7.result[0]
DATAMEMOUT[1] <= MUXFORDM:inst7.result[1]
DATAMEMOUT[2] <= MUXFORDM:inst7.result[2]
DATAMEMOUT[3] <= MUXFORDM:inst7.result[3]
AROUT[0] <= ADDRESS_R:inst3.q[0]
AROUT[1] <= ADDRESS_R:inst3.q[1]
AROUT[2] <= ADDRESS_R:inst3.q[2]
AROUT[3] <= ADDRESS_R:inst3.q[3]
INPUT[0] => Yedek_BUS_Nilay_Yucel_2017510082:inst.INPRinput[0]
INPUT[1] => Yedek_BUS_Nilay_Yucel_2017510082:inst.INPRinput[1]
INPUT[2] => Yedek_BUS_Nilay_Yucel_2017510082:inst.INPRinput[2]
INPUT[3] => Yedek_BUS_Nilay_Yucel_2017510082:inst.INPRinput[3]
opcode[0] <= Control_Unit_2017510082_Nilay_Yucel_1:inst23.OPCODE[0]
opcode[1] <= Control_Unit_2017510082_Nilay_Yucel_1:inst23.OPCODE[1]
opcode[2] <= Control_Unit_2017510082_Nilay_Yucel_1:inst23.OPCODE[2]
opcode[3] <= Control_Unit_2017510082_Nilay_Yucel_1:inst23.OPCODE[3]
DATABUS[0] <= DATA[0].DB_MAX_OUTPUT_PORT_TYPE
DATABUS[1] <= DATA[1].DB_MAX_OUTPUT_PORT_TYPE
DATABUS[2] <= DATA[2].DB_MAX_OUTPUT_PORT_TYPE
DATABUS[3] <= DATA[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT_R_OUT[0] <= Yedek_BUS_Nilay_Yucel_2017510082:inst.OUTPUTROUT[0]
OUTPUT_R_OUT[1] <= Yedek_BUS_Nilay_Yucel_2017510082:inst.OUTPUTROUT[1]
OUTPUT_R_OUT[2] <= Yedek_BUS_Nilay_Yucel_2017510082:inst.OUTPUTROUT[2]
OUTPUT_R_OUT[3] <= Yedek_BUS_Nilay_Yucel_2017510082:inst.OUTPUTROUT[3]
R0Out[0] <= Yedek_BUS_Nilay_Yucel_2017510082:inst.R0Out[0]
R0Out[1] <= Yedek_BUS_Nilay_Yucel_2017510082:inst.R0Out[1]
R0Out[2] <= Yedek_BUS_Nilay_Yucel_2017510082:inst.R0Out[2]
R0Out[3] <= Yedek_BUS_Nilay_Yucel_2017510082:inst.R0Out[3]
R1Out[0] <= Yedek_BUS_Nilay_Yucel_2017510082:inst.R1Out[0]
R1Out[1] <= Yedek_BUS_Nilay_Yucel_2017510082:inst.R1Out[1]
R1Out[2] <= Yedek_BUS_Nilay_Yucel_2017510082:inst.R1Out[2]
R1Out[3] <= Yedek_BUS_Nilay_Yucel_2017510082:inst.R1Out[3]
R2Out[0] <= Yedek_BUS_Nilay_Yucel_2017510082:inst.R2Out[0]
R2Out[1] <= Yedek_BUS_Nilay_Yucel_2017510082:inst.R2Out[1]
R2Out[2] <= Yedek_BUS_Nilay_Yucel_2017510082:inst.R2Out[2]
R2Out[3] <= Yedek_BUS_Nilay_Yucel_2017510082:inst.R2Out[3]
SCOUT[0] <= Control_Unit_2017510082_Nilay_Yucel_1:inst23.SCOUT[0]
SCOUT[1] <= Control_Unit_2017510082_Nilay_Yucel_1:inst23.SCOUT[1]
SCOUT[2] <= Control_Unit_2017510082_Nilay_Yucel_1:inst23.SCOUT[2]


|2017510082_Nilay_Yucel_DEUARCH|Nilay_Yucel_2017510082_Lab4:inst18
addcarryout <= inst24.DB_MAX_OUTPUT_PORT_TYPE
selection[0] => inst20.IN0
selection[0] => inst6.IN0
selection[0] => LPM_MUX4:inst1.sel[0]
selection[0] => inst24.IN2
selection[1] => inst27.IN0
selection[1] => inst23.IN0
selection[1] => LPM_MUX4:inst1.sel[1]
selection[1] => inst19.IN1
selection[2] => inst21.IN0
selection[2] => LPM_MUX4:inst1.sel[2]
selection[2] => inst24.IN0
selection[2] => inst4.IN0
selection[3] => inst26.IN0
selection[3] => inst22.IN0
selection[3] => inst8.IN0
selection[3] => LPM_MUX4:inst1.sel[3]
b[0] => LPM_ADD_SUB1:inst.dataa[0]
b[0] => inst11.IN1
b[0] => inst15.IN0
b[1] => LPM_ADD_SUB1:inst.dataa[1]
b[1] => inst12.IN1
b[1] => inst16.IN0
b[2] => LPM_ADD_SUB1:inst.dataa[2]
b[2] => inst13.IN1
b[2] => inst17.IN0
b[3] => LPM_ADD_SUB1:inst.dataa[3]
b[3] => inst14.IN1
b[3] => inst18.IN0
a[0] => LPM_ADD_SUB1:inst.datab[0]
a[0] => LPM_ADD_SUB1:inst10.datab[0]
a[0] => inst11.IN0
a[0] => inst15.IN1
a[0] => LPM_MUX4:inst1.data4x[1]
a[1] => LPM_ADD_SUB1:inst.datab[1]
a[1] => LPM_ADD_SUB1:inst10.datab[1]
a[1] => inst12.IN0
a[1] => inst16.IN1
a[1] => LPM_MUX4:inst1.data3x[0]
a[1] => LPM_MUX4:inst1.data4x[2]
a[2] => LPM_ADD_SUB1:inst.datab[2]
a[2] => LPM_ADD_SUB1:inst10.datab[2]
a[2] => inst13.IN0
a[2] => inst17.IN1
a[2] => LPM_MUX4:inst1.data3x[1]
a[2] => LPM_MUX4:inst1.data4x[3]
a[3] => LPM_ADD_SUB1:inst.datab[3]
a[3] => LPM_ADD_SUB1:inst10.datab[3]
a[3] => inst14.IN0
a[3] => inst18.IN1
a[3] => LPM_MUX4:inst1.data3x[2]
a[3] => inst4.IN3
inccarryout <= inst19.DB_MAX_OUTPUT_PORT_TYPE
c[0] => LPM_ADD_SUB1:inst10.dataa[0]
c[1] => LPM_ADD_SUB1:inst10.dataa[1]
c[2] => LPM_ADD_SUB1:inst10.dataa[2]
c[3] => LPM_ADD_SUB1:inst10.dataa[3]
shiftcarryout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
muxoutput[0] <= LPM_MUX4:inst1.result[0]
muxoutput[1] <= LPM_MUX4:inst1.result[1]
muxoutput[2] <= LPM_MUX4:inst1.result[2]
muxoutput[3] <= LPM_MUX4:inst1.result[3]


|2017510082_Nilay_Yucel_DEUARCH|Nilay_Yucel_2017510082_Lab4:inst18|LPM_ADD_SUB1:inst
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|2017510082_Nilay_Yucel_DEUARCH|Nilay_Yucel_2017510082_Lab4:inst18|LPM_ADD_SUB1:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_9vh:auto_generated.dataa[0]
dataa[1] => add_sub_9vh:auto_generated.dataa[1]
dataa[2] => add_sub_9vh:auto_generated.dataa[2]
dataa[3] => add_sub_9vh:auto_generated.dataa[3]
datab[0] => add_sub_9vh:auto_generated.datab[0]
datab[1] => add_sub_9vh:auto_generated.datab[1]
datab[2] => add_sub_9vh:auto_generated.datab[2]
datab[3] => add_sub_9vh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9vh:auto_generated.result[0]
result[1] <= add_sub_9vh:auto_generated.result[1]
result[2] <= add_sub_9vh:auto_generated.result[2]
result[3] <= add_sub_9vh:auto_generated.result[3]
cout <= add_sub_9vh:auto_generated.cout
overflow <= <GND>


|2017510082_Nilay_Yucel_DEUARCH|Nilay_Yucel_2017510082_Lab4:inst18|LPM_ADD_SUB1:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_9vh:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|2017510082_Nilay_Yucel_DEUARCH|Nilay_Yucel_2017510082_Lab4:inst18|LPM_ADD_SUB1:inst10
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|2017510082_Nilay_Yucel_DEUARCH|Nilay_Yucel_2017510082_Lab4:inst18|LPM_ADD_SUB1:inst10|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_9vh:auto_generated.dataa[0]
dataa[1] => add_sub_9vh:auto_generated.dataa[1]
dataa[2] => add_sub_9vh:auto_generated.dataa[2]
dataa[3] => add_sub_9vh:auto_generated.dataa[3]
datab[0] => add_sub_9vh:auto_generated.datab[0]
datab[1] => add_sub_9vh:auto_generated.datab[1]
datab[2] => add_sub_9vh:auto_generated.datab[2]
datab[3] => add_sub_9vh:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9vh:auto_generated.result[0]
result[1] <= add_sub_9vh:auto_generated.result[1]
result[2] <= add_sub_9vh:auto_generated.result[2]
result[3] <= add_sub_9vh:auto_generated.result[3]
cout <= add_sub_9vh:auto_generated.cout
overflow <= <GND>


|2017510082_Nilay_Yucel_DEUARCH|Nilay_Yucel_2017510082_Lab4:inst18|LPM_ADD_SUB1:inst10|lpm_add_sub:LPM_ADD_SUB_component|add_sub_9vh:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|2017510082_Nilay_Yucel_DEUARCH|Nilay_Yucel_2017510082_Lab4:inst18|LPM_MUX4:inst1
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data10x[0] => LPM_MUX:LPM_MUX_component.DATA[10][0]
data10x[1] => LPM_MUX:LPM_MUX_component.DATA[10][1]
data10x[2] => LPM_MUX:LPM_MUX_component.DATA[10][2]
data10x[3] => LPM_MUX:LPM_MUX_component.DATA[10][3]
data11x[0] => LPM_MUX:LPM_MUX_component.DATA[11][0]
data11x[1] => LPM_MUX:LPM_MUX_component.DATA[11][1]
data11x[2] => LPM_MUX:LPM_MUX_component.DATA[11][2]
data11x[3] => LPM_MUX:LPM_MUX_component.DATA[11][3]
data12x[0] => LPM_MUX:LPM_MUX_component.DATA[12][0]
data12x[1] => LPM_MUX:LPM_MUX_component.DATA[12][1]
data12x[2] => LPM_MUX:LPM_MUX_component.DATA[12][2]
data12x[3] => LPM_MUX:LPM_MUX_component.DATA[12][3]
data13x[0] => LPM_MUX:LPM_MUX_component.DATA[13][0]
data13x[1] => LPM_MUX:LPM_MUX_component.DATA[13][1]
data13x[2] => LPM_MUX:LPM_MUX_component.DATA[13][2]
data13x[3] => LPM_MUX:LPM_MUX_component.DATA[13][3]
data14x[0] => LPM_MUX:LPM_MUX_component.DATA[14][0]
data14x[1] => LPM_MUX:LPM_MUX_component.DATA[14][1]
data14x[2] => LPM_MUX:LPM_MUX_component.DATA[14][2]
data14x[3] => LPM_MUX:LPM_MUX_component.DATA[14][3]
data15x[0] => LPM_MUX:LPM_MUX_component.DATA[15][0]
data15x[1] => LPM_MUX:LPM_MUX_component.DATA[15][1]
data15x[2] => LPM_MUX:LPM_MUX_component.DATA[15][2]
data15x[3] => LPM_MUX:LPM_MUX_component.DATA[15][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data4x[0] => LPM_MUX:LPM_MUX_component.DATA[4][0]
data4x[1] => LPM_MUX:LPM_MUX_component.DATA[4][1]
data4x[2] => LPM_MUX:LPM_MUX_component.DATA[4][2]
data4x[3] => LPM_MUX:LPM_MUX_component.DATA[4][3]
data5x[0] => LPM_MUX:LPM_MUX_component.DATA[5][0]
data5x[1] => LPM_MUX:LPM_MUX_component.DATA[5][1]
data5x[2] => LPM_MUX:LPM_MUX_component.DATA[5][2]
data5x[3] => LPM_MUX:LPM_MUX_component.DATA[5][3]
data6x[0] => LPM_MUX:LPM_MUX_component.DATA[6][0]
data6x[1] => LPM_MUX:LPM_MUX_component.DATA[6][1]
data6x[2] => LPM_MUX:LPM_MUX_component.DATA[6][2]
data6x[3] => LPM_MUX:LPM_MUX_component.DATA[6][3]
data7x[0] => LPM_MUX:LPM_MUX_component.DATA[7][0]
data7x[1] => LPM_MUX:LPM_MUX_component.DATA[7][1]
data7x[2] => LPM_MUX:LPM_MUX_component.DATA[7][2]
data7x[3] => LPM_MUX:LPM_MUX_component.DATA[7][3]
data8x[0] => LPM_MUX:LPM_MUX_component.DATA[8][0]
data8x[1] => LPM_MUX:LPM_MUX_component.DATA[8][1]
data8x[2] => LPM_MUX:LPM_MUX_component.DATA[8][2]
data8x[3] => LPM_MUX:LPM_MUX_component.DATA[8][3]
data9x[0] => LPM_MUX:LPM_MUX_component.DATA[9][0]
data9x[1] => LPM_MUX:LPM_MUX_component.DATA[9][1]
data9x[2] => LPM_MUX:LPM_MUX_component.DATA[9][2]
data9x[3] => LPM_MUX:LPM_MUX_component.DATA[9][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
sel[3] => LPM_MUX:LPM_MUX_component.SEL[3]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|2017510082_Nilay_Yucel_DEUARCH|Nilay_Yucel_2017510082_Lab4:inst18|LPM_MUX4:inst1|LPM_MUX:LPM_MUX_component
data[0][0] => mux_48e:auto_generated.data[0]
data[0][1] => mux_48e:auto_generated.data[1]
data[0][2] => mux_48e:auto_generated.data[2]
data[0][3] => mux_48e:auto_generated.data[3]
data[1][0] => mux_48e:auto_generated.data[4]
data[1][1] => mux_48e:auto_generated.data[5]
data[1][2] => mux_48e:auto_generated.data[6]
data[1][3] => mux_48e:auto_generated.data[7]
data[2][0] => mux_48e:auto_generated.data[8]
data[2][1] => mux_48e:auto_generated.data[9]
data[2][2] => mux_48e:auto_generated.data[10]
data[2][3] => mux_48e:auto_generated.data[11]
data[3][0] => mux_48e:auto_generated.data[12]
data[3][1] => mux_48e:auto_generated.data[13]
data[3][2] => mux_48e:auto_generated.data[14]
data[3][3] => mux_48e:auto_generated.data[15]
data[4][0] => mux_48e:auto_generated.data[16]
data[4][1] => mux_48e:auto_generated.data[17]
data[4][2] => mux_48e:auto_generated.data[18]
data[4][3] => mux_48e:auto_generated.data[19]
data[5][0] => mux_48e:auto_generated.data[20]
data[5][1] => mux_48e:auto_generated.data[21]
data[5][2] => mux_48e:auto_generated.data[22]
data[5][3] => mux_48e:auto_generated.data[23]
data[6][0] => mux_48e:auto_generated.data[24]
data[6][1] => mux_48e:auto_generated.data[25]
data[6][2] => mux_48e:auto_generated.data[26]
data[6][3] => mux_48e:auto_generated.data[27]
data[7][0] => mux_48e:auto_generated.data[28]
data[7][1] => mux_48e:auto_generated.data[29]
data[7][2] => mux_48e:auto_generated.data[30]
data[7][3] => mux_48e:auto_generated.data[31]
data[8][0] => mux_48e:auto_generated.data[32]
data[8][1] => mux_48e:auto_generated.data[33]
data[8][2] => mux_48e:auto_generated.data[34]
data[8][3] => mux_48e:auto_generated.data[35]
data[9][0] => mux_48e:auto_generated.data[36]
data[9][1] => mux_48e:auto_generated.data[37]
data[9][2] => mux_48e:auto_generated.data[38]
data[9][3] => mux_48e:auto_generated.data[39]
data[10][0] => mux_48e:auto_generated.data[40]
data[10][1] => mux_48e:auto_generated.data[41]
data[10][2] => mux_48e:auto_generated.data[42]
data[10][3] => mux_48e:auto_generated.data[43]
data[11][0] => mux_48e:auto_generated.data[44]
data[11][1] => mux_48e:auto_generated.data[45]
data[11][2] => mux_48e:auto_generated.data[46]
data[11][3] => mux_48e:auto_generated.data[47]
data[12][0] => mux_48e:auto_generated.data[48]
data[12][1] => mux_48e:auto_generated.data[49]
data[12][2] => mux_48e:auto_generated.data[50]
data[12][3] => mux_48e:auto_generated.data[51]
data[13][0] => mux_48e:auto_generated.data[52]
data[13][1] => mux_48e:auto_generated.data[53]
data[13][2] => mux_48e:auto_generated.data[54]
data[13][3] => mux_48e:auto_generated.data[55]
data[14][0] => mux_48e:auto_generated.data[56]
data[14][1] => mux_48e:auto_generated.data[57]
data[14][2] => mux_48e:auto_generated.data[58]
data[14][3] => mux_48e:auto_generated.data[59]
data[15][0] => mux_48e:auto_generated.data[60]
data[15][1] => mux_48e:auto_generated.data[61]
data[15][2] => mux_48e:auto_generated.data[62]
data[15][3] => mux_48e:auto_generated.data[63]
sel[0] => mux_48e:auto_generated.sel[0]
sel[1] => mux_48e:auto_generated.sel[1]
sel[2] => mux_48e:auto_generated.sel[2]
sel[3] => mux_48e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_48e:auto_generated.result[0]
result[1] <= mux_48e:auto_generated.result[1]
result[2] <= mux_48e:auto_generated.result[2]
result[3] <= mux_48e:auto_generated.result[3]


|2017510082_Nilay_Yucel_DEUARCH|Nilay_Yucel_2017510082_Lab4:inst18|LPM_MUX4:inst1|LPM_MUX:LPM_MUX_component|mux_48e:auto_generated
data[0] => _~456.IN0
data[0] => _~465.IN0
data[0] => _~506.IN0
data[0] => _~515.IN0
data[1] => _~312.IN0
data[1] => _~321.IN0
data[1] => _~362.IN0
data[1] => _~371.IN0
data[2] => _~168.IN0
data[2] => _~177.IN0
data[2] => _~218.IN0
data[2] => _~227.IN0
data[3] => _~24.IN0
data[3] => _~33.IN0
data[3] => _~74.IN0
data[3] => _~83.IN0
data[4] => _~454.IN0
data[4] => _~504.IN0
data[5] => _~310.IN0
data[5] => _~360.IN0
data[6] => _~166.IN0
data[6] => _~216.IN0
data[7] => _~22.IN0
data[7] => _~72.IN0
data[8] => _~459.IN1
data[8] => _~468.IN1
data[8] => _~509.IN1
data[8] => _~518.IN1
data[9] => _~315.IN1
data[9] => _~324.IN1
data[9] => _~365.IN1
data[9] => _~374.IN1
data[10] => _~171.IN1
data[10] => _~180.IN1
data[10] => _~221.IN1
data[10] => _~230.IN1
data[11] => _~27.IN1
data[11] => _~36.IN1
data[11] => _~77.IN1
data[11] => _~86.IN1
data[12] => _~472.IN0
data[12] => _~522.IN0
data[13] => _~328.IN0
data[13] => _~378.IN0
data[14] => _~184.IN0
data[14] => _~234.IN0
data[15] => _~40.IN0
data[15] => _~90.IN0
data[16] => _~434.IN0
data[16] => _~443.IN0
data[17] => _~290.IN0
data[17] => _~299.IN0
data[18] => _~146.IN0
data[18] => _~155.IN0
data[19] => _~2.IN0
data[19] => _~11.IN0
data[20] => _~432.IN0
data[21] => _~288.IN0
data[22] => _~144.IN0
data[23] => _~0.IN0
data[24] => _~437.IN1
data[24] => _~446.IN1
data[25] => _~293.IN1
data[25] => _~302.IN1
data[26] => _~149.IN1
data[26] => _~158.IN1
data[27] => _~5.IN1
data[27] => _~14.IN1
data[28] => _~450.IN0
data[29] => _~306.IN0
data[30] => _~162.IN0
data[31] => _~18.IN0
data[32] => _~481.IN0
data[32] => _~490.IN0
data[32] => _~531.IN0
data[32] => _~540.IN0
data[33] => _~337.IN0
data[33] => _~346.IN0
data[33] => _~387.IN0
data[33] => _~396.IN0
data[34] => _~193.IN0
data[34] => _~202.IN0
data[34] => _~243.IN0
data[34] => _~252.IN0
data[35] => _~49.IN0
data[35] => _~58.IN0
data[35] => _~99.IN0
data[35] => _~108.IN0
data[36] => _~479.IN0
data[36] => _~529.IN0
data[37] => _~335.IN0
data[37] => _~385.IN0
data[38] => _~191.IN0
data[38] => _~241.IN0
data[39] => _~47.IN0
data[39] => _~97.IN0
data[40] => _~484.IN1
data[40] => _~493.IN1
data[40] => _~534.IN1
data[40] => _~543.IN1
data[41] => _~340.IN1
data[41] => _~349.IN1
data[41] => _~390.IN1
data[41] => _~399.IN1
data[42] => _~196.IN1
data[42] => _~205.IN1
data[42] => _~246.IN1
data[42] => _~255.IN1
data[43] => _~52.IN1
data[43] => _~61.IN1
data[43] => _~102.IN1
data[43] => _~111.IN1
data[44] => _~497.IN0
data[44] => _~547.IN0
data[45] => _~353.IN0
data[45] => _~403.IN0
data[46] => _~209.IN0
data[46] => _~259.IN0
data[47] => _~65.IN0
data[47] => _~115.IN0
data[48] => _~555.IN0
data[48] => _~564.IN0
data[49] => _~411.IN0
data[49] => _~420.IN0
data[50] => _~267.IN0
data[50] => _~276.IN0
data[51] => _~123.IN0
data[51] => _~132.IN0
data[52] => _~553.IN0
data[53] => _~409.IN0
data[54] => _~265.IN0
data[55] => _~121.IN0
data[56] => _~558.IN1
data[56] => _~567.IN1
data[57] => _~414.IN1
data[57] => _~423.IN1
data[58] => _~270.IN1
data[58] => _~279.IN1
data[59] => _~126.IN1
data[59] => _~135.IN1
data[60] => _~571.IN0
data[61] => _~427.IN0
data[62] => _~283.IN0
data[63] => _~139.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~288.IN1
sel[0] => _~291.IN0
sel[0] => _~293.IN0
sel[0] => _~300.IN0
sel[0] => _~302.IN0
sel[0] => _~305.IN0
sel[0] => _~310.IN1
sel[0] => _~313.IN0
sel[0] => _~315.IN0
sel[0] => _~322.IN0
sel[0] => _~324.IN0
sel[0] => _~327.IN0
sel[0] => _~335.IN1
sel[0] => _~338.IN0
sel[0] => _~340.IN0
sel[0] => _~347.IN0
sel[0] => _~349.IN0
sel[0] => _~352.IN0
sel[0] => _~360.IN1
sel[0] => _~363.IN0
sel[0] => _~365.IN0
sel[0] => _~372.IN0
sel[0] => _~374.IN0
sel[0] => _~377.IN0
sel[0] => _~385.IN1
sel[0] => _~388.IN0
sel[0] => _~390.IN0
sel[0] => _~397.IN0
sel[0] => _~399.IN0
sel[0] => _~402.IN0
sel[0] => _~409.IN1
sel[0] => _~412.IN0
sel[0] => _~414.IN0
sel[0] => _~421.IN0
sel[0] => _~423.IN0
sel[0] => _~426.IN0
sel[0] => _~144.IN1
sel[0] => _~147.IN0
sel[0] => _~149.IN0
sel[0] => _~156.IN0
sel[0] => _~158.IN0
sel[0] => _~161.IN0
sel[0] => _~166.IN1
sel[0] => _~169.IN0
sel[0] => _~171.IN0
sel[0] => _~178.IN0
sel[0] => _~180.IN0
sel[0] => _~183.IN0
sel[0] => _~191.IN1
sel[0] => _~194.IN0
sel[0] => _~196.IN0
sel[0] => _~203.IN0
sel[0] => _~205.IN0
sel[0] => _~208.IN0
sel[0] => _~216.IN1
sel[0] => _~219.IN0
sel[0] => _~221.IN0
sel[0] => _~228.IN0
sel[0] => _~230.IN0
sel[0] => _~233.IN0
sel[0] => _~241.IN1
sel[0] => _~244.IN0
sel[0] => _~246.IN0
sel[0] => _~253.IN0
sel[0] => _~255.IN0
sel[0] => _~258.IN0
sel[0] => _~265.IN1
sel[0] => _~268.IN0
sel[0] => _~270.IN0
sel[0] => _~277.IN0
sel[0] => _~279.IN0
sel[0] => _~282.IN0
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[0] => _~47.IN1
sel[0] => _~50.IN0
sel[0] => _~52.IN0
sel[0] => _~59.IN0
sel[0] => _~61.IN0
sel[0] => _~64.IN0
sel[0] => _~72.IN1
sel[0] => _~75.IN0
sel[0] => _~77.IN0
sel[0] => _~84.IN0
sel[0] => _~86.IN0
sel[0] => _~89.IN0
sel[0] => _~97.IN1
sel[0] => _~100.IN0
sel[0] => _~102.IN0
sel[0] => _~109.IN0
sel[0] => _~111.IN0
sel[0] => _~114.IN0
sel[0] => _~121.IN1
sel[0] => _~124.IN0
sel[0] => _~126.IN0
sel[0] => _~133.IN0
sel[0] => _~135.IN0
sel[0] => _~138.IN0
sel[0] => _~432.IN1
sel[0] => _~435.IN0
sel[0] => _~437.IN0
sel[0] => _~444.IN0
sel[0] => _~446.IN0
sel[0] => _~449.IN0
sel[0] => _~454.IN1
sel[0] => _~457.IN0
sel[0] => _~459.IN0
sel[0] => _~466.IN0
sel[0] => _~468.IN0
sel[0] => _~471.IN0
sel[0] => _~479.IN1
sel[0] => _~482.IN0
sel[0] => _~484.IN0
sel[0] => _~491.IN0
sel[0] => _~493.IN0
sel[0] => _~496.IN0
sel[0] => _~504.IN1
sel[0] => _~507.IN0
sel[0] => _~509.IN0
sel[0] => _~516.IN0
sel[0] => _~518.IN0
sel[0] => _~521.IN0
sel[0] => _~529.IN1
sel[0] => _~532.IN0
sel[0] => _~534.IN0
sel[0] => _~541.IN0
sel[0] => _~543.IN0
sel[0] => _~546.IN0
sel[0] => _~553.IN1
sel[0] => _~556.IN0
sel[0] => _~558.IN0
sel[0] => _~565.IN0
sel[0] => _~567.IN0
sel[0] => _~570.IN0
sel[1] => _~289.IN0
sel[1] => _~294.IN0
sel[1] => _~298.IN0
sel[1] => _~303.IN0
sel[1] => _~311.IN0
sel[1] => _~316.IN0
sel[1] => _~320.IN0
sel[1] => _~325.IN0
sel[1] => _~336.IN0
sel[1] => _~341.IN0
sel[1] => _~345.IN0
sel[1] => _~350.IN0
sel[1] => _~361.IN0
sel[1] => _~366.IN0
sel[1] => _~370.IN0
sel[1] => _~375.IN0
sel[1] => _~386.IN0
sel[1] => _~391.IN0
sel[1] => _~395.IN0
sel[1] => _~400.IN0
sel[1] => _~410.IN0
sel[1] => _~415.IN0
sel[1] => _~419.IN0
sel[1] => _~424.IN0
sel[1] => _~145.IN0
sel[1] => _~150.IN0
sel[1] => _~154.IN0
sel[1] => _~159.IN0
sel[1] => _~167.IN0
sel[1] => _~172.IN0
sel[1] => _~176.IN0
sel[1] => _~181.IN0
sel[1] => _~192.IN0
sel[1] => _~197.IN0
sel[1] => _~201.IN0
sel[1] => _~206.IN0
sel[1] => _~217.IN0
sel[1] => _~222.IN0
sel[1] => _~226.IN0
sel[1] => _~231.IN0
sel[1] => _~242.IN0
sel[1] => _~247.IN0
sel[1] => _~251.IN0
sel[1] => _~256.IN0
sel[1] => _~266.IN0
sel[1] => _~271.IN0
sel[1] => _~275.IN0
sel[1] => _~280.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~48.IN0
sel[1] => _~53.IN0
sel[1] => _~57.IN0
sel[1] => _~62.IN0
sel[1] => _~73.IN0
sel[1] => _~78.IN0
sel[1] => _~82.IN0
sel[1] => _~87.IN0
sel[1] => _~98.IN0
sel[1] => _~103.IN0
sel[1] => _~107.IN0
sel[1] => _~112.IN0
sel[1] => _~122.IN0
sel[1] => _~127.IN0
sel[1] => _~131.IN0
sel[1] => _~136.IN0
sel[1] => _~433.IN0
sel[1] => _~438.IN0
sel[1] => _~442.IN0
sel[1] => _~447.IN0
sel[1] => _~455.IN0
sel[1] => _~460.IN0
sel[1] => _~464.IN0
sel[1] => _~469.IN0
sel[1] => _~480.IN0
sel[1] => _~485.IN0
sel[1] => _~489.IN0
sel[1] => _~494.IN0
sel[1] => _~505.IN0
sel[1] => _~510.IN0
sel[1] => _~514.IN0
sel[1] => _~519.IN0
sel[1] => _~530.IN0
sel[1] => _~535.IN0
sel[1] => _~539.IN0
sel[1] => _~544.IN0
sel[1] => _~554.IN0
sel[1] => _~559.IN0
sel[1] => _~563.IN0
sel[1] => _~568.IN0
sel[2] => _~21.IN1
sel[2] => _~45.IN0
sel[2] => _~68.IN0
sel[2] => _~95.IN0
sel[2] => _~118.IN0
sel[2] => _~142.IN0
sel[2] => _~165.IN1
sel[2] => _~189.IN0
sel[2] => _~212.IN0
sel[2] => _~239.IN0
sel[2] => _~262.IN0
sel[2] => _~286.IN0
sel[2] => _~309.IN1
sel[2] => _~333.IN0
sel[2] => _~356.IN0
sel[2] => _~383.IN0
sel[2] => _~406.IN0
sel[2] => _~430.IN0
sel[2] => _~453.IN1
sel[2] => _~477.IN0
sel[2] => _~500.IN0
sel[2] => _~527.IN0
sel[2] => _~550.IN0
sel[2] => _~574.IN0
sel[3] => _~43.IN0
sel[3] => _~69.IN0
sel[3] => _~93.IN0
sel[3] => _~119.IN0
sel[3] => _~187.IN0
sel[3] => _~213.IN0
sel[3] => _~237.IN0
sel[3] => _~263.IN0
sel[3] => _~331.IN0
sel[3] => _~357.IN0
sel[3] => _~381.IN0
sel[3] => _~407.IN0
sel[3] => _~475.IN0
sel[3] => _~501.IN0
sel[3] => _~525.IN0
sel[3] => _~551.IN0


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst
A[0] <= MUX04:inst17.result[0]
A[1] <= MUX04:inst17.result[1]
A[2] <= MUX04:inst17.result[2]
A[3] <= MUX04:inst17.result[3]
R0Out[0] <= LPM_COUNTER01:Register0.q[0]
R0Out[1] <= LPM_COUNTER01:Register0.q[1]
R0Out[2] <= LPM_COUNTER01:Register0.q[2]
R0Out[3] <= LPM_COUNTER01:Register0.q[3]
SD[0] => Decoder:inst14.data[0]
SD[1] => Decoder:inst14.data[1]
clk => LPM_COUNTER01:Register0.clock
clk => LPM_COUNTER01:Register1.clock
clk => LPM_COUNTER01:Register2.clock
clk => LPM_COUNTER01:INPRegister.clock
clk => LPM_COUNTER01:OUTPUTRegister.clock
cnt_en => LPM_COUNTER01:Register0.cnt_en
cnt_en => LPM_COUNTER01:Register1.cnt_en
cnt_en => LPM_COUNTER01:Register2.cnt_en
cnt_en => LPM_COUNTER01:INPRegister.cnt_en
cnt_en => LPM_COUNTER01:OUTPUTRegister.cnt_en
R1Out[0] <= LPM_COUNTER01:Register1.q[0]
R1Out[1] <= LPM_COUNTER01:Register1.q[1]
R1Out[2] <= LPM_COUNTER01:Register1.q[2]
R1Out[3] <= LPM_COUNTER01:Register1.q[3]
R2Out[0] <= LPM_COUNTER01:Register2.q[0]
R2Out[1] <= LPM_COUNTER01:Register2.q[1]
R2Out[2] <= LPM_COUNTER01:Register2.q[2]
R2Out[3] <= LPM_COUNTER01:Register2.q[3]
SB[0] => inst2.IN0
SB[0] => MUX04:inst18.sel[0]
SB[1] => inst2.IN1
SB[1] => MUX04:inst18.sel[1]
SA[0] => inst1.IN1
SA[0] => MUX04:inst17.sel[0]
SA[1] => inst1.IN0
SA[1] => MUX04:inst17.sel[1]
INPRinput[0] => LPM_COUNTER01:INPRegister.data[0]
INPRinput[1] => LPM_COUNTER01:INPRegister.data[1]
INPRinput[2] => LPM_COUNTER01:INPRegister.data[2]
INPRinput[3] => LPM_COUNTER01:INPRegister.data[3]
ALUOut[0] => MUX01:mux01.data4x[0]
ALUOut[1] => MUX01:mux01.data4x[1]
ALUOut[2] => MUX01:mux01.data4x[2]
ALUOut[3] => MUX01:mux01.data4x[3]
DATAMEMOUT[0] => MUX01:mux01.data5x[0]
DATAMEMOUT[1] => MUX01:mux01.data5x[1]
DATAMEMOUT[2] => MUX01:mux01.data5x[2]
DATAMEMOUT[3] => MUX01:mux01.data5x[3]
SC[0] => MUX01:mux01.sel[0]
SC[1] => MUX01:mux01.sel[1]
SC[2] => MUX01:mux01.sel[2]
B[0] <= MUX04:inst18.result[0]
B[1] <= MUX04:inst18.result[1]
B[2] <= MUX04:inst18.result[2]
B[3] <= MUX04:inst18.result[3]
DATA[0] <= Mux02Out[0].DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= Mux02Out[1].DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= Mux02Out[2].DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= Mux02Out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUTROUT[0] <= LPM_COUNTER01:OUTPUTRegister.q[0]
OUTPUTROUT[1] <= LPM_COUNTER01:OUTPUTRegister.q[1]
OUTPUTROUT[2] <= LPM_COUNTER01:OUTPUTRegister.q[2]
OUTPUTROUT[3] <= LPM_COUNTER01:OUTPUTRegister.q[3]


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|MUX04:inst17
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|MUX04:inst17|LPM_MUX:LPM_MUX_component
data[0][0] => mux_f6e:auto_generated.data[0]
data[0][1] => mux_f6e:auto_generated.data[1]
data[0][2] => mux_f6e:auto_generated.data[2]
data[0][3] => mux_f6e:auto_generated.data[3]
data[1][0] => mux_f6e:auto_generated.data[4]
data[1][1] => mux_f6e:auto_generated.data[5]
data[1][2] => mux_f6e:auto_generated.data[6]
data[1][3] => mux_f6e:auto_generated.data[7]
data[2][0] => mux_f6e:auto_generated.data[8]
data[2][1] => mux_f6e:auto_generated.data[9]
data[2][2] => mux_f6e:auto_generated.data[10]
data[2][3] => mux_f6e:auto_generated.data[11]
data[3][0] => mux_f6e:auto_generated.data[12]
data[3][1] => mux_f6e:auto_generated.data[13]
data[3][2] => mux_f6e:auto_generated.data[14]
data[3][3] => mux_f6e:auto_generated.data[15]
sel[0] => mux_f6e:auto_generated.sel[0]
sel[1] => mux_f6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_f6e:auto_generated.result[0]
result[1] <= mux_f6e:auto_generated.result[1]
result[2] <= mux_f6e:auto_generated.result[2]
result[3] <= mux_f6e:auto_generated.result[3]


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|MUX04:inst17|LPM_MUX:LPM_MUX_component|mux_f6e:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component
clock => cntr_4ii:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4ii:auto_generated.cnt_en
updown => cntr_4ii:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4ii:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_4ii:auto_generated.sload
data[0] => cntr_4ii:auto_generated.data[0]
data[1] => cntr_4ii:auto_generated.data[1]
data[2] => cntr_4ii:auto_generated.data[2]
data[3] => cntr_4ii:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_4ii:auto_generated.q[0]
q[1] <= cntr_4ii:auto_generated.q[1]
q[2] <= cntr_4ii:auto_generated.q[2]
q[3] <= cntr_4ii:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register0|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|Decoder:inst14
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|Decoder:inst14|lpm_decode:LPM_DECODE_component
data[0] => decode_0af:auto_generated.data[0]
data[1] => decode_0af:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0af:auto_generated.eq[0]
eq[1] <= decode_0af:auto_generated.eq[1]
eq[2] <= decode_0af:auto_generated.eq[2]
eq[3] <= decode_0af:auto_generated.eq[3]


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|Decoder:inst14|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|MUX01:mux01
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data4x[0] => LPM_MUX:LPM_MUX_component.DATA[4][0]
data4x[1] => LPM_MUX:LPM_MUX_component.DATA[4][1]
data4x[2] => LPM_MUX:LPM_MUX_component.DATA[4][2]
data4x[3] => LPM_MUX:LPM_MUX_component.DATA[4][3]
data5x[0] => LPM_MUX:LPM_MUX_component.DATA[5][0]
data5x[1] => LPM_MUX:LPM_MUX_component.DATA[5][1]
data5x[2] => LPM_MUX:LPM_MUX_component.DATA[5][2]
data5x[3] => LPM_MUX:LPM_MUX_component.DATA[5][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|MUX01:mux01|LPM_MUX:LPM_MUX_component
data[0][0] => mux_i6e:auto_generated.data[0]
data[0][1] => mux_i6e:auto_generated.data[1]
data[0][2] => mux_i6e:auto_generated.data[2]
data[0][3] => mux_i6e:auto_generated.data[3]
data[1][0] => mux_i6e:auto_generated.data[4]
data[1][1] => mux_i6e:auto_generated.data[5]
data[1][2] => mux_i6e:auto_generated.data[6]
data[1][3] => mux_i6e:auto_generated.data[7]
data[2][0] => mux_i6e:auto_generated.data[8]
data[2][1] => mux_i6e:auto_generated.data[9]
data[2][2] => mux_i6e:auto_generated.data[10]
data[2][3] => mux_i6e:auto_generated.data[11]
data[3][0] => mux_i6e:auto_generated.data[12]
data[3][1] => mux_i6e:auto_generated.data[13]
data[3][2] => mux_i6e:auto_generated.data[14]
data[3][3] => mux_i6e:auto_generated.data[15]
data[4][0] => mux_i6e:auto_generated.data[16]
data[4][1] => mux_i6e:auto_generated.data[17]
data[4][2] => mux_i6e:auto_generated.data[18]
data[4][3] => mux_i6e:auto_generated.data[19]
data[5][0] => mux_i6e:auto_generated.data[20]
data[5][1] => mux_i6e:auto_generated.data[21]
data[5][2] => mux_i6e:auto_generated.data[22]
data[5][3] => mux_i6e:auto_generated.data[23]
sel[0] => mux_i6e:auto_generated.sel[0]
sel[1] => mux_i6e:auto_generated.sel[1]
sel[2] => mux_i6e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_i6e:auto_generated.result[0]
result[1] <= mux_i6e:auto_generated.result[1]
result[2] <= mux_i6e:auto_generated.result[2]
result[3] <= mux_i6e:auto_generated.result[3]


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|MUX01:mux01|LPM_MUX:LPM_MUX_component|mux_i6e:auto_generated
data[0] => _~153.IN0
data[0] => _~162.IN0
data[1] => _~110.IN0
data[1] => _~119.IN0
data[2] => _~67.IN0
data[2] => _~76.IN0
data[3] => _~24.IN0
data[3] => _~33.IN0
data[4] => _~151.IN0
data[5] => _~108.IN0
data[6] => _~65.IN0
data[7] => _~22.IN0
data[8] => _~156.IN1
data[8] => _~165.IN1
data[9] => _~113.IN1
data[9] => _~122.IN1
data[10] => _~70.IN1
data[10] => _~79.IN1
data[11] => _~27.IN1
data[11] => _~36.IN1
data[12] => _~169.IN0
data[13] => _~126.IN0
data[14] => _~83.IN0
data[15] => _~40.IN0
data[16] => _~131.IN0
data[16] => _~140.IN0
data[17] => _~88.IN0
data[17] => _~97.IN0
data[18] => _~45.IN0
data[18] => _~54.IN0
data[19] => _~2.IN0
data[19] => _~11.IN0
data[20] => _~129.IN0
data[21] => _~86.IN0
data[22] => _~43.IN0
data[23] => _~0.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~86.IN1
sel[0] => _~89.IN0
sel[0] => _~91.IN0
sel[0] => _~98.IN0
sel[0] => _~100.IN0
sel[0] => _~103.IN0
sel[0] => _~108.IN1
sel[0] => _~111.IN0
sel[0] => _~113.IN0
sel[0] => _~120.IN0
sel[0] => _~122.IN0
sel[0] => _~125.IN0
sel[0] => _~43.IN1
sel[0] => _~46.IN0
sel[0] => _~48.IN0
sel[0] => _~55.IN0
sel[0] => _~57.IN0
sel[0] => _~60.IN0
sel[0] => _~65.IN1
sel[0] => _~68.IN0
sel[0] => _~70.IN0
sel[0] => _~77.IN0
sel[0] => _~79.IN0
sel[0] => _~82.IN0
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[0] => _~129.IN1
sel[0] => _~132.IN0
sel[0] => _~134.IN0
sel[0] => _~141.IN0
sel[0] => _~143.IN0
sel[0] => _~146.IN0
sel[0] => _~151.IN1
sel[0] => _~154.IN0
sel[0] => _~156.IN0
sel[0] => _~163.IN0
sel[0] => _~165.IN0
sel[0] => _~168.IN0
sel[1] => _~87.IN0
sel[1] => _~92.IN0
sel[1] => _~96.IN0
sel[1] => _~101.IN0
sel[1] => _~109.IN0
sel[1] => _~114.IN0
sel[1] => _~118.IN0
sel[1] => _~123.IN0
sel[1] => _~44.IN0
sel[1] => _~49.IN0
sel[1] => _~53.IN0
sel[1] => _~58.IN0
sel[1] => _~66.IN0
sel[1] => _~71.IN0
sel[1] => _~75.IN0
sel[1] => _~80.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~130.IN0
sel[1] => _~135.IN0
sel[1] => _~139.IN0
sel[1] => _~144.IN0
sel[1] => _~152.IN0
sel[1] => _~157.IN0
sel[1] => _~161.IN0
sel[1] => _~166.IN0
sel[2] => result_node[3]~0.IN0
sel[2] => _~21.IN0
sel[2] => result_node[2]~2.IN0
sel[2] => _~64.IN0
sel[2] => result_node[1]~4.IN0
sel[2] => _~107.IN0
sel[2] => result_node[0]~6.IN0
sel[2] => _~150.IN0


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component
clock => cntr_4ii:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4ii:auto_generated.cnt_en
updown => cntr_4ii:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4ii:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_4ii:auto_generated.sload
data[0] => cntr_4ii:auto_generated.data[0]
data[1] => cntr_4ii:auto_generated.data[1]
data[2] => cntr_4ii:auto_generated.data[2]
data[3] => cntr_4ii:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_4ii:auto_generated.q[0]
q[1] <= cntr_4ii:auto_generated.q[1]
q[2] <= cntr_4ii:auto_generated.q[2]
q[3] <= cntr_4ii:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register1|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component
clock => cntr_4ii:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4ii:auto_generated.cnt_en
updown => cntr_4ii:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4ii:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_4ii:auto_generated.sload
data[0] => cntr_4ii:auto_generated.data[0]
data[1] => cntr_4ii:auto_generated.data[1]
data[2] => cntr_4ii:auto_generated.data[2]
data[3] => cntr_4ii:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_4ii:auto_generated.q[0]
q[1] <= cntr_4ii:auto_generated.q[1]
q[2] <= cntr_4ii:auto_generated.q[2]
q[3] <= cntr_4ii:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:Register2|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component
clock => cntr_4ii:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4ii:auto_generated.cnt_en
updown => cntr_4ii:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4ii:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_4ii:auto_generated.sload
data[0] => cntr_4ii:auto_generated.data[0]
data[1] => cntr_4ii:auto_generated.data[1]
data[2] => cntr_4ii:auto_generated.data[2]
data[3] => cntr_4ii:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_4ii:auto_generated.q[0]
q[1] <= cntr_4ii:auto_generated.q[1]
q[2] <= cntr_4ii:auto_generated.q[2]
q[3] <= cntr_4ii:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:INPRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|MUX04:inst18
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|MUX04:inst18|LPM_MUX:LPM_MUX_component
data[0][0] => mux_f6e:auto_generated.data[0]
data[0][1] => mux_f6e:auto_generated.data[1]
data[0][2] => mux_f6e:auto_generated.data[2]
data[0][3] => mux_f6e:auto_generated.data[3]
data[1][0] => mux_f6e:auto_generated.data[4]
data[1][1] => mux_f6e:auto_generated.data[5]
data[1][2] => mux_f6e:auto_generated.data[6]
data[1][3] => mux_f6e:auto_generated.data[7]
data[2][0] => mux_f6e:auto_generated.data[8]
data[2][1] => mux_f6e:auto_generated.data[9]
data[2][2] => mux_f6e:auto_generated.data[10]
data[2][3] => mux_f6e:auto_generated.data[11]
data[3][0] => mux_f6e:auto_generated.data[12]
data[3][1] => mux_f6e:auto_generated.data[13]
data[3][2] => mux_f6e:auto_generated.data[14]
data[3][3] => mux_f6e:auto_generated.data[15]
sel[0] => mux_f6e:auto_generated.sel[0]
sel[1] => mux_f6e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_f6e:auto_generated.result[0]
result[1] <= mux_f6e:auto_generated.result[1]
result[2] <= mux_f6e:auto_generated.result[2]
result[3] <= mux_f6e:auto_generated.result[3]


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|MUX04:inst18|LPM_MUX:LPM_MUX_component|mux_f6e:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component
clock => cntr_4ii:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4ii:auto_generated.cnt_en
updown => cntr_4ii:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4ii:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_4ii:auto_generated.sload
data[0] => cntr_4ii:auto_generated.data[0]
data[1] => cntr_4ii:auto_generated.data[1]
data[2] => cntr_4ii:auto_generated.data[2]
data[3] => cntr_4ii:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_4ii:auto_generated.q[0]
q[1] <= cntr_4ii:auto_generated.q[1]
q[2] <= cntr_4ii:auto_generated.q[2]
q[3] <= cntr_4ii:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2017510082_Nilay_Yucel_DEUARCH|Yedek_BUS_Nilay_Yucel_2017510082:inst|LPM_COUNTER01:OUTPUTRegister|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23
PCinc <= T1.DB_MAX_OUTPUT_PORT_TYPE
CLK => IR:inst.clock
CLK => SequenceCounter:inst1.clock
CLK => MUX:inst8.data1
CLK => FORV:inst11.clock
INSMEMDATA[0] => IR:inst.data[0]
INSMEMDATA[1] => IR:inst.data[1]
INSMEMDATA[2] => IR:inst.data[2]
INSMEMDATA[3] => IR:inst.data[3]
INSMEMDATA[4] => IR:inst.data[4]
INSMEMDATA[5] => IR:inst.data[5]
INSMEMDATA[6] => IR:inst.data[6]
INSMEMDATA[7] => IR:inst.data[7]
INSMEMDATA[8] => IR:inst.data[8]
INSMEMDATA[9] => IR:inst.data[9]
INSMEMDATA[10] => IR:inst.data[10]
cnt_en => SequenceCounter:inst1.cnt_en
IMRead <= T0.DB_MAX_OUTPUT_PORT_TYPE
BusClk <= MUX:inst8.result
DMMUXSelection <= inst2.DB_MAX_OUTPUT_PORT_TYPE
ARLoad <= inst19.DB_MAX_OUTPUT_PORT_TYPE
DMRead <= inst20.DB_MAX_OUTPUT_PORT_TYPE
DMWrite <= inst22.DB_MAX_OUTPUT_PORT_TYPE
SMRead <= inst23.DB_MAX_OUTPUT_PORT_TYPE
PCLoad <= inst32.DB_MAX_OUTPUT_PORT_TYPE
V => FORV:inst11.data[0]
SPCntEnable <= inst36.DB_MAX_OUTPUT_PORT_TYPE
SPUpDown <= inst33.DB_MAX_OUTPUT_PORT_TYPE
SMWrite <= inst37.DB_MAX_OUTPUT_PORT_TYPE
PCMUXSel1 <= D9.DB_MAX_OUTPUT_PORT_TYPE
OPCODE[0] <= IROUT[6].DB_MAX_OUTPUT_PORT_TYPE
OPCODE[1] <= IROUT[7].DB_MAX_OUTPUT_PORT_TYPE
OPCODE[2] <= IROUT[8].DB_MAX_OUTPUT_PORT_TYPE
OPCODE[3] <= IROUT[9].DB_MAX_OUTPUT_PORT_TYPE
PCDATA[0] <= MUXPC1:inst38.result[0]
PCDATA[1] <= MUXPC1:inst38.result[1]
PCDATA[2] <= MUXPC1:inst38.result[2]
PCDATA[3] <= MUXPC1:inst38.result[3]
PCDATA[4] <= MUXPC1:inst38.result[4]
PC[0] => ADD_SUB:inst39.datab[0]
PC[1] => ADD_SUB:inst39.datab[1]
PC[2] => ADD_SUB:inst39.datab[2]
PC[3] => ADD_SUB:inst39.datab[3]
PC[4] => ADD_SUB:inst39.datab[4]
SA[0] <= IROUT[2].DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= IROUT[3].DB_MAX_OUTPUT_PORT_TYPE
SB[0] <= IROUT[0].DB_MAX_OUTPUT_PORT_TYPE
SB[1] <= IROUT[1].DB_MAX_OUTPUT_PORT_TYPE
SCForBUS[0] <= MUXForSELC:inst7.result[0]
SCForBUS[1] <= MUXForSELC:inst7.result[1]
SCForBUS[2] <= MUXForSELC:inst7.result[2]
SCOUT[0] <= SequenceCounter:inst1.q[0]
SCOUT[1] <= SequenceCounter:inst1.q[1]
SCOUT[2] <= SequenceCounter:inst1.q[2]
SD[0] <= IROUT[4].DB_MAX_OUTPUT_PORT_TYPE
SD[1] <= IROUT[5].DB_MAX_OUTPUT_PORT_TYPE


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|CUDECODER:inst35
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|CUDECODER:inst35|lpm_decode:LPM_DECODE_component
data[0] => decode_5af:auto_generated.data[0]
data[1] => decode_5af:auto_generated.data[1]
data[2] => decode_5af:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_5af:auto_generated.eq[0]
eq[1] <= decode_5af:auto_generated.eq[1]
eq[2] <= decode_5af:auto_generated.eq[2]
eq[3] <= decode_5af:auto_generated.eq[3]
eq[4] <= decode_5af:auto_generated.eq[4]
eq[5] <= decode_5af:auto_generated.eq[5]
eq[6] <= decode_5af:auto_generated.eq[6]
eq[7] <= decode_5af:auto_generated.eq[7]


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|CUDECODER:inst35|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sclr => lpm_counter:LPM_COUNTER_component.sclr
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component
clock => cntr_bri:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_bri:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_bri:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_bri:auto_generated.q[0]
q[1] <= cntr_bri:auto_generated.q[1]
q[2] <= cntr_bri:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|SequenceCounter:inst1|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~13.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~11.IN0
sclr => _~14.IN0


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|Decode_IR:inst4
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|Decode_IR:inst4|lpm_decode:LPM_DECODE_component
data[0] => decode_lbf:auto_generated.data[0]
data[1] => decode_lbf:auto_generated.data[1]
data[2] => decode_lbf:auto_generated.data[2]
data[3] => decode_lbf:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_lbf:auto_generated.eq[0]
eq[1] <= decode_lbf:auto_generated.eq[1]
eq[2] <= decode_lbf:auto_generated.eq[2]
eq[3] <= decode_lbf:auto_generated.eq[3]
eq[4] <= decode_lbf:auto_generated.eq[4]
eq[5] <= decode_lbf:auto_generated.eq[5]
eq[6] <= decode_lbf:auto_generated.eq[6]
eq[7] <= decode_lbf:auto_generated.eq[7]
eq[8] <= decode_lbf:auto_generated.eq[8]
eq[9] <= decode_lbf:auto_generated.eq[9]
eq[10] <= decode_lbf:auto_generated.eq[10]
eq[11] <= decode_lbf:auto_generated.eq[11]
eq[12] <= decode_lbf:auto_generated.eq[12]
eq[13] <= decode_lbf:auto_generated.eq[13]
eq[14] <= decode_lbf:auto_generated.eq[14]
eq[15] <= decode_lbf:auto_generated.eq[15]


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|Decode_IR:inst4|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1]~1.IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1]~1.IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1]~0.IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1]~2.IN0
data[0] => w_anode51w[1]~1.IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1]~0.IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1]~2.IN0
data[1] => w_anode102w[2]~1.IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2]~0.IN0
data[1] => w_anode142w[2]~0.IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2]~1.IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2]~1.IN0
data[1] => w_anode51w[2]~0.IN0
data[1] => w_anode61w[2]~0.IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2]~1.IN0
data[2] => w_anode102w[3]~0.IN0
data[2] => w_anode112w[3]~0.IN0
data[2] => w_anode122w[3]~0.IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3]~0.IN0
data[2] => w_anode31w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode4w[3]~0.IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3]~0.IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
data[4] => lpm_counter:LPM_COUNTER_component.data[4]
data[5] => lpm_counter:LPM_COUNTER_component.data[5]
data[6] => lpm_counter:LPM_COUNTER_component.data[6]
data[7] => lpm_counter:LPM_COUNTER_component.data[7]
data[8] => lpm_counter:LPM_COUNTER_component.data[8]
data[9] => lpm_counter:LPM_COUNTER_component.data[9]
data[10] => lpm_counter:LPM_COUNTER_component.data[10]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component
clock => cntr_jdj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_jdj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_jdj:auto_generated.sload
data[0] => cntr_jdj:auto_generated.data[0]
data[1] => cntr_jdj:auto_generated.data[1]
data[2] => cntr_jdj:auto_generated.data[2]
data[3] => cntr_jdj:auto_generated.data[3]
data[4] => cntr_jdj:auto_generated.data[4]
data[5] => cntr_jdj:auto_generated.data[5]
data[6] => cntr_jdj:auto_generated.data[6]
data[7] => cntr_jdj:auto_generated.data[7]
data[8] => cntr_jdj:auto_generated.data[8]
data[9] => cntr_jdj:auto_generated.data[9]
data[10] => cntr_jdj:auto_generated.data[10]
cin => ~NO_FANOUT~
q[0] <= cntr_jdj:auto_generated.q[0]
q[1] <= cntr_jdj:auto_generated.q[1]
q[2] <= cntr_jdj:auto_generated.q[2]
q[3] <= cntr_jdj:auto_generated.q[3]
q[4] <= cntr_jdj:auto_generated.q[4]
q[5] <= cntr_jdj:auto_generated.q[5]
q[6] <= cntr_jdj:auto_generated.q[6]
q[7] <= cntr_jdj:auto_generated.q[7]
q[8] <= cntr_jdj:auto_generated.q[8]
q[9] <= cntr_jdj:auto_generated.q[9]
q[10] <= cntr_jdj:auto_generated.q[10]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|IR:inst|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~37.IN1
data[0] => _~23.IN1
data[1] => _~22.IN1
data[2] => _~21.IN1
data[3] => _~20.IN1
data[4] => _~19.IN1
data[5] => _~18.IN1
data[6] => _~17.IN1
data[7] => _~16.IN1
data[8] => _~15.IN1
data[9] => _~14.IN1
data[10] => _~13.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sload => _~36.IN1
sload => counter_reg_bit[10]~13.IN1


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|MUX:inst8
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|MUX:inst8|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|MUX:inst8|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component
clock => cntr_2cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_2cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_2cj:auto_generated.sload
data[0] => cntr_2cj:auto_generated.data[0]
cin => ~NO_FANOUT~
q[0] <= cntr_2cj:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|FORV:inst11|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated
clock => counter_reg_bit[0].CLK
cnt_en => _~7.IN1
data[0] => _~3.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sload => _~6.IN1
sload => counter_reg_bit[0]~3.IN1


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|MUXPC1:inst38
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|MUXPC1:inst38|LPM_MUX:LPM_MUX_component
data[0][0] => mux_d6e:auto_generated.data[0]
data[0][1] => mux_d6e:auto_generated.data[1]
data[0][2] => mux_d6e:auto_generated.data[2]
data[0][3] => mux_d6e:auto_generated.data[3]
data[0][4] => mux_d6e:auto_generated.data[4]
data[1][0] => mux_d6e:auto_generated.data[5]
data[1][1] => mux_d6e:auto_generated.data[6]
data[1][2] => mux_d6e:auto_generated.data[7]
data[1][3] => mux_d6e:auto_generated.data[8]
data[1][4] => mux_d6e:auto_generated.data[9]
sel[0] => mux_d6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d6e:auto_generated.result[0]
result[1] <= mux_d6e:auto_generated.result[1]
result[2] <= mux_d6e:auto_generated.result[2]
result[3] <= mux_d6e:auto_generated.result[3]
result[4] <= mux_d6e:auto_generated.result[4]


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|MUXPC1:inst38|LPM_MUX:LPM_MUX_component|mux_d6e:auto_generated
data[0] => result_node[0]~9.IN1
data[1] => result_node[1]~7.IN1
data[2] => result_node[2]~5.IN1
data[3] => result_node[3]~3.IN1
data[4] => result_node[4]~1.IN1
data[5] => result_node[0]~8.IN1
data[6] => result_node[1]~6.IN1
data[7] => result_node[2]~4.IN1
data[8] => result_node[3]~2.IN1
data[9] => result_node[4]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[4]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[3]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[2]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[1]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[0]~8.IN0
sel[0] => _~4.IN0


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|ADD_SUB:inst39
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|ADD_SUB:inst39|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_hlg:auto_generated.dataa[0]
dataa[1] => add_sub_hlg:auto_generated.dataa[1]
dataa[2] => add_sub_hlg:auto_generated.dataa[2]
dataa[3] => add_sub_hlg:auto_generated.dataa[3]
dataa[4] => add_sub_hlg:auto_generated.dataa[4]
datab[0] => add_sub_hlg:auto_generated.datab[0]
datab[1] => add_sub_hlg:auto_generated.datab[1]
datab[2] => add_sub_hlg:auto_generated.datab[2]
datab[3] => add_sub_hlg:auto_generated.datab[3]
datab[4] => add_sub_hlg:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => add_sub_hlg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_hlg:auto_generated.result[0]
result[1] <= add_sub_hlg:auto_generated.result[1]
result[2] <= add_sub_hlg:auto_generated.result[2]
result[3] <= add_sub_hlg:auto_generated.result[3]
result[4] <= add_sub_hlg:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|ADD_SUB:inst39|lpm_add_sub:LPM_ADD_SUB_component|add_sub_hlg:auto_generated
add_sub => _~0.IN0
add_sub => _~1.IN0
add_sub => _~7.IN0
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
dataa[4] => op_1.IN0
datab[0] => _~6.IN1
datab[1] => _~5.IN1
datab[2] => _~4.IN1
datab[3] => _~3.IN1
datab[4] => _~2.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|MUXForSELC:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|MUXForSELC:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_b6e:auto_generated.data[0]
data[0][1] => mux_b6e:auto_generated.data[1]
data[0][2] => mux_b6e:auto_generated.data[2]
data[1][0] => mux_b6e:auto_generated.data[3]
data[1][1] => mux_b6e:auto_generated.data[4]
data[1][2] => mux_b6e:auto_generated.data[5]
sel[0] => mux_b6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b6e:auto_generated.result[0]
result[1] <= mux_b6e:auto_generated.result[1]
result[2] <= mux_b6e:auto_generated.result[2]


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|MUXForSELC:inst7|LPM_MUX:LPM_MUX_component|mux_b6e:auto_generated
data[0] => result_node[0]~5.IN1
data[1] => result_node[1]~3.IN1
data[2] => result_node[2]~1.IN1
data[3] => result_node[0]~4.IN1
data[4] => result_node[1]~2.IN1
data[5] => result_node[2]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[1]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[0]~4.IN0
sel[0] => _~2.IN0


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|MUXForSELC:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|MUXForSELC:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_b6e:auto_generated.data[0]
data[0][1] => mux_b6e:auto_generated.data[1]
data[0][2] => mux_b6e:auto_generated.data[2]
data[1][0] => mux_b6e:auto_generated.data[3]
data[1][1] => mux_b6e:auto_generated.data[4]
data[1][2] => mux_b6e:auto_generated.data[5]
sel[0] => mux_b6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b6e:auto_generated.result[0]
result[1] <= mux_b6e:auto_generated.result[1]
result[2] <= mux_b6e:auto_generated.result[2]


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|MUXForSELC:inst6|LPM_MUX:LPM_MUX_component|mux_b6e:auto_generated
data[0] => result_node[0]~5.IN1
data[1] => result_node[1]~3.IN1
data[2] => result_node[2]~1.IN1
data[3] => result_node[0]~4.IN1
data[4] => result_node[1]~2.IN1
data[5] => result_node[2]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[1]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[0]~4.IN0
sel[0] => _~2.IN0


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|MUXForSELC:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|MUXForSELC:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_b6e:auto_generated.data[0]
data[0][1] => mux_b6e:auto_generated.data[1]
data[0][2] => mux_b6e:auto_generated.data[2]
data[1][0] => mux_b6e:auto_generated.data[3]
data[1][1] => mux_b6e:auto_generated.data[4]
data[1][2] => mux_b6e:auto_generated.data[5]
sel[0] => mux_b6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b6e:auto_generated.result[0]
result[1] <= mux_b6e:auto_generated.result[1]
result[2] <= mux_b6e:auto_generated.result[2]


|2017510082_Nilay_Yucel_DEUARCH|Control_Unit_2017510082_Nilay_Yucel_1:inst23|MUXForSELC:inst5|LPM_MUX:LPM_MUX_component|mux_b6e:auto_generated
data[0] => result_node[0]~5.IN1
data[1] => result_node[1]~3.IN1
data[2] => result_node[2]~1.IN1
data[3] => result_node[0]~4.IN1
data[4] => result_node[1]~2.IN1
data[5] => result_node[2]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[1]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[0]~4.IN0
sel[0] => _~2.IN0


|2017510082_Nilay_Yucel_DEUARCH|InstrutionMemory:inst5
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]


|2017510082_Nilay_Yucel_DEUARCH|InstrutionMemory:inst5|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_j1b1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_j1b1:auto_generated.address_a[0]
address_a[1] => altsyncram_j1b1:auto_generated.address_a[1]
address_a[2] => altsyncram_j1b1:auto_generated.address_a[2]
address_a[3] => altsyncram_j1b1:auto_generated.address_a[3]
address_a[4] => altsyncram_j1b1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j1b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j1b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_j1b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_j1b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_j1b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_j1b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_j1b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_j1b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_j1b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_j1b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_j1b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_j1b1:auto_generated.q_a[10]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|2017510082_Nilay_Yucel_DEUARCH|InstrutionMemory:inst5|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE


|2017510082_Nilay_Yucel_DEUARCH|PC:inst6
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
data[4] => lpm_counter:LPM_COUNTER_component.data[4]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]


|2017510082_Nilay_Yucel_DEUARCH|PC:inst6|lpm_counter:LPM_COUNTER_component
clock => cntr_qqj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_qqj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_qqj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_qqj:auto_generated.sload
data[0] => cntr_qqj:auto_generated.data[0]
data[1] => cntr_qqj:auto_generated.data[1]
data[2] => cntr_qqj:auto_generated.data[2]
data[3] => cntr_qqj:auto_generated.data[3]
data[4] => cntr_qqj:auto_generated.data[4]
cin => ~NO_FANOUT~
q[0] <= cntr_qqj:auto_generated.q[0]
q[1] <= cntr_qqj:auto_generated.q[1]
q[2] <= cntr_qqj:auto_generated.q[2]
q[3] <= cntr_qqj:auto_generated.q[3]
q[4] <= cntr_qqj:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2017510082_Nilay_Yucel_DEUARCH|PC:inst6|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~19.IN1
data[0] => _~11.IN1
data[1] => _~10.IN1
data[2] => _~9.IN1
data[3] => _~8.IN1
data[4] => _~7.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~17.IN0
sclr => _~20.IN0
sload => _~18.IN1
sload => counter_reg_bit[4]~7.IN1


|2017510082_Nilay_Yucel_DEUARCH|MUXPC:inst8
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]


|2017510082_Nilay_Yucel_DEUARCH|MUXPC:inst8|LPM_MUX:LPM_MUX_component
data[0][0] => mux_d6e:auto_generated.data[0]
data[0][1] => mux_d6e:auto_generated.data[1]
data[0][2] => mux_d6e:auto_generated.data[2]
data[0][3] => mux_d6e:auto_generated.data[3]
data[0][4] => mux_d6e:auto_generated.data[4]
data[1][0] => mux_d6e:auto_generated.data[5]
data[1][1] => mux_d6e:auto_generated.data[6]
data[1][2] => mux_d6e:auto_generated.data[7]
data[1][3] => mux_d6e:auto_generated.data[8]
data[1][4] => mux_d6e:auto_generated.data[9]
sel[0] => mux_d6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d6e:auto_generated.result[0]
result[1] <= mux_d6e:auto_generated.result[1]
result[2] <= mux_d6e:auto_generated.result[2]
result[3] <= mux_d6e:auto_generated.result[3]
result[4] <= mux_d6e:auto_generated.result[4]


|2017510082_Nilay_Yucel_DEUARCH|MUXPC:inst8|LPM_MUX:LPM_MUX_component|mux_d6e:auto_generated
data[0] => result_node[0]~9.IN1
data[1] => result_node[1]~7.IN1
data[2] => result_node[2]~5.IN1
data[3] => result_node[3]~3.IN1
data[4] => result_node[4]~1.IN1
data[5] => result_node[0]~8.IN1
data[6] => result_node[1]~6.IN1
data[7] => result_node[2]~4.IN1
data[8] => result_node[3]~2.IN1
data[9] => result_node[4]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[4]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[3]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[2]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[1]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[0]~8.IN0
sel[0] => _~4.IN0


|2017510082_Nilay_Yucel_DEUARCH|StackMemory:inst4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]


|2017510082_Nilay_Yucel_DEUARCH|StackMemory:inst4|altsyncram:altsyncram_component
wren_a => altsyncram_bji1:auto_generated.wren_a
rden_a => altsyncram_bji1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bji1:auto_generated.data_a[0]
data_a[1] => altsyncram_bji1:auto_generated.data_a[1]
data_a[2] => altsyncram_bji1:auto_generated.data_a[2]
data_a[3] => altsyncram_bji1:auto_generated.data_a[3]
data_a[4] => altsyncram_bji1:auto_generated.data_a[4]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bji1:auto_generated.address_a[0]
address_a[1] => altsyncram_bji1:auto_generated.address_a[1]
address_a[2] => altsyncram_bji1:auto_generated.address_a[2]
address_a[3] => altsyncram_bji1:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bji1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bji1:auto_generated.q_a[0]
q_a[1] <= altsyncram_bji1:auto_generated.q_a[1]
q_a[2] <= altsyncram_bji1:auto_generated.q_a[2]
q_a[3] <= altsyncram_bji1:auto_generated.q_a[3]
q_a[4] <= altsyncram_bji1:auto_generated.q_a[4]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|2017510082_Nilay_Yucel_DEUARCH|StackMemory:inst4|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE


|2017510082_Nilay_Yucel_DEUARCH|LPM_COUNTER01:SPointer
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2017510082_Nilay_Yucel_DEUARCH|LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component
clock => cntr_4ii:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4ii:auto_generated.cnt_en
updown => cntr_4ii:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4ii:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_4ii:auto_generated.sload
data[0] => cntr_4ii:auto_generated.data[0]
data[1] => cntr_4ii:auto_generated.data[1]
data[2] => cntr_4ii:auto_generated.data[2]
data[3] => cntr_4ii:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_4ii:auto_generated.q[0]
q[1] <= cntr_4ii:auto_generated.q[1]
q[2] <= cntr_4ii:auto_generated.q[2]
q[3] <= cntr_4ii:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2017510082_Nilay_Yucel_DEUARCH|LPM_COUNTER01:SPointer|lpm_counter:LPM_COUNTER_component|cntr_4ii:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|2017510082_Nilay_Yucel_DEUARCH|MUXFORDM:inst7
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|2017510082_Nilay_Yucel_DEUARCH|MUXFORDM:inst7|LPM_MUX:LPM_MUX_component
data[0][0] => mux_c6e:auto_generated.data[0]
data[0][1] => mux_c6e:auto_generated.data[1]
data[0][2] => mux_c6e:auto_generated.data[2]
data[0][3] => mux_c6e:auto_generated.data[3]
data[1][0] => mux_c6e:auto_generated.data[4]
data[1][1] => mux_c6e:auto_generated.data[5]
data[1][2] => mux_c6e:auto_generated.data[6]
data[1][3] => mux_c6e:auto_generated.data[7]
sel[0] => mux_c6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_c6e:auto_generated.result[0]
result[1] <= mux_c6e:auto_generated.result[1]
result[2] <= mux_c6e:auto_generated.result[2]
result[3] <= mux_c6e:auto_generated.result[3]


|2017510082_Nilay_Yucel_DEUARCH|MUXFORDM:inst7|LPM_MUX:LPM_MUX_component|mux_c6e:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|2017510082_Nilay_Yucel_DEUARCH|DataMemory:inst17
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]


|2017510082_Nilay_Yucel_DEUARCH|DataMemory:inst17|altsyncram:altsyncram_component
wren_a => altsyncram_efi1:auto_generated.wren_a
rden_a => altsyncram_efi1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_efi1:auto_generated.data_a[0]
data_a[1] => altsyncram_efi1:auto_generated.data_a[1]
data_a[2] => altsyncram_efi1:auto_generated.data_a[2]
data_a[3] => altsyncram_efi1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_efi1:auto_generated.address_a[0]
address_a[1] => altsyncram_efi1:auto_generated.address_a[1]
address_a[2] => altsyncram_efi1:auto_generated.address_a[2]
address_a[3] => altsyncram_efi1:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_efi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_efi1:auto_generated.q_a[0]
q_a[1] <= altsyncram_efi1:auto_generated.q_a[1]
q_a[2] <= altsyncram_efi1:auto_generated.q_a[2]
q_a[3] <= altsyncram_efi1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|2017510082_Nilay_Yucel_DEUARCH|DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|2017510082_Nilay_Yucel_DEUARCH|ADDRESS_R:inst3
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2017510082_Nilay_Yucel_DEUARCH|ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2017510082_Nilay_Yucel_DEUARCH|ADDRESS_R:inst3|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


