{
    "code": "module TopModule (\n    input logic clk,            // Clock input, positive edge-triggered\n    input logic reset_n,        // Active-low asynchronous reset\n    input logic shift_ena,      // Enable signal for shift operation\n    input logic count_ena,      // Enable signal for count operation\n    input logic data,           // Data input for shift register\n    output logic [3:0] q        // 4-bit output from shift register/counter\n);\n\n    always_ff @(posedge clk or negedge reset_n) begin\n        if (!reset_n) begin\n            q <= 4'b0000;\n        end else if (shift_ena && !count_ena) begin\n            q <= {data, q[3:1]};\n        end else if (count_ena && !shift_ena) begin\n            q <= q - 1;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 1886,
        "passfail": "r"
    },
    "iterations_used": 1
}