// Seed: 3312406376
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_20;
  ;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    inout wand id_0,
    input wand id_1
    , id_42,
    input wor id_2,
    output supply1 id_3,
    input wand id_4,
    input tri id_5,
    input uwire id_6,
    output supply1 id_7,
    input tri id_8,
    input tri1 id_9,
    input wor id_10,
    output tri id_11,
    output logic id_12,
    input wand id_13,
    input wor id_14,
    input wire id_15,
    input supply0 id_16,
    input supply0 id_17,
    input wand id_18,
    output wire id_19,
    input tri id_20,
    inout uwire id_21,
    output wor id_22,
    input wand id_23,
    output tri0 id_24,
    input wor id_25,
    output tri0 id_26,
    input tri1 id_27,
    output wire id_28,
    input tri id_29,
    output tri1 id_30,
    input wand id_31,
    input wor id_32,
    input wire id_33,
    inout wor id_34,
    input tri id_35,
    output tri1 id_36,
    input tri id_37,
    input tri0 id_38,
    input uwire id_39,
    input tri1 id_40
);
  always @(negedge 1) id_12 <= id_33 + "";
  wire id_43, id_44, id_45, id_46, id_47, id_48, id_49, id_50, id_51;
  wire id_52;
  assign id_24 = -1;
  wire id_53, id_54, id_55, id_56, id_57, id_58;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_44,
      id_47,
      id_49,
      id_43,
      id_45,
      id_57,
      id_43,
      id_43,
      id_54,
      id_56,
      id_58,
      id_51,
      id_55,
      id_50,
      id_45,
      id_58,
      id_51,
      id_49,
      id_55
  );
  wire id_59 = id_46;
  assign id_45 = id_40 ? 1 : -1 ? id_32 : -1'b0;
  assign id_44 = id_50;
endmodule
