// Seed: 1420398214
module module_0 (
    output wor id_0,
    input supply1 id_1
);
  tri1 id_3;
  if (id_3 - id_3) wire id_4;
  assign module_1.id_24 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wor id_5,
    output tri id_6,
    input supply1 id_7
    , id_39,
    output wire id_8,
    input tri1 id_9,
    input uwire id_10,
    output supply1 id_11,
    input wor id_12,
    input tri id_13,
    output tri0 id_14,
    output uwire id_15,
    input wor id_16,
    input uwire id_17,
    input uwire id_18,
    input wor id_19,
    output tri1 id_20,
    output wand id_21,
    input uwire id_22,
    input tri1 id_23,
    input supply1 id_24,
    input wand id_25,
    output wor id_26,
    input supply0 id_27,
    input wand id_28,
    input wor id_29,
    input tri id_30,
    input uwire id_31,
    input supply0 id_32,
    input supply0 id_33,
    output supply1 id_34,
    output supply0 id_35,
    input tri1 id_36,
    input supply1 id_37
);
  module_0 modCall_1 (
      id_6,
      id_16
  );
endmodule
