[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  20057       tick        324120         15363          2933        324120 
      2  20057       tick        160655           514            94        160655 
      3  20057       tick        159608           394            73        159608 
      4  20057       tick        160108           387            70        160108 
      5  20057       tick        159588           358            68        159588 
      6  20057       tick        160255           395            57        160255 
      7  20057       tick        160647           393            58        160647 
      8  20057       tick        159180           369            56        159180 
      9  20057       tick        159824           407            77        159824 
     10  20057       tick        160969           343            43        160969 
     11  20057       tick        158747           391            80        158747 
     12  20057       tick        158796           429            68        158796 
     13  20057       tick        159400           384            64        159400 
     14  20057       tick        159379           409            84        159379 
     15  20057       tick        159383           447            80        159383 
     16  20057       tick        159996           361            81        159996 
     17  20057       tick        158874           404            78        158874 
     18  20057       tick        158022           429            84        158022 
     19  20057       tick        159609           427            57        159609 
     20  20057       tick        158905           438            74        158905 
     21  20057       tick        158337           477            85        158337 
     22  20057       exit        110933          2715           331        110933 
