Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vitis2020/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b8f5c81552c847adba36632e8d1539ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_i2c_behav xil_defaultlib.test_i2c -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.i2c_master [i2c_master_default]
Compiling architecture bhv of entity xil_defaultlib.clock_adapter [clock_adapter_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.test_i2c
Built simulation snapshot test_i2c_behav
