
*** Running vivado
    with args -log crypto_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source crypto_wrapper.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Aug 17 02:02:30 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source crypto_wrapper.tcl -notrace
Command: link_design -top crypto_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1581.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2484 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Programas.Uni/Uni/vhdl_code/Criptography_Agility_FPGA/work_folder/ZCU104_constraints.xdc]
Finished Parsing XDC File [C:/Programas.Uni/Uni/vhdl_code/Criptography_Agility_FPGA/work_folder/ZCU104_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1964.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 40 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1964.500 ; gain = 1563.836
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2012.777 ; gain = 48.277

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 22536456a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2385.594 ; gain = 372.816

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 22536456a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2789.668 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 22536456a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2789.668 ; gain = 0.000
Phase 1 Initialization | Checksum: 22536456a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2789.668 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 22536456a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.272 . Memory (MB): peak = 2789.668 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 22536456a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.290 . Memory (MB): peak = 2789.668 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 22536456a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.292 . Memory (MB): peak = 2789.668 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 41 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2f0813878

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.487 . Memory (MB): peak = 2789.668 ; gain = 0.000
Retarget | Checksum: 2f0813878
INFO: [Opt 31-389] Phase Retarget created 28 cells and removed 32 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2c53e9d4d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.582 . Memory (MB): peak = 2789.668 ; gain = 0.000
Constant propagation | Checksum: 2c53e9d4d
INFO: [Opt 31-389] Phase Constant propagation created 43 cells and removed 64 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2789.668 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2789.668 ; gain = 0.000
Phase 5 Sweep | Checksum: 2d986724c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.667 . Memory (MB): peak = 2789.668 ; gain = 0.000
Sweep | Checksum: 2d986724c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 2d986724c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.795 . Memory (MB): peak = 2789.668 ; gain = 0.000
BUFG optimization | Checksum: 2d986724c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2d986724c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.806 . Memory (MB): peak = 2789.668 ; gain = 0.000
Shift Register Optimization | Checksum: 2d986724c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2d986724c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.828 . Memory (MB): peak = 2789.668 ; gain = 0.000
Post Processing Netlist | Checksum: 2d986724c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1e9d630c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.940 . Memory (MB): peak = 2789.668 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2789.668 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1e9d630c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.968 . Memory (MB): peak = 2789.668 ; gain = 0.000
Phase 9 Finalization | Checksum: 1e9d630c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.970 . Memory (MB): peak = 2789.668 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              28  |              32  |                                              0  |
|  Constant propagation         |              43  |              64  |                                              0  |
|  Sweep                        |               0  |               2  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1e9d630c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.973 . Memory (MB): peak = 2789.668 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e9d630c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2789.668 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e9d630c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2789.668 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2789.668 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1e9d630c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2789.668 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.668 ; gain = 825.168
INFO: [Vivado 12-24828] Executing command : report_drc -file crypto_wrapper_drc_opted.rpt -pb crypto_wrapper_drc_opted.pb -rpx crypto_wrapper_drc_opted.rpx
Command: report_drc -file crypto_wrapper_drc_opted.rpt -pb crypto_wrapper_drc_opted.pb -rpx crypto_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Programas.Uni/Uni/entornos_/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Antonio/crypto_wrapper_aes_and_kyber/crypto_wrapper_aes_and_kyber.runs/impl_1/crypto_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2789.668 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.668 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2789.668 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2789.668 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.668 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2789.668 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 2789.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Antonio/crypto_wrapper_aes_and_kyber/crypto_wrapper_aes_and_kyber.runs/impl_1/crypto_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2789.746 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16e0648d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2789.746 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2789.746 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2c3e7336c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3597.527 ; gain = 807.781

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 39f11de03

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3597.527 ; gain = 807.781

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 39f11de03

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3597.527 ; gain = 807.781
Phase 1 Placer Initialization | Checksum: 39f11de03

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3597.527 ; gain = 807.781

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 300bf7f30

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 3597.527 ; gain = 807.781

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 37f5e4b2f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 3597.527 ; gain = 807.781

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 37f5e4b2f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 3715.930 ; gain = 926.184

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 374c93c56

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 3715.930 ; gain = 926.184

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 374c93c56

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 3715.930 ; gain = 926.184
Phase 2.1.1 Partition Driven Placement | Checksum: 374c93c56

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 3715.930 ; gain = 926.184
Phase 2.1 Floorplanning | Checksum: 306eb761a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 3715.930 ; gain = 926.184

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 306eb761a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 3715.930 ; gain = 926.184

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 306eb761a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 3715.930 ; gain = 926.184

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 35d7787f4

Time (s): cpu = 00:02:09 ; elapsed = 00:01:20 . Memory (MB): peak = 3839.832 ; gain = 1050.086

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 31b6be895

Time (s): cpu = 00:02:10 ; elapsed = 00:01:20 . Memory (MB): peak = 3839.832 ; gain = 1050.086

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 22 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 10 nets or LUTs. Breaked 0 LUT, combined 10 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3839.832 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             10  |                    10  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             10  |                    10  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 286f4a161

Time (s): cpu = 00:02:11 ; elapsed = 00:01:21 . Memory (MB): peak = 3839.832 ; gain = 1050.086
Phase 2.5 Global Place Phase2 | Checksum: 2df16d9ab

Time (s): cpu = 00:02:28 ; elapsed = 00:01:30 . Memory (MB): peak = 3839.832 ; gain = 1050.086
Phase 2 Global Placement | Checksum: 2df16d9ab

Time (s): cpu = 00:02:28 ; elapsed = 00:01:30 . Memory (MB): peak = 3839.832 ; gain = 1050.086

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 280be97ea

Time (s): cpu = 00:02:44 ; elapsed = 00:01:39 . Memory (MB): peak = 3839.832 ; gain = 1050.086

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c83a7eda

Time (s): cpu = 00:02:44 ; elapsed = 00:01:39 . Memory (MB): peak = 3839.832 ; gain = 1050.086

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1b83441ad

Time (s): cpu = 00:03:27 ; elapsed = 00:02:09 . Memory (MB): peak = 3851.023 ; gain = 1061.277

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 267b64c62

Time (s): cpu = 00:03:46 ; elapsed = 00:02:20 . Memory (MB): peak = 3861.844 ; gain = 1072.098
Phase 3.3.2 Slice Area Swap | Checksum: 267b64c62

Time (s): cpu = 00:03:46 ; elapsed = 00:02:20 . Memory (MB): peak = 3864.500 ; gain = 1074.754
Phase 3.3 Small Shape DP | Checksum: 2206a379d

Time (s): cpu = 00:04:18 ; elapsed = 00:02:37 . Memory (MB): peak = 3868.805 ; gain = 1079.059

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2b342ca3c

Time (s): cpu = 00:04:19 ; elapsed = 00:02:38 . Memory (MB): peak = 3868.805 ; gain = 1079.059

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2545b7ea0

Time (s): cpu = 00:04:19 ; elapsed = 00:02:38 . Memory (MB): peak = 3868.805 ; gain = 1079.059

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2a3a72b53

Time (s): cpu = 00:04:48 ; elapsed = 00:03:06 . Memory (MB): peak = 3868.805 ; gain = 1079.059
Phase 3 Detail Placement | Checksum: 2a3a72b53

Time (s): cpu = 00:04:48 ; elapsed = 00:03:06 . Memory (MB): peak = 3868.805 ; gain = 1079.059

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 307660c2e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.441 | TNS=-148.388 |
Phase 1 Physical Synthesis Initialization | Checksum: 19f2fc6de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.301 . Memory (MB): peak = 3928.168 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 33bfb6f52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.357 . Memory (MB): peak = 3928.168 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 307660c2e

Time (s): cpu = 00:05:10 ; elapsed = 00:03:18 . Memory (MB): peak = 3928.168 ; gain = 1138.422

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.733. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 35431137a

Time (s): cpu = 00:07:21 ; elapsed = 00:04:48 . Memory (MB): peak = 3928.168 ; gain = 1138.422

Time (s): cpu = 00:07:21 ; elapsed = 00:04:48 . Memory (MB): peak = 3928.168 ; gain = 1138.422
Phase 4.1 Post Commit Optimization | Checksum: 35431137a

Time (s): cpu = 00:07:21 ; elapsed = 00:04:48 . Memory (MB): peak = 3928.168 ; gain = 1138.422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3937.168 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2725cb03f

Time (s): cpu = 00:07:41 ; elapsed = 00:05:01 . Memory (MB): peak = 3937.168 ; gain = 1147.422

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2725cb03f

Time (s): cpu = 00:07:41 ; elapsed = 00:05:01 . Memory (MB): peak = 3937.168 ; gain = 1147.422
Phase 4.3 Placer Reporting | Checksum: 2725cb03f

Time (s): cpu = 00:07:41 ; elapsed = 00:05:01 . Memory (MB): peak = 3937.168 ; gain = 1147.422

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3937.168 ; gain = 0.000

Time (s): cpu = 00:07:41 ; elapsed = 00:05:01 . Memory (MB): peak = 3937.168 ; gain = 1147.422
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 240267d02

Time (s): cpu = 00:07:41 ; elapsed = 00:05:01 . Memory (MB): peak = 3937.168 ; gain = 1147.422
Ending Placer Task | Checksum: 18f1b1065

Time (s): cpu = 00:07:41 ; elapsed = 00:05:01 . Memory (MB): peak = 3937.168 ; gain = 1147.422
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:47 ; elapsed = 00:05:04 . Memory (MB): peak = 3937.168 ; gain = 1147.500
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file crypto_wrapper_utilization_placed.rpt -pb crypto_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file crypto_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3937.168 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file crypto_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.238 . Memory (MB): peak = 3937.168 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 3937.168 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.900 . Memory (MB): peak = 3937.168 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3937.168 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 3937.168 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3937.168 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3937.168 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3937.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Antonio/crypto_wrapper_aes_and_kyber/crypto_wrapper_aes_and_kyber.runs/impl_1/crypto_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3937.168 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 7.00s |  WALL: 3.56s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3937.168 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.733 | TNS=-82.946 |
Phase 1 Physical Synthesis Initialization | Checksum: 148592cf5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3937.168 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.733 | TNS=-82.946 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 148592cf5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3937.168 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.733 | TNS=-82.946 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[70]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bus_inst/Q[120]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bus_inst/Q[120]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.731 | TNS=-82.920 |
INFO: [Physopt 32-702] Processed net bus_inst/Q[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net aes_inst/aes_key_reg_reg[6]_66. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bus_inst/g0_b0__155_i_6_14.  Re-placed instance bus_inst/g1_b6__155
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__155_i_6_14. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.719 | TNS=-82.896 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[79]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bus_inst/Q[104]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net aes_inst/g0_b7__156. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bus_inst/g0_b0__156_i_6_7.  Re-placed instance bus_inst/g0_b7__156
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__156_i_6_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.715 | TNS=-82.807 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[80]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bus_inst/g0_b0__157_i_6_10.  Re-placed instance bus_inst/g2_b0__157
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__157_i_6_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.715 | TNS=-82.706 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bus_inst/Q[56]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bus_inst/Q[56]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.713 | TNS=-82.599 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bus_inst/Q[56]_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bus_inst/Q[56]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.713 | TNS=-82.593 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 50 pins.
INFO: [Physopt 32-735] Processed net aes_inst/aes_key_reg_reg[6]_53. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.711 | TNS=-82.576 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[107]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bus_inst/g3_b7__162_0[82]. Critical path length was reduced through logic transformation on cell bus_inst/data_out[107]_i_1_comp.
INFO: [Physopt 32-735] Processed net aes_inst/g2_b3__160. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.710 | TNS=-82.551 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net aes_inst/g0_b0__148. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bus_inst/g0_b0__148_i_6_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 48 pins.
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__148_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.710 | TNS=-82.519 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[69]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net aes_inst/aes_key_reg_reg[6]_65. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bus_inst/g0_b0__155_i_6_5.  Re-placed instance bus_inst/g0_b5__155
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__155_i_6_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.709 | TNS=-82.499 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 48 pins.
INFO: [Physopt 32-735] Processed net bus_inst/g0_b2__151_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.709 | TNS=-82.468 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[87]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bus_inst/g0_b0__157_i_6_19.  Re-placed instance bus_inst/g3_b7__157
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__157_i_6_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.707 | TNS=-82.439 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[70]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bus_inst/Q[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net aes_inst/aes_key_reg_reg[6]_66. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bus_inst/g0_b0__155_i_6_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 44 pins.
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__155_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.704 | TNS=-82.342 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bus_inst/Q[121].  Re-placed instance bus_inst/int_data_out_reg[121]
INFO: [Physopt 32-735] Processed net bus_inst/Q[121]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.704 | TNS=-82.334 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[106]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bus_inst/Q[104]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 50 pins.
INFO: [Physopt 32-735] Processed net aes_inst/g2_b2__160. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.703 | TNS=-82.317 |
INFO: [Physopt 32-702] Processed net bus_inst/Q[88]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bus_inst/g0_b6__151_n_0.  Re-placed instance bus_inst/g0_b6__151
INFO: [Physopt 32-735] Processed net bus_inst/g0_b6__151_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.702 | TNS=-82.300 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net aes_inst/g0_b1__149. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bus_inst/g0_b0__149_i_6_1.  Re-placed instance bus_inst/g0_b1__149
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__149_i_6_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.699 | TNS=-82.272 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net aes_inst/g0_b1__150. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 32 pins.
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__150_i_6_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.697 | TNS=-82.265 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[35]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bus_inst/g0_b0__151_i_6_11.  Re-placed instance bus_inst/g2_b3__151
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__151_i_6_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.696 | TNS=-82.206 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[92]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bus_inst/g0_b0__158_i_6_25.  Re-placed instance bus_inst/g3_b4__158
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__158_i_6_25. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.696 | TNS=-82.160 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 44 pins.
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__151_i_6_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.696 | TNS=-82.155 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net aes_inst/aes_key_reg_reg[6]_53. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bus_inst/g0_b0__147_i_6_9.  Re-placed instance bus_inst/g1_b1__147
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__147_i_6_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.696 | TNS=-82.148 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.696 | TNS=-82.148 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 3937.168 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1973daa78

Time (s): cpu = 00:03:03 ; elapsed = 00:01:35 . Memory (MB): peak = 3937.168 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.696 | TNS=-82.148 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[66]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bus_inst/Q[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net aes_inst/aes_key_reg_reg[6]_62. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bus_inst/g0_b0__155_i_6_2.  Re-placed instance bus_inst/g0_b2__155
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__155_i_6_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.694 | TNS=-82.119 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bus_inst/Q[88]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bus_inst/Q[88]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.694 | TNS=-82.099 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[71]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 52 pins.
INFO: [Physopt 32-735] Processed net aes_inst/aes_key_reg_reg[6]_67. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.692 | TNS=-82.082 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[104]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bus_inst/Q[104]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bus_inst/g3_b7__162_0[79]. Critical path length was reduced through logic transformation on cell bus_inst/data_out[104]_i_1_comp.
INFO: [Physopt 32-735] Processed net aes_inst/g0_b0__160. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.692 | TNS=-82.074 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net aes_inst/g0_b1__150. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bus_inst/g0_b0__150_i_6_1.  Re-placed instance bus_inst/g0_b1__150
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__150_i_6_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.692 | TNS=-82.056 |
INFO: [Physopt 32-81] Processed net bus_inst/Q[24]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bus_inst/Q[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.692 | TNS=-81.964 |
INFO: [Physopt 32-702] Processed net aes_inst/g0_b0__148. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bus_inst/g0_b0__148_i_6_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 48 pins.
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__148_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.691 | TNS=-81.929 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[89]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 50 pins.
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__158_i_6_22. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.691 | TNS=-81.927 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net aes_inst/g0_b1__148. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 48 pins.
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__148_i_6_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.690 | TNS=-81.914 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bus_inst/g1_b0__151_n_0.  Re-placed instance bus_inst/g1_b0__151
INFO: [Physopt 32-735] Processed net bus_inst/g1_b0__151_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.690 | TNS=-81.894 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[69]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bus_inst/Q[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net aes_inst/aes_key_reg_reg[6]_65. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bus_inst/g0_b0__155_i_6_5.  Re-placed instance bus_inst/g0_b5__155
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__155_i_6_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.689 | TNS=-81.887 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bus_inst/Q[104]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 49 pins.
INFO: [Physopt 32-735] Processed net aes_inst/g0_b5__149. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.689 | TNS=-81.882 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[89]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 46 pins.
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__158_i_6_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.689 | TNS=-81.843 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net aes_inst/aes_key_reg_reg[6]_53. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 42 pins.
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__147_i_6_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.688 | TNS=-81.806 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bus_inst/g0_b0__151_i_6_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 48 pins.
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__151_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.688 | TNS=-81.794 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[126]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bus_inst/g0_b0__162_i_6_11.  Re-placed instance bus_inst/g3_b6__162
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__162_i_6_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.688 | TNS=-81.774 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net aes_inst/g0_b4__150. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bus_inst/g0_b0__150_i_6_4.  Re-placed instance bus_inst/g0_b4__150
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__150_i_6_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.688 | TNS=-81.694 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net aes_inst/aes_key_reg_reg[6]_58. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 50 pins.
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__147_i_6_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.687 | TNS=-81.677 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net aes_inst/aes_key_reg_reg[6]_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 50 pins.
INFO: [Physopt 32-735] Processed net bus_inst/g0_b0__147_i_6_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.687 | TNS=-81.668 |
INFO: [Physopt 32-702] Processed net aes_inst/aes_data_out[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 32 pins.
INFO: [Physopt 32-735] Processed net aes_inst/g0_b5__150. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.687 | TNS=-81.628 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.687 | TNS=-81.628 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 3937.168 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: bb67c9b1

Time (s): cpu = 00:05:41 ; elapsed = 00:02:57 . Memory (MB): peak = 3937.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3937.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3937.168 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.687 | TNS=-81.628 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.046  |          1.318  |            8  |              0  |                    42  |           0  |           2  |  00:02:54  |
|  Total          |          0.046  |          1.318  |            8  |              0  |                    42  |           0  |           3  |  00:02:54  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3937.168 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1a19c32aa

Time (s): cpu = 00:05:41 ; elapsed = 00:02:57 . Memory (MB): peak = 3937.168 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
290 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:05:48 ; elapsed = 00:03:00 . Memory (MB): peak = 3937.168 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.042 . Memory (MB): peak = 3937.168 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.914 . Memory (MB): peak = 3937.168 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3937.168 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3937.168 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3937.168 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3937.168 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3937.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Antonio/crypto_wrapper_aes_and_kyber/crypto_wrapper_aes_and_kyber.runs/impl_1/crypto_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8f53d3c ConstDB: 0 ShapeSum: d0582a67 RouteDB: b0b8a7fb
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3937.168 ; gain = 0.000
Post Restoration Checksum: NetGraph: 30b7e414 | NumContArr: 6859d68b | Constraints: 661b5867 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1c1d60da3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3937.168 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c1d60da3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3937.168 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c1d60da3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3937.168 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 245a430e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3939.781 ; gain = 2.613

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e65f83a5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3939.781 ; gain = 2.613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.121  | TNS=0.000  | WHS=-0.007 | THS=-0.007 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6612
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1969
  Number of Partially Routed Nets     = 4643
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 190c8428c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3960.582 ; gain = 23.414

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 190c8428c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3960.582 ; gain = 23.414

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 173502b7d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3960.582 ; gain = 23.414
Phase 4 Initial Routing | Checksum: 1077113ed

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 3960.582 ; gain = 23.414

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.46|     1x1|      0.00|   16x16|      1.15|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     2x2|      0.05|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.15|     1x1|      0.00|   16x16|      0.74|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.06|     1x1|      0.00|     8x8|      0.67|
|___________|________|__________|________|__________|________|__________|
Congestion Report
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X15Y272->INT_X22Y319 (CLEM_X15Y272->CLEL_R_X22Y319)
	INT_X16Y312->INT_X23Y319 (CLEL_L_X16Y312->DSP_X23Y315)
	INT_X16Y304->INT_X23Y311 (CLEL_L_X16Y304->DSP_X23Y310)
	INT_X16Y296->INT_X23Y303 (CLEL_L_X16Y296->DSP_X23Y300)
	INT_X16Y288->INT_X23Y295 (CLEL_L_X16Y288->DSP_X23Y295)
EAST
	INT_X9Y307->INT_X24Y322 (CLEM_X9Y307->CLEL_R_X24Y322)
	INT_X9Y306->INT_X24Y321 (CLEM_X9Y306->CLEL_R_X24Y321)
	INT_X9Y305->INT_X24Y320 (CLEM_X9Y305->CLEL_R_X24Y320)
	INT_X10Y307->INT_X25Y322 (CLEM_X10Y307->CLEL_R_X25Y322)

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4911
 Number of Nodes with overlaps = 1242
 Number of Nodes with overlaps = 362
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.732 | TNS=-315.515| WHS=0.008  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: b9d3cd15

Time (s): cpu = 00:01:30 ; elapsed = 00:00:53 . Memory (MB): peak = 3960.582 ; gain = 23.414

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 344
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.355 | TNS=-274.063| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 156be05d0

Time (s): cpu = 00:01:46 ; elapsed = 00:01:05 . Memory (MB): peak = 3960.582 ; gain = 23.414

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 539
 Number of Nodes with overlaps = 195
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.225 | TNS=-261.453| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 2c9d3c5fd

Time (s): cpu = 00:02:08 ; elapsed = 00:01:20 . Memory (MB): peak = 3960.582 ; gain = 23.414

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 489
 Number of Nodes with overlaps = 226
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.113 | TNS=-250.385| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 2e8ef8d70

Time (s): cpu = 00:02:35 ; elapsed = 00:01:40 . Memory (MB): peak = 3960.582 ; gain = 23.414

Phase 5.5 Global Iteration 4
 Number of Nodes with overlaps = 330
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.068 | TNS=-244.928| WHS=N/A    | THS=N/A    |

Phase 5.5 Global Iteration 4 | Checksum: 10fe8e639

Time (s): cpu = 00:02:54 ; elapsed = 00:01:52 . Memory (MB): peak = 3960.582 ; gain = 23.414

Phase 5.6 Global Iteration 5
 Number of Nodes with overlaps = 1008
 Number of Nodes with overlaps = 314
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 152
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.972 | TNS=-229.796| WHS=N/A    | THS=N/A    |

Phase 5.6 Global Iteration 5 | Checksum: 15d47d53b

Time (s): cpu = 00:03:28 ; elapsed = 00:02:15 . Memory (MB): peak = 3960.582 ; gain = 23.414

Phase 5.7 Global Iteration 6
 Number of Nodes with overlaps = 1428
 Number of Nodes with overlaps = 297
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.030 | TNS=-235.706| WHS=N/A    | THS=N/A    |

Phase 5.7 Global Iteration 6 | Checksum: 124a742a5

Time (s): cpu = 00:03:55 ; elapsed = 00:02:32 . Memory (MB): peak = 3960.582 ; gain = 23.414
Phase 5 Rip-up And Reroute | Checksum: 124a742a5

Time (s): cpu = 00:03:55 ; elapsed = 00:02:32 . Memory (MB): peak = 3960.582 ; gain = 23.414

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.972 | TNS=-229.796| WHS=0.016  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.972 | TNS=-229.796| WHS=0.016  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 18270300b

Time (s): cpu = 00:04:00 ; elapsed = 00:02:35 . Memory (MB): peak = 3960.582 ; gain = 23.414

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 18270300b

Time (s): cpu = 00:04:00 ; elapsed = 00:02:35 . Memory (MB): peak = 3960.582 ; gain = 23.414
Phase 6 Delay and Skew Optimization | Checksum: 18270300b

Time (s): cpu = 00:04:00 ; elapsed = 00:02:35 . Memory (MB): peak = 3960.582 ; gain = 23.414

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.860 | TNS=-222.407| WHS=0.016  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1ef1abe62

Time (s): cpu = 00:04:03 ; elapsed = 00:02:36 . Memory (MB): peak = 3960.582 ; gain = 23.414
Phase 7 Post Hold Fix | Checksum: 1ef1abe62

Time (s): cpu = 00:04:03 ; elapsed = 00:02:36 . Memory (MB): peak = 3960.582 ; gain = 23.414

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.756928 %
  Global Horizontal Routing Utilization  = 0.672432 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 72.3005%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 42.654%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 53.8462%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.9231%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1ef1abe62

Time (s): cpu = 00:04:04 ; elapsed = 00:02:37 . Memory (MB): peak = 3960.582 ; gain = 23.414

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1ef1abe62

Time (s): cpu = 00:04:04 ; elapsed = 00:02:37 . Memory (MB): peak = 3960.582 ; gain = 23.414

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1ef1abe62

Time (s): cpu = 00:04:05 ; elapsed = 00:02:38 . Memory (MB): peak = 3960.582 ; gain = 23.414

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1ef1abe62

Time (s): cpu = 00:04:05 ; elapsed = 00:02:38 . Memory (MB): peak = 3960.582 ; gain = 23.414

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 1ef1abe62

Time (s): cpu = 00:04:05 ; elapsed = 00:02:38 . Memory (MB): peak = 3960.582 ; gain = 23.414

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.860 | TNS=-222.407| WHS=0.016  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 13 Post Router Timing | Checksum: 1ef1abe62

Time (s): cpu = 00:04:05 ; elapsed = 00:02:38 . Memory (MB): peak = 3960.582 ; gain = 23.414
Time taken to check if laguna hold fix is required (in secs): 0

Phase 14 Physical Synthesis in Router

Phase 14.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.805 | TNS=-216.230 | WHS=0.016 | THS=0.000 |
Phase 14.1 Physical Synthesis Initialization | Checksum: 1ef1abe62

Time (s): cpu = 00:04:17 ; elapsed = 00:02:47 . Memory (MB): peak = 3960.582 ; gain = 23.414
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 14.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.805 | TNS=-216.230 | WHS=0.016 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -1.803. Path group: sys_clk. Processed net: aes_inst/aes_data_out[1].
INFO: [Physopt 32-952] Improved path group WNS = -1.798. Path group: sys_clk. Processed net: aes_inst/aes_data_out[24].
INFO: [Physopt 32-952] Improved path group WNS = -1.787. Path group: sys_clk. Processed net: aes_inst/aes_data_out[104].
INFO: [Physopt 32-952] Improved path group WNS = -1.781. Path group: sys_clk. Processed net: aes_inst/aes_data_out[2].
INFO: [Physopt 32-952] Improved path group WNS = -1.778. Path group: sys_clk. Processed net: aes_inst/aes_data_out[110].
INFO: [Physopt 32-952] Improved path group WNS = -1.778. Path group: sys_clk. Processed net: aes_inst/aes_data_out[31].
INFO: [Physopt 32-952] Improved path group WNS = -1.777. Path group: sys_clk. Processed net: aes_inst/aes_data_out[6].
INFO: [Physopt 32-952] Improved path group WNS = -1.773. Path group: sys_clk. Processed net: aes_inst/aes_data_out[3].
INFO: [Physopt 32-952] Improved path group WNS = -1.771. Path group: sys_clk. Processed net: aes_inst/aes_data_out[107].
INFO: [Physopt 32-952] Improved path group WNS = -1.760. Path group: sys_clk. Processed net: aes_inst/aes_data_out[8].
INFO: [Physopt 32-952] Improved path group WNS = -1.759. Path group: sys_clk. Processed net: aes_inst/aes_data_out[61].
INFO: [Physopt 32-952] Improved path group WNS = -1.757. Path group: sys_clk. Processed net: aes_inst/aes_data_out[59].
INFO: [Physopt 32-952] Improved path group WNS = -1.754. Path group: sys_clk. Processed net: aes_inst/aes_data_out[91].
INFO: [Physopt 32-952] Improved path group WNS = -1.753. Path group: sys_clk. Processed net: aes_inst/aes_data_out[106].
INFO: [Physopt 32-952] Improved path group WNS = -1.746. Path group: sys_clk. Processed net: aes_inst/aes_data_out[66].
INFO: [Physopt 32-952] Improved path group WNS = -1.745. Path group: sys_clk. Processed net: aes_inst/aes_data_out[87].
INFO: [Physopt 32-952] Improved path group WNS = -1.742. Path group: sys_clk. Processed net: aes_inst/aes_data_out[5].
INFO: [Physopt 32-952] Improved path group WNS = -1.742. Path group: sys_clk. Processed net: aes_inst/aes_data_out[56].
INFO: [Physopt 32-952] Improved path group WNS = -1.740. Path group: sys_clk. Processed net: aes_inst/aes_data_out[70].
INFO: [Physopt 32-952] Improved path group WNS = -1.739. Path group: sys_clk. Processed net: aes_inst/aes_data_out[17].
INFO: [Physopt 32-952] Improved path group WNS = -1.738. Path group: sys_clk. Processed net: aes_inst/aes_data_out[29].
INFO: [Physopt 32-952] Improved path group WNS = -1.737. Path group: sys_clk. Processed net: aes_inst/aes_data_out[73].
INFO: [Physopt 32-952] Improved path group WNS = -1.735. Path group: sys_clk. Processed net: aes_inst/aes_data_out[108].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.735 | TNS=-205.400 | WHS=0.016 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3960.582 ; gain = 0.000
Phase 14.2 Critical Path Optimization | Checksum: 1ef1abe62

Time (s): cpu = 00:04:37 ; elapsed = 00:02:57 . Memory (MB): peak = 3960.582 ; gain = 23.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3960.582 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.735 | TNS=-205.400 | WHS=0.016 | THS=0.000 |
Phase 14 Physical Synthesis in Router | Checksum: 1ef1abe62

Time (s): cpu = 00:04:37 ; elapsed = 00:02:57 . Memory (MB): peak = 3960.582 ; gain = 23.414
Total Elapsed time in route_design: 177.378 secs

Phase 15 Post-Route Event Processing
Phase 15 Post-Route Event Processing | Checksum: 1032ee52f

Time (s): cpu = 00:04:37 ; elapsed = 00:02:57 . Memory (MB): peak = 3960.582 ; gain = 23.414
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1032ee52f

Time (s): cpu = 00:04:37 ; elapsed = 00:02:58 . Memory (MB): peak = 3960.582 ; gain = 23.414

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
339 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:44 ; elapsed = 00:03:01 . Memory (MB): peak = 3960.582 ; gain = 23.414
INFO: [Vivado 12-24828] Executing command : report_drc -file crypto_wrapper_drc_routed.rpt -pb crypto_wrapper_drc_routed.pb -rpx crypto_wrapper_drc_routed.rpx
Command: report_drc -file crypto_wrapper_drc_routed.rpt -pb crypto_wrapper_drc_routed.pb -rpx crypto_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Antonio/crypto_wrapper_aes_and_kyber/crypto_wrapper_aes_and_kyber.runs/impl_1/crypto_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file crypto_wrapper_methodology_drc_routed.rpt -pb crypto_wrapper_methodology_drc_routed.pb -rpx crypto_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file crypto_wrapper_methodology_drc_routed.rpt -pb crypto_wrapper_methodology_drc_routed.pb -rpx crypto_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Antonio/crypto_wrapper_aes_and_kyber/crypto_wrapper_aes_and_kyber.runs/impl_1/crypto_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3960.582 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file crypto_wrapper_timing_summary_routed.rpt -pb crypto_wrapper_timing_summary_routed.pb -rpx crypto_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file crypto_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file crypto_wrapper_route_status.rpt -pb crypto_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file crypto_wrapper_power_routed.rpt -pb crypto_wrapper_power_summary_routed.pb -rpx crypto_wrapper_power_routed.rpx
Command: report_power -file crypto_wrapper_power_routed.rpt -pb crypto_wrapper_power_summary_routed.pb -rpx crypto_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
356 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3960.582 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file crypto_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file crypto_wrapper_bus_skew_routed.rpt -pb crypto_wrapper_bus_skew_routed.pb -rpx crypto_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 3960.582 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3960.582 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.868 . Memory (MB): peak = 3960.582 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3960.582 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 3960.582 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3960.582 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3960.582 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3960.582 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Antonio/crypto_wrapper_aes_and_kyber/crypto_wrapper_aes_and_kyber.runs/impl_1/crypto_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force crypto_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./crypto_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
371 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 4144.555 ; gain = 183.973
INFO: [Common 17-206] Exiting Vivado at Sun Aug 17 02:15:25 2025...
