# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../PADME_trigger_v3_1.srcs/sources_1/ip/clk_wiz_0" --include "../../../../PADME_trigger_v3_1.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../PADME_trigger_v3_1.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../PADME_trigger_v3_1.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "/eda/Xilinx/Vivado_HLS/2017.4/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../PADME_trigger_v3_1.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
