<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6200/ip/hpm_dma_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6200_2ip_2hpm__dma__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_dma_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6200_2ip_2hpm__dma__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_DMA_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_DMA_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structDMA__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a92f563f850619ade495574f1a03801cd">   13</a></span>    __R  uint8_t  <a class="code hl_variable" href="structDMA__Type.html#a92f563f850619ade495574f1a03801cd">RESERVED0</a>[4];                <span class="comment">/* 0x0 - 0x3: Reserved */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structDMA__Type.html#aeefaed36f6b19c369468fc899b99f0c2">   14</a></span>    __R  uint32_t <a class="code hl_variable" href="structDMA__Type.html#aeefaed36f6b19c369468fc899b99f0c2">IDMISC</a>;                      <span class="comment">/* 0x4: ID Misc */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a8fdd2887edc0567d5cbacc484943aabc">   15</a></span>    __R  uint8_t  <a class="code hl_variable" href="structDMA__Type.html#a8fdd2887edc0567d5cbacc484943aabc">RESERVED1</a>[8];                <span class="comment">/* 0x8 - 0xF: Reserved */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a23c7cde8527184fb1341a4107a40cba8">   16</a></span>    __R  uint32_t <a class="code hl_variable" href="structDMA__Type.html#a23c7cde8527184fb1341a4107a40cba8">DMACFG</a>;                      <span class="comment">/* 0x10: DMAC Configuration Register */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a3bd1a5b09819244404a4cde26e0aacc1">   17</a></span>    __R  uint8_t  <a class="code hl_variable" href="structDMA__Type.html#a3bd1a5b09819244404a4cde26e0aacc1">RESERVED2</a>[12];               <span class="comment">/* 0x14 - 0x1F: Reserved */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structDMA__Type.html#ad4a0abac7b6bf2fd56c0c3a22a64ae41">   18</a></span>    __W  uint32_t <a class="code hl_variable" href="structDMA__Type.html#ad4a0abac7b6bf2fd56c0c3a22a64ae41">DMACTRL</a>;                     <span class="comment">/* 0x20: DMAC Control Register */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structDMA__Type.html#aedaab530ecfd12429222733b7d394c71">   19</a></span>    __W  uint32_t <a class="code hl_variable" href="structDMA__Type.html#aedaab530ecfd12429222733b7d394c71">CHABORT</a>;                     <span class="comment">/* 0x24: Channel Abort Register */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structDMA__Type.html#aa41eaf582937204b0c1e162f8bdcb6fa">   20</a></span>    __R  uint8_t  <a class="code hl_variable" href="structDMA__Type.html#aa41eaf582937204b0c1e162f8bdcb6fa">RESERVED3</a>[8];                <span class="comment">/* 0x28 - 0x2F: Reserved */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structDMA__Type.html#ab1c4f5e177d9cfaaa9277a19c1e1ff47">   21</a></span>    __W  uint32_t <a class="code hl_variable" href="structDMA__Type.html#ab1c4f5e177d9cfaaa9277a19c1e1ff47">INTSTATUS</a>;                   <span class="comment">/* 0x30: Interrupt Status Register */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a369ef224eb56b7eb4fee41487921005f">   22</a></span>    __R  uint32_t <a class="code hl_variable" href="structDMA__Type.html#a369ef224eb56b7eb4fee41487921005f">CHEN</a>;                        <span class="comment">/* 0x34: Channel Enable Register */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a87228e52723671e245b2908add331b94">   23</a></span>    __R  uint8_t  <a class="code hl_variable" href="structDMA__Type.html#a87228e52723671e245b2908add331b94">RESERVED4</a>[8];                <span class="comment">/* 0x38 - 0x3F: Reserved */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a5eb7b20222326896e9c787a3232b6a05">   25</a></span>        __RW uint32_t <a class="code hl_variable" href="structDMA__Type.html#a5eb7b20222326896e9c787a3232b6a05">CTRL</a>;                    <span class="comment">/* 0x40: Channel n Control Register */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a37ff9876deb70b43a0332cf09f00e1b2">   26</a></span>        __RW uint32_t <a class="code hl_variable" href="structDMA__Type.html#a37ff9876deb70b43a0332cf09f00e1b2">TRANSIZE</a>;                <span class="comment">/* 0x44: Channel n Transfer Size Register */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a4962330f2f02bde1760c204098977baa">   27</a></span>        __RW uint32_t <a class="code hl_variable" href="structDMA__Type.html#a4962330f2f02bde1760c204098977baa">SRCADDR</a>;                 <span class="comment">/* 0x48: Channel n Source Address Low Part Register */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a700d7f0f25d59ad653f80dbd44ef1c82">   28</a></span>        __RW uint32_t <a class="code hl_variable" href="structDMA__Type.html#a700d7f0f25d59ad653f80dbd44ef1c82">SRCADDRH</a>;                <span class="comment">/* 0x4C: Channel n Source Address High Part Register */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a7270be8bd84f318d84455dc804e6ba7c">   29</a></span>        __RW uint32_t <a class="code hl_variable" href="structDMA__Type.html#a7270be8bd84f318d84455dc804e6ba7c">DSTADDR</a>;                 <span class="comment">/* 0x50: Channel n Destination Address Low Part Register */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a93ade2a3eae7c7776aac9d92240f2ca0">   30</a></span>        __RW uint32_t <a class="code hl_variable" href="structDMA__Type.html#a93ade2a3eae7c7776aac9d92240f2ca0">DSTADDRH</a>;                <span class="comment">/* 0x54: Channel n Destination Address High Part Register */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a28bd9572e0c83e47d9aa01d7df550e50">   31</a></span>        __RW uint32_t <a class="code hl_variable" href="structDMA__Type.html#a28bd9572e0c83e47d9aa01d7df550e50">LLPOINTER</a>;               <span class="comment">/* 0x58: Channel n Linked List Pointer Low Part Register */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structDMA__Type.html#ad88859be39aa374e388fdeb8e8ceeca5">   32</a></span>        __RW uint32_t <a class="code hl_variable" href="structDMA__Type.html#ad88859be39aa374e388fdeb8e8ceeca5">LLPOINTERH</a>;              <span class="comment">/* 0x5C: Channel n Linked List Pointer High Part Register */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structDMA__Type.html#a017d351191bae4676d4bc78fbd317c82">   33</a></span>    } CHCTRL[8];</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>} <a class="code hl_define" href="group__dma__interface.html#gad318c67c9687e5174692025c50e8721c">DMA_Type</a>;</div>
</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/* Bitfield definition for register: IDMISC */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/*</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> * IDLE_FLAG (RO)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> *</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> * DMA Idle Flag</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> * 0 - DMA is busy</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> * 1 - DMA is dile</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a2db1e7838e5716ef0d131835325a81a6">   45</a></span><span class="preprocessor">#define DMA_IDMISC_IDLE_FLAG_MASK (0x8000U)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a6969bfb6a68c3395e33da01b74a1cec4">   46</a></span><span class="preprocessor">#define DMA_IDMISC_IDLE_FLAG_SHIFT (15U)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a2270ae874b6cedaf0b7869ce8595ed48">   47</a></span><span class="preprocessor">#define DMA_IDMISC_IDLE_FLAG_GET(x) (((uint32_t)(x) &amp; DMA_IDMISC_IDLE_FLAG_MASK) &gt;&gt; DMA_IDMISC_IDLE_FLAG_SHIFT)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/* Bitfield definition for register: DMACFG */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/*</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> * CHAINXFR (RO)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> *</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> * Chain transfer</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * 0x0: Chain transfer is not configured</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> * 0x1: Chain transfer is configured</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a9accbb51d875835df165737495af24fa">   57</a></span><span class="preprocessor">#define DMA_DMACFG_CHAINXFR_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#af6540cd8e107921f6f57634e4e8c9ae9">   58</a></span><span class="preprocessor">#define DMA_DMACFG_CHAINXFR_SHIFT (31U)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad46623962a0836d7ed0bc61c415c3747">   59</a></span><span class="preprocessor">#define DMA_DMACFG_CHAINXFR_GET(x) (((uint32_t)(x) &amp; DMA_DMACFG_CHAINXFR_MASK) &gt;&gt; DMA_DMACFG_CHAINXFR_SHIFT)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">/*</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> * REQSYNC (RO)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"> *</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> * DMA request synchronization. The DMA request synchronization should be configured to avoid signal integrity problems</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> * when the request signal is not clocked by the system bus clock, which the DMA control logic operates in.</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> * If the request synchronization is not configured, the request signal is sampled directly without synchronization.</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> * 0x0: Request synchronization is not configured</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> * 0x1: Request synchronization is configured</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a79f826b7f53968d86efa2513cefa0637">   70</a></span><span class="preprocessor">#define DMA_DMACFG_REQSYNC_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a6fb1ab5a379d3e5aacfe68ef0c23d08d">   71</a></span><span class="preprocessor">#define DMA_DMACFG_REQSYNC_SHIFT (30U)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aab03f1609a96d43029347d5d559e91bb">   72</a></span><span class="preprocessor">#define DMA_DMACFG_REQSYNC_GET(x) (((uint32_t)(x) &amp; DMA_DMACFG_REQSYNC_MASK) &gt;&gt; DMA_DMACFG_REQSYNC_SHIFT)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/*</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> * DATAWIDTH (RO)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"> *</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> * AXI bus data width</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> * 0x0: 32 bits</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> * 0x1: 64 bits</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> * 0x2: 128 bits</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * 0x3: 256 bits</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#af0fb539d7873c782bcdfd1fcfa17399e">   83</a></span><span class="preprocessor">#define DMA_DMACFG_DATAWIDTH_MASK (0x3000000UL)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a51818767e3daf8c12376b18eb8f75d98">   84</a></span><span class="preprocessor">#define DMA_DMACFG_DATAWIDTH_SHIFT (24U)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a91f826c3124617313483795b2e823f10">   85</a></span><span class="preprocessor">#define DMA_DMACFG_DATAWIDTH_GET(x) (((uint32_t)(x) &amp; DMA_DMACFG_DATAWIDTH_MASK) &gt;&gt; DMA_DMACFG_DATAWIDTH_SHIFT)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">/*</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> * ADDRWIDTH (RO)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> *</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"> * AXI bus address width</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> * 0x18: 24 bits</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * 0x19: 25 bits</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * 0x40: 64 bits</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * Others: Invalid</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a4c5fe1c4552063d0177b94a58113361a">   97</a></span><span class="preprocessor">#define DMA_DMACFG_ADDRWIDTH_MASK (0xFE0000UL)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad37b431c556f2d16801ae227ce51b37b">   98</a></span><span class="preprocessor">#define DMA_DMACFG_ADDRWIDTH_SHIFT (17U)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a15438d8604ee7a2ea60e7ba9e7d85fd5">   99</a></span><span class="preprocessor">#define DMA_DMACFG_ADDRWIDTH_GET(x) (((uint32_t)(x) &amp; DMA_DMACFG_ADDRWIDTH_MASK) &gt;&gt; DMA_DMACFG_ADDRWIDTH_SHIFT)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/*</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> * CORENUM (RO)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> *</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> * DMA core number</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> * 0x0: 1 core</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> * 0x1: 2 cores</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a9cf093479e41fd82dfc8ae948ce1f02f">  108</a></span><span class="preprocessor">#define DMA_DMACFG_CORENUM_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5947f0a6c8870130af777997af2e25b0">  109</a></span><span class="preprocessor">#define DMA_DMACFG_CORENUM_SHIFT (16U)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a294cf7cfedb03c20a6afcfdb78f4f22e">  110</a></span><span class="preprocessor">#define DMA_DMACFG_CORENUM_GET(x) (((uint32_t)(x) &amp; DMA_DMACFG_CORENUM_MASK) &gt;&gt; DMA_DMACFG_CORENUM_SHIFT)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">/*</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> * BUSNUM (RO)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> *</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> * AXI bus interface number</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> * 0x0: 1 AXI bus</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> * 0x1: 2 AXI busses</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> */</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a9e4ce0d95740d7c5e25515af6329ee15">  119</a></span><span class="preprocessor">#define DMA_DMACFG_BUSNUM_MASK (0x8000U)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a18b8e4835e465ee17a3146e97819eb55">  120</a></span><span class="preprocessor">#define DMA_DMACFG_BUSNUM_SHIFT (15U)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a468dfd8651f0f437a3b4b3c0df40aa7b">  121</a></span><span class="preprocessor">#define DMA_DMACFG_BUSNUM_GET(x) (((uint32_t)(x) &amp; DMA_DMACFG_BUSNUM_MASK) &gt;&gt; DMA_DMACFG_BUSNUM_SHIFT)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/*</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * REQNUM (RO)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> *</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> * Request/acknowledge pair number</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> * 0x0: 0 pair</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> * 0x1: 1 pair</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> * 0x2: 2 pairs</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> * 0x10: 16 pairs</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a7b0ffaf5265bd3046a10f00403ea1905">  133</a></span><span class="preprocessor">#define DMA_DMACFG_REQNUM_MASK (0x7C00U)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5f02ca8e7b723b1bb207e4c8205c1e6f">  134</a></span><span class="preprocessor">#define DMA_DMACFG_REQNUM_SHIFT (10U)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aff90cd42b03aff5c21d27d75f0b10432">  135</a></span><span class="preprocessor">#define DMA_DMACFG_REQNUM_GET(x) (((uint32_t)(x) &amp; DMA_DMACFG_REQNUM_MASK) &gt;&gt; DMA_DMACFG_REQNUM_SHIFT)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/*</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * FIFODEPTH (RO)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> *</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * FIFO depth</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> * 0x4: 4 entries</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * 0x8: 8 entries</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> * 0x10: 16 entries</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * 0x20: 32 entries</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * Others: Invalid</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#abe8c030405117f5f50f3ef196127b919">  147</a></span><span class="preprocessor">#define DMA_DMACFG_FIFODEPTH_MASK (0x3F0U)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ada9b256dca5f550026b6db9aa52358d2">  148</a></span><span class="preprocessor">#define DMA_DMACFG_FIFODEPTH_SHIFT (4U)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ae426279f56f6e2a5ad38d0ec9b21d5ba">  149</a></span><span class="preprocessor">#define DMA_DMACFG_FIFODEPTH_GET(x) (((uint32_t)(x) &amp; DMA_DMACFG_FIFODEPTH_MASK) &gt;&gt; DMA_DMACFG_FIFODEPTH_SHIFT)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/*</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> * CHANNELNUM (RO)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> *</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * Channel number</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> * 0x1: 1 channel</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * 0x2: 2 channels</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> * 0x8: 8 channels</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> * Others: Invalid</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ae532986863c25612a1ecc442c0a661e5">  161</a></span><span class="preprocessor">#define DMA_DMACFG_CHANNELNUM_MASK (0xFU)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad79d54518d2e17f01612058d74be718d">  162</a></span><span class="preprocessor">#define DMA_DMACFG_CHANNELNUM_SHIFT (0U)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a25058fe2d3f50891134a9a5a846d3357">  163</a></span><span class="preprocessor">#define DMA_DMACFG_CHANNELNUM_GET(x) (((uint32_t)(x) &amp; DMA_DMACFG_CHANNELNUM_MASK) &gt;&gt; DMA_DMACFG_CHANNELNUM_SHIFT)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">/* Bitfield definition for register: DMACTRL */</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">/*</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> * RESET (WO)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> *</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * Software reset control. Write 1 to this bit to reset the DMA core and disable all channels.</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> * Note: The software reset may cause the in-completion of AXI transaction.</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> */</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a0e7ff71bb1020d64a83dc50f4f7517c4">  172</a></span><span class="preprocessor">#define DMA_DMACTRL_RESET_MASK (0x1U)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad77c65b88d31deca1e506bc4234618ff">  173</a></span><span class="preprocessor">#define DMA_DMACTRL_RESET_SHIFT (0U)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aae22c0dde40aa28cd558d0425b1f9488">  174</a></span><span class="preprocessor">#define DMA_DMACTRL_RESET_SET(x) (((uint32_t)(x) &lt;&lt; DMA_DMACTRL_RESET_SHIFT) &amp; DMA_DMACTRL_RESET_MASK)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a68b89aa289c63174a7c2c00604d3a4ed">  175</a></span><span class="preprocessor">#define DMA_DMACTRL_RESET_GET(x) (((uint32_t)(x) &amp; DMA_DMACTRL_RESET_MASK) &gt;&gt; DMA_DMACTRL_RESET_SHIFT)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">/* Bitfield definition for register: CHABORT */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">/*</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> * CHABORT (WO)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> *</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> * Write 1 to bit n to abort channel n. The bits should only be set when the corresponding channels are enabled.</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> *  Otherwise, the writes will be ignored for channels that are not enabled. (N: Number of channels)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> */</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a7357fff04ee346e149cc3bfd67e81651">  184</a></span><span class="preprocessor">#define DMA_CHABORT_CHABORT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a875f209c3d312b2cffaa4c97e77ffb12">  185</a></span><span class="preprocessor">#define DMA_CHABORT_CHABORT_SHIFT (0U)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aebd841a2fd408672ed0260c22a70a723">  186</a></span><span class="preprocessor">#define DMA_CHABORT_CHABORT_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHABORT_CHABORT_SHIFT) &amp; DMA_CHABORT_CHABORT_MASK)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aac57b26dfa9e29469bafa543bd3a1858">  187</a></span><span class="preprocessor">#define DMA_CHABORT_CHABORT_GET(x) (((uint32_t)(x) &amp; DMA_CHABORT_CHABORT_MASK) &gt;&gt; DMA_CHABORT_CHABORT_SHIFT)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">/* Bitfield definition for register: INTSTATUS */</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">/*</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * TC (W1C)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> *</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * The terminal count status, one bit per channel. The terminal count status is set when a channel transfer finishes without the abort or error event.</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> * 0x0: Channel n has no terminal count status</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> * 0x1: Channel n has terminal count status</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a172ec3ec8ded23116f75d7898bc604d4">  197</a></span><span class="preprocessor">#define DMA_INTSTATUS_TC_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5a32ddaf61e5491459ed685d09fe7d4b">  198</a></span><span class="preprocessor">#define DMA_INTSTATUS_TC_SHIFT (16U)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a91a193eaab24f4a52c6ebb4d2775622b">  199</a></span><span class="preprocessor">#define DMA_INTSTATUS_TC_SET(x) (((uint32_t)(x) &lt;&lt; DMA_INTSTATUS_TC_SHIFT) &amp; DMA_INTSTATUS_TC_MASK)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a523f08654f1eb0d4515852b7489fff9f">  200</a></span><span class="preprocessor">#define DMA_INTSTATUS_TC_GET(x) (((uint32_t)(x) &amp; DMA_INTSTATUS_TC_MASK) &gt;&gt; DMA_INTSTATUS_TC_SHIFT)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">/*</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * ABORT (W1C)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> *</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> * The abort status of channel, one bit per channel. The abort status is set when a channel transfer is aborted.</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * 0x0: Channel n has no abort status</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * 0x1: Channel n has abort status</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> */</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a788a5666b9912d07ac165655d1f32256">  209</a></span><span class="preprocessor">#define DMA_INTSTATUS_ABORT_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a485ac2a3f3acb0ace59c6e09a0d344ad">  210</a></span><span class="preprocessor">#define DMA_INTSTATUS_ABORT_SHIFT (8U)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a23162a5e36169fcf80a3128016b74581">  211</a></span><span class="preprocessor">#define DMA_INTSTATUS_ABORT_SET(x) (((uint32_t)(x) &lt;&lt; DMA_INTSTATUS_ABORT_SHIFT) &amp; DMA_INTSTATUS_ABORT_MASK)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a90904fbe762231de749c520dfa092f6e">  212</a></span><span class="preprocessor">#define DMA_INTSTATUS_ABORT_GET(x) (((uint32_t)(x) &amp; DMA_INTSTATUS_ABORT_MASK) &gt;&gt; DMA_INTSTATUS_ABORT_SHIFT)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">/*</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> * ERROR (W1C)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> *</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> * The error status, one bit per channel. The error status is set when a channel transfer encounters the following error events:</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * - Bus error</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> * - Unaligned address</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * - Unaligned transfer width</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> * - Reserved configuration</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> * 0x0: Channel n has no error status</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> * 0x1: Channel n has error status</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ab94780deae652303f3e6dc50d44be4ef">  225</a></span><span class="preprocessor">#define DMA_INTSTATUS_ERROR_MASK (0xFFU)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a9fcc266384d841fdc0c0ca7eef6f0ea8">  226</a></span><span class="preprocessor">#define DMA_INTSTATUS_ERROR_SHIFT (0U)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#afb170b9f1b6329464956380cc5779592">  227</a></span><span class="preprocessor">#define DMA_INTSTATUS_ERROR_SET(x) (((uint32_t)(x) &lt;&lt; DMA_INTSTATUS_ERROR_SHIFT) &amp; DMA_INTSTATUS_ERROR_MASK)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a64a01a8713a57cdcaad2a6a19486f8cd">  228</a></span><span class="preprocessor">#define DMA_INTSTATUS_ERROR_GET(x) (((uint32_t)(x) &amp; DMA_INTSTATUS_ERROR_MASK) &gt;&gt; DMA_INTSTATUS_ERROR_SHIFT)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">/* Bitfield definition for register: CHEN */</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">/*</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> * CHEN (RO)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> *</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> * Alias of the Enable field of all ChnCtrl registers</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a13f39a5a7c2749d84b1fee9e025314c9">  236</a></span><span class="preprocessor">#define DMA_CHEN_CHEN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aee219a7a03b4b83617b7862fd2b54028">  237</a></span><span class="preprocessor">#define DMA_CHEN_CHEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a4a0035af0b6b363f040db364d1bc56f3">  238</a></span><span class="preprocessor">#define DMA_CHEN_CHEN_GET(x) (((uint32_t)(x) &amp; DMA_CHEN_CHEN_MASK) &gt;&gt; DMA_CHEN_CHEN_SHIFT)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">/* Bitfield definition for register of struct array CHCTRL: CTRL */</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">/*</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> * PRIORITY (RW)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> *</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> * Channel priority level</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> * 0x0: Lower priority</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> * 0x1: Higher priority</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> */</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5a60e8eb435e0593ff1314310970fef0">  248</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_PRIORITY_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5c187344b3a310c14769e6da602be104">  249</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_PRIORITY_SHIFT (29U)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ab13429eecba62c23b75d06579f6c8edc">  250</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_PRIORITY_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_PRIORITY_SHIFT) &amp; DMA_CHCTRL_CTRL_PRIORITY_MASK)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#af65614fa27b8a8c723bd15517bb98298">  251</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_PRIORITY_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_PRIORITY_MASK) &gt;&gt; DMA_CHCTRL_CTRL_PRIORITY_SHIFT)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">/*</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> * SRCBURSTSIZE (RW)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> *</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * Source burst size. This field indicates the number of transfers before DMA channel re-arbitration.</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> * The burst transfer byte number is (SrcBurstSize * SrcWidth).</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> * 0x0: 1 transfer</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> * 0x1: 2 transfers</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> * 0x2: 4 transfers</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> * 0x3: 8 transfers</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> * 0x4: 16 transfers</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> * 0x5: 32 transfers</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> * 0x6: 64 transfers</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> * 0x7: 128 transfers</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * 0x8: 256 transfers</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> * 0x9:512 transfers</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * 0xa: 1024 transfers</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> * 0xb-0xf: Reserved, setting this field with a reserved value triggers the error exception</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> * for XDMA, the maximum allowed value is 0xa; for HDMA, the maximum allowed value is 0x7</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> */</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a9d7e15293cd6743f8f2528392f6c79e0">  272</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCBURSTSIZE_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#acca5788c74f8cb8b675be9b2e826608e">  273</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCBURSTSIZE_SHIFT (24U)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a7d716236eb614fc22bc24a9f90de675a">  274</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCBURSTSIZE_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_SRCBURSTSIZE_SHIFT) &amp; DMA_CHCTRL_CTRL_SRCBURSTSIZE_MASK)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a7457744a8bbf75b7898e79b164acd524">  275</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCBURSTSIZE_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_SRCBURSTSIZE_MASK) &gt;&gt; DMA_CHCTRL_CTRL_SRCBURSTSIZE_SHIFT)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">/*</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> * SRCWIDTH (RW)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> *</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> * Source transfer width</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * 0x0: Byte transfer</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * 0x1: Half-word transfer</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> * 0x2: Word transfer</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * 0x3: Double word transfer</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> * 0x4: Quad word transfer</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * 0x5: Eight word transfer</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> * 0x6-x7: Reserved, setting this field with a reserved value triggers the error exception</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> * for XDMA, the maximum allowed value is 0x3, for HDMA, the maximum allowed value is 0x2</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aa3b6dd6337bfc9ca4a303ce75fb62815">  290</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCWIDTH_MASK (0xE00000UL)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a3d2b72b9a51fa81645e5852075c3dd74">  291</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCWIDTH_SHIFT (21U)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5c37b21046dd4eb22e141244c0f96ae6">  292</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCWIDTH_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_SRCWIDTH_SHIFT) &amp; DMA_CHCTRL_CTRL_SRCWIDTH_MASK)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad88e98d45714dc78f3235f22d2e2a78b">  293</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCWIDTH_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_SRCWIDTH_MASK) &gt;&gt; DMA_CHCTRL_CTRL_SRCWIDTH_SHIFT)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">/*</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> * DSTWIDTH (RW)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> *</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> * Destination transfer width.</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"> * Both the total transfer byte number and the burst transfer byte number should be aligned to the destination transfer width;</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"> * otherwise the error event will be triggered. For example, destination transfer width should be set as byte transfer if total transfer byte is not aligned to half-word.</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> * See field SrcBurstSize above for the definition of burst transfer byte number and section 3.2.8 for the definition of the total transfer byte number.</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> * 0x0: Byte transfer</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * 0x1: Half-word transfer</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * 0x2: Word transfer</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> * 0x3: Double word transfer</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * 0x4: Quad word transfer</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> * 0x5: Eight word transfer</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> * 0x6-x7: Reserved, setting this field with a reserved value triggers the error exception</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"> * for XDMA, the maximum allowed value is 0x3, for HDMA, the maximum allowed value is 0x2</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> */</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a81654e6451b0620348953662e81f4f96">  311</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTWIDTH_MASK (0x1C0000UL)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a0005690900e245767b6dc183d3878a23">  312</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTWIDTH_SHIFT (18U)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a2ad49e17c846d16d80c8a5ad1293f8ee">  313</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTWIDTH_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_DSTWIDTH_SHIFT) &amp; DMA_CHCTRL_CTRL_DSTWIDTH_MASK)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a39a4bb283e799cf96566759a17678150">  314</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTWIDTH_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_DSTWIDTH_MASK) &gt;&gt; DMA_CHCTRL_CTRL_DSTWIDTH_SHIFT)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">/*</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * SRCMODE (RW)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> *</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> * Source DMA handshake mode</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> * 0x0: Normal mode</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> * 0x1: Handshake mode</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> */</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#afb3d2db905e242a60c9f68769f4808a2">  323</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCMODE_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a51d542e8ac5f2edee22de10d6d025606">  324</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCMODE_SHIFT (17U)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#afe4f84f9fc5ca1fcbdc845e2bac9df0c">  325</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCMODE_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_SRCMODE_SHIFT) &amp; DMA_CHCTRL_CTRL_SRCMODE_MASK)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a64295705090ac54b464d1a01c25292a5">  326</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCMODE_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_SRCMODE_MASK) &gt;&gt; DMA_CHCTRL_CTRL_SRCMODE_SHIFT)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">/*</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> * DSTMODE (RW)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> *</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> * Destination DMA handshake mode</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> * 0x0: Normal mode</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> * 0x1: Handshake mode</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a98e024f93450ac8f5b481c13df533e51">  335</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTMODE_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5e8afdbaf87f0cf1f2991ab35e9e2fc1">  336</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTMODE_SHIFT (16U)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a1e2ba69d88ea4d125c9673ff6afd78c1">  337</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTMODE_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_DSTMODE_SHIFT) &amp; DMA_CHCTRL_CTRL_DSTMODE_MASK)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad43b51190e7d146a42c4727c9bad428d">  338</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTMODE_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_DSTMODE_MASK) &gt;&gt; DMA_CHCTRL_CTRL_DSTMODE_SHIFT)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">/*</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * SRCADDRCTRL (RW)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> *</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> * Source address control</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> * 0x0: Increment address</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> * 0x1: Decrement address</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> * 0x2: Fixed address</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> * 0x3: Reserved, setting the field with this value triggers the error exception</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> */</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a224053424d6ffdca13613d6d6b68a9bf">  349</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCADDRCTRL_MASK (0xC000U)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a237efb659ec249516a70c4c88a0c5bb9">  350</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCADDRCTRL_SHIFT (14U)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a3b8b2bce0eb40d8a8dd7f86908b63150">  351</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCADDRCTRL_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_SRCADDRCTRL_SHIFT) &amp; DMA_CHCTRL_CTRL_SRCADDRCTRL_MASK)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#adb7feda3eadf31c50c63818a33378917">  352</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCADDRCTRL_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_SRCADDRCTRL_MASK) &gt;&gt; DMA_CHCTRL_CTRL_SRCADDRCTRL_SHIFT)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">/*</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> * DSTADDRCTRL (RW)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> *</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> * Destination address control</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> * 0x0: Increment address</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> * 0x1: Decrement address</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> * 0x2: Fixed address</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> * 0x3: Reserved, setting the field with this value triggers the error exception</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ac5cccc4cd5b91c1e3bcb7683873b44d1">  363</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTADDRCTRL_MASK (0x3000U)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a617f7bd3bb07c751f59ba5a3259697f2">  364</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTADDRCTRL_SHIFT (12U)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a6875138947915ffe9ae8f0db33880b78">  365</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTADDRCTRL_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_DSTADDRCTRL_SHIFT) &amp; DMA_CHCTRL_CTRL_DSTADDRCTRL_MASK)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a4f874965aefdd04b372468fa8ba6618c">  366</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTADDRCTRL_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_DSTADDRCTRL_MASK) &gt;&gt; DMA_CHCTRL_CTRL_DSTADDRCTRL_SHIFT)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">/*</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> * SRCREQSEL (RW)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> *</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> * Source DMA request select. Select the request/ack handshake pair that the source device is connected to.</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"> */</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a629d5d75962a242e0ce52835064fbd5d">  373</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCREQSEL_MASK (0xF00U)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad2481acd712cd8ef88216dd1e61892bf">  374</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCREQSEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a37e3a703afd379e1efd4e5c085efbe29">  375</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCREQSEL_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_SRCREQSEL_SHIFT) &amp; DMA_CHCTRL_CTRL_SRCREQSEL_MASK)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a3328c23815f1845e0888029dcd326afd">  376</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_SRCREQSEL_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_SRCREQSEL_MASK) &gt;&gt; DMA_CHCTRL_CTRL_SRCREQSEL_SHIFT)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">/*</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> * DSTREQSEL (RW)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> *</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> * Destination DMA request select. Select the request/ack handshake pair that the destination device is connected to.</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> */</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a3f67d82e6ce03cd12a4bd9cffa5a8199">  383</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTREQSEL_MASK (0xF0U)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a4b7a5fb19f3f3cca8373aed5a89a7b66">  384</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTREQSEL_SHIFT (4U)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#af1b9cdbfc72669d556b5f58ea47000ae">  385</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTREQSEL_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_DSTREQSEL_SHIFT) &amp; DMA_CHCTRL_CTRL_DSTREQSEL_MASK)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#add9152666f7ad5c95423da68d99d8f83">  386</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_DSTREQSEL_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_DSTREQSEL_MASK) &gt;&gt; DMA_CHCTRL_CTRL_DSTREQSEL_SHIFT)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">/*</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> * INTABTMASK (RW)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> *</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> * Channel abort interrupt mask</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> * 0x0: Allow the abort interrupt to be triggered</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> * 0x1: Disable the abort interrupt</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> */</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a62b82a2dea9bc55f3a5e24af5266d826">  395</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_INTABTMASK_MASK (0x8U)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aa100489cf12e7b8bc97c766fadefaadf">  396</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_INTABTMASK_SHIFT (3U)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a98264476fead00bfc4ea86657e8feec0">  397</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_INTABTMASK_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_INTABTMASK_SHIFT) &amp; DMA_CHCTRL_CTRL_INTABTMASK_MASK)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a8ec6358f0f2f6d8278f0c74aeb822053">  398</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_INTABTMASK_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_INTABTMASK_MASK) &gt;&gt; DMA_CHCTRL_CTRL_INTABTMASK_SHIFT)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">/*</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> * INTERRMASK (RW)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> *</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * Channel error interrupt mask</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> * 0x0: Allow the error interrupt to be triggered</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment"> * 0x1: Disable the error interrupt</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> */</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ab61e8d8a93ca2751832faaff9ace3e36">  407</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_INTERRMASK_MASK (0x4U)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a60a26af19a41eed55932c9a2d09a0f2d">  408</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_INTERRMASK_SHIFT (2U)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a7c4cb18a3cdd1e735aa393bd68e0ea68">  409</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_INTERRMASK_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_INTERRMASK_SHIFT) &amp; DMA_CHCTRL_CTRL_INTERRMASK_MASK)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ab4bb72ef1009b718b20ce92ec197381d">  410</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_INTERRMASK_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_INTERRMASK_MASK) &gt;&gt; DMA_CHCTRL_CTRL_INTERRMASK_SHIFT)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">/*</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * INTTCMASK (RW)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> *</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * Channel terminal count interrupt mask</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> * 0x0: Allow the terminal count interrupt to be triggered</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"> * 0x1: Disable the terminal count interrupt</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment"> */</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#af6c2d323e0f16a9450acadb4d918c50a">  419</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_INTTCMASK_MASK (0x2U)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ab3c7fb2dde80f166d371ee4105980805">  420</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_INTTCMASK_SHIFT (1U)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a12eab047d4e751e06eaf81dd317ac31d">  421</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_INTTCMASK_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_INTTCMASK_SHIFT) &amp; DMA_CHCTRL_CTRL_INTTCMASK_MASK)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ab2939a6cd6ab1f6bf0a75213f80d5565">  422</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_INTTCMASK_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_INTTCMASK_MASK) &gt;&gt; DMA_CHCTRL_CTRL_INTTCMASK_SHIFT)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">/*</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> * ENABLE (RW)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"> *</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment"> * Channel enable bit</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment"> * 0x0: Disable</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment"> * 0x1: Enable</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"> */</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a0b3bd1abaadd9326afc9c90ef4224442">  431</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_ENABLE_MASK (0x1U)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ab91399d52fda41588149550371c91924">  432</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_ENABLE_SHIFT (0U)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad1b09937b7f5a9832728464b7185e62c">  433</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_CTRL_ENABLE_SHIFT) &amp; DMA_CHCTRL_CTRL_ENABLE_MASK)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aed2475f4fb38b331378515c579e2adda">  434</a></span><span class="preprocessor">#define DMA_CHCTRL_CTRL_ENABLE_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_CTRL_ENABLE_MASK) &gt;&gt; DMA_CHCTRL_CTRL_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span> </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">/* Bitfield definition for register of struct array CHCTRL: TRANSIZE */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">/*</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment"> * TRANSIZE (RW)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"> *</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment"> * Total transfer size from source. The total number of transferred bytes is (TranSize * SrcWidth). This register is cleared when the DMA transfer is done.</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"> * If a channel is enabled with zero total transfer size, the error event will be triggered and the transfer will be terminated.</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> */</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aa86737017cd2ac328d1aadedf62052a0">  443</a></span><span class="preprocessor">#define DMA_CHCTRL_TRANSIZE_TRANSIZE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a161ade2a27de052228d8e31f0e40fb0c">  444</a></span><span class="preprocessor">#define DMA_CHCTRL_TRANSIZE_TRANSIZE_SHIFT (0U)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a914c4b097e668eee6c269df8c1c1731e">  445</a></span><span class="preprocessor">#define DMA_CHCTRL_TRANSIZE_TRANSIZE_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_TRANSIZE_TRANSIZE_SHIFT) &amp; DMA_CHCTRL_TRANSIZE_TRANSIZE_MASK)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a412ef760e50ced9593572bc6fc1e6572">  446</a></span><span class="preprocessor">#define DMA_CHCTRL_TRANSIZE_TRANSIZE_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_TRANSIZE_TRANSIZE_MASK) &gt;&gt; DMA_CHCTRL_TRANSIZE_TRANSIZE_SHIFT)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">/* Bitfield definition for register of struct array CHCTRL: SRCADDR */</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">/*</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment"> * SRCADDRL (RW)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> *</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> * Low part of the source starting address. When the transfer completes, the value of {SrcAddrH,SrcAddrL} is updated to the ending address.</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> * This address must be aligned to the source transfer size; otherwise, an error event will be triggered.</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> */</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a2d47afef3ae5091efd033b0421e5ae00">  455</a></span><span class="preprocessor">#define DMA_CHCTRL_SRCADDR_SRCADDRL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a7c5ad5d8caa80402f0aeb0750545ff85">  456</a></span><span class="preprocessor">#define DMA_CHCTRL_SRCADDR_SRCADDRL_SHIFT (0U)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a9c158d827af8fc2bb340ca31497739af">  457</a></span><span class="preprocessor">#define DMA_CHCTRL_SRCADDR_SRCADDRL_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_SRCADDR_SRCADDRL_SHIFT) &amp; DMA_CHCTRL_SRCADDR_SRCADDRL_MASK)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ac3ad714e9cb6418d97f5266c9bd7583f">  458</a></span><span class="preprocessor">#define DMA_CHCTRL_SRCADDR_SRCADDRL_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_SRCADDR_SRCADDRL_MASK) &gt;&gt; DMA_CHCTRL_SRCADDR_SRCADDRL_SHIFT)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">/* Bitfield definition for register of struct array CHCTRL: SRCADDRH */</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment">/*</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"> * SRCADDRH (RW)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment"> *</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"> * High part of the source starting address. When the transfer completes, the value of {SrcAddrH,SrcAddrL} is updated to the ending address.</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment"> * This register exists only when the address bus width is wider than 32 bits.</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment"> */</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a2bba62bbec6140c528e83682bcf196b9">  467</a></span><span class="preprocessor">#define DMA_CHCTRL_SRCADDRH_SRCADDRH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a3f1ffc5578eaa793a38fd64a2770970d">  468</a></span><span class="preprocessor">#define DMA_CHCTRL_SRCADDRH_SRCADDRH_SHIFT (0U)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a0e8ae77fda1c060892a771185e2513f4">  469</a></span><span class="preprocessor">#define DMA_CHCTRL_SRCADDRH_SRCADDRH_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_SRCADDRH_SRCADDRH_SHIFT) &amp; DMA_CHCTRL_SRCADDRH_SRCADDRH_MASK)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a428af3ad8f9800569f9329375207ef23">  470</a></span><span class="preprocessor">#define DMA_CHCTRL_SRCADDRH_SRCADDRH_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_SRCADDRH_SRCADDRH_MASK) &gt;&gt; DMA_CHCTRL_SRCADDRH_SRCADDRH_SHIFT)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">/* Bitfield definition for register of struct array CHCTRL: DSTADDR */</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">/*</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> * DSTADDRL (RW)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment"> *</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment"> * Low part of the destination starting address. When the transfer completes, the value of {DstAddrH,DstAddrL} is updated to the ending address.</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment"> * This address must be aligned to the destination transfer size; otherwise the error event will be triggered.</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"> */</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ac75e4dcff2274a4c46f5e3e5f827778e">  479</a></span><span class="preprocessor">#define DMA_CHCTRL_DSTADDR_DSTADDRL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a363ecd915437b6c4ea16fcb19c2b6037">  480</a></span><span class="preprocessor">#define DMA_CHCTRL_DSTADDR_DSTADDRL_SHIFT (0U)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ae988d8789e33aae7e7c1756de305ed95">  481</a></span><span class="preprocessor">#define DMA_CHCTRL_DSTADDR_DSTADDRL_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_DSTADDR_DSTADDRL_SHIFT) &amp; DMA_CHCTRL_DSTADDR_DSTADDRL_MASK)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a78063d855e5cdf49c393cec44a374ffd">  482</a></span><span class="preprocessor">#define DMA_CHCTRL_DSTADDR_DSTADDRL_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_DSTADDR_DSTADDRL_MASK) &gt;&gt; DMA_CHCTRL_DSTADDR_DSTADDRL_SHIFT)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span> </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">/* Bitfield definition for register of struct array CHCTRL: DSTADDRH */</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">/*</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"> * DSTADDRH (RW)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> *</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> * High part of the destination starting address. When the transfer completes, the value of {DstAddrH,DstAddrL} is updated to the ending address.</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> * This address must be aligned to the destination transfer size; otherwise the error event will be triggered.</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> * This register exists only when the address bus width is wider than 32 bits.</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> */</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ab51d53a2430af8ae99cfba87e1754269">  492</a></span><span class="preprocessor">#define DMA_CHCTRL_DSTADDRH_DSTADDRH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a3198d0d1ffc2e213ff7b512b6cdff0c0">  493</a></span><span class="preprocessor">#define DMA_CHCTRL_DSTADDRH_DSTADDRH_SHIFT (0U)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5fd7322457b0b23d15fc4faf9e575c01">  494</a></span><span class="preprocessor">#define DMA_CHCTRL_DSTADDRH_DSTADDRH_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_DSTADDRH_DSTADDRH_SHIFT) &amp; DMA_CHCTRL_DSTADDRH_DSTADDRH_MASK)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#af30ae70acfa28fc5af0d981dd2cecbf4">  495</a></span><span class="preprocessor">#define DMA_CHCTRL_DSTADDRH_DSTADDRH_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_DSTADDRH_DSTADDRH_MASK) &gt;&gt; DMA_CHCTRL_DSTADDRH_DSTADDRH_SHIFT)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">/* Bitfield definition for register of struct array CHCTRL: LLPOINTER */</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">/*</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> * LLPOINTERL (RW)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> *</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> * Low part of the pointer to the next descriptor. The pointer must be double word aligned.</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> */</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad440389d33d26cb23eb4d34c2cf425ab">  503</a></span><span class="preprocessor">#define DMA_CHCTRL_LLPOINTER_LLPOINTERL_MASK (0xFFFFFFF8UL)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a365846933d3f483f910d8ffc399be120">  504</a></span><span class="preprocessor">#define DMA_CHCTRL_LLPOINTER_LLPOINTERL_SHIFT (3U)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a65d29b1adbe93455b8cf8178ea8dbfb7">  505</a></span><span class="preprocessor">#define DMA_CHCTRL_LLPOINTER_LLPOINTERL_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_LLPOINTER_LLPOINTERL_SHIFT) &amp; DMA_CHCTRL_LLPOINTER_LLPOINTERL_MASK)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#acfdf8e580a1bef698bb75932e092cd9f">  506</a></span><span class="preprocessor">#define DMA_CHCTRL_LLPOINTER_LLPOINTERL_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_LLPOINTER_LLPOINTERL_MASK) &gt;&gt; DMA_CHCTRL_LLPOINTER_LLPOINTERL_SHIFT)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">/*</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> * LLDBUSINFIDX (RW)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> *</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> * Bus interface index that the next descriptor is read from</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> * 0x0: The next descriptor is read from bus interface 0</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"> */</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#af7721ec5e5656c7836cb22f5855e326e">  514</a></span><span class="preprocessor">#define DMA_CHCTRL_LLPOINTER_LLDBUSINFIDX_MASK (0x1U)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a5b180ffa497a03ce1ba0ce360ccc2927">  515</a></span><span class="preprocessor">#define DMA_CHCTRL_LLPOINTER_LLDBUSINFIDX_SHIFT (0U)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a2b869659ffa66510cedff558d8f3fa3c">  516</a></span><span class="preprocessor">#define DMA_CHCTRL_LLPOINTER_LLDBUSINFIDX_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_LLPOINTER_LLDBUSINFIDX_SHIFT) &amp; DMA_CHCTRL_LLPOINTER_LLDBUSINFIDX_MASK)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ae60a0b990dd47f32a140a7744b19d28c">  517</a></span><span class="preprocessor">#define DMA_CHCTRL_LLPOINTER_LLDBUSINFIDX_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_LLPOINTER_LLDBUSINFIDX_MASK) &gt;&gt; DMA_CHCTRL_LLPOINTER_LLDBUSINFIDX_SHIFT)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span> </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">/* Bitfield definition for register of struct array CHCTRL: LLPOINTERH */</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment">/*</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> * LLPOINTERH (RW)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> *</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> * High part of the pointer to the next descriptor.</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"> * This register exists only when the address bus width is wider than 32 bits.</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"> */</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aad942f1f299fa74d4da4f8c68a9c3f19">  526</a></span><span class="preprocessor">#define DMA_CHCTRL_LLPOINTERH_LLPOINTERH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a540311cdf45260229fcc69db5b0ef46c">  527</a></span><span class="preprocessor">#define DMA_CHCTRL_LLPOINTERH_LLPOINTERH_SHIFT (0U)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a1130903e856e18209bc9303d00b02d43">  528</a></span><span class="preprocessor">#define DMA_CHCTRL_LLPOINTERH_LLPOINTERH_SET(x) (((uint32_t)(x) &lt;&lt; DMA_CHCTRL_LLPOINTERH_LLPOINTERH_SHIFT) &amp; DMA_CHCTRL_LLPOINTERH_LLPOINTERH_MASK)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ab8a189a175b1d1b2db31f7629d19d467">  529</a></span><span class="preprocessor">#define DMA_CHCTRL_LLPOINTERH_LLPOINTERH_GET(x) (((uint32_t)(x) &amp; DMA_CHCTRL_LLPOINTERH_LLPOINTERH_MASK) &gt;&gt; DMA_CHCTRL_LLPOINTERH_LLPOINTERH_SHIFT)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span> </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span> </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span> </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">/* CHCTRL register group index macro definition */</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ad011e4a741ab8a0c93f8a752a5a31e51">  534</a></span><span class="preprocessor">#define DMA_CHCTRL_CH0 (0UL)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a0bbe266fbfe36288f0809d929217f75c">  535</a></span><span class="preprocessor">#define DMA_CHCTRL_CH1 (1UL)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#ae1da9bb03ab5fd351c362eda6d272d1f">  536</a></span><span class="preprocessor">#define DMA_CHCTRL_CH2 (2UL)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a07aa409773fd03b8cf40cfb5c79d7a4b">  537</a></span><span class="preprocessor">#define DMA_CHCTRL_CH3 (3UL)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aafc9baa20b0aa7fa9684525c9007797a">  538</a></span><span class="preprocessor">#define DMA_CHCTRL_CH4 (4UL)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a42299ef9b8f5b0f563588d55e188cb6b">  539</a></span><span class="preprocessor">#define DMA_CHCTRL_CH5 (5UL)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#a89cc3843da9bb5fdbaa1013dd5940897">  540</a></span><span class="preprocessor">#define DMA_CHCTRL_CH6 (6UL)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="HPM6200_2ip_2hpm__dma__regs_8h.html#aded688125d42123fdb4d415a8e4d5933">  541</a></span><span class="preprocessor">#define DMA_CHCTRL_CH7 (7UL)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_DMA_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup__dma__interface_html_gad318c67c9687e5174692025c50e8721c"><div class="ttname"><a href="group__dma__interface.html#gad318c67c9687e5174692025c50e8721c">DMA_Type</a></div><div class="ttdeci">#define DMA_Type</div><div class="ttdef"><b>Definition</b> hpm_dmav2_drv.h:23</div></div>
<div class="ttc" id="astructDMA__Type_html_a23c7cde8527184fb1341a4107a40cba8"><div class="ttname"><a href="structDMA__Type.html#a23c7cde8527184fb1341a4107a40cba8">DMA_Type::DMACFG</a></div><div class="ttdeci">__R uint32_t DMACFG</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:16</div></div>
<div class="ttc" id="astructDMA__Type_html_a28bd9572e0c83e47d9aa01d7df550e50"><div class="ttname"><a href="structDMA__Type.html#a28bd9572e0c83e47d9aa01d7df550e50">DMA_Type::LLPOINTER</a></div><div class="ttdeci">__RW uint32_t LLPOINTER</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:31</div></div>
<div class="ttc" id="astructDMA__Type_html_a369ef224eb56b7eb4fee41487921005f"><div class="ttname"><a href="structDMA__Type.html#a369ef224eb56b7eb4fee41487921005f">DMA_Type::CHEN</a></div><div class="ttdeci">__R uint32_t CHEN</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:22</div></div>
<div class="ttc" id="astructDMA__Type_html_a37ff9876deb70b43a0332cf09f00e1b2"><div class="ttname"><a href="structDMA__Type.html#a37ff9876deb70b43a0332cf09f00e1b2">DMA_Type::TRANSIZE</a></div><div class="ttdeci">__RW uint32_t TRANSIZE</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:26</div></div>
<div class="ttc" id="astructDMA__Type_html_a3bd1a5b09819244404a4cde26e0aacc1"><div class="ttname"><a href="structDMA__Type.html#a3bd1a5b09819244404a4cde26e0aacc1">DMA_Type::RESERVED2</a></div><div class="ttdeci">__R uint8_t RESERVED2[12]</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:17</div></div>
<div class="ttc" id="astructDMA__Type_html_a4962330f2f02bde1760c204098977baa"><div class="ttname"><a href="structDMA__Type.html#a4962330f2f02bde1760c204098977baa">DMA_Type::SRCADDR</a></div><div class="ttdeci">__RW uint32_t SRCADDR</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:27</div></div>
<div class="ttc" id="astructDMA__Type_html_a5eb7b20222326896e9c787a3232b6a05"><div class="ttname"><a href="structDMA__Type.html#a5eb7b20222326896e9c787a3232b6a05">DMA_Type::CTRL</a></div><div class="ttdeci">__RW uint32_t CTRL</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:25</div></div>
<div class="ttc" id="astructDMA__Type_html_a700d7f0f25d59ad653f80dbd44ef1c82"><div class="ttname"><a href="structDMA__Type.html#a700d7f0f25d59ad653f80dbd44ef1c82">DMA_Type::SRCADDRH</a></div><div class="ttdeci">__RW uint32_t SRCADDRH</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:28</div></div>
<div class="ttc" id="astructDMA__Type_html_a7270be8bd84f318d84455dc804e6ba7c"><div class="ttname"><a href="structDMA__Type.html#a7270be8bd84f318d84455dc804e6ba7c">DMA_Type::DSTADDR</a></div><div class="ttdeci">__RW uint32_t DSTADDR</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:29</div></div>
<div class="ttc" id="astructDMA__Type_html_a87228e52723671e245b2908add331b94"><div class="ttname"><a href="structDMA__Type.html#a87228e52723671e245b2908add331b94">DMA_Type::RESERVED4</a></div><div class="ttdeci">__R uint8_t RESERVED4[8]</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:23</div></div>
<div class="ttc" id="astructDMA__Type_html_a8fdd2887edc0567d5cbacc484943aabc"><div class="ttname"><a href="structDMA__Type.html#a8fdd2887edc0567d5cbacc484943aabc">DMA_Type::RESERVED1</a></div><div class="ttdeci">__R uint8_t RESERVED1[8]</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:15</div></div>
<div class="ttc" id="astructDMA__Type_html_a92f563f850619ade495574f1a03801cd"><div class="ttname"><a href="structDMA__Type.html#a92f563f850619ade495574f1a03801cd">DMA_Type::RESERVED0</a></div><div class="ttdeci">__R uint8_t RESERVED0[4]</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:13</div></div>
<div class="ttc" id="astructDMA__Type_html_a93ade2a3eae7c7776aac9d92240f2ca0"><div class="ttname"><a href="structDMA__Type.html#a93ade2a3eae7c7776aac9d92240f2ca0">DMA_Type::DSTADDRH</a></div><div class="ttdeci">__RW uint32_t DSTADDRH</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:30</div></div>
<div class="ttc" id="astructDMA__Type_html_aa41eaf582937204b0c1e162f8bdcb6fa"><div class="ttname"><a href="structDMA__Type.html#aa41eaf582937204b0c1e162f8bdcb6fa">DMA_Type::RESERVED3</a></div><div class="ttdeci">__R uint8_t RESERVED3[8]</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:20</div></div>
<div class="ttc" id="astructDMA__Type_html_ab1c4f5e177d9cfaaa9277a19c1e1ff47"><div class="ttname"><a href="structDMA__Type.html#ab1c4f5e177d9cfaaa9277a19c1e1ff47">DMA_Type::INTSTATUS</a></div><div class="ttdeci">__W uint32_t INTSTATUS</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:21</div></div>
<div class="ttc" id="astructDMA__Type_html_ad4a0abac7b6bf2fd56c0c3a22a64ae41"><div class="ttname"><a href="structDMA__Type.html#ad4a0abac7b6bf2fd56c0c3a22a64ae41">DMA_Type::DMACTRL</a></div><div class="ttdeci">__W uint32_t DMACTRL</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:18</div></div>
<div class="ttc" id="astructDMA__Type_html_ad88859be39aa374e388fdeb8e8ceeca5"><div class="ttname"><a href="structDMA__Type.html#ad88859be39aa374e388fdeb8e8ceeca5">DMA_Type::LLPOINTERH</a></div><div class="ttdeci">__RW uint32_t LLPOINTERH</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:32</div></div>
<div class="ttc" id="astructDMA__Type_html_aedaab530ecfd12429222733b7d394c71"><div class="ttname"><a href="structDMA__Type.html#aedaab530ecfd12429222733b7d394c71">DMA_Type::CHABORT</a></div><div class="ttdeci">__W uint32_t CHABORT</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:19</div></div>
<div class="ttc" id="astructDMA__Type_html_aeefaed36f6b19c369468fc899b99f0c2"><div class="ttname"><a href="structDMA__Type.html#aeefaed36f6b19c369468fc899b99f0c2">DMA_Type::IDMISC</a></div><div class="ttdeci">__R uint32_t IDMISC</div><div class="ttdef"><b>Definition</b> hpm_dma_regs.h:14</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_b1f6e209b3e7a8ad8b03e7e44b8c87cc.html">HPM6200</a></li><li class="navelem"><a class="el" href="dir_cfbad3d5d31696dd53abe2950846551d.html">ip</a></li><li class="navelem"><a class="el" href="HPM6200_2ip_2hpm__dma__regs_8h.html">hpm_dma_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:16 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
