-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fast_accel is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of fast_accel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fast_accel_fast_accel,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=7262,HLS_SYN_LUT=8141,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000001000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000010000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000100000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001000000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010000000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000100000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000001000000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000010000000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000100000000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001000000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (23 downto 0) := "000000000010000000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (23 downto 0) := "000000000100000000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (23 downto 0) := "000000001000000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (23 downto 0) := "000000010000000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (23 downto 0) := "000000100000000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (23 downto 0) := "000001000000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (23 downto 0) := "000010000000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (23 downto 0) := "000100000000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (23 downto 0) := "001000000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (23 downto 0) := "010000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFA : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111010";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_FFFFFFFFFFFFFFFC : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111100";
    constant ap_const_lv64_FFFFFFFFFFFFFFF8 : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111000";
    constant ap_const_lv64_FFFFFFFFFFFFFFF4 : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111110100";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv62_3 : STD_LOGIC_VECTOR (61 downto 0) := "00000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv62_6 : STD_LOGIC_VECTOR (61 downto 0) := "00000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv33_2 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000010";
    constant ap_const_lv33_3 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000011";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal img_in : STD_LOGIC_VECTOR (63 downto 0);
    signal threshold : STD_LOGIC_VECTOR (31 downto 0);
    signal img_out : STD_LOGIC_VECTOR (63 downto 0);
    signal rows : STD_LOGIC_VECTOR (31 downto 0);
    signal cols : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal icmp_ln14_reg_2294 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_reg_2663 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal gmem_blk_n_AR : STD_LOGIC;
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal icmp_ln21_reg_2663_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal icmp_ln28_reg_2914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal gmem_AWVALID : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_WVALID : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RLAST : STD_LOGIC;
    signal gmem_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem_BREADY : STD_LOGIC;
    signal gmem_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_425 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvar_reg_437 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_reg_448 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar93_reg_460 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_471 : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_read_reg_2132 : STD_LOGIC_VECTOR (31 downto 0);
    signal img_out_read_reg_2141 : STD_LOGIC_VECTOR (63 downto 0);
    signal threshold_read_reg_2147 : STD_LOGIC_VECTOR (31 downto 0);
    signal img_in_read_reg_2183 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln14_fu_482_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln14_reg_2197 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_fu_516_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_reg_2202 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_1_fu_546_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_1_reg_2207 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sext_ln14_fu_566_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal sext_ln14_reg_2222 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal sext_ln14_3_fu_589_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal sext_ln14_3_reg_2236 : STD_LOGIC_VECTOR (61 downto 0);
    signal sub_ln14_1_cast_fu_621_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal sub_ln14_1_cast_reg_2242 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_fu_625_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_reg_2247 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln52_fu_630_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln52_reg_2254 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln53_fu_635_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln53_reg_2260 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln58_fu_640_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln58_reg_2266 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln59_fu_645_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln59_reg_2272 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_fu_650_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_reg_2278 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_560_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_reg_2284 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state24_io : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln14_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_fu_669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_2298 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln14_2_fu_674_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_2_reg_2308 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_3_fu_682_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_3_reg_2314 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_10_fu_696_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_10_reg_2320 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln14_18_fu_712_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln14_18_reg_2326 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_659_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_20_reg_2331 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_block_state5_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state25_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state25_io : BOOLEAN;
    signal ap_block_state45_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal add_ln14_5_fu_733_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln14_5_reg_2342 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state6_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state26_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state26_io : BOOLEAN;
    signal ap_block_state46_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal grp_fu_721_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_ln14_4_reg_2347 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_21_fu_747_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_21_reg_2359 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state7_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state27_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state27_io : BOOLEAN;
    signal ap_block_state47_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal add_ln14_10_fu_766_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln14_10_reg_2369 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln14_14_fu_776_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln14_14_reg_2374 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln14_16_fu_781_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln14_16_reg_2379 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_742_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_ln14_5_reg_2384 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_block_state8_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state28_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state28_io : BOOLEAN;
    signal ap_block_state48_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal grp_fu_756_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_ln14_reg_2394 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln14_7_fu_801_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln14_7_reg_2399 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_reg_2404 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_1_reg_2410 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_2_reg_2416 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_3_reg_2422 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_4_reg_2428 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_789_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_22_reg_2434 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_block_state9_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state9_io : BOOLEAN;
    signal ap_block_state29_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state49_pp0_stage5_iter2 : BOOLEAN;
    signal ap_predicate_op563_write_state49 : BOOLEAN;
    signal ap_block_state49_io : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal indvars_iv_next77_fu_1020_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvars_iv_next77_reg_2439 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvars_iv_next77_mid1_fu_1034_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvars_iv_next77_mid1_reg_2450 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state10_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state10_io : BOOLEAN;
    signal ap_block_state30_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state50_pp0_stage6_iter2 : BOOLEAN;
    signal ap_predicate_op565_write_state50 : BOOLEAN;
    signal ap_block_state50_io : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal select_ln14_6_fu_1048_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_6_reg_2460 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1029_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_ln14_2_reg_2466 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln14_4_fu_1054_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln14_4_reg_2471 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state11_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state11_io : BOOLEAN;
    signal ap_block_state31_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state51_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal grp_fu_1043_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_23_reg_2476 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln14_2_fu_1060_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln14_2_reg_2482 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln14_8_fu_1071_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln14_8_reg_2492 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln14_6_fu_1077_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln14_6_reg_2497 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_block_state12_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state12_io : BOOLEAN;
    signal ap_block_state32_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_state52_pp0_stage8_iter2 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal grp_fu_1066_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal p_mid1134_reg_2502 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_block_state13_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state13_io : BOOLEAN;
    signal ap_block_state33_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_state53_pp0_stage9_iter2 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal select_ln14_8_fu_1103_p3 : STD_LOGIC_VECTOR (61 downto 0);
    signal select_ln14_8_reg_2517 : STD_LOGIC_VECTOR (61 downto 0);
    signal select_ln14_9_fu_1108_p3 : STD_LOGIC_VECTOR (61 downto 0);
    signal select_ln14_9_reg_2522 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_1085_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_ln14_3_reg_2527 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln16_1_fu_1113_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln16_1_reg_2532 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln39_fu_1116_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln39_reg_2542 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln16_fu_1122_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln16_reg_2548 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln16_1_fu_1127_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln16_1_reg_2553 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1098_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_ln14_1_reg_2558 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_block_state14_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state34_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_state34_io : BOOLEAN;
    signal ap_predicate_op572_writeresp_state54 : BOOLEAN;
    signal ap_block_state54_pp0_stage10_iter2 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal add_ln57_1_fu_1132_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln57_1_reg_2563 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_block_state15_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state35_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_state35_io : BOOLEAN;
    signal ap_predicate_op575_writeresp_state55 : BOOLEAN;
    signal ap_block_state55_pp0_stage11_iter2 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal center_reg_2568 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state16_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_state36_pp0_stage12_iter1 : BOOLEAN;
    signal ap_block_state36_io : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal center_reg_2568_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_1_read_reg_2604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state17_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_state37_pp0_stage13_iter1 : BOOLEAN;
    signal ap_block_state37_io : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal icmp_ln70_fu_1140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_2610 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state18_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_state38_pp0_stage14_iter1 : BOOLEAN;
    signal ap_block_state38_io : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal icmp_ln70_1_fu_1149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_1_reg_2615 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_2_read_reg_2620 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln70_2_fu_1158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_2_reg_2626 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state19_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_state39_pp0_stage15_iter1 : BOOLEAN;
    signal ap_block_state39_io : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal icmp_ln70_3_fu_1167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_3_reg_2631 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_3_read_reg_2636 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_4_read_reg_2642 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state20_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_state40_pp0_stage16_iter1 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal add_ln43_1_fu_1208_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln43_1_reg_2648 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln43_2_fu_1250_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln43_2_reg_2653 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state21_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_state41_pp0_stage17_iter1 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal count_pre_2_fu_1266_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_pre_2_reg_2658 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_state22_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_state42_pp0_stage18_iter1 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal icmp_ln21_fu_1272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_6_reg_2667 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_7_reg_2673 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_8_reg_2679 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_9_reg_2685 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_10_reg_2691 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_11_reg_2697 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_12_reg_2703 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_13_reg_2709 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_14_reg_2715 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_15_reg_2721 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_16_reg_2727 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_17_reg_2733 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_18_reg_2739 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_5_reg_2746 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_6_read_reg_2752 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln70_8_fu_1709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_8_reg_2758 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_9_fu_1718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_9_reg_2763 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_7_read_reg_2768 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_8_read_reg_2774 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln27_fu_1759_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln27_reg_2780 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln70_5_fu_1783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln70_5_reg_2785 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_9_read_reg_2790 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln27_1_fu_1792_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln27_1_reg_2796 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln70_6_fu_1815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln70_6_reg_2801 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_10_read_reg_2806 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln70_7_fu_1839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln70_7_reg_2812 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_11_read_reg_2817 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln70_8_fu_1872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln70_8_reg_2823 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln27_4_fu_1897_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln27_4_reg_2828 : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_addr_12_read_reg_2833 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln70_9_fu_1921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln70_9_reg_2839 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_13_read_reg_2844 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln70_10_fu_1945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln70_10_reg_2850 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state23_pp0_stage19_iter0 : BOOLEAN;
    signal ap_predicate_op364_readreq_state23 : BOOLEAN;
    signal ap_predicate_op365_writereq_state23 : BOOLEAN;
    signal ap_predicate_op366_writereq_state23 : BOOLEAN;
    signal ap_block_state23_io : BOOLEAN;
    signal ap_block_state43_pp0_stage19_iter1 : BOOLEAN;
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal gmem_addr_14_read_reg_2855 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln70_24_fu_1964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_24_reg_2861 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_25_fu_1973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_25_reg_2866 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_15_read_reg_2871 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln27_6_fu_1984_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln27_6_reg_2877 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_16_read_reg_2882 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln27_7_fu_2026_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln27_7_reg_2888 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln70_28_fu_2036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_28_reg_2893 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_29_fu_2045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_29_reg_2898 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_17_read_reg_2903 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln27_8_fu_2086_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln27_8_reg_2909 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln28_fu_2126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state11 : STD_LOGIC;
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_phi_mux_indvar_flatten_phi_fu_429_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_indvar_phi_fu_441_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_y_phi_fu_452_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_indvar93_phi_fu_464_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_x_phi_fu_475_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln39_fu_946_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln40_fu_962_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_fu_978_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln42_fu_994_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln43_fu_1010_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln52_fu_1301_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln53_fu_1338_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln54_fu_1375_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln55_fu_1412_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln56_fu_1449_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln57_fu_1481_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln58_fu_1506_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln59_fu_1531_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln60_fu_1556_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln61_fu_1581_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln62_fu_1606_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln63_fu_1631_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln29_fu_1663_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln23_fu_1695_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal ap_block_pp0_stage6_01001 : BOOLEAN;
    signal add_ln14_fu_482_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln14_1_fu_488_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_494_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_fu_504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln14_2_fu_510_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_524_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln14_3_fu_540_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp169_fu_534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln14_3_fu_540_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_560_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_560_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_fu_572_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln14_2_fu_579_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln14_1_fu_569_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sub_ln14_fu_583_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal shl_ln14_1_fu_593_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal shl_ln14_2_fu_604_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln14_4_fu_600_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln14_5_fu_611_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sub_ln14_1_fu_615_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_659_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_659_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln14_20_fu_690_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_11_fu_704_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_721_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_721_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_5_fu_726_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_742_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_742_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_756_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_756_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln14_9_fu_761_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln14_13_fu_771_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_789_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_789_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_7_fu_794_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln16_mid2_v_v_v_v_fu_807_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln14_11_fu_814_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln16_mid2_v_fu_819_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal sext_ln16_1_mid2_v_v_v_v_fu_833_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln14_12_fu_840_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln16_1_mid2_v_fu_845_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal sext_ln16_2_mid2_v_v_v_v_fu_859_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln14_15_fu_866_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln16_2_mid2_v_fu_871_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal sext_ln16_3_mid2_v_v_v_v_fu_885_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln14_17_fu_892_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln16_3_mid2_v_fu_897_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal sext_ln16_4_mid2_v_v_v_v_fu_911_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln14_19_fu_918_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln16_4_mid2_v_fu_923_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln16_fu_937_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal sext_ln14_6_fu_829_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln39_1_fu_940_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal sext_ln14_7_fu_855_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln40_fu_956_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal sext_ln14_8_fu_881_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln41_fu_972_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal sext_ln14_9_fu_907_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln42_fu_988_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal sext_ln14_10_fu_933_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln43_fu_1004_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_1029_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1029_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1043_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1043_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1066_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1066_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1085_p0 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_1085_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1098_p0 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_1098_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln14_4_fu_1090_p3 : STD_LOGIC_VECTOR (61 downto 0);
    signal sub_ln70_fu_1136_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_1_fu_1145_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_2_fu_1154_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_3_fu_1163_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_pre_fu_1172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln70_4_fu_1180_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_5_fu_1189_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln70_4_fu_1184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_5_fu_1193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln70_1_fu_1198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln40_fu_1176_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln43_fu_1204_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln70_fu_1214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln70_6_fu_1222_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_7_fu_1231_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln70_6_fu_1226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_7_fu_1235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln70_2_fu_1240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln42_fu_1218_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln43_1_fu_1246_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln43_3_fu_1263_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln43_2_fu_1260_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln52_2_fu_1256_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal shl_ln2_fu_1278_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln52_1_fu_1286_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1_fu_1291_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln53_1_fu_1311_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal shl_ln3_fu_1315_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln53_2_fu_1323_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln2_fu_1328_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln54_fu_1348_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal shl_ln4_fu_1352_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln54_1_fu_1360_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln3_fu_1365_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln55_fu_1385_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal shl_ln5_fu_1389_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_1_fu_1397_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln4_fu_1402_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln56_fu_1422_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal shl_ln6_fu_1426_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln56_1_fu_1434_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln5_fu_1439_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal shl_ln7_fu_1459_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln57_fu_1466_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln6_fu_1471_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln58_1_fu_1491_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln7_fu_1496_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln59_1_fu_1516_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln8_fu_1521_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln60_1_fu_1541_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln9_fu_1546_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln61_fu_1566_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln10_fu_1571_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln62_fu_1591_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln11_fu_1596_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln63_fu_1616_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln12_fu_1621_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_fu_1641_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_24_fu_1648_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln13_fu_1653_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal shl_ln1_fu_1673_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln23_fu_1680_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_fu_1685_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal sub_ln70_8_fu_1705_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_9_fu_1714_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_for_fu_1723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln70_10_fu_1731_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_11_fu_1740_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln70_10_fu_1735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_11_fu_1744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln70_4_fu_1749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln52_fu_1727_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln54_fu_1755_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln70_12_fu_1765_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_13_fu_1774_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln70_12_fu_1769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_13_fu_1778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln27_1_fu_1789_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln70_14_fu_1797_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_15_fu_1806_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln70_14_fu_1801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_15_fu_1810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln70_16_fu_1821_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_17_fu_1830_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln70_16_fu_1825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_17_fu_1834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln70_18_fu_1854_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_19_fu_1863_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln70_18_fu_1858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_19_fu_1867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln56_fu_1848_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln57_fu_1851_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln27_2_fu_1881_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln55_fu_1845_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln27_3_fu_1887_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln27_3_fu_1893_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln27_2_fu_1878_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln70_20_fu_1903_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_21_fu_1912_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln70_20_fu_1907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_21_fu_1916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln70_22_fu_1927_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_23_fu_1936_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln70_22_fu_1931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_23_fu_1940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln70_24_fu_1960_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_25_fu_1969_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln59_fu_1954_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln60_fu_1957_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln27_5_fu_1978_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln58_fu_1951_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln70_11_fu_1990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln70_26_fu_1998_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_27_fu_2007_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln70_26_fu_2002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_27_fu_2011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln70_12_fu_2016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln61_fu_1994_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln62_fu_2022_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln70_28_fu_2032_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_29_fu_2041_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln70_13_fu_2050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln70_30_fu_2058_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_31_fu_2067_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln70_30_fu_2062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_31_fu_2071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln70_14_fu_2076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln63_fu_2054_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln27_fu_2082_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln27_7_fu_2101_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln27_6_fu_2098_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln27_9_fu_2104_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln27_5_fu_2095_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln27_10_fu_2110_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln27_8_fu_2116_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln27_4_fu_2092_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_1_fu_2120_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_659_ce : STD_LOGIC;
    signal grp_fu_721_ce : STD_LOGIC;
    signal grp_fu_742_ce : STD_LOGIC;
    signal grp_fu_756_ce : STD_LOGIC;
    signal grp_fu_789_ce : STD_LOGIC;
    signal grp_fu_1029_ce : STD_LOGIC;
    signal grp_fu_1043_ce : STD_LOGIC;
    signal grp_fu_1066_ce : STD_LOGIC;
    signal grp_fu_1085_ce : STD_LOGIC;
    signal grp_fu_1098_ce : STD_LOGIC;
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_1029_p00 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_1043_p00 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_1066_p00 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_1085_p00 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_1098_p00 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_560_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_560_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_659_p00 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_721_p00 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_742_p00 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_756_p00 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_789_p00 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_condition_1264 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component fast_accel_mul_32ns_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fast_accel_mul_32ns_32s_62_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (61 downto 0) );
    end component;


    component fast_accel_mul_33ns_32s_62_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (32 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (61 downto 0) );
    end component;


    component fast_accel_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        threshold : OUT STD_LOGIC_VECTOR (31 downto 0);
        rows : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component fast_accel_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        img_in : OUT STD_LOGIC_VECTOR (63 downto 0);
        img_out : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fast_accel_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    CTRL_s_axi_U : component fast_accel_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        threshold => threshold,
        rows => rows,
        cols => cols,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    control_s_axi_U : component fast_accel_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        img_in => img_in,
        img_out => img_out);

    gmem_m_axi_U : component fast_accel_gmem_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => gmem_ARADDR,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_1,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => gmem_RVALID,
        I_RREADY => gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RID => gmem_RID,
        I_RUSER => gmem_RUSER,
        I_RRESP => gmem_RRESP,
        I_RLAST => gmem_RLAST,
        I_AWVALID => gmem_AWVALID,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => gmem_AWADDR,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_1,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => gmem_WVALID,
        I_WREADY => gmem_WREADY,
        I_WDATA => gmem_WDATA,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_F,
        I_BVALID => gmem_BVALID,
        I_BREADY => gmem_BREADY,
        I_BRESP => gmem_BRESP,
        I_BID => gmem_BID,
        I_BUSER => gmem_BUSER);

    mul_32ns_32ns_64_2_1_U1 : component fast_accel_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_560_p0,
        din1 => grp_fu_560_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_560_p2);

    mul_32ns_32s_62_2_1_U2 : component fast_accel_mul_32ns_32s_62_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 62)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_659_p0,
        din1 => grp_fu_659_p1,
        ce => grp_fu_659_ce,
        dout => grp_fu_659_p2);

    mul_32ns_32s_62_2_1_U3 : component fast_accel_mul_32ns_32s_62_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 62)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_721_p0,
        din1 => grp_fu_721_p1,
        ce => grp_fu_721_ce,
        dout => grp_fu_721_p2);

    mul_32ns_32s_62_2_1_U4 : component fast_accel_mul_32ns_32s_62_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 62)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_742_p0,
        din1 => grp_fu_742_p1,
        ce => grp_fu_742_ce,
        dout => grp_fu_742_p2);

    mul_32ns_32s_62_2_1_U5 : component fast_accel_mul_32ns_32s_62_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 62)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_756_p0,
        din1 => grp_fu_756_p1,
        ce => grp_fu_756_ce,
        dout => grp_fu_756_p2);

    mul_32ns_32s_62_2_1_U6 : component fast_accel_mul_32ns_32s_62_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 62)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_789_p0,
        din1 => grp_fu_789_p1,
        ce => grp_fu_789_ce,
        dout => grp_fu_789_p2);

    mul_32ns_32s_62_2_1_U7 : component fast_accel_mul_32ns_32s_62_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 62)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1029_p0,
        din1 => grp_fu_1029_p1,
        ce => grp_fu_1029_ce,
        dout => grp_fu_1029_p2);

    mul_32ns_32s_62_2_1_U8 : component fast_accel_mul_32ns_32s_62_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 62)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1043_p0,
        din1 => grp_fu_1043_p1,
        ce => grp_fu_1043_ce,
        dout => grp_fu_1043_p2);

    mul_32ns_32s_62_2_1_U9 : component fast_accel_mul_32ns_32s_62_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 62)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1066_p0,
        din1 => grp_fu_1066_p1,
        ce => grp_fu_1066_ce,
        dout => grp_fu_1066_p2);

    mul_33ns_32s_62_2_1_U10 : component fast_accel_mul_33ns_32s_62_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 33,
        din1_WIDTH => 32,
        dout_WIDTH => 62)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1085_p0,
        din1 => grp_fu_1085_p1,
        ce => grp_fu_1085_ce,
        dout => grp_fu_1085_p2);

    mul_33ns_32s_62_2_1_U11 : component fast_accel_mul_33ns_32s_62_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 33,
        din1_WIDTH => 32,
        dout_WIDTH => 62)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1098_p0,
        din1 => grp_fu_1098_p1,
        ce => grp_fu_1098_ce,
        dout => grp_fu_1098_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state11) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_subdone)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar93_reg_460_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar93_reg_460 <= add_ln16_1_reg_2553;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                indvar93_reg_460 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_425 <= add_ln14_4_reg_2471;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                indvar_flatten_reg_425 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    indvar_reg_437_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_reg_437 <= select_ln14_10_reg_2320;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                indvar_reg_437 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    x_reg_471_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                x_reg_471 <= add_ln16_reg_2548;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                x_reg_471 <= ap_const_lv32_3;
            end if; 
        end if;
    end process;

    y_reg_448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                y_reg_448 <= select_ln14_6_reg_2460;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                y_reg_448 <= ap_const_lv32_3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                add_ln14_10_reg_2369 <= add_ln14_10_fu_766_p2;
                add_ln14_14_reg_2374 <= add_ln14_14_fu_776_p2;
                add_ln14_16_reg_2379 <= add_ln14_16_fu_781_p2;
                mul_ln14_5_reg_2384 <= grp_fu_742_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_fu_664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln14_18_reg_2326 <= add_ln14_18_fu_712_p2;
                icmp_ln16_reg_2298 <= icmp_ln16_fu_669_p2;
                select_ln14_2_reg_2308 <= select_ln14_2_fu_674_p3;
                select_ln14_3_reg_2314 <= select_ln14_3_fu_682_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                add_ln14_4_reg_2471 <= add_ln14_4_fu_1054_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                add_ln14_5_reg_2342 <= add_ln14_5_fu_733_p2;
                mul_ln14_4_reg_2347 <= grp_fu_721_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then
                add_ln14_6_reg_2497 <= add_ln14_6_fu_1077_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                add_ln14_7_reg_2399 <= add_ln14_7_fu_801_p2;
                gmem_addr_1_reg_2410 <= sext_ln40_fu_962_p1;
                gmem_addr_2_reg_2416 <= sext_ln41_fu_978_p1;
                gmem_addr_3_reg_2422 <= sext_ln42_fu_994_p1;
                gmem_addr_4_reg_2428 <= sext_ln43_fu_1010_p1;
                gmem_addr_reg_2404 <= sext_ln39_fu_946_p1;
                mul_ln14_reg_2394 <= grp_fu_756_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then
                add_ln14_8_reg_2492 <= add_ln14_8_fu_1071_p2;
                    zext_ln14_2_reg_2482(31 downto 0) <= zext_ln14_2_fu_1060_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                add_ln14_reg_2197 <= add_ln14_fu_482_p2;
                cols_read_reg_2132 <= cols;
                img_in_read_reg_2183 <= img_in;
                img_out_read_reg_2141 <= img_out;
                select_ln14_1_reg_2207 <= select_ln14_1_fu_546_p3;
                select_ln14_reg_2202 <= select_ln14_fu_516_p3;
                threshold_read_reg_2147 <= threshold;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                add_ln16_1_reg_2553 <= add_ln16_1_fu_1127_p2;
                add_ln16_reg_2548 <= add_ln16_fu_1122_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then
                add_ln27_1_reg_2796 <= add_ln27_1_fu_1792_p2;
                gmem_addr_9_read_reg_2790 <= gmem_RDATA;
                or_ln70_5_reg_2785 <= or_ln70_5_fu_1783_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001))) then
                add_ln27_4_reg_2828 <= add_ln27_4_fu_1897_p2;
                or_ln70_8_reg_2823 <= or_ln70_8_fu_1872_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln27_6_reg_2877 <= add_ln27_6_fu_1984_p2;
                gmem_addr_15_read_reg_2871 <= gmem_RDATA;
                icmp_ln70_24_reg_2861 <= icmp_ln70_24_fu_1964_p2;
                icmp_ln70_25_reg_2866 <= icmp_ln70_25_fu_1973_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                add_ln27_7_reg_2888 <= add_ln27_7_fu_2026_p2;
                gmem_addr_16_read_reg_2882 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                add_ln27_8_reg_2909 <= add_ln27_8_fu_2086_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then
                add_ln27_reg_2780 <= add_ln27_fu_1759_p2;
                gmem_addr_8_read_reg_2774 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then
                add_ln39_reg_2542 <= add_ln39_fu_1116_p2;
                mul_ln14_3_reg_2527 <= grp_fu_1085_p2;
                select_ln14_8_reg_2517 <= select_ln14_8_fu_1103_p3;
                select_ln14_9_reg_2522 <= select_ln14_9_fu_1108_p3;
                    zext_ln16_1_reg_2532(31 downto 0) <= zext_ln16_1_fu_1113_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                add_ln43_1_reg_2648 <= add_ln43_1_fu_1208_p2;
                gmem_addr_4_read_reg_2642 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                add_ln43_2_reg_2653 <= add_ln43_2_fu_1250_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln52_reg_2254 <= add_ln52_fu_630_p2;
                add_ln53_reg_2260 <= add_ln53_fu_635_p2;
                add_ln58_reg_2266 <= add_ln58_fu_640_p2;
                add_ln59_reg_2272 <= add_ln59_fu_645_p2;
                add_ln60_reg_2278 <= add_ln60_fu_650_p2;
                bound_reg_2284 <= grp_fu_560_p2;
                empty_reg_2247 <= empty_fu_625_p2;
                sext_ln14_3_reg_2236 <= sext_ln14_3_fu_589_p1;
                sext_ln14_reg_2222 <= sext_ln14_fu_566_p1;
                    sub_ln14_1_cast_reg_2242(61 downto 1) <= sub_ln14_1_cast_fu_621_p1(61 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001))) then
                add_ln57_1_reg_2563 <= add_ln57_1_fu_1132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001))) then
                center_reg_2568 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001))) then
                center_reg_2568_pp0_iter1_reg <= center_reg_2568;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                count_pre_2_reg_2658 <= count_pre_2_fu_1266_p2;
                icmp_ln21_reg_2663 <= icmp_ln21_fu_1272_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                empty_20_reg_2331 <= grp_fu_659_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_reg_2298 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                empty_21_reg_2359 <= empty_21_fu_747_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_reg_2298 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                empty_22_reg_2434 <= grp_fu_789_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then
                empty_23_reg_2476 <= grp_fu_1043_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001))) then
                gmem_addr_10_read_reg_2806 <= gmem_RDATA;
                or_ln70_6_reg_2801 <= or_ln70_6_fu_1815_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (icmp_ln21_fu_1272_p2 = ap_const_lv1_0))) then
                gmem_addr_10_reg_2691 <= sext_ln56_fu_1449_p1;
                gmem_addr_11_reg_2697 <= sext_ln57_fu_1481_p1;
                gmem_addr_12_reg_2703 <= sext_ln58_fu_1506_p1;
                gmem_addr_13_reg_2709 <= sext_ln59_fu_1531_p1;
                gmem_addr_14_reg_2715 <= sext_ln60_fu_1556_p1;
                gmem_addr_15_reg_2721 <= sext_ln61_fu_1581_p1;
                gmem_addr_16_reg_2727 <= sext_ln62_fu_1606_p1;
                gmem_addr_17_reg_2733 <= sext_ln63_fu_1631_p1;
                gmem_addr_18_reg_2739 <= sext_ln29_fu_1663_p1;
                gmem_addr_6_reg_2667 <= sext_ln52_fu_1301_p1;
                gmem_addr_7_reg_2673 <= sext_ln53_fu_1338_p1;
                gmem_addr_8_reg_2679 <= sext_ln54_fu_1375_p1;
                gmem_addr_9_reg_2685 <= sext_ln55_fu_1412_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001))) then
                gmem_addr_11_read_reg_2817 <= gmem_RDATA;
                or_ln70_7_reg_2812 <= or_ln70_7_fu_1839_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                gmem_addr_12_read_reg_2833 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                gmem_addr_13_read_reg_2844 <= gmem_RDATA;
                or_ln70_9_reg_2839 <= or_ln70_9_fu_1921_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                gmem_addr_14_read_reg_2855 <= gmem_RDATA;
                or_ln70_10_reg_2850 <= or_ln70_10_fu_1945_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                gmem_addr_17_read_reg_2903 <= gmem_RDATA;
                icmp_ln70_28_reg_2893 <= icmp_ln70_28_fu_2036_p2;
                icmp_ln70_29_reg_2898 <= icmp_ln70_29_fu_2045_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001))) then
                gmem_addr_1_read_reg_2604 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                gmem_addr_2_read_reg_2620 <= gmem_RDATA;
                icmp_ln70_1_reg_2615 <= icmp_ln70_1_fu_1149_p2;
                icmp_ln70_reg_2610 <= icmp_ln70_fu_1140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                gmem_addr_3_read_reg_2636 <= gmem_RDATA;
                icmp_ln70_2_reg_2626 <= icmp_ln70_2_fu_1158_p2;
                icmp_ln70_3_reg_2631 <= icmp_ln70_3_fu_1167_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (icmp_ln21_fu_1272_p2 = ap_const_lv1_1))) then
                gmem_addr_5_reg_2746 <= sext_ln23_fu_1695_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then
                gmem_addr_6_read_reg_2752 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then
                gmem_addr_7_read_reg_2768 <= gmem_RDATA;
                icmp_ln70_8_reg_2758 <= icmp_ln70_8_fu_1709_p2;
                icmp_ln70_9_reg_2763 <= icmp_ln70_9_fu_1718_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln14_reg_2294 <= icmp_ln14_fu_664_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                icmp_ln21_reg_2663_pp0_iter1_reg <= icmp_ln21_reg_2663;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                icmp_ln28_reg_2914 <= icmp_ln28_fu_2126_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_reg_2298 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                indvars_iv_next77_mid1_reg_2450 <= indvars_iv_next77_mid1_fu_1034_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                indvars_iv_next77_reg_2439 <= indvars_iv_next77_fu_1020_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001))) then
                mul_ln14_1_reg_2558 <= grp_fu_1098_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then
                mul_ln14_2_reg_2466 <= grp_fu_1029_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_reg_2298 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then
                p_mid1134_reg_2502 <= grp_fu_1066_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_fu_664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                select_ln14_10_reg_2320 <= select_ln14_10_fu_696_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                select_ln14_6_reg_2460 <= select_ln14_6_fu_1048_p3;
            end if;
        end if;
    end process;
    sub_ln14_1_cast_reg_2242(0) <= '0';
    zext_ln14_2_reg_2482(32) <= '0';
    zext_ln16_1_reg_2532(61 downto 32) <= "000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, icmp_ln14_reg_2294, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage11, ap_enable_reg_pp0_iter2, ap_block_pp0_stage7_subdone, ap_block_pp0_stage19_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((not(((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone))) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln14_10_fu_766_p2 <= std_logic_vector(unsigned(add_ln14_9_fu_761_p2) + unsigned(sext_ln14_3_reg_2236));
    add_ln14_11_fu_814_p2 <= std_logic_vector(unsigned(sext_ln16_mid2_v_v_v_v_fu_807_p3) + unsigned(img_in_read_reg_2183));
    add_ln14_12_fu_840_p2 <= std_logic_vector(unsigned(sext_ln16_1_mid2_v_v_v_v_fu_833_p3) + unsigned(empty_reg_2247));
    add_ln14_13_fu_771_p2 <= std_logic_vector(unsigned(mul_ln14_4_reg_2347) + unsigned(ap_const_lv62_6));
    add_ln14_14_fu_776_p2 <= std_logic_vector(unsigned(add_ln14_13_fu_771_p2) + unsigned(sext_ln14_3_reg_2236));
    add_ln14_15_fu_866_p2 <= std_logic_vector(unsigned(sext_ln16_2_mid2_v_v_v_v_fu_859_p3) + unsigned(img_in_read_reg_2183));
    add_ln14_16_fu_781_p2 <= std_logic_vector(unsigned(add_ln14_9_fu_761_p2) + unsigned(sub_ln14_1_cast_reg_2242));
    add_ln14_17_fu_892_p2 <= std_logic_vector(unsigned(sext_ln16_3_mid2_v_v_v_v_fu_885_p3) + unsigned(img_in_read_reg_2183));
    add_ln14_18_fu_712_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_phi_fu_441_p4) + unsigned(select_ln14_11_fu_704_p3));
    add_ln14_19_fu_918_p2 <= std_logic_vector(unsigned(sext_ln16_4_mid2_v_v_v_v_fu_911_p3) + unsigned(img_in_read_reg_2183));
    add_ln14_1_fu_488_p2 <= std_logic_vector(unsigned(rows) + unsigned(ap_const_lv32_FFFFFFFD));
    add_ln14_20_fu_690_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_phi_fu_441_p4) + unsigned(ap_const_lv32_1));
    add_ln14_2_fu_510_p2 <= std_logic_vector(unsigned(rows) + unsigned(ap_const_lv32_FFFFFFFA));
    add_ln14_3_fu_540_p0 <= cols;
    add_ln14_3_fu_540_p2 <= std_logic_vector(signed(add_ln14_3_fu_540_p0) + signed(ap_const_lv32_FFFFFFFA));
    add_ln14_4_fu_1054_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_425) + unsigned(ap_const_lv64_1));
    add_ln14_5_fu_733_p2 <= std_logic_vector(unsigned(y_reg_448) + unsigned(select_ln14_5_fu_726_p3));
    add_ln14_6_fu_1077_p2 <= std_logic_vector(unsigned(zext_ln14_2_reg_2482) + unsigned(ap_const_lv33_3));
    add_ln14_7_fu_801_p2 <= std_logic_vector(unsigned(y_reg_448) + unsigned(select_ln14_7_fu_794_p3));
    add_ln14_8_fu_1071_p2 <= std_logic_vector(unsigned(zext_ln14_2_fu_1060_p1) + unsigned(ap_const_lv33_2));
    add_ln14_9_fu_761_p2 <= std_logic_vector(unsigned(mul_ln14_4_reg_2347) + unsigned(ap_const_lv62_3));
    add_ln14_fu_482_p0 <= cols;
    add_ln14_fu_482_p2 <= std_logic_vector(signed(add_ln14_fu_482_p0) + signed(ap_const_lv32_FFFFFFFD));
    add_ln16_1_fu_1127_p2 <= std_logic_vector(unsigned(select_ln14_2_reg_2308) + unsigned(ap_const_lv32_1));
    add_ln16_fu_1122_p2 <= std_logic_vector(unsigned(select_ln14_3_reg_2314) + unsigned(ap_const_lv32_1));
    add_ln23_fu_1680_p2 <= std_logic_vector(unsigned(shl_ln1_fu_1673_p3) + unsigned(img_out_read_reg_2141));
    add_ln27_10_fu_2110_p2 <= std_logic_vector(unsigned(add_ln27_9_fu_2104_p2) + unsigned(zext_ln27_5_fu_2095_p1));
    add_ln27_1_fu_1792_p2 <= std_logic_vector(unsigned(zext_ln27_1_fu_1789_p1) + unsigned(count_pre_2_reg_2658));
    add_ln27_2_fu_1881_p2 <= std_logic_vector(unsigned(zext_ln56_fu_1848_p1) + unsigned(zext_ln57_fu_1851_p1));
    add_ln27_3_fu_1887_p2 <= std_logic_vector(unsigned(add_ln27_2_fu_1881_p2) + unsigned(zext_ln55_fu_1845_p1));
    add_ln27_4_fu_1897_p2 <= std_logic_vector(unsigned(zext_ln27_3_fu_1893_p1) + unsigned(zext_ln27_2_fu_1878_p1));
    add_ln27_5_fu_1978_p2 <= std_logic_vector(unsigned(zext_ln59_fu_1954_p1) + unsigned(zext_ln60_fu_1957_p1));
    add_ln27_6_fu_1984_p2 <= std_logic_vector(unsigned(add_ln27_5_fu_1978_p2) + unsigned(zext_ln58_fu_1951_p1));
    add_ln27_7_fu_2026_p2 <= std_logic_vector(unsigned(zext_ln61_fu_1994_p1) + unsigned(zext_ln62_fu_2022_p1));
    add_ln27_8_fu_2086_p2 <= std_logic_vector(unsigned(zext_ln63_fu_2054_p1) + unsigned(zext_ln27_fu_2082_p1));
    add_ln27_9_fu_2104_p2 <= std_logic_vector(unsigned(zext_ln27_7_fu_2101_p1) + unsigned(zext_ln27_6_fu_2098_p1));
    add_ln27_fu_1759_p2 <= std_logic_vector(unsigned(zext_ln52_fu_1727_p1) + unsigned(zext_ln54_fu_1755_p1));
    add_ln39_1_fu_940_p2 <= std_logic_vector(unsigned(zext_ln16_fu_937_p1) + unsigned(sext_ln14_6_fu_829_p1));
    add_ln39_fu_1116_p2 <= std_logic_vector(unsigned(zext_ln16_1_fu_1113_p1) + unsigned(select_ln14_4_fu_1090_p3));
    add_ln40_fu_956_p2 <= std_logic_vector(unsigned(zext_ln16_fu_937_p1) + unsigned(sext_ln14_7_fu_855_p1));
    add_ln41_fu_972_p2 <= std_logic_vector(unsigned(zext_ln16_fu_937_p1) + unsigned(sext_ln14_8_fu_881_p1));
    add_ln42_fu_988_p2 <= std_logic_vector(unsigned(zext_ln16_fu_937_p1) + unsigned(sext_ln14_9_fu_907_p1));
    add_ln43_1_fu_1208_p2 <= std_logic_vector(unsigned(zext_ln40_fu_1176_p1) + unsigned(zext_ln43_fu_1204_p1));
    add_ln43_2_fu_1250_p2 <= std_logic_vector(unsigned(zext_ln42_fu_1218_p1) + unsigned(zext_ln43_1_fu_1246_p1));
    add_ln43_fu_1004_p2 <= std_logic_vector(unsigned(zext_ln16_fu_937_p1) + unsigned(sext_ln14_10_fu_933_p1));
    add_ln52_1_fu_1286_p2 <= std_logic_vector(unsigned(shl_ln2_fu_1278_p3) + unsigned(add_ln52_reg_2254));
    add_ln52_2_fu_1256_p2 <= std_logic_vector(unsigned(zext_ln16_1_reg_2532) + unsigned(mul_ln14_reg_2394));
    add_ln52_fu_630_p2 <= std_logic_vector(unsigned(img_in_read_reg_2183) + unsigned(ap_const_lv64_4));
    add_ln53_1_fu_1311_p2 <= std_logic_vector(unsigned(zext_ln16_1_reg_2532) + unsigned(mul_ln14_2_reg_2466));
    add_ln53_2_fu_1323_p2 <= std_logic_vector(unsigned(shl_ln3_fu_1315_p3) + unsigned(add_ln53_reg_2260));
    add_ln53_fu_635_p2 <= std_logic_vector(unsigned(img_in_read_reg_2183) + unsigned(ap_const_lv64_8));
    add_ln54_1_fu_1360_p2 <= std_logic_vector(unsigned(shl_ln4_fu_1352_p3) + unsigned(empty_reg_2247));
    add_ln54_fu_1348_p2 <= std_logic_vector(unsigned(zext_ln16_1_reg_2532) + unsigned(select_ln14_8_reg_2517));
    add_ln55_1_fu_1397_p2 <= std_logic_vector(unsigned(shl_ln5_fu_1389_p3) + unsigned(empty_reg_2247));
    add_ln55_fu_1385_p2 <= std_logic_vector(unsigned(zext_ln16_1_reg_2532) + unsigned(select_ln14_9_reg_2522));
    add_ln56_1_fu_1434_p2 <= std_logic_vector(unsigned(shl_ln6_fu_1426_p3) + unsigned(add_ln53_reg_2260));
    add_ln56_fu_1422_p2 <= std_logic_vector(unsigned(zext_ln16_1_reg_2532) + unsigned(mul_ln14_3_reg_2527));
    add_ln57_1_fu_1132_p2 <= std_logic_vector(unsigned(zext_ln16_1_reg_2532) + unsigned(mul_ln14_1_reg_2558));
    add_ln57_fu_1466_p2 <= std_logic_vector(unsigned(shl_ln7_fu_1459_p3) + unsigned(add_ln52_reg_2254));
    add_ln58_1_fu_1491_p2 <= std_logic_vector(unsigned(shl_ln7_fu_1459_p3) + unsigned(add_ln58_reg_2266));
    add_ln58_fu_640_p2 <= std_logic_vector(unsigned(img_in_read_reg_2183) + unsigned(ap_const_lv64_FFFFFFFFFFFFFFFC));
    add_ln59_1_fu_1516_p2 <= std_logic_vector(unsigned(shl_ln6_fu_1426_p3) + unsigned(add_ln59_reg_2272));
    add_ln59_fu_645_p2 <= std_logic_vector(unsigned(img_in_read_reg_2183) + unsigned(ap_const_lv64_FFFFFFFFFFFFFFF8));
    add_ln60_1_fu_1541_p2 <= std_logic_vector(unsigned(shl_ln5_fu_1389_p3) + unsigned(add_ln60_reg_2278));
    add_ln60_fu_650_p2 <= std_logic_vector(unsigned(img_in_read_reg_2183) + unsigned(ap_const_lv64_FFFFFFFFFFFFFFF4));
    add_ln61_fu_1566_p2 <= std_logic_vector(unsigned(shl_ln4_fu_1352_p3) + unsigned(add_ln60_reg_2278));
    add_ln62_fu_1591_p2 <= std_logic_vector(unsigned(shl_ln3_fu_1315_p3) + unsigned(add_ln59_reg_2272));
    add_ln63_fu_1616_p2 <= std_logic_vector(unsigned(shl_ln2_fu_1278_p3) + unsigned(add_ln58_reg_2266));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(22);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(12);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state56 <= ap_CS_fsm(23);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(icmp_ln21_reg_2663_pp0_iter1_reg, ap_enable_reg_pp0_iter2, gmem_RVALID)
    begin
                ap_block_pp0_stage0_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln21_reg_2663_pp0_iter1_reg, ap_enable_reg_pp0_iter2, gmem_RVALID, ap_block_state24_io)
    begin
                ap_block_pp0_stage0_11001 <= (((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_1 = ap_block_state24_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln21_reg_2663_pp0_iter1_reg, ap_enable_reg_pp0_iter2, gmem_RVALID, ap_block_state24_io)
    begin
                ap_block_pp0_stage0_subdone <= (((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_1 = ap_block_state24_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_11001_assign_proc : process(icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, gmem_RVALID, gmem_BVALID, ap_block_state34_io, ap_predicate_op572_writeresp_state54)
    begin
                ap_block_pp0_stage10_11001 <= (((ap_predicate_op572_writeresp_state54 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state34_io) or ((gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage10_subdone_assign_proc : process(icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, gmem_RVALID, gmem_BVALID, ap_block_state34_io, ap_predicate_op572_writeresp_state54)
    begin
                ap_block_pp0_stage10_subdone <= (((ap_predicate_op572_writeresp_state54 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state34_io) or ((gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0)))));
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_11001_assign_proc : process(icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, gmem_RVALID, gmem_BVALID, ap_block_state35_io, ap_predicate_op575_writeresp_state55)
    begin
                ap_block_pp0_stage11_11001 <= (((ap_predicate_op575_writeresp_state55 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state35_io) or ((gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage11_subdone_assign_proc : process(icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, gmem_RVALID, gmem_BVALID, ap_block_state35_io, ap_predicate_op575_writeresp_state55)
    begin
                ap_block_pp0_stage11_subdone <= (((ap_predicate_op575_writeresp_state55 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state35_io) or ((gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0)))));
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_11001_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln14_reg_2294, ap_enable_reg_pp0_iter1, gmem_RVALID, ap_block_state36_io)
    begin
                ap_block_pp0_stage12_11001 <= (((ap_const_boolean_1 = ap_block_state36_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage12_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln14_reg_2294, ap_enable_reg_pp0_iter1, gmem_RVALID, ap_block_state36_io)
    begin
                ap_block_pp0_stage12_subdone <= (((ap_const_boolean_1 = ap_block_state36_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_11001_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln14_reg_2294, ap_enable_reg_pp0_iter1, gmem_RVALID, ap_block_state37_io)
    begin
                ap_block_pp0_stage13_11001 <= (((ap_const_boolean_1 = ap_block_state37_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage13_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln14_reg_2294, ap_enable_reg_pp0_iter1, gmem_RVALID, ap_block_state37_io)
    begin
                ap_block_pp0_stage13_subdone <= (((ap_const_boolean_1 = ap_block_state37_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_11001_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln14_reg_2294, ap_enable_reg_pp0_iter1, gmem_RVALID, ap_block_state38_io)
    begin
                ap_block_pp0_stage14_11001 <= (((ap_const_boolean_1 = ap_block_state38_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage14_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln14_reg_2294, ap_enable_reg_pp0_iter1, gmem_RVALID, ap_block_state38_io)
    begin
                ap_block_pp0_stage14_subdone <= (((ap_const_boolean_1 = ap_block_state38_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_11001_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln14_reg_2294, ap_enable_reg_pp0_iter1, gmem_RVALID, ap_block_state39_io)
    begin
                ap_block_pp0_stage15_11001 <= (((ap_const_boolean_1 = ap_block_state39_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage15_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln14_reg_2294, ap_enable_reg_pp0_iter1, gmem_RVALID, ap_block_state39_io)
    begin
                ap_block_pp0_stage15_subdone <= (((ap_const_boolean_1 = ap_block_state39_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage16_11001_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln14_reg_2294, gmem_RVALID)
    begin
                ap_block_pp0_stage16_11001 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage16_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln14_reg_2294, gmem_RVALID)
    begin
                ap_block_pp0_stage16_subdone <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage17_11001_assign_proc : process(icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, gmem_RVALID)
    begin
                ap_block_pp0_stage17_11001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage17_subdone_assign_proc : process(icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, gmem_RVALID)
    begin
                ap_block_pp0_stage17_subdone <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;

        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage18_11001_assign_proc : process(icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, gmem_RVALID)
    begin
                ap_block_pp0_stage18_11001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage18_subdone_assign_proc : process(icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, gmem_RVALID)
    begin
                ap_block_pp0_stage18_subdone <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;

        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage19_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, icmp_ln21_reg_2663_pp0_iter1_reg, gmem_RVALID, ap_block_state23_io)
    begin
                ap_block_pp0_stage19_11001 <= (((gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state23_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage19_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, icmp_ln21_reg_2663_pp0_iter1_reg, gmem_RVALID, ap_block_state23_io)
    begin
                ap_block_pp0_stage19_subdone <= (((gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state23_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln21_reg_2663_pp0_iter1_reg, ap_enable_reg_pp0_iter2, gmem_RVALID, ap_block_state25_io)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_const_boolean_1 = ap_block_state25_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln21_reg_2663_pp0_iter1_reg, ap_enable_reg_pp0_iter2, gmem_RVALID, ap_block_state25_io)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_const_boolean_1 = ap_block_state25_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln21_reg_2663_pp0_iter1_reg, ap_enable_reg_pp0_iter2, gmem_RVALID, ap_block_state26_io)
    begin
                ap_block_pp0_stage2_11001 <= (((ap_const_boolean_1 = ap_block_state26_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln21_reg_2663_pp0_iter1_reg, ap_enable_reg_pp0_iter2, gmem_RVALID, ap_block_state26_io)
    begin
                ap_block_pp0_stage2_subdone <= (((ap_const_boolean_1 = ap_block_state26_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state27_io)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_const_boolean_1 = ap_block_state27_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state27_io)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_const_boolean_1 = ap_block_state27_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state28_io)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_const_boolean_1 = ap_block_state28_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state28_io)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_const_boolean_1 = ap_block_state28_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_assign_proc : process(icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, gmem_BVALID)
    begin
                ap_block_pp0_stage5_01001 <= ((gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_1));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, gmem_BVALID, ap_block_state9_io, ap_block_state49_io)
    begin
                ap_block_pp0_stage5_11001 <= (((ap_const_boolean_1 = ap_block_state49_io) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_1)) or ((ap_const_boolean_1 = ap_block_state9_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, gmem_BVALID, ap_block_state9_io, ap_block_state49_io)
    begin
                ap_block_pp0_stage5_subdone <= (((ap_const_boolean_1 = ap_block_state49_io) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((gmem_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_1)) or ((ap_const_boolean_1 = ap_block_state9_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_01001_assign_proc : process(icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, gmem_RVALID)
    begin
                ap_block_pp0_stage6_01001 <= ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, gmem_RVALID, ap_block_state10_io, ap_block_state50_io)
    begin
                ap_block_pp0_stage6_11001 <= (((ap_const_boolean_1 = ap_block_state50_io) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state10_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, gmem_RVALID, ap_block_state10_io, ap_block_state50_io)
    begin
                ap_block_pp0_stage6_subdone <= (((ap_const_boolean_1 = ap_block_state50_io) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state10_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, gmem_RVALID, ap_block_state11_io)
    begin
                ap_block_pp0_stage7_11001 <= (((ap_const_boolean_1 = ap_block_state11_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, gmem_RVALID, ap_block_state11_io)
    begin
                ap_block_pp0_stage7_subdone <= (((ap_const_boolean_1 = ap_block_state11_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, gmem_RVALID, ap_block_state12_io)
    begin
                ap_block_pp0_stage8_11001 <= (((ap_const_boolean_1 = ap_block_state12_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, gmem_RVALID, ap_block_state12_io)
    begin
                ap_block_pp0_stage8_subdone <= (((ap_const_boolean_1 = ap_block_state12_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, gmem_RVALID, ap_block_state13_io)
    begin
                ap_block_pp0_stage9_11001 <= (((ap_const_boolean_1 = ap_block_state13_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, gmem_RVALID, ap_block_state13_io)
    begin
                ap_block_pp0_stage9_subdone <= (((ap_const_boolean_1 = ap_block_state13_io) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0)));
    end process;


    ap_block_state10_io_assign_proc : process(icmp_ln14_reg_2294, gmem_ARREADY)
    begin
                ap_block_state10_io <= ((gmem_ARREADY = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0));
    end process;

        ap_block_state10_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_io_assign_proc : process(icmp_ln14_reg_2294, gmem_ARREADY)
    begin
                ap_block_state11_io <= ((gmem_ARREADY = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0));
    end process;

        ap_block_state11_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_io_assign_proc : process(icmp_ln14_reg_2294, gmem_ARREADY)
    begin
                ap_block_state12_io <= ((gmem_ARREADY = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0));
    end process;

        ap_block_state12_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_io_assign_proc : process(icmp_ln14_reg_2294, gmem_ARREADY)
    begin
                ap_block_state13_io <= ((gmem_ARREADY = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0));
    end process;

        ap_block_state13_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state16_pp0_stage12_iter0_assign_proc : process(icmp_ln14_reg_2294, gmem_RVALID)
    begin
                ap_block_state16_pp0_stage12_iter0 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0));
    end process;


    ap_block_state17_pp0_stage13_iter0_assign_proc : process(icmp_ln14_reg_2294, gmem_RVALID)
    begin
                ap_block_state17_pp0_stage13_iter0 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0));
    end process;


    ap_block_state18_pp0_stage14_iter0_assign_proc : process(icmp_ln14_reg_2294, gmem_RVALID)
    begin
                ap_block_state18_pp0_stage14_iter0 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0));
    end process;


    ap_block_state19_pp0_stage15_iter0_assign_proc : process(icmp_ln14_reg_2294, gmem_RVALID)
    begin
                ap_block_state19_pp0_stage15_iter0 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0));
    end process;


    ap_block_state20_pp0_stage16_iter0_assign_proc : process(icmp_ln14_reg_2294, gmem_RVALID)
    begin
                ap_block_state20_pp0_stage16_iter0 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0));
    end process;

        ap_block_state21_pp0_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state23_io_assign_proc : process(gmem_AWREADY, gmem_ARREADY, ap_predicate_op364_readreq_state23, ap_predicate_op365_writereq_state23, ap_predicate_op366_writereq_state23)
    begin
                ap_block_state23_io <= (((gmem_ARREADY = ap_const_logic_0) and (ap_predicate_op364_readreq_state23 = ap_const_boolean_1)) or ((gmem_AWREADY = ap_const_logic_0) and (ap_predicate_op366_writereq_state23 = ap_const_boolean_1)) or ((gmem_AWREADY = ap_const_logic_0) and (ap_predicate_op365_writereq_state23 = ap_const_boolean_1)));
    end process;

        ap_block_state23_pp0_stage19_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state24_io_assign_proc : process(icmp_ln21_reg_2663, gmem_WREADY, gmem_ARREADY)
    begin
                ap_block_state24_io <= (((gmem_WREADY = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_1)) or ((gmem_ARREADY = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0)));
    end process;

        ap_block_state24_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state25_io_assign_proc : process(icmp_ln21_reg_2663, gmem_ARREADY)
    begin
                ap_block_state25_io <= ((gmem_ARREADY = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;

        ap_block_state25_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state26_io_assign_proc : process(icmp_ln21_reg_2663, gmem_ARREADY)
    begin
                ap_block_state26_io <= ((gmem_ARREADY = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;

        ap_block_state26_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state27_io_assign_proc : process(icmp_ln21_reg_2663, gmem_ARREADY)
    begin
                ap_block_state27_io <= ((gmem_ARREADY = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;

        ap_block_state27_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state28_io_assign_proc : process(icmp_ln21_reg_2663, gmem_ARREADY)
    begin
                ap_block_state28_io <= ((gmem_ARREADY = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;

        ap_block_state28_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state29_pp0_stage5_iter1_assign_proc : process(icmp_ln21_reg_2663, gmem_BVALID)
    begin
                ap_block_state29_pp0_stage5_iter1 <= ((gmem_BVALID = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_1));
    end process;


    ap_block_state30_pp0_stage6_iter1_assign_proc : process(icmp_ln21_reg_2663, gmem_RVALID)
    begin
                ap_block_state30_pp0_stage6_iter1 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;


    ap_block_state31_pp0_stage7_iter1_assign_proc : process(icmp_ln21_reg_2663, gmem_RVALID)
    begin
                ap_block_state31_pp0_stage7_iter1 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;


    ap_block_state32_pp0_stage8_iter1_assign_proc : process(icmp_ln21_reg_2663, gmem_RVALID)
    begin
                ap_block_state32_pp0_stage8_iter1 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;


    ap_block_state33_pp0_stage9_iter1_assign_proc : process(icmp_ln21_reg_2663, gmem_RVALID)
    begin
                ap_block_state33_pp0_stage9_iter1 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;


    ap_block_state34_io_assign_proc : process(icmp_ln21_reg_2663, gmem_ARREADY)
    begin
                ap_block_state34_io <= ((gmem_ARREADY = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;


    ap_block_state34_pp0_stage10_iter1_assign_proc : process(icmp_ln21_reg_2663, gmem_RVALID)
    begin
                ap_block_state34_pp0_stage10_iter1 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;


    ap_block_state35_io_assign_proc : process(icmp_ln21_reg_2663, gmem_ARREADY)
    begin
                ap_block_state35_io <= ((gmem_ARREADY = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;


    ap_block_state35_pp0_stage11_iter1_assign_proc : process(icmp_ln21_reg_2663, gmem_RVALID)
    begin
                ap_block_state35_pp0_stage11_iter1 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;


    ap_block_state36_io_assign_proc : process(icmp_ln21_reg_2663, gmem_ARREADY)
    begin
                ap_block_state36_io <= ((gmem_ARREADY = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;

        ap_block_state36_pp0_stage12_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state37_io_assign_proc : process(icmp_ln21_reg_2663, gmem_ARREADY)
    begin
                ap_block_state37_io <= ((gmem_ARREADY = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;

        ap_block_state37_pp0_stage13_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state38_io_assign_proc : process(icmp_ln21_reg_2663, gmem_ARREADY)
    begin
                ap_block_state38_io <= ((gmem_ARREADY = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;

        ap_block_state38_pp0_stage14_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state39_io_assign_proc : process(icmp_ln21_reg_2663, gmem_ARREADY)
    begin
                ap_block_state39_io <= ((gmem_ARREADY = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;

        ap_block_state39_pp0_stage15_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage16_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state41_pp0_stage17_iter1_assign_proc : process(icmp_ln21_reg_2663, gmem_RVALID)
    begin
                ap_block_state41_pp0_stage17_iter1 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;


    ap_block_state42_pp0_stage18_iter1_assign_proc : process(icmp_ln21_reg_2663, gmem_RVALID)
    begin
                ap_block_state42_pp0_stage18_iter1 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_2663 = ap_const_lv1_0));
    end process;


    ap_block_state43_pp0_stage19_iter1_assign_proc : process(icmp_ln21_reg_2663_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_state43_pp0_stage19_iter1 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state44_pp0_stage0_iter2_assign_proc : process(icmp_ln21_reg_2663_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_state44_pp0_stage0_iter2 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state45_pp0_stage1_iter2_assign_proc : process(icmp_ln21_reg_2663_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_state45_pp0_stage1_iter2 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state46_pp0_stage2_iter2_assign_proc : process(icmp_ln21_reg_2663_pp0_iter1_reg, gmem_RVALID)
    begin
                ap_block_state46_pp0_stage2_iter2 <= ((gmem_RVALID = ap_const_logic_0) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state47_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state49_io_assign_proc : process(gmem_WREADY, ap_predicate_op563_write_state49)
    begin
                ap_block_state49_io <= ((ap_predicate_op563_write_state49 = ap_const_boolean_1) and (gmem_WREADY = ap_const_logic_0));
    end process;

        ap_block_state49_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state50_io_assign_proc : process(gmem_WREADY, ap_predicate_op565_write_state50)
    begin
                ap_block_state50_io <= ((ap_predicate_op565_write_state50 = ap_const_boolean_1) and (gmem_WREADY = ap_const_logic_0));
    end process;

        ap_block_state50_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage8_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage9_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state54_pp0_stage10_iter2_assign_proc : process(gmem_BVALID, ap_predicate_op572_writeresp_state54)
    begin
                ap_block_state54_pp0_stage10_iter2 <= ((ap_predicate_op572_writeresp_state54 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0));
    end process;


    ap_block_state55_pp0_stage11_iter2_assign_proc : process(gmem_BVALID, ap_predicate_op575_writeresp_state55)
    begin
                ap_block_state55_pp0_stage11_iter2 <= ((ap_predicate_op575_writeresp_state55 = ap_const_boolean_1) and (gmem_BVALID = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_io_assign_proc : process(icmp_ln14_reg_2294, gmem_ARREADY)
    begin
                ap_block_state9_io <= ((gmem_ARREADY = ap_const_logic_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0));
    end process;

        ap_block_state9_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1264_assign_proc : process(ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter0, ap_block_pp0_stage19_11001)
    begin
                ap_condition_1264 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_pp0_exit_iter0_state11_assign_proc : process(icmp_ln14_reg_2294)
    begin
        if ((icmp_ln14_reg_2294 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state11 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_indvar93_phi_fu_464_p4_assign_proc : process(icmp_ln14_reg_2294, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, indvar93_reg_460, add_ln16_1_reg_2553)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_indvar93_phi_fu_464_p4 <= add_ln16_1_reg_2553;
        else 
            ap_phi_mux_indvar93_phi_fu_464_p4 <= indvar93_reg_460;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_429_p4_assign_proc : process(icmp_ln14_reg_2294, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, indvar_flatten_reg_425, add_ln14_4_reg_2471)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_indvar_flatten_phi_fu_429_p4 <= add_ln14_4_reg_2471;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_429_p4 <= indvar_flatten_reg_425;
        end if; 
    end process;


    ap_phi_mux_indvar_phi_fu_441_p4_assign_proc : process(icmp_ln14_reg_2294, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, indvar_reg_437, select_ln14_10_reg_2320)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_indvar_phi_fu_441_p4 <= select_ln14_10_reg_2320;
        else 
            ap_phi_mux_indvar_phi_fu_441_p4 <= indvar_reg_437;
        end if; 
    end process;


    ap_phi_mux_x_phi_fu_475_p4_assign_proc : process(icmp_ln14_reg_2294, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, x_reg_471, add_ln16_reg_2548)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_x_phi_fu_475_p4 <= add_ln16_reg_2548;
        else 
            ap_phi_mux_x_phi_fu_475_p4 <= x_reg_471;
        end if; 
    end process;


    ap_phi_mux_y_phi_fu_452_p4_assign_proc : process(icmp_ln14_reg_2294, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, y_reg_448, select_ln14_6_reg_2460)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_y_phi_fu_452_p4 <= select_ln14_6_reg_2460;
        else 
            ap_phi_mux_y_phi_fu_452_p4 <= y_reg_448;
        end if; 
    end process;


    ap_predicate_op364_readreq_state23_assign_proc : process(icmp_ln14_reg_2294, icmp_ln21_reg_2663)
    begin
                ap_predicate_op364_readreq_state23 <= ((icmp_ln21_reg_2663 = ap_const_lv1_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0));
    end process;


    ap_predicate_op365_writereq_state23_assign_proc : process(icmp_ln14_reg_2294, icmp_ln21_reg_2663)
    begin
                ap_predicate_op365_writereq_state23 <= ((icmp_ln21_reg_2663 = ap_const_lv1_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0));
    end process;


    ap_predicate_op366_writereq_state23_assign_proc : process(icmp_ln14_reg_2294, icmp_ln21_reg_2663)
    begin
                ap_predicate_op366_writereq_state23 <= ((icmp_ln21_reg_2663 = ap_const_lv1_1) and (icmp_ln14_reg_2294 = ap_const_lv1_0));
    end process;


    ap_predicate_op563_write_state49_assign_proc : process(icmp_ln21_reg_2663_pp0_iter1_reg, icmp_ln28_reg_2914)
    begin
                ap_predicate_op563_write_state49 <= ((icmp_ln28_reg_2914 = ap_const_lv1_0) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op565_write_state50_assign_proc : process(icmp_ln21_reg_2663_pp0_iter1_reg, icmp_ln28_reg_2914)
    begin
                ap_predicate_op565_write_state50 <= ((icmp_ln28_reg_2914 = ap_const_lv1_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op572_writeresp_state54_assign_proc : process(icmp_ln21_reg_2663_pp0_iter1_reg, icmp_ln28_reg_2914)
    begin
                ap_predicate_op572_writeresp_state54 <= ((icmp_ln28_reg_2914 = ap_const_lv1_0) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op575_writeresp_state55_assign_proc : process(icmp_ln21_reg_2663_pp0_iter1_reg, icmp_ln28_reg_2914)
    begin
                ap_predicate_op575_writeresp_state55 <= ((icmp_ln28_reg_2914 = ap_const_lv1_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    count_1_fu_2120_p2 <= std_logic_vector(unsigned(zext_ln27_8_fu_2116_p1) + unsigned(zext_ln27_4_fu_2092_p1));
    count_for_fu_1723_p2 <= (icmp_ln70_9_reg_2763 or icmp_ln70_8_reg_2758);
    count_pre_2_fu_1266_p2 <= std_logic_vector(unsigned(zext_ln43_3_fu_1263_p1) + unsigned(zext_ln43_2_fu_1260_p1));
    count_pre_fu_1172_p2 <= (icmp_ln70_reg_2610 or icmp_ln70_1_reg_2615);
    empty_21_fu_747_p2 <= std_logic_vector(unsigned(y_reg_448) + unsigned(ap_const_lv32_FFFFFFFF));
    empty_24_fu_1648_p2 <= std_logic_vector(unsigned(tmp_fu_1641_p3) + unsigned(img_out_read_reg_2141));
    empty_fu_625_p2 <= std_logic_vector(unsigned(img_in_read_reg_2183) + unsigned(ap_const_lv64_C));

    gmem_ARADDR_assign_proc : process(ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter0, icmp_ln14_reg_2294, icmp_ln21_reg_2663, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, gmem_addr_reg_2404, gmem_addr_1_reg_2410, gmem_addr_2_reg_2416, gmem_addr_3_reg_2422, gmem_addr_4_reg_2428, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, gmem_addr_6_reg_2667, gmem_addr_7_reg_2673, gmem_addr_8_reg_2679, gmem_addr_9_reg_2685, gmem_addr_10_reg_2691, gmem_addr_11_reg_2697, gmem_addr_12_reg_2703, gmem_addr_13_reg_2709, gmem_addr_14_reg_2715, gmem_addr_15_reg_2721, gmem_addr_16_reg_2727, gmem_addr_17_reg_2733, ap_predicate_op364_readreq_state23, ap_block_pp0_stage19_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
            gmem_ARADDR <= gmem_addr_17_reg_2733;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then 
            gmem_ARADDR <= gmem_addr_16_reg_2727;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001))) then 
            gmem_ARADDR <= gmem_addr_15_reg_2721;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001))) then 
            gmem_ARADDR <= gmem_addr_14_reg_2715;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001))) then 
            gmem_ARADDR <= gmem_addr_13_reg_2709;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001))) then 
            gmem_ARADDR <= gmem_addr_12_reg_2703;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then 
            gmem_ARADDR <= gmem_addr_11_reg_2697;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            gmem_ARADDR <= gmem_addr_10_reg_2691;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            gmem_ARADDR <= gmem_addr_9_reg_2685;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            gmem_ARADDR <= gmem_addr_8_reg_2679;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            gmem_ARADDR <= gmem_addr_7_reg_2673;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_predicate_op364_readreq_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            gmem_ARADDR <= gmem_addr_6_reg_2667;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            gmem_ARADDR <= gmem_addr_4_reg_2428;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            gmem_ARADDR <= gmem_addr_3_reg_2422;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            gmem_ARADDR <= gmem_addr_2_reg_2416;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            gmem_ARADDR <= gmem_addr_1_reg_2410;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            gmem_ARADDR <= gmem_addr_reg_2404;
        else 
            gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter0, icmp_ln14_reg_2294, icmp_ln21_reg_2663, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_predicate_op364_readreq_state23, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_predicate_op364_readreq_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            gmem_ARVALID <= ap_const_logic_1;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_AWADDR_assign_proc : process(gmem_addr_18_reg_2739, gmem_addr_5_reg_2746, ap_predicate_op365_writereq_state23, ap_predicate_op366_writereq_state23, ap_condition_1264)
    begin
        if ((ap_const_boolean_1 = ap_condition_1264)) then
            if ((ap_predicate_op366_writereq_state23 = ap_const_boolean_1)) then 
                gmem_AWADDR <= gmem_addr_5_reg_2746;
            elsif ((ap_predicate_op365_writereq_state23 = ap_const_boolean_1)) then 
                gmem_AWADDR <= gmem_addr_18_reg_2739;
            else 
                gmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            gmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWVALID_assign_proc : process(ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter0, ap_predicate_op365_writereq_state23, ap_predicate_op366_writereq_state23, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_predicate_op366_writereq_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_predicate_op365_writereq_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            gmem_AWVALID <= ap_const_logic_1;
        else 
            gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_BREADY_assign_proc : process(icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_enable_reg_pp0_iter2, ap_block_pp0_stage5_11001, ap_predicate_op572_writeresp_state54, ap_block_pp0_stage10_11001, ap_predicate_op575_writeresp_state55, ap_block_pp0_stage11_11001)
    begin
        if ((((ap_predicate_op575_writeresp_state55 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_predicate_op572_writeresp_state54 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)))) then 
            gmem_BREADY <= ap_const_logic_1;
        else 
            gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter0, icmp_ln14_reg_2294, icmp_ln21_reg_2663, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage12, icmp_ln21_reg_2663_pp0_iter1_reg, ap_CS_fsm_pp0_stage13, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)))) then 
            gmem_RREADY <= ap_const_logic_1;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_WDATA_assign_proc : process(icmp_ln21_reg_2663, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_enable_reg_pp0_iter2, ap_predicate_op563_write_state49, ap_predicate_op565_write_state50, ap_block_pp0_stage0_01001, ap_block_pp0_stage5_01001, ap_block_pp0_stage6_01001)
    begin
        if (((ap_predicate_op565_write_state50 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_01001))) then 
            gmem_WDATA <= ap_const_lv32_FF;
        elsif ((((ap_predicate_op563_write_state49 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            gmem_WDATA <= ap_const_lv32_0;
        else 
            gmem_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_WVALID_assign_proc : process(icmp_ln21_reg_2663, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_predicate_op563_write_state49, ap_block_pp0_stage5_11001, ap_predicate_op565_write_state50, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_predicate_op565_write_state50 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_predicate_op563_write_state49 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            gmem_WVALID <= ap_const_logic_1;
        else 
            gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter0, ap_block_pp0_stage19, icmp_ln14_reg_2294, icmp_ln21_reg_2663, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter0, ap_block_pp0_stage19, icmp_ln14_reg_2294, icmp_ln21_reg_2663)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (icmp_ln21_reg_2663 = ap_const_lv1_1) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(m_axi_gmem_BVALID, icmp_ln21_reg_2663, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, icmp_ln21_reg_2663_pp0_iter1_reg, ap_enable_reg_pp0_iter2, icmp_ln28_reg_2914)
    begin
        if ((((icmp_ln28_reg_2914 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((icmp_ln28_reg_2914 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)))) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(m_axi_gmem_RVALID, ap_CS_fsm_pp0_stage19, ap_enable_reg_pp0_iter0, ap_block_pp0_stage19, icmp_ln14_reg_2294, icmp_ln21_reg_2663, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, icmp_ln21_reg_2663_pp0_iter1_reg, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (icmp_ln14_reg_2294 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage17)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            gmem_blk_n_R <= m_axi_gmem_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_W_assign_proc : process(m_axi_gmem_WREADY, icmp_ln21_reg_2663, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, icmp_ln21_reg_2663_pp0_iter1_reg, ap_enable_reg_pp0_iter2, icmp_ln28_reg_2914)
    begin
        if ((((icmp_ln28_reg_2914 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((icmp_ln28_reg_2914 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln21_reg_2663_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln21_reg_2663 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            gmem_blk_n_W <= m_axi_gmem_WREADY;
        else 
            gmem_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1029_ce_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)))) then 
            grp_fu_1029_ce <= ap_const_logic_1;
        else 
            grp_fu_1029_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1029_p0 <= grp_fu_1029_p00(32 - 1 downto 0);
    grp_fu_1029_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln14_7_reg_2399),62));
    grp_fu_1029_p1 <= sext_ln14_reg_2222(32 - 1 downto 0);

    grp_fu_1043_ce_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)))) then 
            grp_fu_1043_ce <= ap_const_logic_1;
        else 
            grp_fu_1043_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1043_p0 <= grp_fu_1043_p00(32 - 1 downto 0);
    grp_fu_1043_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv_next77_reg_2439),62));
    grp_fu_1043_p1 <= sext_ln14_reg_2222(32 - 1 downto 0);

    grp_fu_1066_ce_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)))) then 
            grp_fu_1066_ce <= ap_const_logic_1;
        else 
            grp_fu_1066_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1066_p0 <= grp_fu_1066_p00(32 - 1 downto 0);
    grp_fu_1066_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv_next77_mid1_reg_2450),62));
    grp_fu_1066_p1 <= sext_ln14_reg_2222(32 - 1 downto 0);

    grp_fu_1085_ce_assign_proc : process(ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)))) then 
            grp_fu_1085_ce <= ap_const_logic_1;
        else 
            grp_fu_1085_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1085_p0 <= grp_fu_1085_p00(33 - 1 downto 0);
    grp_fu_1085_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln14_8_reg_2492),62));
    grp_fu_1085_p1 <= sext_ln14_reg_2222(32 - 1 downto 0);

    grp_fu_1098_ce_assign_proc : process(ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            grp_fu_1098_ce <= ap_const_logic_1;
        else 
            grp_fu_1098_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1098_p0 <= grp_fu_1098_p00(33 - 1 downto 0);
    grp_fu_1098_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln14_6_reg_2497),62));
    grp_fu_1098_p1 <= sext_ln14_reg_2222(32 - 1 downto 0);
    grp_fu_560_p0 <= grp_fu_560_p00(32 - 1 downto 0);
    grp_fu_560_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_reg_2202),64));
    grp_fu_560_p1 <= grp_fu_560_p10(32 - 1 downto 0);
    grp_fu_560_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_1_reg_2207),64));

    grp_fu_659_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_659_ce <= ap_const_logic_1;
        else 
            grp_fu_659_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_659_p0 <= grp_fu_659_p00(32 - 1 downto 0);
    grp_fu_659_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_y_phi_fu_452_p4),62));
    grp_fu_659_p1 <= sext_ln14_reg_2222(32 - 1 downto 0);

    grp_fu_721_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_fu_721_ce <= ap_const_logic_1;
        else 
            grp_fu_721_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_721_p0 <= grp_fu_721_p00(32 - 1 downto 0);
    grp_fu_721_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_10_reg_2320),62));
    grp_fu_721_p1 <= sext_ln14_reg_2222(32 - 1 downto 0);

    grp_fu_742_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            grp_fu_742_ce <= ap_const_logic_1;
        else 
            grp_fu_742_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_742_p0 <= grp_fu_742_p00(32 - 1 downto 0);
    grp_fu_742_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln14_18_reg_2326),62));
    grp_fu_742_p1 <= sext_ln14_reg_2222(32 - 1 downto 0);

    grp_fu_756_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            grp_fu_756_ce <= ap_const_logic_1;
        else 
            grp_fu_756_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_756_p0 <= grp_fu_756_p00(32 - 1 downto 0);
    grp_fu_756_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln14_5_reg_2342),62));
    grp_fu_756_p1 <= sext_ln14_reg_2222(32 - 1 downto 0);

    grp_fu_789_ce_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)))) then 
            grp_fu_789_ce <= ap_const_logic_1;
        else 
            grp_fu_789_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_789_p0 <= grp_fu_789_p00(32 - 1 downto 0);
    grp_fu_789_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_21_reg_2359),62));
    grp_fu_789_p1 <= sext_ln14_reg_2222(32 - 1 downto 0);
    icmp169_fu_534_p2 <= "0" when (tmp_2_fu_524_p4 = ap_const_lv30_0) else "1";
    icmp_fu_504_p2 <= "0" when (tmp_1_fu_494_p4 = ap_const_lv30_0) else "1";
    icmp_ln14_fu_664_p2 <= "1" when (ap_phi_mux_indvar_flatten_phi_fu_429_p4 = bound_reg_2284) else "0";
    icmp_ln16_fu_669_p2 <= "1" when (unsigned(ap_phi_mux_x_phi_fu_475_p4) < unsigned(add_ln14_reg_2197)) else "0";
    icmp_ln21_fu_1272_p2 <= "1" when (unsigned(count_pre_2_fu_1266_p2) < unsigned(ap_const_lv3_3)) else "0";
    icmp_ln28_fu_2126_p2 <= "1" when (unsigned(count_1_fu_2120_p2) > unsigned(ap_const_lv5_B)) else "0";
    icmp_ln70_10_fu_1735_p2 <= "1" when (signed(sub_ln70_10_fu_1731_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_11_fu_1744_p2 <= "1" when (signed(sub_ln70_11_fu_1740_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_12_fu_1769_p2 <= "1" when (signed(sub_ln70_12_fu_1765_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_13_fu_1778_p2 <= "1" when (signed(sub_ln70_13_fu_1774_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_14_fu_1801_p2 <= "1" when (signed(sub_ln70_14_fu_1797_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_15_fu_1810_p2 <= "1" when (signed(sub_ln70_15_fu_1806_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_16_fu_1825_p2 <= "1" when (signed(sub_ln70_16_fu_1821_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_17_fu_1834_p2 <= "1" when (signed(sub_ln70_17_fu_1830_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_18_fu_1858_p2 <= "1" when (signed(sub_ln70_18_fu_1854_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_19_fu_1867_p2 <= "1" when (signed(sub_ln70_19_fu_1863_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_1_fu_1149_p2 <= "1" when (signed(sub_ln70_1_fu_1145_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_20_fu_1907_p2 <= "1" when (signed(sub_ln70_20_fu_1903_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_21_fu_1916_p2 <= "1" when (signed(sub_ln70_21_fu_1912_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_22_fu_1931_p2 <= "1" when (signed(sub_ln70_22_fu_1927_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_23_fu_1940_p2 <= "1" when (signed(sub_ln70_23_fu_1936_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_24_fu_1964_p2 <= "1" when (signed(sub_ln70_24_fu_1960_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_25_fu_1973_p2 <= "1" when (signed(sub_ln70_25_fu_1969_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_26_fu_2002_p2 <= "1" when (signed(sub_ln70_26_fu_1998_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_27_fu_2011_p2 <= "1" when (signed(sub_ln70_27_fu_2007_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_28_fu_2036_p2 <= "1" when (signed(sub_ln70_28_fu_2032_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_29_fu_2045_p2 <= "1" when (signed(sub_ln70_29_fu_2041_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_2_fu_1158_p2 <= "1" when (signed(sub_ln70_2_fu_1154_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_30_fu_2062_p2 <= "1" when (signed(sub_ln70_30_fu_2058_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_31_fu_2071_p2 <= "1" when (signed(sub_ln70_31_fu_2067_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_3_fu_1167_p2 <= "1" when (signed(sub_ln70_3_fu_1163_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_4_fu_1184_p2 <= "1" when (signed(sub_ln70_4_fu_1180_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_5_fu_1193_p2 <= "1" when (signed(sub_ln70_5_fu_1189_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_6_fu_1226_p2 <= "1" when (signed(sub_ln70_6_fu_1222_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_7_fu_1235_p2 <= "1" when (signed(sub_ln70_7_fu_1231_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_8_fu_1709_p2 <= "1" when (signed(sub_ln70_8_fu_1705_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_9_fu_1718_p2 <= "1" when (signed(sub_ln70_9_fu_1714_p2) > signed(threshold_read_reg_2147)) else "0";
    icmp_ln70_fu_1140_p2 <= "1" when (signed(sub_ln70_fu_1136_p2) > signed(threshold_read_reg_2147)) else "0";
    indvars_iv_next77_fu_1020_p2 <= std_logic_vector(unsigned(y_reg_448) + unsigned(ap_const_lv32_1));
    indvars_iv_next77_mid1_fu_1034_p2 <= std_logic_vector(unsigned(y_reg_448) + unsigned(ap_const_lv32_2));
    or_ln70_10_fu_1945_p2 <= (icmp_ln70_23_fu_1940_p2 or icmp_ln70_22_fu_1931_p2);
    or_ln70_11_fu_1990_p2 <= (icmp_ln70_25_reg_2866 or icmp_ln70_24_reg_2861);
    or_ln70_12_fu_2016_p2 <= (icmp_ln70_27_fu_2011_p2 or icmp_ln70_26_fu_2002_p2);
    or_ln70_13_fu_2050_p2 <= (icmp_ln70_29_reg_2898 or icmp_ln70_28_reg_2893);
    or_ln70_14_fu_2076_p2 <= (icmp_ln70_31_fu_2071_p2 or icmp_ln70_30_fu_2062_p2);
    or_ln70_1_fu_1198_p2 <= (icmp_ln70_5_fu_1193_p2 or icmp_ln70_4_fu_1184_p2);
    or_ln70_2_fu_1240_p2 <= (icmp_ln70_7_fu_1235_p2 or icmp_ln70_6_fu_1226_p2);
    or_ln70_4_fu_1749_p2 <= (icmp_ln70_11_fu_1744_p2 or icmp_ln70_10_fu_1735_p2);
    or_ln70_5_fu_1783_p2 <= (icmp_ln70_13_fu_1778_p2 or icmp_ln70_12_fu_1769_p2);
    or_ln70_6_fu_1815_p2 <= (icmp_ln70_15_fu_1810_p2 or icmp_ln70_14_fu_1801_p2);
    or_ln70_7_fu_1839_p2 <= (icmp_ln70_17_fu_1834_p2 or icmp_ln70_16_fu_1825_p2);
    or_ln70_8_fu_1872_p2 <= (icmp_ln70_19_fu_1867_p2 or icmp_ln70_18_fu_1858_p2);
    or_ln70_9_fu_1921_p2 <= (icmp_ln70_21_fu_1916_p2 or icmp_ln70_20_fu_1907_p2);
    or_ln70_fu_1214_p2 <= (icmp_ln70_3_reg_2631 or icmp_ln70_2_reg_2626);
    select_ln14_10_fu_696_p3 <= 
        ap_phi_mux_indvar_phi_fu_441_p4 when (icmp_ln16_fu_669_p2(0) = '1') else 
        add_ln14_20_fu_690_p2;
    select_ln14_11_fu_704_p3 <= 
        ap_const_lv32_3 when (icmp_ln16_fu_669_p2(0) = '1') else 
        ap_const_lv32_4;
    select_ln14_1_fu_546_p3 <= 
        add_ln14_3_fu_540_p2 when (icmp169_fu_534_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln14_2_fu_674_p3 <= 
        ap_phi_mux_indvar93_phi_fu_464_p4 when (icmp_ln16_fu_669_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln14_3_fu_682_p3 <= 
        ap_phi_mux_x_phi_fu_475_p4 when (icmp_ln16_fu_669_p2(0) = '1') else 
        ap_const_lv32_3;
    select_ln14_4_fu_1090_p3 <= 
        empty_20_reg_2331 when (icmp_ln16_reg_2298(0) = '1') else 
        empty_23_reg_2476;
    select_ln14_5_fu_726_p3 <= 
        ap_const_lv32_FFFFFFFD when (icmp_ln16_reg_2298(0) = '1') else 
        ap_const_lv32_FFFFFFFE;
    select_ln14_6_fu_1048_p3 <= 
        y_reg_448 when (icmp_ln16_reg_2298(0) = '1') else 
        indvars_iv_next77_reg_2439;
    select_ln14_7_fu_794_p3 <= 
        ap_const_lv32_FFFFFFFE when (icmp_ln16_reg_2298(0) = '1') else 
        ap_const_lv32_FFFFFFFF;
    select_ln14_8_fu_1103_p3 <= 
        empty_22_reg_2434 when (icmp_ln16_reg_2298(0) = '1') else 
        empty_20_reg_2331;
    select_ln14_9_fu_1108_p3 <= 
        empty_23_reg_2476 when (icmp_ln16_reg_2298(0) = '1') else 
        p_mid1134_reg_2502;
    select_ln14_fu_516_p3 <= 
        add_ln14_2_fu_510_p2 when (icmp_fu_504_p2(0) = '1') else 
        ap_const_lv32_0;
        sext_ln14_10_fu_933_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln16_4_mid2_v_fu_923_p4),63));

        sext_ln14_1_fu_569_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cols_read_reg_2132),35));

        sext_ln14_2_fu_579_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_572_p3),35));

        sext_ln14_3_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln14_fu_583_p2),62));

        sext_ln14_4_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln14_1_fu_593_p3),36));

        sext_ln14_5_fu_611_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln14_2_fu_604_p3),36));

        sext_ln14_6_fu_829_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln16_mid2_v_fu_819_p4),63));

        sext_ln14_7_fu_855_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln16_1_mid2_v_fu_845_p4),63));

        sext_ln14_8_fu_881_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln16_2_mid2_v_fu_871_p4),63));

        sext_ln14_9_fu_907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln16_3_mid2_v_fu_897_p4),63));

        sext_ln14_fu_566_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cols_read_reg_2132),62));

    sext_ln16_1_mid2_v_fu_845_p4 <= add_ln14_12_fu_840_p2(63 downto 2);
    sext_ln16_1_mid2_v_v_v_v_fu_833_p3 <= (mul_ln14_4_reg_2347 & ap_const_lv2_0);
    sext_ln16_2_mid2_v_fu_871_p4 <= add_ln14_15_fu_866_p2(63 downto 2);
    sext_ln16_2_mid2_v_v_v_v_fu_859_p3 <= (add_ln14_14_reg_2374 & ap_const_lv2_0);
    sext_ln16_3_mid2_v_fu_897_p4 <= add_ln14_17_fu_892_p2(63 downto 2);
    sext_ln16_3_mid2_v_v_v_v_fu_885_p3 <= (add_ln14_16_reg_2379 & ap_const_lv2_0);
    sext_ln16_4_mid2_v_fu_923_p4 <= add_ln14_19_fu_918_p2(63 downto 2);
    sext_ln16_4_mid2_v_v_v_v_fu_911_p3 <= (mul_ln14_5_reg_2384 & ap_const_lv2_0);
    sext_ln16_mid2_v_fu_819_p4 <= add_ln14_11_fu_814_p2(63 downto 2);
    sext_ln16_mid2_v_v_v_v_fu_807_p3 <= (add_ln14_10_reg_2369 & ap_const_lv2_0);
        sext_ln23_fu_1695_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_1685_p4),64));

        sext_ln29_fu_1663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln13_fu_1653_p4),64));

        sext_ln39_fu_946_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln39_1_fu_940_p2),64));

        sext_ln40_fu_962_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln40_fu_956_p2),64));

        sext_ln41_fu_978_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_fu_972_p2),64));

        sext_ln42_fu_994_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln42_fu_988_p2),64));

        sext_ln43_fu_1010_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln43_fu_1004_p2),64));

        sext_ln52_fu_1301_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_fu_1291_p4),64));

        sext_ln53_fu_1338_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_fu_1328_p4),64));

        sext_ln54_fu_1375_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln3_fu_1365_p4),64));

        sext_ln55_fu_1412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln4_fu_1402_p4),64));

        sext_ln56_fu_1449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln5_fu_1439_p4),64));

        sext_ln57_fu_1481_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln6_fu_1471_p4),64));

        sext_ln58_fu_1506_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln7_fu_1496_p4),64));

        sext_ln59_fu_1531_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln8_fu_1521_p4),64));

        sext_ln60_fu_1556_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln9_fu_1546_p4),64));

        sext_ln61_fu_1581_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln10_fu_1571_p4),64));

        sext_ln62_fu_1606_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln11_fu_1596_p4),64));

        sext_ln63_fu_1631_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln12_fu_1621_p4),64));

    shl_ln14_1_fu_593_p3 <= (cols_read_reg_2132 & ap_const_lv3_0);
    shl_ln14_2_fu_604_p3 <= (cols_read_reg_2132 & ap_const_lv1_0);
    shl_ln1_fu_1673_p3 <= (add_ln39_reg_2542 & ap_const_lv2_0);
    shl_ln2_fu_1278_p3 <= (add_ln52_2_fu_1256_p2 & ap_const_lv2_0);
    shl_ln3_fu_1315_p3 <= (add_ln53_1_fu_1311_p2 & ap_const_lv2_0);
    shl_ln4_fu_1352_p3 <= (add_ln54_fu_1348_p2 & ap_const_lv2_0);
    shl_ln5_fu_1389_p3 <= (add_ln55_fu_1385_p2 & ap_const_lv2_0);
    shl_ln6_fu_1426_p3 <= (add_ln56_fu_1422_p2 & ap_const_lv2_0);
    shl_ln7_fu_1459_p3 <= (add_ln57_1_reg_2563 & ap_const_lv2_0);
    shl_ln_fu_572_p3 <= (cols_read_reg_2132 & ap_const_lv2_0);
        sub_ln14_1_cast_fu_621_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln14_1_fu_615_p2),62));

    sub_ln14_1_fu_615_p2 <= std_logic_vector(signed(sext_ln14_4_fu_600_p1) - signed(sext_ln14_5_fu_611_p1));
    sub_ln14_fu_583_p2 <= std_logic_vector(signed(sext_ln14_2_fu_579_p1) - signed(sext_ln14_1_fu_569_p1));
    sub_ln70_10_fu_1731_p2 <= std_logic_vector(unsigned(gmem_addr_7_read_reg_2768) - unsigned(center_reg_2568));
    sub_ln70_11_fu_1740_p2 <= std_logic_vector(unsigned(center_reg_2568) - unsigned(gmem_addr_7_read_reg_2768));
    sub_ln70_12_fu_1765_p2 <= std_logic_vector(unsigned(gmem_addr_8_read_reg_2774) - unsigned(center_reg_2568));
    sub_ln70_13_fu_1774_p2 <= std_logic_vector(unsigned(center_reg_2568) - unsigned(gmem_addr_8_read_reg_2774));
    sub_ln70_14_fu_1797_p2 <= std_logic_vector(unsigned(gmem_addr_9_read_reg_2790) - unsigned(center_reg_2568));
    sub_ln70_15_fu_1806_p2 <= std_logic_vector(unsigned(center_reg_2568) - unsigned(gmem_addr_9_read_reg_2790));
    sub_ln70_16_fu_1821_p2 <= std_logic_vector(unsigned(gmem_addr_10_read_reg_2806) - unsigned(center_reg_2568));
    sub_ln70_17_fu_1830_p2 <= std_logic_vector(unsigned(center_reg_2568) - unsigned(gmem_addr_10_read_reg_2806));
    sub_ln70_18_fu_1854_p2 <= std_logic_vector(unsigned(gmem_addr_11_read_reg_2817) - unsigned(center_reg_2568));
    sub_ln70_19_fu_1863_p2 <= std_logic_vector(unsigned(center_reg_2568) - unsigned(gmem_addr_11_read_reg_2817));
    sub_ln70_1_fu_1145_p2 <= std_logic_vector(unsigned(center_reg_2568) - unsigned(gmem_addr_1_read_reg_2604));
    sub_ln70_20_fu_1903_p2 <= std_logic_vector(unsigned(gmem_addr_12_read_reg_2833) - unsigned(center_reg_2568_pp0_iter1_reg));
    sub_ln70_21_fu_1912_p2 <= std_logic_vector(unsigned(center_reg_2568_pp0_iter1_reg) - unsigned(gmem_addr_12_read_reg_2833));
    sub_ln70_22_fu_1927_p2 <= std_logic_vector(unsigned(gmem_addr_13_read_reg_2844) - unsigned(center_reg_2568_pp0_iter1_reg));
    sub_ln70_23_fu_1936_p2 <= std_logic_vector(unsigned(center_reg_2568_pp0_iter1_reg) - unsigned(gmem_addr_13_read_reg_2844));
    sub_ln70_24_fu_1960_p2 <= std_logic_vector(unsigned(gmem_addr_14_read_reg_2855) - unsigned(center_reg_2568_pp0_iter1_reg));
    sub_ln70_25_fu_1969_p2 <= std_logic_vector(unsigned(center_reg_2568_pp0_iter1_reg) - unsigned(gmem_addr_14_read_reg_2855));
    sub_ln70_26_fu_1998_p2 <= std_logic_vector(unsigned(gmem_addr_15_read_reg_2871) - unsigned(center_reg_2568_pp0_iter1_reg));
    sub_ln70_27_fu_2007_p2 <= std_logic_vector(unsigned(center_reg_2568_pp0_iter1_reg) - unsigned(gmem_addr_15_read_reg_2871));
    sub_ln70_28_fu_2032_p2 <= std_logic_vector(unsigned(gmem_addr_16_read_reg_2882) - unsigned(center_reg_2568_pp0_iter1_reg));
    sub_ln70_29_fu_2041_p2 <= std_logic_vector(unsigned(center_reg_2568_pp0_iter1_reg) - unsigned(gmem_addr_16_read_reg_2882));
    sub_ln70_2_fu_1154_p2 <= std_logic_vector(unsigned(gmem_addr_2_read_reg_2620) - unsigned(center_reg_2568));
    sub_ln70_30_fu_2058_p2 <= std_logic_vector(unsigned(gmem_addr_17_read_reg_2903) - unsigned(center_reg_2568_pp0_iter1_reg));
    sub_ln70_31_fu_2067_p2 <= std_logic_vector(unsigned(center_reg_2568_pp0_iter1_reg) - unsigned(gmem_addr_17_read_reg_2903));
    sub_ln70_3_fu_1163_p2 <= std_logic_vector(unsigned(center_reg_2568) - unsigned(gmem_addr_2_read_reg_2620));
    sub_ln70_4_fu_1180_p2 <= std_logic_vector(unsigned(gmem_addr_3_read_reg_2636) - unsigned(center_reg_2568));
    sub_ln70_5_fu_1189_p2 <= std_logic_vector(unsigned(center_reg_2568) - unsigned(gmem_addr_3_read_reg_2636));
    sub_ln70_6_fu_1222_p2 <= std_logic_vector(unsigned(gmem_addr_4_read_reg_2642) - unsigned(center_reg_2568));
    sub_ln70_7_fu_1231_p2 <= std_logic_vector(unsigned(center_reg_2568) - unsigned(gmem_addr_4_read_reg_2642));
    sub_ln70_8_fu_1705_p2 <= std_logic_vector(unsigned(gmem_addr_6_read_reg_2752) - unsigned(center_reg_2568));
    sub_ln70_9_fu_1714_p2 <= std_logic_vector(unsigned(center_reg_2568) - unsigned(gmem_addr_6_read_reg_2752));
    sub_ln70_fu_1136_p2 <= std_logic_vector(unsigned(gmem_addr_1_read_reg_2604) - unsigned(center_reg_2568));
    tmp_1_fu_494_p4 <= add_ln14_1_fu_488_p2(31 downto 2);
    tmp_2_fu_524_p4 <= add_ln14_fu_482_p2(31 downto 2);
    tmp_fu_1641_p3 <= (add_ln39_reg_2542 & ap_const_lv2_0);
    trunc_ln10_fu_1571_p4 <= add_ln61_fu_1566_p2(63 downto 2);
    trunc_ln11_fu_1596_p4 <= add_ln62_fu_1591_p2(63 downto 2);
    trunc_ln12_fu_1621_p4 <= add_ln63_fu_1616_p2(63 downto 2);
    trunc_ln13_fu_1653_p4 <= empty_24_fu_1648_p2(63 downto 2);
    trunc_ln1_fu_1291_p4 <= add_ln52_1_fu_1286_p2(63 downto 2);
    trunc_ln2_fu_1328_p4 <= add_ln53_2_fu_1323_p2(63 downto 2);
    trunc_ln3_fu_1365_p4 <= add_ln54_1_fu_1360_p2(63 downto 2);
    trunc_ln4_fu_1402_p4 <= add_ln55_1_fu_1397_p2(63 downto 2);
    trunc_ln5_fu_1439_p4 <= add_ln56_1_fu_1434_p2(63 downto 2);
    trunc_ln6_fu_1471_p4 <= add_ln57_fu_1466_p2(63 downto 2);
    trunc_ln7_fu_1496_p4 <= add_ln58_1_fu_1491_p2(63 downto 2);
    trunc_ln8_fu_1521_p4 <= add_ln59_1_fu_1516_p2(63 downto 2);
    trunc_ln9_fu_1546_p4 <= add_ln60_1_fu_1541_p2(63 downto 2);
    trunc_ln_fu_1685_p4 <= add_ln23_fu_1680_p2(63 downto 2);
    zext_ln14_2_fu_1060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_6_reg_2460),33));
    zext_ln16_1_fu_1113_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_3_reg_2314),62));
    zext_ln16_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_2_reg_2308),63));
    zext_ln27_1_fu_1789_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln27_reg_2780),3));
    zext_ln27_2_fu_1878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln27_1_reg_2796),4));
    zext_ln27_3_fu_1893_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln27_3_fu_1887_p2),4));
    zext_ln27_4_fu_2092_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln27_4_reg_2828),5));
    zext_ln27_5_fu_2095_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln27_6_reg_2877),3));
    zext_ln27_6_fu_2098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln27_7_reg_2888),3));
    zext_ln27_7_fu_2101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln27_8_reg_2909),3));
    zext_ln27_8_fu_2116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln27_10_fu_2110_p2),5));
    zext_ln27_fu_2082_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln70_14_fu_2076_p2),2));
    zext_ln40_fu_1176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_pre_fu_1172_p2),2));
    zext_ln42_fu_1218_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln70_fu_1214_p2),2));
    zext_ln43_1_fu_1246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln70_2_fu_1240_p2),2));
    zext_ln43_2_fu_1260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_1_reg_2648),3));
    zext_ln43_3_fu_1263_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_2_reg_2653),3));
    zext_ln43_fu_1204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln70_1_fu_1198_p2),2));
    zext_ln52_fu_1727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_for_fu_1723_p2),2));
    zext_ln54_fu_1755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln70_4_fu_1749_p2),2));
    zext_ln55_fu_1845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln70_5_reg_2785),2));
    zext_ln56_fu_1848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln70_6_reg_2801),2));
    zext_ln57_fu_1851_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln70_7_reg_2812),2));
    zext_ln58_fu_1951_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln70_8_reg_2823),2));
    zext_ln59_fu_1954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln70_9_reg_2839),2));
    zext_ln60_fu_1957_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln70_10_reg_2850),2));
    zext_ln61_fu_1994_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln70_11_fu_1990_p2),2));
    zext_ln62_fu_2022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln70_12_fu_2016_p2),2));
    zext_ln63_fu_2054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln70_13_fu_2050_p2),2));
end behav;
