Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Tue Nov 17 19:16:51 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            13.0000
  Critical Path Length:        6.8791
  Critical Path Slack:         3.8601
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        2.9132
  Critical Path Slack:        10.5053
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        4.5598
  Critical Path Slack:         3.5879
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            40.0000
  Critical Path Length:       11.3658
  Critical Path Slack:         0.0016
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0614
  Total Hold Violation:       -0.5688
  No. of Hold Violations:     41.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6612
  Leaf Cell Count:              29084
  Buf/Inv Cell Count:            5931
  Buf Cell Count:                1548
  Inv Cell Count:                4383
  CT Buf/Inv Cell Count:          600
  Combinational Cell Count:     23697
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      53454.6778
  Noncombinational Area:   37354.6680
  Buf/Inv Area:             6134.6706
  Total Buffer Area:        2102.3284
  Total Inverter Area:      4032.3423
  Macro/Black Box Area:        0.0000
  Net Area:                  847.4182
  Net XLength        :    570874.6875
  Net YLength        :    613405.6250
  -----------------------------------
  Cell Area:               90809.3458
  Design Area:             91656.7640
  Net Length        :    1184280.2500


  Design Rules
  -----------------------------------
  Total Number of Nets:         31653
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            126.7208
  -----------------------------------------
  Overall Compile Time:            128.1865
  Overall Compile Wall Clock Time: 128.5710

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.0614  TNS: 0.5688  Number of Violating Paths: 41  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.0614  TNS: 0.5688  Number of Violating Paths: 41  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
