
*** Running vivado
    with args -log Lab3_block_MYMULTIPLIER_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab3_block_MYMULTIPLIER_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Lab3_block_MYMULTIPLIER_0_0.tcl -notrace
Command: synth_design -top Lab3_block_MYMULTIPLIER_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11760 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1307.934 ; gain = 81.000 ; free physical = 6108 ; free virtual = 12925
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab3_block_MYMULTIPLIER_0_0' [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ip/Lab3_block_MYMULTIPLIER_0_0/synth/Lab3_block_MYMULTIPLIER_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter size_of_multiplier_input bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'MYMULTIPLIER_v1_0' declared at '/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/MYMULTIPLIER_v1_0.vhd:5' bound to instance 'U0' of component 'MYMULTIPLIER_v1_0' [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ip/Lab3_block_MYMULTIPLIER_0_0/synth/Lab3_block_MYMULTIPLIER_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'MYMULTIPLIER_v1_0' [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/MYMULTIPLIER_v1_0.vhd:49]
	Parameter size_of_multiplier_input bound to: 16 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter size_of_multiplier_input bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'MYMULTIPLIER_v1_0_S00_AXI' declared at '/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/MYMULTIPLIER_v1_0_S00_AXI.vhd:5' bound to instance 'MYMULTIPLIER_v1_0_S00_AXI_inst' of component 'MYMULTIPLIER_v1_0_S00_AXI' [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/MYMULTIPLIER_v1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'MYMULTIPLIER_v1_0_S00_AXI' [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/MYMULTIPLIER_v1_0_S00_AXI.vhd:86]
	Parameter size_of_multiplier_input bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/MYMULTIPLIER_v1_0_S00_AXI.vhd:242]
INFO: [Synth 8-226] default block is never used [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/MYMULTIPLIER_v1_0_S00_AXI.vhd:373]
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'MULTIPLIERENTITY' declared at '/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/multipler.vhd:6' bound to instance 'multiplier_0' of component 'MULTIPLIERENTITY' [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/MYMULTIPLIER_v1_0_S00_AXI.vhd:411]
INFO: [Synth 8-638] synthesizing module 'MULTIPLIERENTITY' [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/multipler.vhd:22]
	Parameter size bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/multipler.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'MULTIPLIERENTITY' (1#1) [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/multipler.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/MYMULTIPLIER_v1_0_S00_AXI.vhd:238]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/MYMULTIPLIER_v1_0_S00_AXI.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'MYMULTIPLIER_v1_0_S00_AXI' (2#1) [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/MYMULTIPLIER_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'MYMULTIPLIER_v1_0' (3#1) [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/MYMULTIPLIER_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Lab3_block_MYMULTIPLIER_0_0' (4#1) [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ip/Lab3_block_MYMULTIPLIER_0_0/synth/Lab3_block_MYMULTIPLIER_0_0.vhd:83]
WARNING: [Synth 8-3331] design MYMULTIPLIER_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design MYMULTIPLIER_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design MYMULTIPLIER_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design MYMULTIPLIER_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design MYMULTIPLIER_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design MYMULTIPLIER_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1350.473 ; gain = 123.539 ; free physical = 6028 ; free virtual = 12846
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1350.473 ; gain = 123.539 ; free physical = 6081 ; free virtual = 12900
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1688.465 ; gain = 0.000 ; free physical = 5117 ; free virtual = 11987
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:58 . Memory (MB): peak = 1688.465 ; gain = 461.531 ; free physical = 5387 ; free virtual = 12257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:58 . Memory (MB): peak = 1688.465 ; gain = 461.531 ; free physical = 5386 ; free virtual = 12256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:58 . Memory (MB): peak = 1688.465 ; gain = 461.531 ; free physical = 5388 ; free virtual = 12258
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "a_store" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ans_ready_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ans_ready_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'mult_ans_read_reg' [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/MYMULTIPLIER_v1_0_S00_AXI.vhd:382]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1688.465 ; gain = 461.531 ; free physical = 5368 ; free virtual = 12238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MULTIPLIERENTITY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module MYMULTIPLIER_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U0/MYMULTIPLIER_v1_0_S00_AXI_inst/multiplier_0/ans_ready_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Lab3_block_MYMULTIPLIER_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design Lab3_block_MYMULTIPLIER_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design Lab3_block_MYMULTIPLIER_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design Lab3_block_MYMULTIPLIER_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design Lab3_block_MYMULTIPLIER_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design Lab3_block_MYMULTIPLIER_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/MYMULTIPLIER_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/MYMULTIPLIER_v1_0_S00_AXI_inst/mult_ans_read_reg )
INFO: [Synth 8-3886] merging instance 'U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/MYMULTIPLIER_v1_0_S00_AXI_inst/mult_ans_read_reg) is unused and will be removed from module Lab3_block_MYMULTIPLIER_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MYMULTIPLIER_v1_0_S00_AXI_inst/mult_ans_read_pulse_reg) is unused and will be removed from module Lab3_block_MYMULTIPLIER_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net mult_ans_read_pulse_reg with 1st driver pin 'U0/MYMULTIPLIER_v1_0_S00_AXI_inst/mult_ans_read_pulse_reg/Q' [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/MYMULTIPLIER_v1_0_S00_AXI.vhd:401]
CRITICAL WARNING: [Synth 8-3352] multi-driven net mult_ans_read_pulse_reg with 2nd driver pin 'GND' [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/MYMULTIPLIER_v1_0_S00_AXI.vhd:401]
CRITICAL WARNING: [Synth 8-5559] multi-driven net mult_ans_read_pulse_reg is connected to constant driver, other driver is ignored [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ipshared/640a/hdl/MYMULTIPLIER_v1_0_S00_AXI.vhd:401]
INFO: [Synth 8-3332] Sequential element (U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module Lab3_block_MYMULTIPLIER_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module Lab3_block_MYMULTIPLIER_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MYMULTIPLIER_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module Lab3_block_MYMULTIPLIER_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module Lab3_block_MYMULTIPLIER_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module Lab3_block_MYMULTIPLIER_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module Lab3_block_MYMULTIPLIER_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MYMULTIPLIER_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module Lab3_block_MYMULTIPLIER_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:00 . Memory (MB): peak = 1688.465 ; gain = 461.531 ; free physical = 5341 ; free virtual = 12211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:12 . Memory (MB): peak = 1688.465 ; gain = 461.531 ; free physical = 5011 ; free virtual = 11889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:12 . Memory (MB): peak = 1688.465 ; gain = 461.531 ; free physical = 5011 ; free virtual = 11889
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:01:13 . Memory (MB): peak = 1695.473 ; gain = 468.539 ; free physical = 5063 ; free virtual = 11941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:01:13 . Memory (MB): peak = 1695.477 ; gain = 468.543 ; free physical = 4957 ; free virtual = 11835
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:01:13 . Memory (MB): peak = 1695.477 ; gain = 468.543 ; free physical = 4957 ; free virtual = 11835
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:01:14 . Memory (MB): peak = 1695.477 ; gain = 468.543 ; free physical = 4956 ; free virtual = 11834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:01:14 . Memory (MB): peak = 1695.477 ; gain = 468.543 ; free physical = 4955 ; free virtual = 11833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:01:14 . Memory (MB): peak = 1695.477 ; gain = 468.543 ; free physical = 4951 ; free virtual = 11829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:01:14 . Memory (MB): peak = 1695.477 ; gain = 468.543 ; free physical = 4951 ; free virtual = 11829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
|3     |LUT2   |    99|
|4     |LUT3   |     8|
|5     |LUT4   |    54|
|6     |LUT5   |     5|
|7     |LUT6   |    38|
|8     |FDRE   |   253|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------+------+
|      |Instance                           |Module                    |Cells |
+------+-----------------------------------+--------------------------+------+
|1     |top                                |                          |   468|
|2     |  U0                               |MYMULTIPLIER_v1_0         |   468|
|3     |    MYMULTIPLIER_v1_0_S00_AXI_inst |MYMULTIPLIER_v1_0_S00_AXI |   468|
|4     |      multiplier_0                 |MULTIPLIERENTITY          |   308|
+------+-----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:01:14 . Memory (MB): peak = 1695.477 ; gain = 468.543 ; free physical = 4950 ; free virtual = 11828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 1695.477 ; gain = 130.551 ; free physical = 5040 ; free virtual = 11918
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:01:14 . Memory (MB): peak = 1695.480 ; gain = 468.543 ; free physical = 5047 ; free virtual = 11925
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 16 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:15 . Memory (MB): peak = 1696.473 ; gain = 495.359 ; free physical = 4902 ; free virtual = 11780
INFO: [Common 17-1381] The checkpoint '/home/hasing/workspace/lab3/vivado/lab3.runs/Lab3_block_MYMULTIPLIER_0_0_synth_1/Lab3_block_MYMULTIPLIER_0_0.dcp' has been generated.
