[CacheGeometry geo-l1-low]
Sets = 128
Assoc = 2
BlockSize = 64
Latency = 2
Policy = LRU
Ports = 2
[CacheGeometry geo-l1-mid]
Sets = 128
Assoc = 4
BlockSize = 64
Latency = 2
Policy = LRU
Ports = 2
[CacheGeometry geo-l1-big]
Sets = 128
Assoc = 8
BlockSize = 64
Latency = 2
Policy = LRU
Ports = 2
[CacheGeometry geo-l2-low]
Sets = 512
Assoc = 4
BlockSize = 256
Latency = 20
Policy = LRU
Ports = 4
[CacheGeometry geo-l2-mid]
Sets = 512
Assoc = 8
BlockSize = 256
Latency = 20
Policy = LRU
Ports = 4
[CacheGeometry geo-l2-big]
Sets = 1024
Assoc = 8
BlockSize = 256
Latency = 20
Policy = LRU
Ports = 4
[CacheGeometry geo-l3]
Sets = 1024
Assoc = 8
BlockSize = 1024
Latency = 50
Policy = LRU
Ports = 16
[Module mod-l1-low]
Type = Cache
Geometry = geo-l1-low
LowNetwork = net-l1-l2-low
LowModules = mod-l2-low
[Module mod-l1-mid_0]
Type = Cache
Geometry = geo-l1-mid
LowNetwork = net-l1-l2-mid_0
LowModules = mod-l2-mid_0
[Module mod-l1-mid_1]
Type = Cache
Geometry = geo-l1-mid
LowNetwork = net-l1-l2-mid_1
LowModules = mod-l2-mid_1
[Module mod-l1-mid_main]
Type = Cache
Geometry = geo-l1-mid
LowNetwork = net-l1-l2-mid_main
LowModules = mod-l2-mid_main
[Module mod-l1-big]
Type = Cache
Geometry = geo-l1-big
LowNetwork = net-l1-l2-big
LowModules = mod-l2-big
[Module mod-l2-low]
Type = Cache
Geometry = geo-l2-low
HighNetwork = net-l1-l2-low
LowNetwork = net-l2-l3-low
LowModules = mod-l3-low
[Module mod-l2-mid_0]
Type = Cache
Geometry = geo-l2-mid
HighNetwork = net-l1-l2-mid_0
LowNetwork = net-l2-l3-mid_0
LowModules = mod-l3-mid_0
[Module mod-l2-mid_1]
Type = Cache
Geometry = geo-l2-mid
HighNetwork = net-l1-l2-mid_1
LowNetwork = net-l2-l3-mid_1
LowModules = mod-l3-mid_1
[Module mod-l2-mid_main]
Type = Cache
Geometry = geo-l2-mid
HighNetwork = net-l1-l2-mid_main
LowNetwork = net-l2-l3-mid_main
LowModules = mod-l3-mid_main
[Module mod-l2-big]
Type = Cache
Geometry = geo-l2-big
HighNetwork = net-l1-l2-big
LowNetwork = net-l2-l3-big
LowModules = mod-l3-big
[Module mod-l3-low]
Type = Cache
Geometry = geo-l3
HighNetwork = net-l2-l3-low
LowNetwork = net-l3-mm
LowModules = mod-mm
[Module mod-l3-mid_0]
Type = Cache
Geometry = geo-l3
HighNetwork = net-l2-l3-mid_0
LowNetwork = net-l3-mm
LowModules = mod-mm
[Module mod-l3-mid_1]
Type = Cache
Geometry = geo-l3
HighNetwork = net-l2-l3-mid_1
LowNetwork = net-l3-mm
LowModules = mod-mm
[Module mod-l3-mid_main]
Type = Cache
Geometry = geo-l3
HighNetwork = net-l2-l3-mid_main
LowNetwork = net-l3-mm
LowModules = mod-mm
[Module mod-l3-high]
Type = Cache
Geometry = geo-l3
HighNetwork = net-l2-l3-big
LowNetwork = net-l3-mm
LowModules = mod-mm
[Module mod-mm]
Type = MainMemory
BlockSize = 1024
Latency = 200
HighNetwork = net-l3-mm
[Network net-l1-l2-low]
DefaultInputBufferSize = 1024
DefaultOutputBufferSize = 1024
DefaultBandwidth = 256
[Network net-l1-l2-mid_0]
DefaultInputBufferSize = 1024
DefaultOutputBufferSize = 1024
DefaultBandwidth = 256
[Network net-l1-l2-mid_1]
DefaultInputBufferSize = 1024
DefaultOutputBufferSize = 1024
DefaultBandwidth = 256
[Network net-l1-l2-mid_main]
DefaultInputBufferSize = 1024
DefaultOutputBufferSize = 1024
DefaultBandwidth = 256
[Network net-l1-l2-big]
DefaultInputBufferSize = 1024
DefaultOutputBufferSize = 1024
DefaultBandwidth = 256
[Network net-l2-l3-low]
DefaultInputBufferSize = 2048
DefaultOutputBufferSize =2048 
DefaultBandwidth = 512
[Network net-l2-l3-mid_0]
DefaultInputBufferSize = 2048
DefaultOutputBufferSize =2048 
DefaultBandwidth = 512
[Network net-l2-l3-mid_1]
DefaultInputBufferSize = 2048
DefaultOutputBufferSize =2048 
DefaultBandwidth = 512
[Network net-l2-l3-mid_main]
DefaultInputBufferSize = 2048
DefaultOutputBufferSize =2048 
DefaultBandwidth = 512
[Network net-l2-l3-big]
DefaultInputBufferSize = 2048
DefaultOutputBufferSize =2048 
DefaultBandwidth = 512
[Network net-l3-mm]
DefaultInputBufferSize = 2048
DefaultOutputBufferSize = 2048
DefaultBandwidth = 512
[Entry core-0]
Type = CPU
Core=0
Thread = 0
DataModule = mod-l1-mid_main
InstModule = mod-l1-mid_main
[Entry core-1]
Type = CPU
Core=1
Thread = 0
DataModule = mod-l1-big
InstModule = mod-l1-big
[Entry core-2]
Type = CPU
Core = 2
Thread = 0
DataModule = mod-l1-mid_0
InstModule = mod-l1-mid_0
[Entry core-3]
Type = CPU
Core = 3
Thread = 0
DataModule = mod-l1-mid_1
InstModule = mod-l1-mid_1
[Entry core-4]
Type = CPU
Core = 4
Thread = 0
DataModule = mod-l1-low
InstModule = mod-l1-low
