Analysis & Synthesis report for RAM
Thu Feb 07 14:41:14 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |FullRam|ControlUnit:inst|State
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dln1:auto_generated
 15. Parameter Settings for User Entity Instance: RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 07 14:41:14 2019        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; RAM                                          ;
; Top-level Entity Name              ; FullRam                                      ;
; Family                             ; Cyclone IV E                                 ;
; Total logic elements               ; 291                                          ;
;     Total combinational functions  ; 219                                          ;
;     Dedicated logic registers      ; 190                                          ;
; Total registers                    ; 190                                          ;
; Total pins                         ; 49                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 131,072                                      ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; FullRam            ; RAM                ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                   ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------+
; ControlUnit.vhd                  ; yes             ; User VHDL File                        ; C:/Users/0xCC/Desktop/CPU FPGA/RAM/ControlUnit.vhd             ;
; ClkControler.vhd                 ; yes             ; User VHDL File                        ; C:/Users/0xCC/Desktop/CPU FPGA/RAM/ClkControler.vhd            ;
; DataController.vhd               ; yes             ; User VHDL File                        ; C:/Users/0xCC/Desktop/CPU FPGA/RAM/DataController.vhd          ;
; RAMController.vhd                ; yes             ; User VHDL File                        ; C:/Users/0xCC/Desktop/CPU FPGA/RAM/RAMController.vhd           ;
; RAM.bdf                          ; yes             ; User Block Diagram/Schematic File     ; C:/Users/0xCC/Desktop/CPU FPGA/RAM/RAM.bdf                     ;
; FullRam.bdf                      ; yes             ; User Block Diagram/Schematic File     ; C:/Users/0xCC/Desktop/CPU FPGA/RAM/FullRam.bdf                 ;
; Program.hex                      ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/0xCC/Desktop/CPU FPGA/RAM/Program.hex                 ;
; outputregister.vhd               ; yes             ; Auto-Found VHDL File                  ; C:/Users/0xCC/Desktop/CPU FPGA/RAM/outputregister.vhd          ;
; lpm_ram_dq1.vhd                  ; yes             ; Auto-Found Wizard-Generated File      ; C:/Users/0xCC/Desktop/CPU FPGA/RAM/lpm_ram_dq1.vhd             ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_dln1.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/0xCC/Desktop/CPU FPGA/RAM/db/altsyncram_dln1.tdf      ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                  ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Estimated Total logic elements              ; 291                            ;
;                                             ;                                ;
; Total combinational functions               ; 219                            ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 71                             ;
;     -- 3 input functions                    ; 46                             ;
;     -- <=2 input functions                  ; 102                            ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 143                            ;
;     -- arithmetic mode                      ; 76                             ;
;                                             ;                                ;
; Total registers                             ; 190                            ;
;     -- Dedicated logic registers            ; 190                            ;
;     -- I/O registers                        ; 0                              ;
;                                             ;                                ;
; I/O pins                                    ; 49                             ;
; Total memory bits                           ; 131072                         ;
; Maximum fan-out node                        ; ClkControler:inst2|Counter[22] ;
; Maximum fan-out                             ; 184                            ;
; Total fan-out                               ; 1733                           ;
; Average fan-out                             ; 3.22                           ;
+---------------------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                          ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
; |FullRam                                     ; 219 (73)          ; 190 (0)      ; 131072      ; 0            ; 0       ; 0         ; 49   ; 0            ; |FullRam                                                                                           ; work         ;
;    |ClkControler:inst2|                      ; 37 (37)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FullRam|ClkControler:inst2                                                                        ;              ;
;    |ControlUnit:inst|                        ; 35 (35)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FullRam|ControlUnit:inst                                                                          ;              ;
;    |OutputRegister:inst3|                    ; 44 (44)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FullRam|OutputRegister:inst3                                                                      ;              ;
;    |RAM:inst1|                               ; 30 (1)            ; 79 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FullRam|RAM:inst1                                                                                 ;              ;
;       |DataController:inst3|                 ; 16 (16)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FullRam|RAM:inst1|DataController:inst3                                                            ;              ;
;       |RAMController:inst1|                  ; 13 (13)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FullRam|RAM:inst1|RAMController:inst1                                                             ;              ;
;       |lpm_ram_dq1:inst|                     ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FullRam|RAM:inst1|lpm_ram_dq1:inst                                                                ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FullRam|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component                                ;              ;
;             |altsyncram_dln1:auto_generated| ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FullRam|RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dln1:auto_generated ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; Name                                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                   ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dln1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072 ; ../../RAM/Program.hex ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FullRam|ControlUnit:inst|State                                                                                    ;
+--------------+------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; State.HALT ; State.Fetch6 ; State.Fetch5 ; State.Fetch4 ; State.Fetch3 ; State.Fetch2 ; State.Fetch1 ; State.Fetch0 ;
+--------------+------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; State.Fetch0 ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; State.Fetch1 ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; State.Fetch2 ; 0          ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; State.Fetch3 ; 0          ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; State.Fetch4 ; 0          ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; State.Fetch5 ; 0          ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; State.Fetch6 ; 0          ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; State.HALT   ; 1          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+----------------------------------------------------+---------------------------------------------+
; Register name                                      ; Reason for Removal                          ;
+----------------------------------------------------+---------------------------------------------+
; RAM:inst1|RAMController:inst1|InternalData[0..31]  ; Stuck at GND due to stuck port clock_enable ;
; RAM:inst1|RAMController:inst1|BlockAddress[30..31] ; Stuck at GND due to stuck port data_in      ;
; RAM:inst1|RAMController:inst1|BlockAddress[12..29] ; Lost fanout                                 ;
; ControlUnit:inst|State.Fetch6                      ; Lost fanout                                 ;
; ControlUnit:inst|State.HALT                        ; Stuck at GND due to stuck port data_in      ;
; OutputRegister:inst3|Clk_div[11..26]               ; Lost fanout                                 ;
; Total Number of Removed Registers = 70             ;                                             ;
+----------------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 190   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 29    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 142   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; OutputRegister:inst3|InternalMemory[31] ; 1       ;
; OutputRegister:inst3|InternalMemory[30] ; 1       ;
; OutputRegister:inst3|InternalMemory[29] ; 1       ;
; OutputRegister:inst3|InternalMemory[27] ; 1       ;
; OutputRegister:inst3|InternalMemory[26] ; 1       ;
; OutputRegister:inst3|InternalMemory[25] ; 1       ;
; OutputRegister:inst3|InternalMemory[23] ; 1       ;
; OutputRegister:inst3|InternalMemory[22] ; 1       ;
; OutputRegister:inst3|InternalMemory[21] ; 1       ;
; OutputRegister:inst3|InternalMemory[19] ; 1       ;
; OutputRegister:inst3|InternalMemory[18] ; 1       ;
; OutputRegister:inst3|InternalMemory[17] ; 1       ;
; OutputRegister:inst3|InternalMemory[15] ; 2       ;
; OutputRegister:inst3|InternalMemory[14] ; 2       ;
; OutputRegister:inst3|InternalMemory[13] ; 2       ;
; OutputRegister:inst3|InternalMemory[11] ; 2       ;
; OutputRegister:inst3|InternalMemory[10] ; 2       ;
; OutputRegister:inst3|InternalMemory[9]  ; 2       ;
; OutputRegister:inst3|InternalMemory[7]  ; 2       ;
; OutputRegister:inst3|InternalMemory[6]  ; 2       ;
; OutputRegister:inst3|InternalMemory[5]  ; 2       ;
; OutputRegister:inst3|InternalMemory[3]  ; 2       ;
; OutputRegister:inst3|InternalMemory[2]  ; 2       ;
; OutputRegister:inst3|InternalMemory[1]  ; 2       ;
; Total number of inverted registers = 24 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FullRam|OutputRegister:inst3|InternalMemory[16] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FullRam|OutputRegister:inst3|InternalMemory[28] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |FullRam|OutputRegister:inst3|InternalMemory[22] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |FullRam|OutputRegister:inst3|InternalMemory[31] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |FullRam|OutputRegister:inst3|CurrentDigit[3]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |FullRam|gdfx_temp0[12]                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FullRam|gdfx_temp0[7]                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dln1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+--------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                       ;
+------------------------------------+-----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                                    ;
; WIDTH_A                            ; 32                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 12                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 4096                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 4                     ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; M9K                   ; Untyped                                    ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                    ;
; INIT_FILE                          ; ../../RAM/Program.hex ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_dln1       ; Untyped                                    ;
+------------------------------------+-----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 1                                                          ;
; Entity Instance                           ; RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Feb 07 14:41:12 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM
Info: Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info: Found design unit 1: ControlUnit-CPU
    Info: Found entity 1: ControlUnit
Info: Found 2 design units, including 1 entities, in source file clkcontroler.vhd
    Info: Found design unit 1: ClkControler-CPU
    Info: Found entity 1: ClkControler
Info: Found 2 design units, including 1 entities, in source file datacontroller.vhd
    Info: Found design unit 1: DataController-CPU
    Info: Found entity 1: DataController
Info: Found 2 design units, including 1 entities, in source file ramcontroller.vhd
    Info: Found design unit 1: RAMController-CPU
    Info: Found entity 1: RAMController
Info: Found 2 design units, including 1 entities, in source file gregister.vhd
    Info: Found design unit 1: GRegister-CPU
    Info: Found entity 1: GRegister
Info: Found 1 design units, including 1 entities, in source file ram.bdf
    Info: Found entity 1: RAM
Info: Found 1 design units, including 1 entities, in source file fullram.bdf
    Info: Found entity 1: FullRam
Info: Elaborating entity "FullRam" for the top level hierarchy
Warning: Block or symbol "NOT" of instance "inst9" overlaps another block or symbol
Warning: Primitive "VCC" of instance "inst4" not used
Info: Elaborating entity "ClkControler" for hierarchy "ClkControler:inst2"
Warning (10492): VHDL Process Statement warning at ClkControler.vhd(15): signal "Counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "ControlUnit" for hierarchy "ControlUnit:inst"
Warning: Using design file outputregister.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: OutputRegister-CPU
    Info: Found entity 1: OutputRegister
Info: Elaborating entity "OutputRegister" for hierarchy "OutputRegister:inst3"
Warning (10492): VHDL Process Statement warning at outputregister.vhd(44): signal "InternalMemory" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at outputregister.vhd(47): signal "InternalMemory" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at outputregister.vhd(50): signal "InternalMemory" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at outputregister.vhd(53): signal "InternalMemory" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at outputregister.vhd(40): inferring latch(es) for signal or variable "SevenSigOut", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at outputregister.vhd(40): inferring latch(es) for signal or variable "CurrentDigit", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "CurrentDigit[0]" at outputregister.vhd(40)
Info (10041): Inferred latch for "CurrentDigit[1]" at outputregister.vhd(40)
Info (10041): Inferred latch for "CurrentDigit[2]" at outputregister.vhd(40)
Info (10041): Inferred latch for "CurrentDigit[3]" at outputregister.vhd(40)
Info (10041): Inferred latch for "SevenSigOut[8]" at outputregister.vhd(40)
Info (10041): Inferred latch for "SevenSigOut[9]" at outputregister.vhd(40)
Info (10041): Inferred latch for "SevenSigOut[10]" at outputregister.vhd(40)
Info (10041): Inferred latch for "SevenSigOut[11]" at outputregister.vhd(40)
Info: Elaborating entity "RAM" for hierarchy "RAM:inst1"
Info: Elaborating entity "RAMController" for hierarchy "RAM:inst1|RAMController:inst1"
Warning (10492): VHDL Process Statement warning at RAMController.vhd(29): signal "MBRO_WE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAMController.vhd(29): signal "MBRI_OE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAMController.vhd(29): signal "RAM_WE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAMController.vhd(32): signal "MAR_WE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAMController.vhd(47): signal "MBRI_WE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at RAMController.vhd(53): inferring latch(es) for signal or variable "ByteEnable", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at RAMController.vhd(53): inferring latch(es) for signal or variable "DataOut", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "DataOut[0]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[1]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[2]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[3]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[4]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[5]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[6]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[7]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[8]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[9]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[10]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[11]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[12]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[13]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[14]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[15]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[16]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[17]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[18]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[19]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[20]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[21]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[22]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[23]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[24]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[25]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[26]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[27]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[28]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[29]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[30]" at RAMController.vhd(53)
Info (10041): Inferred latch for "DataOut[31]" at RAMController.vhd(53)
Info (10041): Inferred latch for "ByteEnable[0]" at RAMController.vhd(53)
Info (10041): Inferred latch for "ByteEnable[1]" at RAMController.vhd(53)
Info (10041): Inferred latch for "ByteEnable[2]" at RAMController.vhd(53)
Info (10041): Inferred latch for "ByteEnable[3]" at RAMController.vhd(53)
Info: Elaborating entity "DataController" for hierarchy "RAM:inst1|DataController:inst3"
Warning (10492): VHDL Process Statement warning at DataController.vhd(16): signal "MBRO_WE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file lpm_ram_dq1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_ram_dq1-SYN
    Info: Found entity 1: lpm_ram_dq1
Info: Elaborating entity "lpm_ram_dq1" for hierarchy "RAM:inst1|lpm_ram_dq1:inst"
Info: Elaborating entity "altsyncram" for hierarchy "RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "../../RAM/Program.hex"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "M9K"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "4"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dln1.tdf
    Info: Found entity 1: altsyncram_dln1
Info: Elaborating entity "altsyncram_dln1" for hierarchy "RAM:inst1|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dln1:auto_generated"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state node "gdfx_temp0[31]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[30]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[29]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[28]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[27]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[26]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[25]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[24]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[23]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[22]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[21]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[20]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[19]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[18]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[17]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[16]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[15]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[14]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[13]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[12]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[11]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[10]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[9]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[8]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[7]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[6]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[5]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[4]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[3]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[2]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[1]" into a selector
    Warning: Converted tri-state node "gdfx_temp0[0]" into a selector
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[8]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[9]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[10]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[11]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[12]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[13]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[14]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[15]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[16]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[17]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[18]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[19]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[20]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[21]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[22]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[23]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[24]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[25]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[26]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[27]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[28]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[29]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[30]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|DataOut[31]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|ByteEnable[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|ByteEnable[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|ByteEnable[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|ByteEnable[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|FullAddressOut[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|FullAddressOut[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|AddressOut[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|AddressOut[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|AddressOut[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|AddressOut[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|AddressOut[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|AddressOut[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|AddressOut[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|AddressOut[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|AddressOut[8]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|AddressOut[9]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|AddressOut[10]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "RAM:inst1|RAMController:inst1|AddressOut[11]" feeding internal logic into a wire
Warning: LATCH primitive "OutputRegister:inst3|CurrentDigit[1]" is permanently enabled
Warning: LATCH primitive "OutputRegister:inst3|CurrentDigit[2]" is permanently enabled
Warning: LATCH primitive "OutputRegister:inst3|CurrentDigit[3]" is permanently enabled
Warning: LATCH primitive "OutputRegister:inst3|CurrentDigit[0]" is permanently enabled
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "pin_name" is stuck at VCC
    Warning (13410): Pin "pin_name8" is stuck at VCC
    Warning (13410): Pin "SevenSigOut[7]" is stuck at VCC
Info: Timing-Driven Synthesis is running
Info: 35 registers lost all their fanouts during netlist optimizations. The first 35 are displayed below.
    Info: Register "RAM:inst1|RAMController:inst1|BlockAddress[12]" lost all its fanouts during netlist optimizations.
    Info: Register "RAM:inst1|RAMController:inst1|BlockAddress[13]" lost all its fanouts during netlist optimizations.
    Info: Register "RAM:inst1|RAMController:inst1|BlockAddress[14]" lost all its fanouts during netlist optimizations.
    Info: Register "RAM:inst1|RAMController:inst1|BlockAddress[15]" lost all its fanouts during netlist optimizations.
    Info: Register "RAM:inst1|RAMController:inst1|BlockAddress[16]" lost all its fanouts during netlist optimizations.
    Info: Register "RAM:inst1|RAMController:inst1|BlockAddress[17]" lost all its fanouts during netlist optimizations.
    Info: Register "RAM:inst1|RAMController:inst1|BlockAddress[18]" lost all its fanouts during netlist optimizations.
    Info: Register "RAM:inst1|RAMController:inst1|BlockAddress[19]" lost all its fanouts during netlist optimizations.
    Info: Register "RAM:inst1|RAMController:inst1|BlockAddress[20]" lost all its fanouts during netlist optimizations.
    Info: Register "RAM:inst1|RAMController:inst1|BlockAddress[21]" lost all its fanouts during netlist optimizations.
    Info: Register "RAM:inst1|RAMController:inst1|BlockAddress[22]" lost all its fanouts during netlist optimizations.
    Info: Register "RAM:inst1|RAMController:inst1|BlockAddress[23]" lost all its fanouts during netlist optimizations.
    Info: Register "RAM:inst1|RAMController:inst1|BlockAddress[24]" lost all its fanouts during netlist optimizations.
    Info: Register "RAM:inst1|RAMController:inst1|BlockAddress[25]" lost all its fanouts during netlist optimizations.
    Info: Register "RAM:inst1|RAMController:inst1|BlockAddress[26]" lost all its fanouts during netlist optimizations.
    Info: Register "RAM:inst1|RAMController:inst1|BlockAddress[27]" lost all its fanouts during netlist optimizations.
    Info: Register "RAM:inst1|RAMController:inst1|BlockAddress[28]" lost all its fanouts during netlist optimizations.
    Info: Register "RAM:inst1|RAMController:inst1|BlockAddress[29]" lost all its fanouts during netlist optimizations.
    Info: Register "ControlUnit:inst|State.Fetch6" lost all its fanouts during netlist optimizations.
    Info: Register "OutputRegister:inst3|Clk_div[11]" lost all its fanouts during netlist optimizations.
    Info: Register "OutputRegister:inst3|Clk_div[12]" lost all its fanouts during netlist optimizations.
    Info: Register "OutputRegister:inst3|Clk_div[13]" lost all its fanouts during netlist optimizations.
    Info: Register "OutputRegister:inst3|Clk_div[14]" lost all its fanouts during netlist optimizations.
    Info: Register "OutputRegister:inst3|Clk_div[15]" lost all its fanouts during netlist optimizations.
    Info: Register "OutputRegister:inst3|Clk_div[16]" lost all its fanouts during netlist optimizations.
    Info: Register "OutputRegister:inst3|Clk_div[17]" lost all its fanouts during netlist optimizations.
    Info: Register "OutputRegister:inst3|Clk_div[18]" lost all its fanouts during netlist optimizations.
    Info: Register "OutputRegister:inst3|Clk_div[19]" lost all its fanouts during netlist optimizations.
    Info: Register "OutputRegister:inst3|Clk_div[20]" lost all its fanouts during netlist optimizations.
    Info: Register "OutputRegister:inst3|Clk_div[21]" lost all its fanouts during netlist optimizations.
    Info: Register "OutputRegister:inst3|Clk_div[22]" lost all its fanouts during netlist optimizations.
    Info: Register "OutputRegister:inst3|Clk_div[23]" lost all its fanouts during netlist optimizations.
    Info: Register "OutputRegister:inst3|Clk_div[24]" lost all its fanouts during netlist optimizations.
    Info: Register "OutputRegister:inst3|Clk_div[25]" lost all its fanouts during netlist optimizations.
    Info: Register "OutputRegister:inst3|Clk_div[26]" lost all its fanouts during netlist optimizations.
Warning: Ignored assignments for entity "OverallArchitcture" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity OverallArchitcture -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity OverallArchitcture -section_id "Root Region" was ignored
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity OverallArchitcture -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity OverallArchitcture -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity OverallArchitcture -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity OverallArchitcture -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity OverallArchitcture -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity OverallArchitcture -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity OverallArchitcture -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity OverallArchitcture -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity OverallArchitcture -section_id Top was ignored
Info: Implemented 386 device resources after synthesis - the final resource count might be different
    Info: Implemented 1 input pins
    Info: Implemented 48 output pins
    Info: Implemented 305 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 122 warnings
    Info: Peak virtual memory: 258 megabytes
    Info: Processing ended: Thu Feb 07 14:41:14 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:04


