<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file motorcontrollerfinal_controller.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000ZE
Package:     TQFP144
Performance: 1
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.9.0.99.2</big></U></B>
Fri Apr 14 12:08:54 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-4000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   40.443MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.590ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i63  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i19  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i18

   Delay:              24.021ns  (36.4% logic, 63.6% route), 14 logic levels.

 Constraint Details:

     24.021ns physical path delay SPI_I/SLICE_9 to SLICE_1262 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.590ns

 Physical Path Details:

      Data path SPI_I/SLICE_9 to SLICE_1262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R19C14A.CLK to     R19C14A.Q0 SPI_I/SLICE_9 (from clkout_c)
ROUTE         4     4.971     R19C14A.Q0 to     R19C15A.A1 SPI_I/recv_buffer_75
C1TOFCO_DE  ---     1.795     R19C15A.A1 to    R19C15A.FCO SPI_I/SLICE_81
ROUTE         1     0.000    R19C15A.FCO to    R19C15B.FCI SPI_I/n18718
FCITOFCO_D  ---     0.317    R19C15B.FCI to    R19C15B.FCO SPI_I/SLICE_80
ROUTE         1     0.000    R19C15B.FCO to    R19C15C.FCI SPI_I/n18719
FCITOFCO_D  ---     0.317    R19C15C.FCI to    R19C15C.FCO SPI_I/SLICE_79
ROUTE         1     0.000    R19C15C.FCO to    R19C15D.FCI SPI_I/n18720
FCITOFCO_D  ---     0.317    R19C15D.FCI to    R19C15D.FCO SPI_I/SLICE_78
ROUTE         1     0.000    R19C15D.FCO to    R19C16A.FCI SPI_I/n18721
FCITOFCO_D  ---     0.317    R19C16A.FCI to    R19C16A.FCO SPI_I/SLICE_77
ROUTE         1     0.000    R19C16A.FCO to    R19C16B.FCI SPI_I/n18722
FCITOFCO_D  ---     0.317    R19C16B.FCI to    R19C16B.FCO SPI_I/SLICE_76
ROUTE         1     0.000    R19C16B.FCO to    R19C16C.FCI SPI_I/n18723
FCITOFCO_D  ---     0.317    R19C16C.FCI to    R19C16C.FCO SPI_I/SLICE_75
ROUTE         1     0.000    R19C16C.FCO to    R19C16D.FCI SPI_I/n18724
FCITOFCO_D  ---     0.317    R19C16D.FCI to    R19C16D.FCO SPI_I/SLICE_74
ROUTE         1     0.000    R19C16D.FCO to    R19C17A.FCI SPI_I/n18725
FCITOFCO_D  ---     0.317    R19C17A.FCI to    R19C17A.FCO SPI_I/SLICE_73
ROUTE         1     0.000    R19C17A.FCO to    R19C17B.FCI SPI_I/n18726
FCITOFCO_D  ---     0.317    R19C17B.FCI to    R19C17B.FCO SPI_I/SLICE_72
ROUTE         1     0.000    R19C17B.FCO to    R19C17C.FCI SPI_I/n18727
FCITOF1_DE  ---     1.298    R19C17C.FCI to     R19C17C.F1 SPI_I/SLICE_71
ROUTE         1     3.412     R19C17C.F1 to     R16C14C.C0 SPI_I/n3311
CTOF_DEL    ---     0.923     R16C14C.C0 to     R16C14C.F0 SPI_I/SLICE_1018
ROUTE         2     3.203     R16C14C.F0 to     R13C13C.D0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.923     R13C13C.D0 to     R13C13C.F0 SPI_I/SLICE_1370
ROUTE        11     3.688     R13C13C.F0 to    R15C11D.LSR SPI_I/n12617 (to clkout_c)
                  --------
                   24.021   (36.4% logic, 63.6% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R19C14A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R15C11D.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.590ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i63  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i9  (to clkout_c +)

   Delay:              24.021ns  (36.4% logic, 63.6% route), 14 logic levels.

 Constraint Details:

     24.021ns physical path delay SPI_I/SLICE_9 to SLICE_1261 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.590ns

 Physical Path Details:

      Data path SPI_I/SLICE_9 to SLICE_1261:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R19C14A.CLK to     R19C14A.Q0 SPI_I/SLICE_9 (from clkout_c)
ROUTE         4     4.971     R19C14A.Q0 to     R19C15A.A1 SPI_I/recv_buffer_75
C1TOFCO_DE  ---     1.795     R19C15A.A1 to    R19C15A.FCO SPI_I/SLICE_81
ROUTE         1     0.000    R19C15A.FCO to    R19C15B.FCI SPI_I/n18718
FCITOFCO_D  ---     0.317    R19C15B.FCI to    R19C15B.FCO SPI_I/SLICE_80
ROUTE         1     0.000    R19C15B.FCO to    R19C15C.FCI SPI_I/n18719
FCITOFCO_D  ---     0.317    R19C15C.FCI to    R19C15C.FCO SPI_I/SLICE_79
ROUTE         1     0.000    R19C15C.FCO to    R19C15D.FCI SPI_I/n18720
FCITOFCO_D  ---     0.317    R19C15D.FCI to    R19C15D.FCO SPI_I/SLICE_78
ROUTE         1     0.000    R19C15D.FCO to    R19C16A.FCI SPI_I/n18721
FCITOFCO_D  ---     0.317    R19C16A.FCI to    R19C16A.FCO SPI_I/SLICE_77
ROUTE         1     0.000    R19C16A.FCO to    R19C16B.FCI SPI_I/n18722
FCITOFCO_D  ---     0.317    R19C16B.FCI to    R19C16B.FCO SPI_I/SLICE_76
ROUTE         1     0.000    R19C16B.FCO to    R19C16C.FCI SPI_I/n18723
FCITOFCO_D  ---     0.317    R19C16C.FCI to    R19C16C.FCO SPI_I/SLICE_75
ROUTE         1     0.000    R19C16C.FCO to    R19C16D.FCI SPI_I/n18724
FCITOFCO_D  ---     0.317    R19C16D.FCI to    R19C16D.FCO SPI_I/SLICE_74
ROUTE         1     0.000    R19C16D.FCO to    R19C17A.FCI SPI_I/n18725
FCITOFCO_D  ---     0.317    R19C17A.FCI to    R19C17A.FCO SPI_I/SLICE_73
ROUTE         1     0.000    R19C17A.FCO to    R19C17B.FCI SPI_I/n18726
FCITOFCO_D  ---     0.317    R19C17B.FCI to    R19C17B.FCO SPI_I/SLICE_72
ROUTE         1     0.000    R19C17B.FCO to    R19C17C.FCI SPI_I/n18727
FCITOF1_DE  ---     1.298    R19C17C.FCI to     R19C17C.F1 SPI_I/SLICE_71
ROUTE         1     3.412     R19C17C.F1 to     R16C14C.C0 SPI_I/n3311
CTOF_DEL    ---     0.923     R16C14C.C0 to     R16C14C.F0 SPI_I/SLICE_1018
ROUTE         2     3.203     R16C14C.F0 to     R13C13C.D0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.923     R13C13C.D0 to     R13C13C.F0 SPI_I/SLICE_1370
ROUTE        11     3.688     R13C13C.F0 to    R15C11A.LSR SPI_I/n12617 (to clkout_c)
                  --------
                   24.021   (36.4% logic, 63.6% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R19C14A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1261:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R15C11A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.866ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i63  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i1  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i0

   Delay:              23.745ns  (36.8% logic, 63.2% route), 14 logic levels.

 Constraint Details:

     23.745ns physical path delay SPI_I/SLICE_9 to SLICE_1234 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.866ns

 Physical Path Details:

      Data path SPI_I/SLICE_9 to SLICE_1234:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R19C14A.CLK to     R19C14A.Q0 SPI_I/SLICE_9 (from clkout_c)
ROUTE         4     4.971     R19C14A.Q0 to     R19C15A.A1 SPI_I/recv_buffer_75
C1TOFCO_DE  ---     1.795     R19C15A.A1 to    R19C15A.FCO SPI_I/SLICE_81
ROUTE         1     0.000    R19C15A.FCO to    R19C15B.FCI SPI_I/n18718
FCITOFCO_D  ---     0.317    R19C15B.FCI to    R19C15B.FCO SPI_I/SLICE_80
ROUTE         1     0.000    R19C15B.FCO to    R19C15C.FCI SPI_I/n18719
FCITOFCO_D  ---     0.317    R19C15C.FCI to    R19C15C.FCO SPI_I/SLICE_79
ROUTE         1     0.000    R19C15C.FCO to    R19C15D.FCI SPI_I/n18720
FCITOFCO_D  ---     0.317    R19C15D.FCI to    R19C15D.FCO SPI_I/SLICE_78
ROUTE         1     0.000    R19C15D.FCO to    R19C16A.FCI SPI_I/n18721
FCITOFCO_D  ---     0.317    R19C16A.FCI to    R19C16A.FCO SPI_I/SLICE_77
ROUTE         1     0.000    R19C16A.FCO to    R19C16B.FCI SPI_I/n18722
FCITOFCO_D  ---     0.317    R19C16B.FCI to    R19C16B.FCO SPI_I/SLICE_76
ROUTE         1     0.000    R19C16B.FCO to    R19C16C.FCI SPI_I/n18723
FCITOFCO_D  ---     0.317    R19C16C.FCI to    R19C16C.FCO SPI_I/SLICE_75
ROUTE         1     0.000    R19C16C.FCO to    R19C16D.FCI SPI_I/n18724
FCITOFCO_D  ---     0.317    R19C16D.FCI to    R19C16D.FCO SPI_I/SLICE_74
ROUTE         1     0.000    R19C16D.FCO to    R19C17A.FCI SPI_I/n18725
FCITOFCO_D  ---     0.317    R19C17A.FCI to    R19C17A.FCO SPI_I/SLICE_73
ROUTE         1     0.000    R19C17A.FCO to    R19C17B.FCI SPI_I/n18726
FCITOFCO_D  ---     0.317    R19C17B.FCI to    R19C17B.FCO SPI_I/SLICE_72
ROUTE         1     0.000    R19C17B.FCO to    R19C17C.FCI SPI_I/n18727
FCITOF1_DE  ---     1.298    R19C17C.FCI to     R19C17C.F1 SPI_I/SLICE_71
ROUTE         1     3.412     R19C17C.F1 to     R16C14C.C0 SPI_I/n3311
CTOF_DEL    ---     0.923     R16C14C.C0 to     R16C14C.F0 SPI_I/SLICE_1018
ROUTE         2     3.203     R16C14C.F0 to     R13C13C.D0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.923     R13C13C.D0 to     R13C13C.F0 SPI_I/SLICE_1370
ROUTE        11     3.412     R13C13C.F0 to    R16C14D.LSR SPI_I/n12617 (to clkout_c)
                  --------
                   23.745   (36.8% logic, 63.2% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R19C14A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1234:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R16C14D.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.866ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i63  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i11  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i10

   Delay:              23.745ns  (36.8% logic, 63.2% route), 14 logic levels.

 Constraint Details:

     23.745ns physical path delay SPI_I/SLICE_9 to SLICE_1221 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.866ns

 Physical Path Details:

      Data path SPI_I/SLICE_9 to SLICE_1221:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R19C14A.CLK to     R19C14A.Q0 SPI_I/SLICE_9 (from clkout_c)
ROUTE         4     4.971     R19C14A.Q0 to     R19C15A.A1 SPI_I/recv_buffer_75
C1TOFCO_DE  ---     1.795     R19C15A.A1 to    R19C15A.FCO SPI_I/SLICE_81
ROUTE         1     0.000    R19C15A.FCO to    R19C15B.FCI SPI_I/n18718
FCITOFCO_D  ---     0.317    R19C15B.FCI to    R19C15B.FCO SPI_I/SLICE_80
ROUTE         1     0.000    R19C15B.FCO to    R19C15C.FCI SPI_I/n18719
FCITOFCO_D  ---     0.317    R19C15C.FCI to    R19C15C.FCO SPI_I/SLICE_79
ROUTE         1     0.000    R19C15C.FCO to    R19C15D.FCI SPI_I/n18720
FCITOFCO_D  ---     0.317    R19C15D.FCI to    R19C15D.FCO SPI_I/SLICE_78
ROUTE         1     0.000    R19C15D.FCO to    R19C16A.FCI SPI_I/n18721
FCITOFCO_D  ---     0.317    R19C16A.FCI to    R19C16A.FCO SPI_I/SLICE_77
ROUTE         1     0.000    R19C16A.FCO to    R19C16B.FCI SPI_I/n18722
FCITOFCO_D  ---     0.317    R19C16B.FCI to    R19C16B.FCO SPI_I/SLICE_76
ROUTE         1     0.000    R19C16B.FCO to    R19C16C.FCI SPI_I/n18723
FCITOFCO_D  ---     0.317    R19C16C.FCI to    R19C16C.FCO SPI_I/SLICE_75
ROUTE         1     0.000    R19C16C.FCO to    R19C16D.FCI SPI_I/n18724
FCITOFCO_D  ---     0.317    R19C16D.FCI to    R19C16D.FCO SPI_I/SLICE_74
ROUTE         1     0.000    R19C16D.FCO to    R19C17A.FCI SPI_I/n18725
FCITOFCO_D  ---     0.317    R19C17A.FCI to    R19C17A.FCO SPI_I/SLICE_73
ROUTE         1     0.000    R19C17A.FCO to    R19C17B.FCI SPI_I/n18726
FCITOFCO_D  ---     0.317    R19C17B.FCI to    R19C17B.FCO SPI_I/SLICE_72
ROUTE         1     0.000    R19C17B.FCO to    R19C17C.FCI SPI_I/n18727
FCITOF1_DE  ---     1.298    R19C17C.FCI to     R19C17C.F1 SPI_I/SLICE_71
ROUTE         1     3.412     R19C17C.F1 to     R16C14C.C0 SPI_I/n3311
CTOF_DEL    ---     0.923     R16C14C.C0 to     R16C14C.F0 SPI_I/SLICE_1018
ROUTE         2     3.203     R16C14C.F0 to     R13C13C.D0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.923     R13C13C.D0 to     R13C13C.F0 SPI_I/SLICE_1370
ROUTE        11     3.412     R13C13C.F0 to    R16C14B.LSR SPI_I/n12617 (to clkout_c)
                  --------
                   23.745   (36.8% logic, 63.2% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R19C14A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R16C14B.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.885ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i63  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i8  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i7

   Delay:              23.726ns  (36.9% logic, 63.1% route), 14 logic levels.

 Constraint Details:

     23.726ns physical path delay SPI_I/SLICE_9 to SLICE_1260 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.885ns

 Physical Path Details:

      Data path SPI_I/SLICE_9 to SLICE_1260:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R19C14A.CLK to     R19C14A.Q0 SPI_I/SLICE_9 (from clkout_c)
ROUTE         4     4.971     R19C14A.Q0 to     R19C15A.A1 SPI_I/recv_buffer_75
C1TOFCO_DE  ---     1.795     R19C15A.A1 to    R19C15A.FCO SPI_I/SLICE_81
ROUTE         1     0.000    R19C15A.FCO to    R19C15B.FCI SPI_I/n18718
FCITOFCO_D  ---     0.317    R19C15B.FCI to    R19C15B.FCO SPI_I/SLICE_80
ROUTE         1     0.000    R19C15B.FCO to    R19C15C.FCI SPI_I/n18719
FCITOFCO_D  ---     0.317    R19C15C.FCI to    R19C15C.FCO SPI_I/SLICE_79
ROUTE         1     0.000    R19C15C.FCO to    R19C15D.FCI SPI_I/n18720
FCITOFCO_D  ---     0.317    R19C15D.FCI to    R19C15D.FCO SPI_I/SLICE_78
ROUTE         1     0.000    R19C15D.FCO to    R19C16A.FCI SPI_I/n18721
FCITOFCO_D  ---     0.317    R19C16A.FCI to    R19C16A.FCO SPI_I/SLICE_77
ROUTE         1     0.000    R19C16A.FCO to    R19C16B.FCI SPI_I/n18722
FCITOFCO_D  ---     0.317    R19C16B.FCI to    R19C16B.FCO SPI_I/SLICE_76
ROUTE         1     0.000    R19C16B.FCO to    R19C16C.FCI SPI_I/n18723
FCITOFCO_D  ---     0.317    R19C16C.FCI to    R19C16C.FCO SPI_I/SLICE_75
ROUTE         1     0.000    R19C16C.FCO to    R19C16D.FCI SPI_I/n18724
FCITOFCO_D  ---     0.317    R19C16D.FCI to    R19C16D.FCO SPI_I/SLICE_74
ROUTE         1     0.000    R19C16D.FCO to    R19C17A.FCI SPI_I/n18725
FCITOFCO_D  ---     0.317    R19C17A.FCI to    R19C17A.FCO SPI_I/SLICE_73
ROUTE         1     0.000    R19C17A.FCO to    R19C17B.FCI SPI_I/n18726
FCITOFCO_D  ---     0.317    R19C17B.FCI to    R19C17B.FCO SPI_I/SLICE_72
ROUTE         1     0.000    R19C17B.FCO to    R19C17C.FCI SPI_I/n18727
FCITOF1_DE  ---     1.298    R19C17C.FCI to     R19C17C.F1 SPI_I/SLICE_71
ROUTE         1     3.412     R19C17C.F1 to     R16C14C.C0 SPI_I/n3311
CTOF_DEL    ---     0.923     R16C14C.C0 to     R16C14C.F0 SPI_I/SLICE_1018
ROUTE         2     3.203     R16C14C.F0 to     R13C13C.D0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.923     R13C13C.D0 to     R13C13C.F0 SPI_I/SLICE_1370
ROUTE        11     3.393     R13C13C.F0 to    R16C11D.LSR SPI_I/n12617 (to clkout_c)
                  --------
                   23.726   (36.9% logic, 63.1% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R19C14A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R16C11D.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.898ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i63  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i15  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i14

   Delay:              23.713ns  (36.9% logic, 63.1% route), 14 logic levels.

 Constraint Details:

     23.713ns physical path delay SPI_I/SLICE_9 to SLICE_1461 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.898ns

 Physical Path Details:

      Data path SPI_I/SLICE_9 to SLICE_1461:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R19C14A.CLK to     R19C14A.Q0 SPI_I/SLICE_9 (from clkout_c)
ROUTE         4     4.971     R19C14A.Q0 to     R19C15A.A1 SPI_I/recv_buffer_75
C1TOFCO_DE  ---     1.795     R19C15A.A1 to    R19C15A.FCO SPI_I/SLICE_81
ROUTE         1     0.000    R19C15A.FCO to    R19C15B.FCI SPI_I/n18718
FCITOFCO_D  ---     0.317    R19C15B.FCI to    R19C15B.FCO SPI_I/SLICE_80
ROUTE         1     0.000    R19C15B.FCO to    R19C15C.FCI SPI_I/n18719
FCITOFCO_D  ---     0.317    R19C15C.FCI to    R19C15C.FCO SPI_I/SLICE_79
ROUTE         1     0.000    R19C15C.FCO to    R19C15D.FCI SPI_I/n18720
FCITOFCO_D  ---     0.317    R19C15D.FCI to    R19C15D.FCO SPI_I/SLICE_78
ROUTE         1     0.000    R19C15D.FCO to    R19C16A.FCI SPI_I/n18721
FCITOFCO_D  ---     0.317    R19C16A.FCI to    R19C16A.FCO SPI_I/SLICE_77
ROUTE         1     0.000    R19C16A.FCO to    R19C16B.FCI SPI_I/n18722
FCITOFCO_D  ---     0.317    R19C16B.FCI to    R19C16B.FCO SPI_I/SLICE_76
ROUTE         1     0.000    R19C16B.FCO to    R19C16C.FCI SPI_I/n18723
FCITOFCO_D  ---     0.317    R19C16C.FCI to    R19C16C.FCO SPI_I/SLICE_75
ROUTE         1     0.000    R19C16C.FCO to    R19C16D.FCI SPI_I/n18724
FCITOFCO_D  ---     0.317    R19C16D.FCI to    R19C16D.FCO SPI_I/SLICE_74
ROUTE         1     0.000    R19C16D.FCO to    R19C17A.FCI SPI_I/n18725
FCITOFCO_D  ---     0.317    R19C17A.FCI to    R19C17A.FCO SPI_I/SLICE_73
ROUTE         1     0.000    R19C17A.FCO to    R19C17B.FCI SPI_I/n18726
FCITOFCO_D  ---     0.317    R19C17B.FCI to    R19C17B.FCO SPI_I/SLICE_72
ROUTE         1     0.000    R19C17B.FCO to    R19C17C.FCI SPI_I/n18727
FCITOF1_DE  ---     1.298    R19C17C.FCI to     R19C17C.F1 SPI_I/SLICE_71
ROUTE         1     3.412     R19C17C.F1 to     R16C14C.C0 SPI_I/n3311
CTOF_DEL    ---     0.923     R16C14C.C0 to     R16C14C.F0 SPI_I/SLICE_1018
ROUTE         2     3.203     R16C14C.F0 to     R13C13C.D0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.923     R13C13C.D0 to     R13C13C.F0 SPI_I/SLICE_1370
ROUTE        11     3.380     R13C13C.F0 to    R14C11D.LSR SPI_I/n12617 (to clkout_c)
                  --------
                   23.713   (36.9% logic, 63.1% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R19C14A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1461:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R14C11D.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.953ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i21  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i9  (to clkout_c +)

   Delay:              23.658ns  (37.0% logic, 63.0% route), 14 logic levels.

 Constraint Details:

     23.658ns physical path delay SPI_I/SLICE_71 to SLICE_452 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.953ns

 Physical Path Details:

      Data path SPI_I/SLICE_71 to SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R19C17C.CLK to     R19C17C.Q1 SPI_I/SLICE_71 (from clkout_c)
ROUTE         4     4.015     R19C17C.Q1 to     R20C15A.B1 SPI_I/recv_buffer_33
C1TOFCO_DE  ---     1.795     R20C15A.B1 to    R20C15A.FCO SPI_I/SLICE_57
ROUTE         1     0.000    R20C15A.FCO to    R20C15B.FCI SPI_I/n18594
FCITOFCO_D  ---     0.317    R20C15B.FCI to    R20C15B.FCO SPI_I/SLICE_51
ROUTE         1     0.000    R20C15B.FCO to    R20C15C.FCI SPI_I/n18595
FCITOFCO_D  ---     0.317    R20C15C.FCI to    R20C15C.FCO SPI_I/SLICE_49
ROUTE         1     0.000    R20C15C.FCO to    R20C15D.FCI SPI_I/n18596
FCITOFCO_D  ---     0.317    R20C15D.FCI to    R20C15D.FCO SPI_I/SLICE_48
ROUTE         1     0.000    R20C15D.FCO to    R20C16A.FCI SPI_I/n18597
FCITOFCO_D  ---     0.317    R20C16A.FCI to    R20C16A.FCO SPI_I/SLICE_47
ROUTE         1     0.000    R20C16A.FCO to    R20C16B.FCI SPI_I/n18598
FCITOFCO_D  ---     0.317    R20C16B.FCI to    R20C16B.FCO SPI_I/SLICE_46
ROUTE         1     0.000    R20C16B.FCO to    R20C16C.FCI SPI_I/n18599
FCITOFCO_D  ---     0.317    R20C16C.FCI to    R20C16C.FCO SPI_I/SLICE_45
ROUTE         1     0.000    R20C16C.FCO to    R20C16D.FCI SPI_I/n18600
FCITOFCO_D  ---     0.317    R20C16D.FCI to    R20C16D.FCO SPI_I/SLICE_44
ROUTE         1     0.000    R20C16D.FCO to    R20C17A.FCI SPI_I/n18601
FCITOFCO_D  ---     0.317    R20C17A.FCI to    R20C17A.FCO SPI_I/SLICE_43
ROUTE         1     0.000    R20C17A.FCO to    R20C17B.FCI SPI_I/n18602
FCITOFCO_D  ---     0.317    R20C17B.FCI to    R20C17B.FCO SPI_I/SLICE_42
ROUTE         1     0.000    R20C17B.FCO to    R20C17C.FCI SPI_I/n18603
FCITOF1_DE  ---     1.298    R20C17C.FCI to     R20C17C.F1 SPI_I/SLICE_41
ROUTE         1     3.175     R20C17C.F1 to     R16C15B.D0 SPI_I/n3407
CTOF_DEL    ---     0.923     R16C15B.D0 to     R16C15B.F0 SPI_I/SLICE_1019
ROUTE         2     2.901     R16C15B.F0 to     R13C13C.C1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.923     R13C13C.C1 to     R13C13C.F1 SPI_I/SLICE_1370
ROUTE        11     4.820     R13C13C.F1 to     R3C16B.LSR SPI_I/n12577 (to clkout_c)
                  --------
                   23.658   (37.0% logic, 63.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R19C17C.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R3C16B.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.953ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i21  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i8  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i7

   Delay:              23.658ns  (37.0% logic, 63.0% route), 14 logic levels.

 Constraint Details:

     23.658ns physical path delay SPI_I/SLICE_71 to SLICE_453 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.953ns

 Physical Path Details:

      Data path SPI_I/SLICE_71 to SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R19C17C.CLK to     R19C17C.Q1 SPI_I/SLICE_71 (from clkout_c)
ROUTE         4     4.015     R19C17C.Q1 to     R20C15A.B1 SPI_I/recv_buffer_33
C1TOFCO_DE  ---     1.795     R20C15A.B1 to    R20C15A.FCO SPI_I/SLICE_57
ROUTE         1     0.000    R20C15A.FCO to    R20C15B.FCI SPI_I/n18594
FCITOFCO_D  ---     0.317    R20C15B.FCI to    R20C15B.FCO SPI_I/SLICE_51
ROUTE         1     0.000    R20C15B.FCO to    R20C15C.FCI SPI_I/n18595
FCITOFCO_D  ---     0.317    R20C15C.FCI to    R20C15C.FCO SPI_I/SLICE_49
ROUTE         1     0.000    R20C15C.FCO to    R20C15D.FCI SPI_I/n18596
FCITOFCO_D  ---     0.317    R20C15D.FCI to    R20C15D.FCO SPI_I/SLICE_48
ROUTE         1     0.000    R20C15D.FCO to    R20C16A.FCI SPI_I/n18597
FCITOFCO_D  ---     0.317    R20C16A.FCI to    R20C16A.FCO SPI_I/SLICE_47
ROUTE         1     0.000    R20C16A.FCO to    R20C16B.FCI SPI_I/n18598
FCITOFCO_D  ---     0.317    R20C16B.FCI to    R20C16B.FCO SPI_I/SLICE_46
ROUTE         1     0.000    R20C16B.FCO to    R20C16C.FCI SPI_I/n18599
FCITOFCO_D  ---     0.317    R20C16C.FCI to    R20C16C.FCO SPI_I/SLICE_45
ROUTE         1     0.000    R20C16C.FCO to    R20C16D.FCI SPI_I/n18600
FCITOFCO_D  ---     0.317    R20C16D.FCI to    R20C16D.FCO SPI_I/SLICE_44
ROUTE         1     0.000    R20C16D.FCO to    R20C17A.FCI SPI_I/n18601
FCITOFCO_D  ---     0.317    R20C17A.FCI to    R20C17A.FCO SPI_I/SLICE_43
ROUTE         1     0.000    R20C17A.FCO to    R20C17B.FCI SPI_I/n18602
FCITOFCO_D  ---     0.317    R20C17B.FCI to    R20C17B.FCO SPI_I/SLICE_42
ROUTE         1     0.000    R20C17B.FCO to    R20C17C.FCI SPI_I/n18603
FCITOF1_DE  ---     1.298    R20C17C.FCI to     R20C17C.F1 SPI_I/SLICE_41
ROUTE         1     3.175     R20C17C.F1 to     R16C15B.D0 SPI_I/n3407
CTOF_DEL    ---     0.923     R16C15B.D0 to     R16C15B.F0 SPI_I/SLICE_1019
ROUTE         2     2.901     R16C15B.F0 to     R13C13C.C1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.923     R13C13C.C1 to     R13C13C.F1 SPI_I/SLICE_1370
ROUTE        11     4.820     R13C13C.F1 to     R3C16A.LSR SPI_I/n12577 (to clkout_c)
                  --------
                   23.658   (37.0% logic, 63.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R19C17C.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R3C16A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.085ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i21  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i11  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i10

   Delay:              23.526ns  (37.2% logic, 62.8% route), 14 logic levels.

 Constraint Details:

     23.526ns physical path delay SPI_I/SLICE_71 to SLICE_1102 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 2.085ns

 Physical Path Details:

      Data path SPI_I/SLICE_71 to SLICE_1102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R19C17C.CLK to     R19C17C.Q1 SPI_I/SLICE_71 (from clkout_c)
ROUTE         4     4.015     R19C17C.Q1 to     R20C15A.B1 SPI_I/recv_buffer_33
C1TOFCO_DE  ---     1.795     R20C15A.B1 to    R20C15A.FCO SPI_I/SLICE_57
ROUTE         1     0.000    R20C15A.FCO to    R20C15B.FCI SPI_I/n18594
FCITOFCO_D  ---     0.317    R20C15B.FCI to    R20C15B.FCO SPI_I/SLICE_51
ROUTE         1     0.000    R20C15B.FCO to    R20C15C.FCI SPI_I/n18595
FCITOFCO_D  ---     0.317    R20C15C.FCI to    R20C15C.FCO SPI_I/SLICE_49
ROUTE         1     0.000    R20C15C.FCO to    R20C15D.FCI SPI_I/n18596
FCITOFCO_D  ---     0.317    R20C15D.FCI to    R20C15D.FCO SPI_I/SLICE_48
ROUTE         1     0.000    R20C15D.FCO to    R20C16A.FCI SPI_I/n18597
FCITOFCO_D  ---     0.317    R20C16A.FCI to    R20C16A.FCO SPI_I/SLICE_47
ROUTE         1     0.000    R20C16A.FCO to    R20C16B.FCI SPI_I/n18598
FCITOFCO_D  ---     0.317    R20C16B.FCI to    R20C16B.FCO SPI_I/SLICE_46
ROUTE         1     0.000    R20C16B.FCO to    R20C16C.FCI SPI_I/n18599
FCITOFCO_D  ---     0.317    R20C16C.FCI to    R20C16C.FCO SPI_I/SLICE_45
ROUTE         1     0.000    R20C16C.FCO to    R20C16D.FCI SPI_I/n18600
FCITOFCO_D  ---     0.317    R20C16D.FCI to    R20C16D.FCO SPI_I/SLICE_44
ROUTE         1     0.000    R20C16D.FCO to    R20C17A.FCI SPI_I/n18601
FCITOFCO_D  ---     0.317    R20C17A.FCI to    R20C17A.FCO SPI_I/SLICE_43
ROUTE         1     0.000    R20C17A.FCO to    R20C17B.FCI SPI_I/n18602
FCITOFCO_D  ---     0.317    R20C17B.FCI to    R20C17B.FCO SPI_I/SLICE_42
ROUTE         1     0.000    R20C17B.FCO to    R20C17C.FCI SPI_I/n18603
FCITOF1_DE  ---     1.298    R20C17C.FCI to     R20C17C.F1 SPI_I/SLICE_41
ROUTE         1     3.175     R20C17C.F1 to     R16C15B.D0 SPI_I/n3407
CTOF_DEL    ---     0.923     R16C15B.D0 to     R16C15B.F0 SPI_I/SLICE_1019
ROUTE         2     2.901     R16C15B.F0 to     R13C13C.C1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.923     R13C13C.C1 to     R13C13C.F1 SPI_I/SLICE_1370
ROUTE        11     4.688     R13C13C.F1 to      R8C7A.LSR SPI_I/n12577 (to clkout_c)
                  --------
                   23.526   (37.2% logic, 62.8% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R19C17C.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to      R8C7A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i21  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i15  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i14

   Delay:              23.475ns  (37.3% logic, 62.7% route), 14 logic levels.

 Constraint Details:

     23.475ns physical path delay SPI_I/SLICE_71 to SLICE_1104 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 2.136ns

 Physical Path Details:

      Data path SPI_I/SLICE_71 to SLICE_1104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R19C17C.CLK to     R19C17C.Q1 SPI_I/SLICE_71 (from clkout_c)
ROUTE         4     4.015     R19C17C.Q1 to     R20C15A.B1 SPI_I/recv_buffer_33
C1TOFCO_DE  ---     1.795     R20C15A.B1 to    R20C15A.FCO SPI_I/SLICE_57
ROUTE         1     0.000    R20C15A.FCO to    R20C15B.FCI SPI_I/n18594
FCITOFCO_D  ---     0.317    R20C15B.FCI to    R20C15B.FCO SPI_I/SLICE_51
ROUTE         1     0.000    R20C15B.FCO to    R20C15C.FCI SPI_I/n18595
FCITOFCO_D  ---     0.317    R20C15C.FCI to    R20C15C.FCO SPI_I/SLICE_49
ROUTE         1     0.000    R20C15C.FCO to    R20C15D.FCI SPI_I/n18596
FCITOFCO_D  ---     0.317    R20C15D.FCI to    R20C15D.FCO SPI_I/SLICE_48
ROUTE         1     0.000    R20C15D.FCO to    R20C16A.FCI SPI_I/n18597
FCITOFCO_D  ---     0.317    R20C16A.FCI to    R20C16A.FCO SPI_I/SLICE_47
ROUTE         1     0.000    R20C16A.FCO to    R20C16B.FCI SPI_I/n18598
FCITOFCO_D  ---     0.317    R20C16B.FCI to    R20C16B.FCO SPI_I/SLICE_46
ROUTE         1     0.000    R20C16B.FCO to    R20C16C.FCI SPI_I/n18599
FCITOFCO_D  ---     0.317    R20C16C.FCI to    R20C16C.FCO SPI_I/SLICE_45
ROUTE         1     0.000    R20C16C.FCO to    R20C16D.FCI SPI_I/n18600
FCITOFCO_D  ---     0.317    R20C16D.FCI to    R20C16D.FCO SPI_I/SLICE_44
ROUTE         1     0.000    R20C16D.FCO to    R20C17A.FCI SPI_I/n18601
FCITOFCO_D  ---     0.317    R20C17A.FCI to    R20C17A.FCO SPI_I/SLICE_43
ROUTE         1     0.000    R20C17A.FCO to    R20C17B.FCI SPI_I/n18602
FCITOFCO_D  ---     0.317    R20C17B.FCI to    R20C17B.FCO SPI_I/SLICE_42
ROUTE         1     0.000    R20C17B.FCO to    R20C17C.FCI SPI_I/n18603
FCITOF1_DE  ---     1.298    R20C17C.FCI to     R20C17C.F1 SPI_I/SLICE_41
ROUTE         1     3.175     R20C17C.F1 to     R16C15B.D0 SPI_I/n3407
CTOF_DEL    ---     0.923     R16C15B.D0 to     R16C15B.F0 SPI_I/SLICE_1019
ROUTE         2     2.901     R16C15B.F0 to     R13C13C.C1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.923     R13C13C.C1 to     R13C13C.F1 SPI_I/SLICE_1370
ROUTE        11     4.637     R13C13C.F1 to    R16C23A.LSR SPI_I/n12577 (to clkout_c)
                  --------
                   23.475   (37.3% logic, 62.7% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R19C17C.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R16C23A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

Report:   40.443MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |   38.000 MHz|   40.443 MHz|  14  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1   Loads: 255
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_451.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_586.Q1   Loads: 166
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 201
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: pwm_clk   Source: SLICE_451.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5113 paths, 1 nets, and 9263 connections (99.80% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.9.0.99.2</big></U></B>
Fri Apr 14 12:08:54 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-4000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i18  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i17  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_73 to SPI_I/SLICE_73 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_73 to SPI_I/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R19C17A.CLK to     R19C17A.Q1 SPI_I/SLICE_73 (from clkout_c)
ROUTE         5     0.364     R19C17A.Q1 to     R19C17A.M0 SPI_I/recv_buffer_30 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R19C17A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R19C17A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i12  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i11  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_76 to SPI_I/SLICE_76 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_76 to SPI_I/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R19C16B.CLK to     R19C16B.Q1 SPI_I/SLICE_76 (from clkout_c)
ROUTE         5     0.364     R19C16B.Q1 to     R19C16B.M0 SPI_I/recv_buffer_24 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R19C16B.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R19C16B.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i36  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i35  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_50 to SPI_I/SLICE_50 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_50 to SPI_I/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R17C16D.CLK to     R17C16D.Q1 SPI_I/SLICE_50 (from clkout_c)
ROUTE         5     0.364     R17C16D.Q1 to     R17C16D.M0 SPI_I/recv_buffer_48 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R17C16D.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R17C16D.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i13  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i12  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_75 to SPI_I/SLICE_76 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_75 to SPI_I/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R19C16C.CLK to     R19C16C.Q0 SPI_I/SLICE_75 (from clkout_c)
ROUTE         5     0.364     R19C16C.Q0 to     R19C16B.M1 SPI_I/recv_buffer_25 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R19C16C.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R19C16B.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CLKDIV_I/mhz_buf_29  (from clkout_c +)
   Destination:    FF         Data in        CLKDIV_I/clk_1mhz_33  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay CLKDIV_I/SLICE_586 to CLKDIV_I/SLICE_586 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path CLKDIV_I/SLICE_586 to CLKDIV_I/SLICE_586:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C2A.CLK to      R12C2A.Q0 CLKDIV_I/SLICE_586 (from clkout_c)
ROUTE         2     0.364      R12C2A.Q0 to      R12C2A.M1 CLKDIV_I/mhz_buf (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to CLKDIV_I/SLICE_586:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R12C2A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to CLKDIV_I/SLICE_586:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R12C2A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i62  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i61  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_66 to SPI_I/SLICE_66 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_66 to SPI_I/SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R18C15A.CLK to     R18C15A.Q1 SPI_I/SLICE_66 (from clkout_c)
ROUTE         5     0.364     R18C15A.Q1 to     R18C15A.M0 SPI_I/recv_buffer_74 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R18C15A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R18C15A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/SCKlatched_116  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/SCKold_114  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_21 to SPI_I/SLICE_21 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_21 to SPI_I/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R18C12A.CLK to     R18C12A.Q0 SPI_I/SLICE_21 (from clkout_c)
ROUTE         5     0.364     R18C12A.Q0 to     R18C12A.M1 SPI_I/SCKlatched (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R18C12A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R18C12A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i44  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i43  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_70 to SPI_I/SLICE_70 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_70 to SPI_I/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R18C14A.CLK to     R18C14A.Q1 SPI_I/SLICE_70 (from clkout_c)
ROUTE         4     0.364     R18C14A.Q1 to     R18C14A.M0 SPI_I/recv_buffer_56 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R18C14A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R18C14A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i38  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i37  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_59 to SPI_I/SLICE_59 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_59 to SPI_I/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R17C15A.CLK to     R17C15A.Q1 SPI_I/SLICE_59 (from clkout_c)
ROUTE         5     0.364     R17C15A.Q1 to     R17C15A.M0 SPI_I/recv_buffer_50 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R17C15A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R17C15A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i55  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i54  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_60 to SPI_I/SLICE_61 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_60 to SPI_I/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R18C16C.CLK to     R18C16C.Q0 SPI_I/SLICE_60 (from clkout_c)
ROUTE         5     0.364     R18C16C.Q0 to     R18C16B.M1 SPI_I/recv_buffer_67 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R18C16C.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R18C16B.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.688 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1   Loads: 255
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_451.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_586.Q1   Loads: 166
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 201
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 4

   Clock Domain: pwm_clk   Source: SLICE_451.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5113 paths, 1 nets, and 9263 connections (99.80% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
