```verilog
module top_module (
    input [7:0] a, b, c, d,
    output [7:0] min
);

    // Intermediate wires to hold the result of two-way min comparisons
    wire [7:0] min_ab;
    wire [7:0] min_cd;

    // First level of comparison: find the min between pairs (a, b) and (c, d)
    assign min_ab = (a < b) ? a : b;
    assign min_cd = (c < d) ? c : d;
    
    // Second level of comparison: find the min between the results of the first level
    assign min = (min_ab < min_cd) ? min_ab : min_cd;

endmodule
```