# do Ejercicio2_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/helcsnewsxd/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/mux4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:01 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 17:20:01 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/forwarding_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:01 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/forwarding_unit.sv 
# -- Compiling module FORWARDING_UNIT
# 
# Top level modules:
# 	FORWARDING_UNIT
# End time: 17:20:01 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/hazard_detection_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:01 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/hazard_detection_unit.sv 
# -- Compiling module HDU
# 
# Top level modules:
# 	HDU
# End time: 17:20:01 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/writeback.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:01 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/writeback.sv 
# -- Compiling module writeback
# 
# Top level modules:
# 	writeback
# End time: 17:20:02 on Nov 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:02 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/processor_arm.sv 
# -- Compiling module processor_arm
# 
# Top level modules:
# 	processor_arm
# End time: 17:20:02 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:02 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/memory.sv 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 17:20:02 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/decode.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:02 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/decode.sv 
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 17:20:02 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:02 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:20:02 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:02 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 17:20:02 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/aludec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:02 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/aludec.sv 
# -- Compiling module aludec
# 
# Top level modules:
# 	aludec
# End time: 17:20:02 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/sl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:02 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/sl.sv 
# -- Compiling module sl
# 
# Top level modules:
# 	sl
# End time: 17:20:02 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/signext.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:02 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/signext.sv 
# -- Compiling module signext
# 
# Top level modules:
# 	signext
# End time: 17:20:02 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:02 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:20:02 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:02 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 17:20:02 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/maindec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:02 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/maindec.sv 
# -- Compiling module maindec
# 
# Top level modules:
# 	maindec
# End time: 17:20:02 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:02 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 17:20:03 on Nov 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:03 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 17:20:03 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/fetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:03 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/fetch.sv 
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 17:20:03 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/execute.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:03 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/execute.sv 
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 17:20:03 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:03 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:20:03 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:03 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 17:20:03 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/dmem.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:03 on Nov 10,2023
# vcom -reportprogress 300 -2008 -work work /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/dmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture behave of dmem
# ** Warning: /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/dmem.vhd(30): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 17:20:03 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -sv -work work +incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/test-benches {/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/test-benches/processor_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:03 on Nov 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/test-benches" /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/test-benches/processor_tb.sv 
# -- Compiling module processor_tb
# 
# Top level modules:
# 	processor_tb
# End time: 17:20:03 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  processor_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" processor_tb 
# Start time: 17:20:03 on Nov 10,2023
# Loading sv_std.std
# Loading work.processor_tb
# Loading work.processor_arm
# Loading work.controller
# Loading work.maindec
# Loading work.aludec
# Loading work.datapath
# Loading work.fetch
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.decode
# Loading work.HDU
# Loading work.regfile
# Loading work.signext
# Loading work.execute
# Loading work.sl
# Loading work.FORWARDING_UNIT
# Loading work.mux4
# Loading work.alu
# Loading work.memory
# Loading work.writeback
# Loading work.imem
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.dmem(behave)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'EXECUTE'.  Expected 20, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/dut/dp/EXECUTE File: /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/datapath.sv Line: 101
# ** Warning: (vsim-3722) /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/datapath.sv(101): [TFMPC] - Missing connection for port 'IF_ID_rn'.
# ** Warning: (vsim-3722) /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/datapath.sv(101): [TFMPC] - Missing connection for port 'IF_ID_rm'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'd3'. The port definition is at: /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/mux4.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/dut/dp/EXECUTE/MUX_forwardA File: /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/execute.sv Line: 57
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'd3'. The port definition is at: /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/mux4.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/dut/dp/EXECUTE/MUX_forwardB File: /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/simple-modules/execute.sv Line: 66
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: fin del testdump
#    Time: 20020 ps  Iteration: 1  Instance: /processor_tb/dut/dataMem
# ** Note: $stop    : /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/test-benches/processor_tb.sv(34)
#    Time: 20040 ps  Iteration: 0  Instance: /processor_tb
# Break in Module processor_tb at /home/helcsnewsxd/Documentos/Arqui-Labo1/Laboratorio-ARMv8-en-SystemVerilog---Arquitectura-del-Computador/Ejercicio2/PipelinedProcessorPatterson-Modules/test-benches/processor_tb.sv line 34
# 
# stdin: <EOF>
# End time: 17:20:17 on Nov 10,2023, Elapsed time: 0:00:14
# Errors: 0, Warnings: 5
