// Seed: 3765544742
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    output wand id_2
    , id_16,
    input supply1 id_3,
    input supply0 id_4,
    output tri0 id_5,
    input tri id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri id_10,
    input tri id_11,
    output wor id_12,
    input uwire id_13,
    output wor id_14
);
  assign id_1  = 1;
  assign id_14 = id_11;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output tri0 id_2
);
  wire id_4;
  assign id_4 = id_1;
  wire id_6;
  wire id_7, id_8, id_9, id_10;
  module_0(
      id_0, id_2, id_4, id_0, id_4, id_2, id_0, id_1, id_0, id_0, id_4, id_0, id_2, id_1, id_2
  );
endmodule
