{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1630311501077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1630311501078 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "assignment2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"assignment2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1630311501108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1630311501172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1630311501172 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1630311501678 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1630311501692 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630311502248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630311502248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630311502248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630311502248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630311502248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630311502248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630311502248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630311502248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630311502248 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1630311502248 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ice_assignment_2/" { { 0 { 0 ""} 0 10704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630311502259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ice_assignment_2/" { { 0 { 0 ""} 0 10706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630311502259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ice_assignment_2/" { { 0 { 0 ""} 0 10708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630311502259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ice_assignment_2/" { { 0 { 0 ""} 0 10710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630311502259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ice_assignment_2/" { { 0 { 0 ""} 0 10712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630311502259 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1630311502259 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1630311502263 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "No exact pin location assignment(s) for 38 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1630311503622 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "assignment2.sdc " "Synopsys Design Constraints File file not found: 'assignment2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1630311504151 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1630311504152 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1630311504153 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[255\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504157 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[255\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504157 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504157 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[254\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504157 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[254\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504157 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504157 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[253\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504157 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[253\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504157 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504157 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[252\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504158 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[252\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504158 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504158 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[251\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504158 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[251\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504158 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504158 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[250\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504158 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[250\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504158 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504158 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[249\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504158 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[249\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504158 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504158 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[248\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504158 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[248\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504158 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504158 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[247\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504158 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[247\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504158 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504158 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[246\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504158 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[246\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504158 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504158 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[245\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504158 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[245\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504158 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504158 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[244\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504159 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[244\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504159 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504159 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[243\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504159 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[243\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504159 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504159 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[242\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504159 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[242\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504159 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504159 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[241\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504159 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[241\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504159 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504159 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[240\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504159 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[240\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504159 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504159 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[239\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504159 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[239\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504159 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504159 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[238\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504159 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[238\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504159 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504159 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[237\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504159 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[237\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504159 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504159 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[236\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504159 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[236\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504159 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504159 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[235\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504160 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[235\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504160 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504160 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[234\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504160 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[234\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504160 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504160 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[233\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504160 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[233\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504160 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504160 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[232\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504160 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[232\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504160 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504160 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[231\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504160 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[231\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504160 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504160 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[230\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504160 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[230\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504160 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504160 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[229\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504160 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[229\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504160 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504160 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[228\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504160 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[228\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504160 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504160 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[227\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504161 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[227\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504161 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504161 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[226\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504161 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[226\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504161 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504161 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[225\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504161 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[225\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504161 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504161 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[224\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504161 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[224\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504161 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504161 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[223\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504161 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[223\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504161 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504161 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[222\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504161 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[222\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504161 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504161 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[221\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504162 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[221\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504162 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504162 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[220\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504162 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[220\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504162 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504162 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[219\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504162 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[219\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504162 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504162 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[218\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504162 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[218\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504162 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504162 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[217\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504162 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[217\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504162 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504162 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[216\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504162 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[216\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504162 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504162 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[215\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504162 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[215\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504162 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504162 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[214\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504162 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[214\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504162 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504162 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[213\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504162 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[213\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504162 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504162 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[212\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504163 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[212\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504163 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504163 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[211\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504163 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[211\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504163 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504163 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[210\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504163 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[210\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504163 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504163 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[209\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504163 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[209\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504163 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504163 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[208\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504163 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[208\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504163 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504163 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[207\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504163 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[207\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504163 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504163 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[206\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504163 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[206\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504163 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504163 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[205\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504163 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[205\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504163 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504163 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[204\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504163 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[204\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504163 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504163 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[203\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504164 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[203\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504164 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504164 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[202\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504164 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[202\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504164 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504164 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[201\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504164 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[201\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504164 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504164 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[200\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504164 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[200\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504164 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504164 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[199\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504164 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[199\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504164 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504164 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[198\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504164 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[198\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504164 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504164 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[197\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504165 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[197\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504165 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504165 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[196\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504165 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[196\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504165 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504165 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[195\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504165 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[195\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504165 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504165 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[194\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504165 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[194\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504165 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504165 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[193\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504165 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[193\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504165 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504165 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[192\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504165 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[192\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504165 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504165 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[191\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504165 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[191\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504165 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504165 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[190\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504166 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[190\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504166 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504166 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[189\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504166 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[189\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504166 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504166 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[188\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504166 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[188\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504166 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504166 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[187\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504166 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[187\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504166 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504166 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[186\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504166 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[186\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504166 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504166 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[185\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504166 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[185\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504166 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504166 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[184\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504166 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[184\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504166 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504166 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[183\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504166 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[183\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504166 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504166 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[182\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504166 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[182\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504166 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504166 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[181\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[181\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504167 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[180\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[180\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504167 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[179\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[179\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504167 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[178\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[178\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504167 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[177\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[177\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504167 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[176\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[176\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504167 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[175\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[175\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504167 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[174\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[174\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504167 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[173\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[173\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504167 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[172\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[172\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504167 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504167 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[171\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[171\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504168 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[170\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[170\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504168 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[169\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[169\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504168 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[168\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[168\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504168 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[167\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[167\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504168 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[166\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[166\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504168 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[165\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[165\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504168 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[164\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[164\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504168 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[163\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[163\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504168 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[162\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[162\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504168 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504168 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[161\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[161\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504169 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[160\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[160\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504169 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[159\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[159\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504169 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[158\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[158\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504169 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[157\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[157\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504169 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[156\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[156\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504169 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[155\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[155\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504169 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[154\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[154\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504169 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[153\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[153\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504169 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[152\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[152\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504169 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504169 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[151\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504170 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[151\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504170 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504170 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[150\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504170 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[150\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504170 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504170 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[149\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504170 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[149\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504170 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504170 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[148\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504170 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[148\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504170 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504170 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[147\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504170 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[147\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504170 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504170 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[146\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504170 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[146\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504170 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504170 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[145\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504170 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[145\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504170 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504170 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[144\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504170 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[144\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504170 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504170 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[143\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[143\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504171 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[142\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[142\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504171 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[141\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[141\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504171 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[140\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[140\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504171 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[139\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[139\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504171 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[138\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[138\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504171 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[137\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[137\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504171 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[136\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[136\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504171 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[135\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[135\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504171 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[134\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[134\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504171 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504171 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[133\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[133\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504172 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[132\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[132\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504172 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[131\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[131\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504172 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[130\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[130\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504172 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[129\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[129\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504172 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[128\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[128\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504172 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[127\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[127\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504172 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[126\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[126\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504172 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[125\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[125\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504172 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[124\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[124\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504172 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504172 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[123\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[123\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504173 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[122\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[122\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504173 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[121\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[121\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504173 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[120\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[120\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504173 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[119\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[119\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504173 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[118\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[118\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504173 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[117\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[117\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504173 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[116\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[116\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504173 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[115\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[115\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504173 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[114\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[114\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504173 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504173 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[113\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[113\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504174 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[112\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[112\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504174 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[111\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[111\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504174 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[110\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[110\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504174 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[109\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[109\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504174 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[108\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[108\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504174 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[107\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[107\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504174 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[106\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[106\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504174 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[105\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[105\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504174 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[104\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[104\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504174 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[103\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[103\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504174 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504174 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[102\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504175 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[102\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504175 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504175 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[101\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504175 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[101\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504175 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504175 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[100\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504175 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[100\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504175 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504175 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[99\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504175 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[99\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504175 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504175 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[98\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504175 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[98\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504175 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504175 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[97\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504175 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[97\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504175 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504175 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[96\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504175 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[96\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504175 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504175 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[95\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504175 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[95\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504175 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504175 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[94\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504175 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[94\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504175 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504175 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[93\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504176 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[93\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504176 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504176 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[92\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504176 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[92\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504176 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504176 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[91\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504176 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[91\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504176 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504176 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[90\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504176 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[90\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504176 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504176 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[89\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504176 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[89\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504176 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504176 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[88\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504176 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[88\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504176 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504176 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[87\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504176 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[87\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504176 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504176 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[86\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504176 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[86\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504176 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504176 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[85\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504176 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[85\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504176 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504176 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[84\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[84\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504177 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[83\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[83\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504177 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[82\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[82\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504177 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[81\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[81\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504177 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[80\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[80\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504177 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[79\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[79\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504177 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[78\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[78\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504177 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[77\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[77\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504177 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[76\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[76\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504177 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[75\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[75\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504177 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504177 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[74\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504178 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[74\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504178 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504178 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[73\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504178 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[73\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504178 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504178 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[72\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504178 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[72\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504178 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504178 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[71\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504178 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[71\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504178 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504178 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[70\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504178 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[70\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504178 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504178 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[69\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504178 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[69\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504178 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504178 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[68\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504178 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[68\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504178 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504178 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[67\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504178 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[67\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504178 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504178 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[66\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504178 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[66\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504178 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504178 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[65\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[65\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504179 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[64\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[64\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504179 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[63\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[63\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504179 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[62\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[62\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504179 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[61\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[61\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504179 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[60\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[60\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504179 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[59\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[59\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504179 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[58\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[58\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504179 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[57\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[57\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504179 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[56\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[56\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504179 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504179 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[55\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504180 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[55\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504180 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504180 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[54\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504180 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[54\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504180 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504180 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[53\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504180 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[53\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504180 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504180 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[52\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504180 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[52\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504180 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504180 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[51\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504180 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[51\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504180 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504180 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[50\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504180 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[50\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504180 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504180 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[49\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504180 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[49\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504180 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504180 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[48\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504180 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[48\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504180 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504180 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[47\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504181 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[47\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504181 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[46\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504181 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[46\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504181 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[45\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504181 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[45\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504181 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[44\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504181 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[44\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504181 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[43\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504181 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[43\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504181 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[42\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504181 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[42\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504181 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[41\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504181 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[41\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504181 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[40\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[40\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[39\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[39\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[38\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[38\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[37\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[37\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[36\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[36\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[35\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[35\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[34\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[34\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[33\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[33\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[32\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[32\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[31\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[31\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[30\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[30\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[29\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[29\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[28\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[28\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[27\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[27\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[26\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[26\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[25\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[25\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[24\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[24\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[23\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[23\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[22\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[22\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[21\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[21\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[20\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504184 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[20\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504184 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[19\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504184 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[19\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504184 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[18\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504184 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[18\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504184 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[17\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504184 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[17\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504184 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[16\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504184 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[16\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504184 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[15\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504184 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[15\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504184 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[14\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504184 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[14\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504184 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[13\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504184 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[13\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504184 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[12\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[12\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[11\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[11\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[10\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[10\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[9\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[9\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[8\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[8\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[7\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[7\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[6\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[6\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[5\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[5\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[4\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[4\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[3\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[3\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[2\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[2\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[1\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[1\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[0\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[0\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[255\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[255\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[254\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[254\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[253\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[253\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[252\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[252\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[251\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[251\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[250\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[250\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[249\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[249\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[248\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[248\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[247\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[247\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[246\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[246\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[245\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[245\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[244\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[244\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[243\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[243\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[242\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[242\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[241\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[241\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[240\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[240\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[239\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[239\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[238\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[238\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[237\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[237\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[236\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[236\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[235\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[235\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[234\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[234\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[233\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[233\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[232\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[232\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[231\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[231\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[230\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[230\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[229\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[229\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[228\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[228\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[227\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[227\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[226\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[226\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[225\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[225\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[224\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[224\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[223\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[223\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[222\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[222\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[221\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[221\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[220\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[220\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[219\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[219\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[218\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[218\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[217\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[217\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[216\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[216\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[215\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[215\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[214\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[214\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[213\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[213\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[212\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[212\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[211\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[211\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[210\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[210\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[209\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[209\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[208\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[208\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[207\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[207\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[206\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[206\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[205\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[205\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[204\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[204\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[203\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[203\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[202\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[202\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[201\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[201\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[200\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[200\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[199\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[199\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[198\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[198\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[197\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[197\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[196\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[196\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[195\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[195\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[194\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[194\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[193\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[193\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[192\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[192\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[191\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[191\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[190\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[190\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[189\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[189\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[188\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[188\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[187\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[187\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[186\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[186\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[185\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[185\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[184\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[184\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[183\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[183\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[182\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[182\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[181\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[181\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[180\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[180\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[179\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[179\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504193 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[178\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504194 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[178\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504194 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504194 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[177\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504194 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[177\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504194 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504194 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[176\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504194 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[176\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504194 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504194 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[175\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504194 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[175\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504194 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504194 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[174\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504194 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[174\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504194 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504194 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[173\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504194 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[173\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504194 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504194 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[172\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504194 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[172\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504194 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504194 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[171\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504194 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[171\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504194 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504194 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[170\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504194 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[170\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504194 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504194 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[169\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[169\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504195 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[168\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[168\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504195 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[167\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[167\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504195 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[166\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[166\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504195 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[165\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[165\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504195 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[164\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[164\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504195 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[163\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[163\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504195 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[162\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[162\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504195 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[161\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[161\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504195 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[160\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[160\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504195 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504195 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[159\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504196 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[159\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504196 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504196 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[158\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504196 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[158\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504196 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504196 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[157\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504196 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[157\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504196 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504196 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[156\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504196 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[156\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504196 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504196 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[155\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504196 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[155\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504196 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504196 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[154\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504196 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[154\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504196 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504196 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[153\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504196 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[153\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504196 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504196 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[152\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504197 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[152\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504197 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504197 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[151\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504197 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[151\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504197 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504197 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[150\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504197 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[150\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504197 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504197 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[149\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504198 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[149\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504198 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504198 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[148\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504198 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[148\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504198 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504198 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[147\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504198 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[147\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504198 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504198 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[146\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504198 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[146\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504198 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504198 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[145\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504199 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[145\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504199 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504199 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[144\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504199 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[144\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504199 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504199 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[143\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504199 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[143\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504199 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504199 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[142\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504199 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[142\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504199 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504199 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[141\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504199 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[141\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504199 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504199 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[140\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504199 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[140\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504199 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504199 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[139\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504200 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[139\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504200 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504200 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[138\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504200 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[138\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504200 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504200 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[137\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504200 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[137\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504200 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504200 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[136\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504200 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[136\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504200 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504200 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[135\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504200 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[135\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504200 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504200 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[134\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504201 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[134\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504201 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504201 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[133\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504201 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[133\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504201 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504201 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[132\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504201 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[132\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504201 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504201 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[131\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504201 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[131\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504201 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504201 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[130\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504201 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[130\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504201 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504201 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[129\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504202 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[129\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504202 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504202 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[128\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504202 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[128\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504202 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504202 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[127\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504202 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[127\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504202 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504202 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[126\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504202 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[126\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504202 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504202 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[125\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504202 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[125\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504202 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504202 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[124\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504202 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[124\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504202 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504202 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[123\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504202 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[123\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504202 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504202 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[122\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504203 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[122\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504203 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504203 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[121\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504203 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[121\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504203 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504203 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[120\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504203 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[120\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504203 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504203 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[119\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504203 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[119\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504203 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504203 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[118\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504203 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[118\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504203 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504203 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[117\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504203 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[117\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504203 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504203 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[116\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504204 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[116\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504204 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504204 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[115\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504204 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[115\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504204 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504204 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[114\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504204 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[114\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504204 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504204 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[113\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504204 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[113\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504204 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504204 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[112\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504204 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[112\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504204 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504204 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[111\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504205 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[111\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504205 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504205 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[110\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504205 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[110\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504205 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504205 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[109\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504205 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[109\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504205 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504205 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[108\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504205 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[108\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504205 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504205 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[107\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504206 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[107\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504206 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504206 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[106\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504206 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[106\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504206 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504206 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[105\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504206 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[105\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504206 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504206 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[104\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504206 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[104\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504206 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504206 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[103\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504206 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[103\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504206 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504206 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[102\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504206 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[102\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504206 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504206 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[101\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504207 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[101\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504207 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504207 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[100\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504207 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[100\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504207 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504207 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[99\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504207 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[99\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504207 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504207 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[98\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504207 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[98\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504207 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504207 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[97\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504208 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[97\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504208 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504208 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[96\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504208 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[96\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504208 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504208 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[95\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504208 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[95\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504208 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504208 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[94\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504208 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[94\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504208 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504208 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[93\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504208 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[93\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504208 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504208 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[92\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504209 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[92\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504209 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504209 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[91\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504209 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[91\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504209 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504209 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[90\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504209 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[90\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504209 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504209 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[89\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504209 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[89\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504209 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504209 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[88\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504210 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[88\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504210 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504210 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[87\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504210 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[87\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504210 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504210 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[86\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504210 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[86\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504210 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504210 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[85\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504210 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[85\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504210 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504210 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[84\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504210 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[84\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504210 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504210 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[83\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504210 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[83\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504210 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504210 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[82\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504211 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[82\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504211 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504211 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[81\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504211 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[81\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504211 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504211 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[80\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504211 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[80\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504211 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504211 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[79\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504211 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[79\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504211 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504211 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[78\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504211 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[78\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504211 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504211 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[77\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504212 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[77\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504212 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504212 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[76\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504212 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[76\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504212 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504212 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[75\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504212 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[75\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504212 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504212 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[74\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504212 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[74\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504212 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504212 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[73\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504212 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[73\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504212 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504212 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[72\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504213 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[72\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504213 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504213 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[71\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504213 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[71\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504213 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504213 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[70\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504213 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[70\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504213 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504213 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[69\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504213 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[69\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504213 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504213 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[68\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504213 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[68\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504213 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504213 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[67\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504213 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[67\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504213 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504213 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[66\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504214 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[66\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504214 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504214 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[65\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504214 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[65\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504214 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504214 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[64\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504214 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[64\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504214 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504214 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[63\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504214 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[63\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504214 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504214 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[62\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504214 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[62\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504214 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504214 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[61\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504214 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[61\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504214 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504214 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[60\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504215 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[60\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504215 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504215 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[59\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504215 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[59\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504215 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504215 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[58\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504215 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[58\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504215 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504215 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[57\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504215 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[57\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504215 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504215 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[56\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504215 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[56\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504215 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504215 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[55\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504215 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[55\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504215 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504215 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[54\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504215 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[54\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504215 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504215 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[53\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504215 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[53\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504215 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504215 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[52\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504216 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[52\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504216 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504216 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[51\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504216 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[51\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504216 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504216 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[50\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504216 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[50\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504216 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504216 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[49\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504216 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[49\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504216 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504216 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[48\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504216 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[48\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504216 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504216 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[47\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504216 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[47\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504216 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504216 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[46\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504216 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[46\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504216 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504216 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[45\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504216 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[45\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504216 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504216 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[44\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504217 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[44\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504217 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504217 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[43\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504217 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[43\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504217 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504217 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[42\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504217 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[42\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504217 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504217 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[41\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504217 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[41\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504217 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504217 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[40\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504217 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[40\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504217 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504217 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[39\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504217 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[39\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504217 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504217 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[38\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504217 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[38\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504217 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504217 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[37\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504218 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[37\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504218 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504218 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[36\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504218 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[36\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504218 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504218 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[35\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504218 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[35\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504218 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504218 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[34\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504218 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[34\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504218 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504218 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[33\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504218 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[33\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504218 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504218 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[32\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504218 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[32\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504218 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504218 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[31\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504218 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[31\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504218 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504218 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[30\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504218 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[30\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504218 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504218 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[29\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504219 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[29\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504219 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504219 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[28\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504219 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[28\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504219 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504219 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[27\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504219 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[27\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504219 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504219 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[26\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504219 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[26\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504219 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504219 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[25\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504219 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[25\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504219 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504219 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[24\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504219 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[24\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504219 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504219 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[23\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504219 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[23\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504219 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504219 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[22\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504219 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[22\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504219 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504219 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[21\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504220 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[21\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504220 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504220 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[20\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504220 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[20\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504220 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504220 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[19\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504220 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[19\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504220 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504220 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[18\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504220 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[18\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504220 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504220 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[17\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504220 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[17\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504220 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504220 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[16\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504221 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[16\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504221 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504221 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[15\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504221 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[15\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504221 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504221 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[14\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504221 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[14\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504221 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504221 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[13\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504221 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[13\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504221 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504221 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[12\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504221 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[12\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504221 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504221 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[11\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504222 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[11\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504222 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504222 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[10\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504222 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[10\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504222 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504222 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[9\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504222 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[9\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504222 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504222 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[8\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504222 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[8\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504222 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504222 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[7\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504222 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[7\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504222 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504222 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[6\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504223 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[6\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504223 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504223 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[5\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504223 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[5\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504223 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504223 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[4\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504223 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[4\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504223 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504223 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[3\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504223 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[3\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504223 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504223 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[2\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504223 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[2\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504223 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504223 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[1\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504224 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[1\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504224 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504224 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[0\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504224 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[0\].gen_loop2\[6\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504224 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504224 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[255\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504224 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[255\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504224 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504224 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[254\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504224 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[254\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504224 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504224 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[253\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504224 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[253\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504224 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504224 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[252\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504225 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[252\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504225 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504225 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[251\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504225 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[251\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504225 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504225 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[250\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504225 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[250\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504225 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504225 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[249\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504225 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[249\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504225 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504225 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[248\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504225 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[248\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504225 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504225 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[247\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504226 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[247\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504226 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504226 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[246\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504226 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[246\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504226 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504226 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[245\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504226 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[245\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504226 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504226 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[244\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504226 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[244\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504226 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504226 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[243\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504226 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[243\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504226 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504226 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[242\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504226 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[242\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504226 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504226 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[241\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504226 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[241\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504226 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504226 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[240\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504227 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[240\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504227 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504227 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[239\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504227 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[239\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504227 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504227 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[238\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504227 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[238\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504227 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504227 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[237\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504227 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[237\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504227 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504227 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[236\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504227 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[236\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504227 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504227 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[235\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504227 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[235\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504227 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504227 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[234\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504227 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[234\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504227 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504227 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[233\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504228 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[233\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504228 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504228 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[232\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504228 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[232\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504228 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504228 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[231\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504228 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[231\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504228 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504228 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[230\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504228 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[230\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504228 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504228 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[229\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504228 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[229\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504228 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504228 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[228\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504228 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[228\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504228 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504228 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[227\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504229 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[227\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504229 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504229 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[226\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504229 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[226\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504229 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504229 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[225\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504229 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[225\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504229 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504229 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[224\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504229 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[224\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504229 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504229 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[223\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504229 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[223\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504229 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504229 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[222\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504230 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[222\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504230 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504230 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[221\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504230 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[221\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504230 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504230 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[220\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504230 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[220\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504230 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504230 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[219\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504230 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[219\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504230 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504230 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[218\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504230 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[218\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504230 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504230 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[217\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504231 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[217\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504231 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504231 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[216\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504231 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[216\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504231 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504231 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[215\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504231 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[215\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504231 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504231 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[214\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504231 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[214\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504231 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504231 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[213\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504231 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[213\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504231 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504231 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[212\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504232 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[212\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504232 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504232 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[211\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504232 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[211\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504232 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504232 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[210\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504232 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[210\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504232 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504232 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[209\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504232 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[209\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504232 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504232 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[208\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504232 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[208\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504232 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504232 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[207\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504233 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[207\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504233 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504233 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[206\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504233 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[206\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504233 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504233 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[205\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504233 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[205\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504233 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504233 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[204\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504233 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[204\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504233 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504233 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[203\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504233 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[203\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504233 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504233 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[202\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504234 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[202\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504234 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504234 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[201\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504234 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[201\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504234 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504234 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[200\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504234 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[200\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504234 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504234 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[199\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504234 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[199\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504234 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504234 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[198\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504234 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[198\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504234 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504234 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[197\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504235 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[197\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504235 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504235 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[196\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504235 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[196\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504235 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504235 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[195\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504235 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[195\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504235 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504235 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[194\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504235 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[194\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504235 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504235 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[193\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504235 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[193\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504235 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504235 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[192\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504236 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[192\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504236 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504236 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[191\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504236 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[191\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504236 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504236 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[190\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504236 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[190\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504236 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504236 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[189\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504236 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[189\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504236 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504236 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[188\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504236 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[188\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504236 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504236 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[187\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504237 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[187\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504237 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504237 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[186\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504237 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[186\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504237 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504237 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[185\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504237 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[185\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504237 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504237 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[184\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504237 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[184\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504237 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504237 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[183\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504237 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[183\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504237 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504237 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[182\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504237 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[182\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504237 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504237 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[181\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504237 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[181\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504237 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504237 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[180\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504238 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[180\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504238 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504238 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[179\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504238 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[179\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504238 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504238 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[178\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504238 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[178\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504238 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504238 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[177\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504238 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[177\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504238 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504238 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[176\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504238 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[176\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504238 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504238 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[175\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504239 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[175\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504239 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504239 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[174\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504239 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[174\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504239 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504239 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[173\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504239 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[173\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504239 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504239 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[172\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504239 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[172\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504239 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504239 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[171\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504239 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[171\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504239 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504239 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[170\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504239 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[170\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504239 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504239 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[169\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504239 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[169\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504239 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504239 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[168\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504239 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[168\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504239 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504239 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[167\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504240 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[167\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504240 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504240 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[166\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504240 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[166\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504240 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504240 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[165\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504240 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[165\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504240 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504240 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[164\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504240 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[164\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504240 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504240 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[163\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504240 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[163\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504240 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504240 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[162\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504240 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[162\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504240 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504240 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[161\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504241 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[161\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504241 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504241 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[160\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504241 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[160\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504241 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504241 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[159\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504241 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[159\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504241 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504241 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[158\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504241 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[158\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504241 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504241 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[157\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504241 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[157\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504241 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504241 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[156\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504241 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[156\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504241 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504241 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[155\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504241 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[155\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504241 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504241 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[154\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504242 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[154\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504242 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504242 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[153\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504242 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[153\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504242 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504242 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[152\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504242 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[152\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504242 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504242 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[151\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504242 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[151\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504242 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504242 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[150\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504242 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[150\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504242 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504242 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[149\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504242 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[149\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504242 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504242 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[148\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504242 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[148\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504242 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504242 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[147\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504242 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[147\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504242 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504242 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[146\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504243 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[146\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504243 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504243 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[145\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504243 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[145\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504243 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504243 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[144\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504243 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[144\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504243 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504243 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[143\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504243 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[143\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504243 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504243 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[142\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504243 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[142\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504243 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504243 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[141\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504243 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[141\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504243 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504243 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[140\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504243 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[140\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504243 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504243 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[139\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504244 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[139\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504244 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504244 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[138\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504244 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[138\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504244 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504244 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[137\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504244 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[137\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504244 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504244 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[136\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504244 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[136\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504244 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504244 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[135\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504244 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[135\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504244 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504244 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[134\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504244 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[134\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504244 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504244 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[133\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504244 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[133\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504244 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504244 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[132\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504244 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[132\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504244 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504244 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[131\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504245 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[131\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504245 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504245 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[130\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504245 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[130\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504245 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504245 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[129\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504245 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[129\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504245 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504245 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[128\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504245 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[128\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504245 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504245 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[127\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504245 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[127\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504245 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504245 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[126\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504246 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[126\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504246 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504246 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[125\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504246 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[125\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504246 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504246 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[124\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504246 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[124\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504246 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504246 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[123\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504246 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[123\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504246 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504246 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[122\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504246 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[122\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504246 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504246 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[121\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504247 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[121\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504247 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504247 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[120\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504247 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[120\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504247 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504247 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[119\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504247 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[119\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504247 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504247 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[118\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504247 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[118\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504247 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504247 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[117\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504248 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[117\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504248 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504248 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[116\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504248 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[116\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504248 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504248 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[115\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504248 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[115\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504248 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504248 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[114\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504248 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[114\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504248 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504248 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[113\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504248 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[113\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504248 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504248 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[112\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504249 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[112\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504249 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504249 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[111\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504249 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[111\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504249 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504249 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[110\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504249 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[110\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504249 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504249 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[109\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504249 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[109\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504249 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504249 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[108\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504249 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[108\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504249 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504249 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[107\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504249 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[107\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504249 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504249 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[106\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504250 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[106\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504250 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504250 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[105\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504250 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[105\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504250 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504250 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[104\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504250 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[104\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504250 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504250 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[103\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504250 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[103\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504250 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504250 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[102\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504250 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[102\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504250 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504250 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[101\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504251 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[101\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504251 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504251 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[100\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504251 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[100\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504251 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504251 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[99\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504251 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[99\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504251 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504251 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[98\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504251 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[98\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504251 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504251 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[97\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504251 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[97\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504251 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504251 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[96\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504252 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[96\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504252 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504252 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[95\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504252 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[95\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504252 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504252 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[94\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504252 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[94\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504252 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504252 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[93\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504252 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[93\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504252 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504252 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[92\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504252 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[92\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504252 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504252 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[91\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504253 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[91\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504253 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504253 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[90\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504253 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[90\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504253 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504253 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[89\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504253 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[89\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504253 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504253 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[88\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504253 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[88\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504253 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504253 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[87\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504253 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[87\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504253 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504253 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[86\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504254 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[86\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504254 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504254 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[85\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504254 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[85\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504254 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504254 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[84\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504254 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[84\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504254 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504254 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[83\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504254 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[83\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504254 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504254 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[82\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504254 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[82\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504254 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504254 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[81\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504255 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[81\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504255 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504255 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[80\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504255 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[80\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504255 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504255 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[79\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504255 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[79\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504255 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504255 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[78\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504255 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[78\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504255 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504255 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[77\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504255 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[77\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504255 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504255 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[76\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504256 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[76\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504256 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504256 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[75\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504256 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[75\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504256 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504256 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[74\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504256 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[74\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504256 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504256 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[73\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504256 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[73\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504256 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504256 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[72\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504257 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[72\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504257 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504257 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[71\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504257 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[71\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504257 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504257 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[70\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504257 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[70\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504257 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504257 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[69\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504257 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[69\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504257 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504257 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[68\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504257 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[68\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504257 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504257 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[67\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504257 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[67\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504257 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504257 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[66\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504258 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[66\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504258 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504258 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[65\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504258 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[65\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504258 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504258 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[64\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504258 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[64\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504258 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504258 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[63\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504258 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[63\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504258 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504258 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[62\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504258 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[62\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504258 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504258 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[61\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504259 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[61\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504259 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504259 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[60\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504259 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[60\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504259 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504259 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[59\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504259 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[59\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504259 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504259 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[58\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504259 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[58\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504259 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504259 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[57\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504259 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[57\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504259 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504259 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[56\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504260 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[56\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504260 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504260 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[55\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504260 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[55\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504260 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504260 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[54\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504260 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[54\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504260 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504260 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[53\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504260 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[53\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504260 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504260 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[52\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504260 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[52\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504260 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504260 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[51\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504261 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[51\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504261 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504261 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[50\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504261 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[50\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504261 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504261 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[49\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504261 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[49\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504261 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504261 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[48\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504261 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[48\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504261 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504261 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[47\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504261 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[47\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504261 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504261 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[46\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504261 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[46\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504261 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504261 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[45\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504261 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[45\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504261 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504261 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[44\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504262 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[44\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504262 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504262 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[43\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504262 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[43\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504262 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504262 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[42\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504262 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[42\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504262 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504262 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[41\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504262 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[41\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504262 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504262 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[40\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504262 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[40\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504262 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504262 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[39\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504262 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[39\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504262 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504262 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[38\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504262 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[38\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504262 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504262 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[37\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504263 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[37\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504263 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504263 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[36\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504263 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[36\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504263 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504263 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[35\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504263 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[35\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504263 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504263 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[34\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504263 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[34\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504263 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504263 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[33\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504263 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[33\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504263 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504263 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[32\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504263 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[32\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504263 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504263 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[31\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504263 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[31\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504263 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504263 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[30\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504263 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[30\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504263 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504263 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[29\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504264 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[29\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504264 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504264 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[28\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504264 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[28\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504264 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504264 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[27\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504264 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[27\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504264 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504264 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[26\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504264 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[26\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504264 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504264 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[25\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504264 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[25\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504264 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504264 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[24\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504264 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[24\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504264 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504264 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[23\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504265 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[23\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504265 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504265 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[22\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504265 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[22\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504265 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504265 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[21\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504265 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[21\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504265 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504265 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[20\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504265 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[20\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504265 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504265 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[19\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504265 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[19\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504265 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504265 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[18\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504265 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[18\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504265 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504265 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[17\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504265 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[17\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504265 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504265 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[16\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504265 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[16\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504265 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504265 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[15\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504266 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[15\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504266 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504266 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[14\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504266 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[14\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504266 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504266 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[13\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504266 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[13\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504266 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504266 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[12\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504266 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[12\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504266 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504266 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[11\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504266 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[11\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504266 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504266 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[10\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504266 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[10\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504266 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504266 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[9\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504266 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[9\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504266 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504266 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[8\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504266 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[8\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504266 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504266 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[7\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504267 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[7\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504267 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504267 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[6\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504267 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[6\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504267 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504267 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[5\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504267 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[5\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504267 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504267 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[4\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504267 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[4\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504267 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504267 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[3\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504267 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[3\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504267 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504267 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[2\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504267 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[2\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504267 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504267 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[1\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504267 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[1\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504267 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504267 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[0\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504268 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[0\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504268 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504268 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[255\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504268 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[255\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504268 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504268 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[254\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504268 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[254\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504268 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504268 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[253\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504268 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[253\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504268 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504268 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[252\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504268 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[252\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504268 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504268 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[251\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504268 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[251\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504268 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504268 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[250\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504268 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[250\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504268 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504268 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[249\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504268 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[249\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504268 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504268 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[248\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504269 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[248\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504269 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504269 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[247\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504269 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[247\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504269 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504269 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[246\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504269 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[246\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504269 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504269 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[245\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504269 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[245\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504269 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504269 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[244\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504269 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[244\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504269 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504269 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[243\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504269 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[243\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504269 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504269 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[242\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504269 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[242\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504269 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504269 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[241\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504270 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[241\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504270 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504270 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[240\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504270 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[240\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504270 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504270 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[239\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504270 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[239\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504270 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504270 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[238\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504270 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[238\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504270 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504270 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[237\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504270 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[237\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504270 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504270 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[236\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504270 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[236\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504270 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504270 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[235\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504270 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[235\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504270 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504270 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[234\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504270 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[234\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504270 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504270 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[233\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504271 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[233\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504271 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504271 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[232\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504271 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[232\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504271 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504271 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[231\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504271 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[231\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504271 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504271 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[230\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504271 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[230\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504271 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504271 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[229\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504271 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[229\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504271 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504271 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[228\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504271 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[228\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504271 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504271 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[227\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504271 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[227\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504271 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504271 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[226\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504272 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[226\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504272 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504272 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[225\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504272 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[225\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504272 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504272 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[224\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504272 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[224\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504272 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504272 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[223\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504272 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[223\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504272 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504272 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[222\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504272 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[222\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504272 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504272 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[221\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504273 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[221\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504273 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504273 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[220\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504273 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[220\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504273 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504273 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[219\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504273 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[219\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504273 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504273 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[218\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504273 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[218\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504273 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504273 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[217\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504273 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[217\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504273 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504273 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[216\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504273 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[216\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504273 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504273 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[215\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504273 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[215\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504273 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504273 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[214\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504274 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[214\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504274 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504274 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[213\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504274 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[213\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504274 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504274 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[212\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504274 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[212\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504274 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504274 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[211\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504274 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[211\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504274 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504274 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[210\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504274 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[210\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504274 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504274 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[209\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504274 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[209\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504274 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504274 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[208\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504274 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[208\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504274 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504274 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[207\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504274 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[207\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504274 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504274 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[206\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504275 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[206\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504275 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504275 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[205\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504275 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[205\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504275 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504275 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[204\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504275 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[204\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504275 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504275 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[203\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504275 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[203\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504275 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504275 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[202\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504275 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[202\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504275 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504275 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[201\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504275 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[201\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504275 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504275 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[200\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504275 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[200\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504275 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504275 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[199\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504276 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[199\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504276 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504276 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[198\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504276 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[198\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504276 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504276 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[197\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504276 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[197\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504276 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504276 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[196\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504276 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[196\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504276 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504276 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[195\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504276 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[195\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504276 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504276 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[194\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504276 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[194\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504276 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504276 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[193\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504276 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[193\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504276 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504276 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[192\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504276 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[192\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504276 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504276 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[191\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504277 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[191\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504277 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504277 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[190\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504277 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[190\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504277 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504277 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[189\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504277 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[189\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504277 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504277 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[188\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504277 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[188\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504277 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504277 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[187\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504278 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[187\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504278 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504278 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[186\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504278 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[186\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504278 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504278 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[185\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504278 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[185\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504278 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504278 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[184\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504278 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[184\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504278 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504278 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[183\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504278 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[183\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504278 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504278 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[182\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504279 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[182\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504279 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504279 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[181\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504279 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[181\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504279 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504279 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[180\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504279 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[180\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504279 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504279 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[179\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504279 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[179\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504279 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504279 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[178\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504279 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[178\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504279 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504279 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[177\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504280 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[177\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504280 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504280 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[176\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504280 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[176\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504280 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504280 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[175\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504280 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[175\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504280 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504280 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[174\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504280 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[174\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504280 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504280 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[173\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504280 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[173\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504280 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504280 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[172\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504281 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[172\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504281 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504281 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[171\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504281 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[171\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504281 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504281 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[170\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504281 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[170\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504281 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504281 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[169\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504281 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[169\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504281 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504281 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[168\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504281 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[168\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504281 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504281 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[167\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504281 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[167\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504281 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504281 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[166\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504282 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[166\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504282 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504282 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[165\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504282 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[165\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504282 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504282 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[164\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504282 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[164\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504282 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504282 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[163\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504282 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[163\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504282 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504282 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[162\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504282 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[162\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504282 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504282 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[161\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504282 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[161\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504282 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504282 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[160\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504282 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[160\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504282 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504282 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[159\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504282 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[159\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504282 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504282 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[158\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504283 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[158\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504283 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504283 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[157\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504283 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[157\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504283 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504283 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[156\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504283 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[156\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504283 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504283 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[155\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504283 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[155\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504283 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504283 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[154\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504283 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[154\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504283 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504283 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[153\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504283 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[153\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504283 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504283 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[152\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504283 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[152\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504283 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504283 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[151\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504284 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[151\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504284 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504284 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[150\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504284 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[150\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504284 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504284 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[149\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504284 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[149\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504284 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504284 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[148\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504284 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[148\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504284 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504284 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[147\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504284 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[147\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504284 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504284 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[146\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504284 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[146\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504284 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504284 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[145\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504284 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[145\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504284 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504284 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[144\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504284 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[144\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504284 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504284 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[143\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504285 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[143\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504285 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504285 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[142\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504285 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[142\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504285 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504285 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[141\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504285 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[141\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504285 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504285 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[140\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504285 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[140\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504285 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504285 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[139\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504285 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[139\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504285 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504285 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[138\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504285 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[138\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504285 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504285 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[137\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504285 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[137\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504285 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504285 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[136\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504286 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[136\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504286 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504286 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[135\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504286 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[135\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504286 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504286 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[134\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504286 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[134\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504286 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504286 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[133\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504286 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[133\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504286 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504286 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[132\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504286 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[132\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504286 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504286 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[131\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504286 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[131\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504286 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504286 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[130\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504286 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[130\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504286 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504286 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[129\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504286 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[129\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504286 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504286 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[128\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504287 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[128\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504287 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504287 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[127\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504287 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[127\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504287 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504287 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[126\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504287 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[126\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504287 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504287 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[125\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504287 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[125\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504287 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504287 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[124\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504287 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[124\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504287 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504287 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[123\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504287 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[123\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504287 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504287 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[122\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504287 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[122\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504287 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504287 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[121\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504287 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[121\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504287 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504287 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[120\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504288 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[120\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504288 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504288 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[119\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504288 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[119\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504288 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504288 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[118\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504288 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[118\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504288 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504288 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[117\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504288 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[117\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504288 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504288 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[116\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504288 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[116\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504288 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504288 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[115\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504288 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[115\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504288 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504288 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[114\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504288 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[114\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504288 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504288 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[113\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504289 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[113\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504289 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504289 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[112\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504289 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[112\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504289 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504289 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[111\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504289 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[111\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504289 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504289 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[110\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504289 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[110\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504289 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504289 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[109\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504289 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[109\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504289 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504289 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[108\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504289 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[108\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504289 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504289 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[107\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504289 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[107\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504289 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504289 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[106\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504289 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[106\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504289 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504289 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[105\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504290 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[105\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504290 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504290 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[104\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504290 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[104\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504290 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504290 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[103\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504290 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[103\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504290 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504290 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[102\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504290 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[102\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504290 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504290 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[101\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504290 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[101\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504290 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504290 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[100\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504290 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[100\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504290 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504290 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[99\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504290 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[99\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504290 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504290 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[98\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504290 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[98\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504290 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504290 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[97\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504291 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[97\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504291 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504291 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[96\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504291 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[96\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504291 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504291 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[95\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504291 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[95\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504291 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504291 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[94\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504291 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[94\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504291 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504291 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[93\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504291 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[93\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504291 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504291 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[92\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504291 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[92\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504291 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504291 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[91\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504291 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[91\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504291 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504291 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[90\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504292 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[90\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504292 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504292 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[89\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504292 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[89\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504292 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504292 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[88\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504292 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[88\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504292 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504292 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[87\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504292 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[87\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504292 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504292 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[86\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504292 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[86\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504292 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504292 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[85\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504293 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[85\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504293 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504293 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[84\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504293 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[84\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504293 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504293 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[83\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504293 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[83\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504293 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504293 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[82\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504293 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[82\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504293 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504293 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[81\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504293 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[81\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504293 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504293 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[80\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504294 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[80\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504294 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504294 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[79\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504294 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[79\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504294 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504294 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[78\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504294 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[78\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504294 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504294 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[77\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504294 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[77\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504294 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504294 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[76\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504294 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[76\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504294 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504294 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[75\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504295 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[75\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504295 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504295 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[74\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504295 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[74\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504295 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504295 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[73\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504295 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[73\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504295 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504295 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[72\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504295 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[72\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504295 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504295 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[71\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504295 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[71\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504295 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504295 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[70\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504296 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[70\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504296 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504296 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[69\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504296 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[69\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504296 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504296 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[68\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504296 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[68\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504296 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504296 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[67\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504296 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[67\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504296 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504296 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[66\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504296 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[66\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504296 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504296 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[65\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504297 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[65\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504297 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504297 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[64\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504297 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[64\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504297 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504297 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[63\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504297 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[63\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504297 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504297 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[62\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504297 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[62\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504297 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504297 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[61\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504297 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[61\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504297 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504297 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[60\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504297 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[60\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504297 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504297 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[59\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504298 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[59\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504298 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[58\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504298 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[58\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504298 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[57\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504298 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[57\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504298 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[56\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504298 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[56\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504298 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[55\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504298 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[55\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504298 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[54\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504298 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[54\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504298 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[53\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504298 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[53\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504298 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504298 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[52\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504299 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[52\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504299 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504299 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[51\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504299 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[51\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504299 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504299 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[50\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504299 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[50\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504299 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504299 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[49\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504299 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[49\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504299 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504299 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[48\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504299 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[48\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504299 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504299 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[47\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504299 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[47\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504299 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504299 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[46\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504299 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[46\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504299 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504299 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[45\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504299 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[45\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504299 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504299 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[44\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504300 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[44\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504300 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504300 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[43\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504300 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[43\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504300 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504300 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[42\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504300 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[42\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504300 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504300 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[41\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504300 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[41\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504300 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504300 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[40\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504300 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[40\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504300 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504300 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[39\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504300 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[39\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504300 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504300 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[38\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504300 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[38\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504300 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504300 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[37\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504300 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[37\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504300 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504300 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[36\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504301 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[36\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504301 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504301 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[35\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504301 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[35\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504301 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504301 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[34\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504301 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[34\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504301 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504301 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[33\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504301 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[33\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504301 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504301 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[32\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504301 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[32\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504301 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504301 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[31\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504301 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[31\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504301 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504301 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[30\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504301 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[30\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504301 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504301 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[29\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504302 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[29\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504302 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[28\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504302 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[28\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504302 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[27\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504302 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[27\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504302 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[26\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504302 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[26\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504302 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[25\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504302 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[25\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504302 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[24\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504302 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[24\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504302 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[23\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504302 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[23\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504302 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[22\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504302 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[22\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504302 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[21\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504303 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[21\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504303 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504303 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[20\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504303 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[20\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504303 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504303 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[19\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504303 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[19\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504303 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504303 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[18\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504303 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[18\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504303 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504303 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[17\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504303 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[17\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504303 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504303 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[16\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504303 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[16\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504303 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504303 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[15\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504303 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[15\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504303 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504303 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[14\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504303 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[14\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504303 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504303 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[13\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504304 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[13\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504304 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504304 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[12\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504304 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[12\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504304 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504304 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[11\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504304 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[11\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504304 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504304 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[10\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504304 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[10\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504304 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504304 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[9\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504304 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[9\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504304 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504304 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[8\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504304 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[8\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504304 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504304 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[7\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504304 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[7\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504304 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504304 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[6\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504305 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[6\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504305 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504305 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[5\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504305 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[5\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504305 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504305 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[4\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504305 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[4\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504305 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504305 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[3\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504305 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[3\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504305 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504305 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[2\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504305 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[2\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504305 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504305 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[1\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504305 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[1\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504305 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504305 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[0\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504305 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[0\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504305 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504305 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[255\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504305 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[255\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504305 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504305 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[254\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504306 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[254\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504306 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504306 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[253\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504306 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[253\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504306 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504306 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[252\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504306 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[252\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504306 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504306 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[251\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504306 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[251\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504306 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504306 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[250\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504306 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[250\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504306 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504306 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[249\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504306 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[249\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504306 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504306 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[248\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504306 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[248\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504306 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504306 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[247\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504307 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[247\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504307 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504307 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[246\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504307 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[246\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504307 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504307 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[245\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504307 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[245\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504307 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504307 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[244\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504307 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[244\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504307 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504307 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[243\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504307 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[243\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504307 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504307 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[242\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504307 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[242\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504307 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504307 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[241\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504307 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[241\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504307 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504307 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[240\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504307 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[240\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504307 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504307 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[239\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504308 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[239\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504308 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504308 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[238\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504308 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[238\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504308 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504308 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[237\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504308 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[237\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504308 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504308 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[236\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504309 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[236\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504309 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504309 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[235\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504309 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[235\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504309 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504309 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[234\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504309 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[234\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504309 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504309 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[233\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504309 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[233\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504309 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504309 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[232\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504310 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[232\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504310 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504310 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[231\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504310 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[231\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504310 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504310 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[230\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504310 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[230\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504310 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504310 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[229\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504310 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[229\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504310 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504310 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[228\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504310 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[228\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504310 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504310 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[227\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504311 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[227\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504311 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504311 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[226\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504311 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[226\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504311 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504311 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[225\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504311 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[225\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504311 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504311 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[224\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504311 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[224\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504311 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504311 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[223\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504311 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[223\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504311 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504311 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[222\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504312 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[222\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504312 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504312 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[221\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504312 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[221\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504312 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504312 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[220\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504312 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[220\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504312 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504312 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[219\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504312 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[219\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504312 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504312 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[218\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504312 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[218\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504312 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504312 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[217\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504313 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[217\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504313 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504313 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[216\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504313 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[216\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504313 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504313 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[215\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504313 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[215\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504313 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504313 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[214\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504313 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[214\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504313 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504313 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[213\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504313 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[213\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504313 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504313 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[212\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504314 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[212\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504314 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504314 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[211\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504314 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[211\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504314 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504314 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[210\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504314 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[210\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504314 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504314 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[209\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504314 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[209\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504314 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504314 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[208\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504314 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[208\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504314 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504314 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[207\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504314 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[207\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504314 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504314 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[206\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504315 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[206\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504315 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504315 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[205\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504315 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[205\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504315 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504315 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[204\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504315 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[204\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504315 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504315 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[203\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504315 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[203\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504315 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504315 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[202\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504315 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[202\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504315 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504315 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[201\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504316 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[201\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504316 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504316 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[200\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504316 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[200\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504316 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504316 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[199\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504316 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[199\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504316 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504316 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[198\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504316 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[198\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504316 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504316 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[197\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504316 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[197\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504316 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504316 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[196\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504316 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[196\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504316 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504316 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[195\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504316 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[195\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504316 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504316 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[194\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504317 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[194\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504317 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504317 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[193\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504317 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[193\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504317 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504317 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[192\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504317 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[192\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504317 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504317 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[191\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504317 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[191\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504317 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504317 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[190\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504317 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[190\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504317 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504317 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[189\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504317 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[189\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504317 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504317 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[188\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504317 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[188\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504317 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504317 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[187\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504318 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[187\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504318 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504318 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[186\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504318 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[186\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504318 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504318 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[185\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504318 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[185\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504318 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504318 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[184\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504318 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[184\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504318 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504318 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[183\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504318 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[183\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504318 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504318 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[182\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504318 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[182\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504318 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504318 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[181\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504319 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[181\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504319 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504319 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[180\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504319 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[180\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504319 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504319 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[179\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504319 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[179\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504319 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504319 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[178\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504319 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[178\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504319 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504319 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[177\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504319 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[177\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504319 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504319 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[176\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504319 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[176\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504319 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504319 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[175\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504319 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[175\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504319 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504319 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[174\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504319 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[174\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504319 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504319 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[173\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504320 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[173\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504320 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504320 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[172\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504320 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[172\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504320 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504320 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[171\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504320 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[171\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504320 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504320 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[170\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504320 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[170\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504320 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504320 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[169\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504320 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[169\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504320 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504320 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[168\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504320 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[168\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504320 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504320 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[167\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504321 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[167\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504321 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504321 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[166\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504321 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[166\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504321 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504321 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[165\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504321 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[165\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504321 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504321 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[164\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504321 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[164\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504321 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504321 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[163\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504321 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[163\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504321 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504321 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[162\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504321 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[162\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504321 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504321 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[161\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504321 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[161\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504321 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504321 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[160\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504322 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[160\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504322 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504322 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[159\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504322 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[159\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504322 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504322 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[158\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504322 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[158\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504322 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504322 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[157\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504322 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[157\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504322 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504322 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[156\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504322 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[156\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504322 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504322 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[155\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504322 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[155\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504322 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504322 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[154\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504322 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[154\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504322 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504322 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[153\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504323 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[153\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504323 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504323 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[152\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504323 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[152\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504323 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504323 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[151\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504323 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[151\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504323 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504323 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[150\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504323 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[150\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504323 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504323 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[149\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504323 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[149\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504323 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504323 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[148\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504323 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[148\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504323 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504323 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[147\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504323 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[147\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504323 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504323 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[146\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504323 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[146\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504323 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504323 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[145\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504324 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[145\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504324 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504324 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[144\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504324 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[144\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504324 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504324 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[143\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504324 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[143\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504324 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504324 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[142\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504324 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[142\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504324 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504324 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[141\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504324 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[141\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504324 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504324 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[140\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504325 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[140\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504325 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504325 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[139\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504325 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[139\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504325 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504325 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[138\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504325 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[138\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504325 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504325 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[137\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504325 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[137\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504325 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504325 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[136\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504325 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[136\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504325 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504325 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[135\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504326 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[135\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504326 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504326 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[134\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504326 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[134\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504326 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504326 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[133\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504326 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[133\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504326 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504326 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[132\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504326 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[132\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504326 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504326 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[131\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504326 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[131\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504326 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504326 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[130\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504327 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[130\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504327 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504327 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[129\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504327 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[129\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504327 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504327 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[128\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504327 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[128\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504327 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504327 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[127\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504327 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[127\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504327 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504327 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[126\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504327 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[126\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504327 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504327 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[125\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504328 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[125\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504328 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504328 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[124\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504328 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[124\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504328 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504328 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[123\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504328 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[123\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504328 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504328 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[122\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504328 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[122\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504328 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504328 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[121\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504328 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[121\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504328 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504328 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[120\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504329 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[120\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504329 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504329 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[119\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504329 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[119\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504329 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504329 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[118\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504329 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[118\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504329 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504329 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[117\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504329 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[117\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504329 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504329 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[116\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504329 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[116\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504329 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504329 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[115\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504330 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[115\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504330 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504330 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[114\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504330 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[114\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504330 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504330 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[113\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504330 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[113\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504330 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504330 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[112\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504330 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[112\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504330 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504330 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[111\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504330 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[111\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504330 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504330 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[110\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504331 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[110\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504331 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504331 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[109\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504331 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[109\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504331 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504331 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[108\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504331 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[108\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504331 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504331 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[107\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504331 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[107\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504331 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504331 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[106\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504331 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[106\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504331 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504331 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[105\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504331 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[105\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504331 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504331 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[104\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504331 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[104\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504331 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504331 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[103\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504332 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[103\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504332 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504332 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[102\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504332 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[102\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504332 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504332 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[101\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504332 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[101\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504332 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504332 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[100\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504332 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[100\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504332 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504332 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[99\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504332 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[99\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504332 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504332 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[98\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504332 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[98\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504332 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504332 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[97\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504332 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[97\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504332 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504332 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[96\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504333 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[96\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504333 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504333 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[95\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504333 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[95\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504333 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504333 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[94\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504333 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[94\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504333 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504333 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[93\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504333 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[93\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504333 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504333 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[92\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504333 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[92\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504333 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504333 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[91\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504333 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[91\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504333 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504333 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[90\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504333 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[90\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504333 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504333 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[89\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504333 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[89\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504333 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504333 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[88\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504334 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[88\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504334 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504334 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[87\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504334 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[87\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504334 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504334 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[86\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504334 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[86\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504334 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504334 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[85\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504334 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[85\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504334 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504334 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[84\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504334 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[84\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504334 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504334 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[83\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504334 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[83\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504334 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504334 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[82\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504334 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[82\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504334 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504334 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[81\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504334 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[81\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504334 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504334 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[80\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504335 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[80\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504335 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504335 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[79\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504335 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[79\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504335 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504335 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[78\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504336 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[78\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504336 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504336 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[77\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504336 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[77\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504336 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504336 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[76\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504336 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[76\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504336 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504336 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[75\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504336 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[75\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504336 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504336 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[74\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504336 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[74\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504336 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504336 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[73\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504336 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[73\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504336 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504336 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[72\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504336 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[72\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504336 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504336 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[71\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504336 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[71\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504336 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504336 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[70\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504337 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[70\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504337 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504337 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[69\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504337 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[69\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504337 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504337 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[68\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504337 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[68\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504337 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504337 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[67\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504337 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[67\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504337 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504337 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[66\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504337 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[66\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504337 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504337 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[65\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504337 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[65\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504337 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504337 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[64\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504337 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[64\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504337 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504337 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[63\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504338 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[63\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504338 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504338 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[62\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504338 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[62\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504338 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504338 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[61\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504338 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[61\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504338 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504338 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[60\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504338 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[60\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504338 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504338 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[59\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504338 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[59\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504338 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504338 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[58\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504338 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[58\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504338 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504338 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[57\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504338 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[57\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504338 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504338 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[56\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504339 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[56\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504339 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504339 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[55\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504339 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[55\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504339 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504339 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[54\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504339 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[54\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504339 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504339 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[53\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504339 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[53\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504339 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504339 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[52\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504339 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[52\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504339 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504339 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[51\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504339 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[51\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504339 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504339 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[50\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504339 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[50\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504339 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504339 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[49\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504339 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[49\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504339 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504339 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[48\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504340 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[48\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504340 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504340 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[47\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504340 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[47\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504340 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504340 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[46\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504340 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[46\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504340 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504340 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[45\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504341 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[45\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504341 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504341 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[44\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504341 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[44\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504341 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504341 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[43\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504341 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[43\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504341 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504341 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[42\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504341 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[42\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504341 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504341 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[41\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504341 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[41\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504341 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504341 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[40\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504342 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[40\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504342 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504342 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[39\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504342 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[39\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504342 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504342 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[38\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504342 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[38\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504342 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504342 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[37\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504342 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[37\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504342 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504342 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[36\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504342 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[36\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504342 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504342 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[35\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504343 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[35\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504343 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504343 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[34\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504343 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[34\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504343 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504343 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[33\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504343 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[33\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504343 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504343 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[32\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504343 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[32\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504343 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504343 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[31\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504343 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[31\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504343 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504343 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[30\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504344 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[30\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504344 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504344 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[29\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504344 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[29\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504344 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504344 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[28\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504344 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[28\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504344 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504344 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[27\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504344 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[27\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504344 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504344 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[26\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504344 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[26\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504344 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504344 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[25\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504345 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[25\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504345 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504345 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[24\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504345 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[24\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504345 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504345 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[23\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504345 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[23\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504345 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504345 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[22\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504345 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[22\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504345 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504345 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[21\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504345 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[21\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504345 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504345 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[20\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504346 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[20\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504346 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504346 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[19\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504346 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[19\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504346 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504346 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[18\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504346 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[18\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504346 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504346 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[17\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504346 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[17\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504346 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504346 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[16\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504346 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[16\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504346 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504346 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[15\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504347 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[15\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504347 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504347 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[14\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504347 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[14\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504347 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504347 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[13\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504347 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[13\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504347 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504347 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[12\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504347 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[12\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504347 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504347 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[11\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504347 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[11\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504347 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504347 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[10\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504347 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[10\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504347 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504347 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[9\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504348 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[9\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504348 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504348 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[8\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504348 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[8\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504348 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504348 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[7\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504348 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[7\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504348 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504348 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[6\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504348 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[6\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504348 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504348 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[5\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504348 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[5\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504348 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504348 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[4\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504348 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[4\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504348 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504348 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[3\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504348 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[3\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504348 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504348 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[2\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504348 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[2\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504348 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504348 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[1\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504349 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[1\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504349 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504349 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[0\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504349 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[0\].gen_loop2\[3\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504349 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504349 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[255\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504349 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[255\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504349 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504349 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[254\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504349 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[254\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504349 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504349 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[253\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504349 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[253\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504349 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504349 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[252\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504349 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[252\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504349 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504349 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[251\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504349 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[251\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504349 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504349 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[250\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504350 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[250\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504350 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504350 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[249\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504350 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[249\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504350 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504350 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[248\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504350 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[248\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504350 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504350 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[247\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504350 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[247\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504350 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504350 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[246\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504350 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[246\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504350 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504350 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[245\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504350 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[245\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504350 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504350 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[244\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504350 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[244\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504350 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504350 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[243\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504350 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[243\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504350 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504350 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[242\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504351 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[242\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504351 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[241\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504351 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[241\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504351 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[240\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504351 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[240\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504351 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[239\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504351 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[239\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504351 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[238\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504351 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[238\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504351 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[237\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504351 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[237\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504351 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[236\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504351 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[236\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504351 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[235\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504352 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[235\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504352 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504352 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[234\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504352 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[234\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504352 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504352 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[233\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504352 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[233\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504352 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504352 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[232\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504352 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[232\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504352 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504352 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[231\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504352 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[231\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504352 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504352 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[230\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504352 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[230\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504352 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504352 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[229\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504352 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[229\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504352 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504352 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[228\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504352 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[228\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504352 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504352 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[227\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504353 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[227\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504353 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504353 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[226\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504353 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[226\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504353 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504353 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[225\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504353 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[225\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504353 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504353 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[224\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504353 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[224\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504353 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504353 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[223\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504353 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[223\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504353 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504353 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[222\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504353 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[222\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504353 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504353 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[221\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504353 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[221\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504353 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504353 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[220\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504353 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[220\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504353 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504353 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[219\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504354 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[219\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504354 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504354 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[218\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504354 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[218\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504354 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504354 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[217\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504354 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[217\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504354 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504354 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[216\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504354 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[216\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504354 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504354 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[215\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504354 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[215\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504354 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504354 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[214\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504354 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[214\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504354 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504354 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[213\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504354 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[213\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504354 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504354 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[212\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504355 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[212\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504355 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504355 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[211\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504355 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[211\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504355 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504355 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[210\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504355 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[210\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504355 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504355 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[209\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504355 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[209\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504355 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504355 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[208\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504355 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[208\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504355 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504355 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[207\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504355 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[207\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504355 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504355 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[206\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504355 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[206\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504355 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504355 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[205\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504355 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[205\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504355 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504355 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[204\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504356 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[204\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504356 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504356 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[203\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504356 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[203\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504356 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504356 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[202\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504356 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[202\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504356 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504356 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[201\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504356 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[201\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504356 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504356 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[200\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504357 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[200\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504357 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504357 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[199\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504357 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[199\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504357 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504357 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[198\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504357 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[198\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504357 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504357 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[197\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504357 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[197\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504357 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504357 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[196\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504357 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[196\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504357 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504357 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[195\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504358 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[195\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504358 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504358 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[194\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504358 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[194\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504358 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504358 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[193\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504358 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[193\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504358 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504358 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[192\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504358 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[192\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504358 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504358 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[191\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504358 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[191\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504358 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504358 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[190\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504359 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[190\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504359 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504359 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[189\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504359 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[189\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504359 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504359 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[188\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504359 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[188\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504359 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504359 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[187\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504359 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[187\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504359 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504359 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[186\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504359 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[186\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504359 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504359 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[185\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504360 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[185\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504360 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504360 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[184\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504360 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[184\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504360 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504360 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[183\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504360 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[183\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504360 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504360 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[182\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504360 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[182\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504360 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504360 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[181\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504360 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[181\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504360 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504360 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[180\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504360 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[180\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504360 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504360 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[179\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504361 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[179\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504361 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504361 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[178\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504361 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[178\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504361 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504361 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[177\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504361 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[177\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504361 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504361 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[176\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504361 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[176\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504361 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504361 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[175\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504361 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[175\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504361 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504361 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[174\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504362 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[174\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504362 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504362 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[173\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504362 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[173\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504362 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504362 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[172\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504362 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[172\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504362 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504362 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[171\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504362 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[171\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504362 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504362 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[170\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504362 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[170\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504362 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504362 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[169\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504363 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[169\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504363 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504363 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[168\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504363 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[168\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504363 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504363 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[167\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504363 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[167\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504363 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504363 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[166\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504363 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[166\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504363 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504363 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[165\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504363 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[165\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504363 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504363 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[164\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504364 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[164\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504364 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504364 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[163\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504364 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[163\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504364 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504364 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[162\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504364 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[162\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504364 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504364 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[161\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504364 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[161\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504364 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504364 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[160\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504364 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[160\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504364 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504364 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[159\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504364 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[159\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504364 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504364 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[158\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504365 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[158\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504365 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504365 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[157\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504365 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[157\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504365 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504365 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[156\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504365 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[156\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504365 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504365 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[155\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504365 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[155\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504365 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504365 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[154\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504365 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[154\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504365 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504365 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[153\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504365 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[153\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504365 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504365 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[152\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504365 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[152\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504365 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504365 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[151\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504365 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[151\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504365 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504365 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[150\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504366 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[150\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504366 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504366 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[149\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504366 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[149\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504366 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504366 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[148\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504366 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[148\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504366 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504366 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[147\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504366 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[147\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504366 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504366 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[146\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504366 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[146\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504366 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504366 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[145\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504366 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[145\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504366 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504366 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[144\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504366 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[144\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504366 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504366 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[143\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504367 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[143\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504367 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504367 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[142\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504367 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[142\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504367 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504367 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[141\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504367 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[141\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504367 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504367 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[140\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504367 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[140\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504367 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504367 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[139\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504367 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[139\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504367 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504367 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[138\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504367 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[138\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504367 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504367 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[137\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504367 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[137\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504367 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504367 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[136\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504368 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[136\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504368 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504368 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[135\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504368 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[135\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504368 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504368 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[134\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504368 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[134\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504368 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504368 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[133\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504368 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[133\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504368 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504368 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[132\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504368 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[132\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504368 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504368 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[131\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504368 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[131\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504368 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504368 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[130\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504368 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[130\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504368 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504368 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[129\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504369 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[129\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504369 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504369 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[128\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504369 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[128\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504369 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504369 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[127\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504369 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[127\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504369 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504369 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[126\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504369 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[126\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504369 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504369 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[125\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504369 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[125\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504369 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504369 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[124\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504369 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[124\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504369 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504369 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[123\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504369 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[123\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504369 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504369 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[122\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504370 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[122\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504370 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504370 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[121\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504370 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[121\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504370 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504370 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[120\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504370 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[120\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504370 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504370 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[119\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504370 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[119\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504370 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504370 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[118\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504370 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[118\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504370 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504370 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[117\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504370 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[117\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504370 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504370 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[116\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504370 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[116\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504370 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504370 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[115\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504371 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[115\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504371 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504371 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[114\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504371 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[114\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504371 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504371 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[113\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504371 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[113\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504371 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504371 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[112\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504371 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[112\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504371 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504371 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[111\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504371 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[111\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504371 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504371 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[110\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504371 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[110\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504371 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504371 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[109\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504371 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[109\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504371 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504371 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[108\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504371 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[108\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504371 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504371 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[107\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504372 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[107\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504372 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504372 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[106\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504372 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[106\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504372 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504372 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[105\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504372 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[105\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504372 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504372 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[104\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504372 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[104\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504372 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504372 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[103\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504372 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[103\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504372 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504372 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[102\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504373 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[102\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504373 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504373 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[101\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504373 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[101\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504373 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504373 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[100\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504373 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[100\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504373 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504373 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[99\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504373 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[99\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504373 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504373 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[98\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504373 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[98\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504373 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504373 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[97\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504373 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[97\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504373 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504373 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[96\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504373 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[96\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504373 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504373 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[95\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504374 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[95\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504374 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504374 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[94\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504374 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[94\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504374 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504374 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[93\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504374 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[93\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504374 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504374 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[92\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504374 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[92\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504374 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504374 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[91\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504374 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[91\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504374 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504374 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[90\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504374 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[90\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504374 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504374 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[89\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504374 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[89\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504374 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504374 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[88\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504374 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[88\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504374 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504374 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[87\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504375 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[87\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504375 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504375 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[86\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504375 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[86\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504375 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504375 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[85\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504375 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[85\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504375 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504375 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[84\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504375 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[84\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504375 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504375 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[83\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504375 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[83\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504375 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504375 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[82\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504375 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[82\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504375 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504375 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[81\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504375 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[81\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504375 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504375 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[80\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504375 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[80\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504375 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504375 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[79\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504376 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[79\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504376 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504376 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[78\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504376 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[78\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504376 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504376 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[77\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504376 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[77\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504376 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504376 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[76\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504376 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[76\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504376 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504376 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[75\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504376 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[75\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504376 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504376 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[74\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504376 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[74\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504376 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504376 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[73\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504376 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[73\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504376 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504376 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[72\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504377 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[72\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504377 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504377 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[71\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504377 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[71\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504377 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504377 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[70\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504377 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[70\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504377 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504377 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[69\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504377 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[69\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504377 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504377 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[68\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504377 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[68\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504377 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504377 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[67\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504377 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[67\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504377 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504377 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[66\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504377 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[66\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504377 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504377 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[65\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504377 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[65\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504377 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504377 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[64\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504378 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[64\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504378 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504378 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[63\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504378 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[63\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504378 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504378 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[62\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504378 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[62\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504378 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504378 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[61\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504378 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[61\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504378 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504378 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[60\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504378 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[60\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504378 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504378 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[59\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504378 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[59\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504378 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504378 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[58\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504378 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[58\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504378 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504378 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[57\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504378 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[57\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504378 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504378 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[56\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504379 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[56\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504379 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504379 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[55\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504379 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[55\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504379 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504379 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[54\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504379 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[54\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504379 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504379 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[53\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504379 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[53\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504379 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504379 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[52\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504379 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[52\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504379 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504379 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[51\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504379 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[51\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504379 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504379 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[50\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504379 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[50\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504379 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504379 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[49\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504379 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[49\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504379 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504379 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[48\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504380 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[48\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504380 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504380 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[47\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504380 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[47\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504380 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504380 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[46\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504380 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[46\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504380 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504380 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[45\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504380 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[45\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504380 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504380 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[44\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504380 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[44\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504380 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504380 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[43\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504380 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[43\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504380 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504380 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[42\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504380 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[42\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504380 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504380 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[41\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504381 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[41\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504381 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504381 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[40\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504381 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[40\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504381 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504381 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[39\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504381 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[39\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504381 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504381 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[38\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504381 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[38\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504381 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504381 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[37\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504381 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[37\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504381 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504381 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[36\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504381 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[36\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504381 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504381 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[35\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504382 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[35\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504382 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504382 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[34\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504382 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[34\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504382 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504382 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[33\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504382 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[33\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504382 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504382 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[32\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504382 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[32\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504382 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504382 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[31\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504382 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[31\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504382 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504382 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[30\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504382 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[30\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504382 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504382 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[29\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504382 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[29\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504382 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504382 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[28\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504382 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[28\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504382 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504382 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[27\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504383 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[27\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504383 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504383 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[26\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504383 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[26\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504383 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504383 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[25\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504383 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[25\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504383 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504383 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[24\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504383 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[24\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504383 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504383 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[23\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504383 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[23\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504383 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504383 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[22\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504383 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[22\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504383 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504383 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[21\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504383 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[21\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504383 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504383 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[20\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504383 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[20\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504383 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504383 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[19\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504384 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[19\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504384 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504384 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[18\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504384 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[18\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504384 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504384 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[17\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504384 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[17\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504384 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504384 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[16\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504384 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[16\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504384 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504384 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[15\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504384 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[15\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504384 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504384 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[14\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504384 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[14\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504384 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504384 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[13\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504384 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[13\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504384 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504384 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[12\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504385 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[12\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504385 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504385 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[11\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504385 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[11\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504385 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504385 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[10\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504385 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[10\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504385 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504385 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[9\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504385 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[9\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504385 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504385 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[8\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504385 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[8\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504385 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504385 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[7\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504385 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[7\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504385 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504385 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[6\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504385 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[6\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504385 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504385 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[5\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504385 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[5\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504385 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504385 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[4\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504386 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[4\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504386 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504386 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[3\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504386 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[3\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504386 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504386 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[2\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504386 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[2\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504386 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504386 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[1\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504386 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[1\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504386 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504386 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[0\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504386 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[0\].gen_loop2\[2\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504386 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504386 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[255\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504386 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[255\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504386 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504386 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[254\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504386 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[254\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504386 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504386 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[253\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504387 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[253\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504387 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504387 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[252\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504387 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[252\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504387 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504387 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[251\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504387 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[251\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504387 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504387 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[250\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504387 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[250\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504387 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504387 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[249\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504387 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[249\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504387 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504387 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[248\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504387 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[248\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504387 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504387 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[247\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504387 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[247\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504387 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504387 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[246\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504387 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[246\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504387 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504387 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[245\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504388 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[245\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504388 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504388 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[244\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504388 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[244\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504388 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504388 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[243\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504388 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[243\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504388 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504388 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[242\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504388 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[242\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504388 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504388 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[241\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504388 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[241\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504388 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504388 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[240\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504389 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[240\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504389 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504389 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[239\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504389 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[239\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504389 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504389 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[238\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504389 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[238\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504389 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504389 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[237\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504389 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[237\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504389 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504389 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[236\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504389 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[236\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504389 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504389 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[235\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504390 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[235\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504390 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504390 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[234\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504390 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[234\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504390 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504390 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[233\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504390 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[233\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504390 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504390 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[232\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504390 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[232\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504390 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504390 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[231\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504390 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[231\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504390 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504390 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[230\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504391 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[230\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504391 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504391 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[229\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504391 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[229\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504391 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504391 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[228\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504391 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[228\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504391 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504391 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[227\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504391 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[227\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504391 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504391 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[226\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504391 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[226\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504391 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504391 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[225\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504392 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[225\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504392 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504392 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[224\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504392 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[224\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504392 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504392 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[223\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504392 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[223\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504392 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504392 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[222\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504392 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[222\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504392 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504392 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[221\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504392 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[221\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504392 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504392 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[220\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504393 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[220\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504393 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504393 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[219\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504393 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[219\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504393 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504393 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[218\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504393 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[218\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504393 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504393 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[217\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504393 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[217\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504393 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504393 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[216\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504393 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[216\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504393 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504393 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[215\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504393 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[215\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504393 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504393 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[214\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504393 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[214\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504393 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504393 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[213\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504394 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[213\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504394 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504394 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[212\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504394 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[212\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504394 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504394 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[211\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504394 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[211\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504394 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504394 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[210\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504394 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[210\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504394 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504394 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[209\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504394 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[209\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504394 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504394 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[208\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504394 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[208\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504394 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504394 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[207\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504394 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[207\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504394 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504394 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[206\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504395 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[206\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504395 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504395 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[205\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504395 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[205\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504395 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504395 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[204\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504395 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[204\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504395 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504395 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[203\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504395 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[203\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504395 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504395 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[202\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504395 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[202\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504395 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504395 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[201\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504395 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[201\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504395 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504395 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[200\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504396 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[200\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504396 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504396 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[199\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504396 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[199\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504396 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504396 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[198\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504396 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[198\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504396 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504396 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[197\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504396 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[197\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504396 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504396 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[196\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504396 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[196\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504396 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504396 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[195\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504396 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[195\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504396 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504396 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[194\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504396 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[194\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504396 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504396 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[193\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504397 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[193\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504397 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504397 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[192\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504397 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[192\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504397 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504397 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[191\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504397 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[191\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504397 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504397 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[190\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504397 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[190\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504397 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504397 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[189\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504397 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[189\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504397 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504397 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[188\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504397 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[188\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504397 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504397 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[187\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504398 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[187\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504398 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504398 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[186\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504398 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[186\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504398 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504398 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[185\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504398 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[185\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504398 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504398 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[184\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504398 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[184\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504398 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504398 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[183\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504398 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[183\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504398 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504398 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[182\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504398 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[182\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504398 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504398 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[181\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504398 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[181\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504398 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504398 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[180\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504399 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[180\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504399 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504398 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[179\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504399 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[179\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504399 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504399 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[178\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504399 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[178\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504399 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504399 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[177\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504399 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[177\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504399 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504399 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[176\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504399 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[176\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504399 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504399 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[175\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504399 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[175\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504399 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504399 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[174\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504399 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[174\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504399 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504399 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[173\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504399 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[173\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504399 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504399 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[172\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504400 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[172\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504400 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504400 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[171\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504400 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[171\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504400 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504400 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[170\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504400 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[170\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504400 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504400 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[169\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504400 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[169\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504400 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504400 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[168\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504400 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[168\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504400 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504400 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[167\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504400 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[167\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504400 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504400 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[166\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504400 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[166\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504400 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504400 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[165\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504400 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[165\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504400 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504400 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[164\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504401 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[164\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504401 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504401 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[163\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504401 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[163\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504401 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504401 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[162\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504401 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[162\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504401 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504401 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[161\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504401 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[161\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504401 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504401 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[160\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504401 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[160\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504401 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504401 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[159\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504401 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[159\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504401 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504401 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[158\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504401 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[158\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504401 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504401 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[157\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504402 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[157\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504402 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504402 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[156\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504402 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[156\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504402 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504402 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[155\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504402 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[155\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504402 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504402 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[154\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504402 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[154\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504402 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504402 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[153\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504402 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[153\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504402 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504402 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[152\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504402 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[152\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504402 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504402 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[151\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504402 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[151\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504402 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504402 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[150\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504402 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[150\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504402 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504402 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[149\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504403 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[149\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504403 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[148\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504403 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[148\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504403 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[147\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504403 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[147\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504403 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[146\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504403 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[146\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504403 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[145\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504403 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[145\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504403 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[144\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504403 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[144\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504403 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[143\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504403 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[143\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504403 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[142\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504404 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[142\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504404 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[141\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504404 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[141\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504404 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[140\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504404 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[140\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504404 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[139\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504404 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[139\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504404 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[138\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504405 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[138\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504405 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[137\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504405 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[137\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504405 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[136\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504405 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[136\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504405 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[135\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504405 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[135\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504405 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[134\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504405 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[134\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504405 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[133\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504406 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[133\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504406 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504406 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[132\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504406 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[132\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504406 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504406 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[131\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504406 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[131\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504406 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504406 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[130\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504406 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[130\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504406 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504406 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[129\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504406 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[129\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504406 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504406 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[128\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504407 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[128\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504407 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504407 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[127\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504407 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[127\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504407 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504407 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[126\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504407 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[126\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504407 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504407 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[125\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504407 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[125\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504407 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504407 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[124\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504407 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[124\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504407 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504407 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[123\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504408 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[123\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504408 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504408 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[122\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504408 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[122\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504408 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504408 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[121\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504408 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[121\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504408 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504408 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[120\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504408 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[120\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504408 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504408 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[119\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504408 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[119\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504408 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504408 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[118\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504409 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[118\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504409 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504409 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[117\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504409 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[117\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504409 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504409 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[116\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504409 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[116\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504409 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504409 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[115\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504409 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[115\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504409 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504409 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[114\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504409 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[114\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504409 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504409 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[113\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504410 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[113\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504410 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504410 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[112\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504410 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[112\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504410 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504410 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[111\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504410 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[111\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504410 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504410 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[110\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504410 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[110\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504410 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504410 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[109\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504410 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[109\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504410 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504410 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[108\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504411 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[108\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504411 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504411 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[107\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504411 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[107\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504411 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504411 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[106\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504411 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[106\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504411 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504411 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[105\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504411 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[105\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504411 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504411 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[104\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504411 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[104\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504411 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504411 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[103\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504411 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[103\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504411 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504411 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[102\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504412 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[102\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504412 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504412 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[101\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504412 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[101\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504412 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504412 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[100\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504412 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[100\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504412 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504412 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[99\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504412 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[99\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504412 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504412 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[98\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504412 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[98\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504412 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504412 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[97\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504413 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[97\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504413 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504413 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[96\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504413 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[96\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504413 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504413 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[95\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504413 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[95\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504413 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504413 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[94\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504413 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[94\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504413 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504413 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[93\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504413 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[93\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504413 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504413 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[92\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504414 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[92\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504414 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504414 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[91\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504414 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[91\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504414 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504414 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[90\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504414 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[90\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504414 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504414 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[89\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504414 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[89\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504414 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504414 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[88\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504414 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[88\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504414 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504414 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[87\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504415 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[87\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504415 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504415 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[86\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504415 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[86\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504415 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504415 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[85\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504415 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[85\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504415 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504415 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[84\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504415 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[84\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504415 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504415 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[83\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504415 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[83\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504415 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504415 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[82\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504416 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[82\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504416 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504416 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[81\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504416 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[81\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504416 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504416 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[80\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504416 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[80\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504416 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504416 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[79\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504416 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[79\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504416 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504416 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[78\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504416 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[78\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504416 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504416 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[77\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504417 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[77\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504417 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504417 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[76\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504417 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[76\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504417 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504417 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[75\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504417 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[75\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504417 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504417 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[74\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504417 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[74\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504417 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504417 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[73\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504417 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[73\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504417 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504417 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[72\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504418 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[72\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504418 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504418 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[71\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504418 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[71\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504418 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504418 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[70\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504418 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[70\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504418 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504418 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[69\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504418 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[69\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504418 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504418 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[68\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504418 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[68\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504418 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504418 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[67\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504418 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[67\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504418 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504418 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[66\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504418 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[66\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504418 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504418 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[65\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504418 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[65\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504418 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504418 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[64\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504419 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[64\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504419 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504419 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[63\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504419 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[63\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504419 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504419 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[62\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504419 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[62\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504419 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504419 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[61\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504419 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[61\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504419 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504419 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[60\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504419 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[60\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504419 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504419 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[59\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504419 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[59\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504419 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504419 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[58\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504419 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[58\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504419 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504419 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[57\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504420 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[57\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504420 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504420 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[56\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504420 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[56\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504420 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504420 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[55\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504420 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[55\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504420 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504420 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[54\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504420 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[54\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504420 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504420 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[53\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504420 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[53\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504420 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504420 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[52\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504421 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[52\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504421 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[51\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504421 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[51\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504421 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[50\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504421 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[50\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504421 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[49\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504421 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[49\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504421 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[48\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504421 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[48\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504421 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[47\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504421 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[47\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504421 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[46\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504421 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[46\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504421 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[45\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504421 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[45\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504421 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[44\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504422 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[44\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504422 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[43\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504422 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[43\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504422 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[42\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504422 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[42\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504422 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[41\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504422 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[41\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504422 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[40\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504422 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[40\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504422 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[39\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504422 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[39\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504422 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[38\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504422 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[38\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504422 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[37\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504423 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[37\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504423 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[36\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504423 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[36\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504423 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[35\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504423 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[35\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504423 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[34\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504423 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[34\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504423 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[33\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504423 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[33\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504423 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[32\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504423 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[32\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504423 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[31\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504423 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[31\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504423 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[30\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504424 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[30\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504424 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504424 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[29\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504424 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[29\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504424 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504424 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[28\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504424 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[28\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504424 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504424 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[27\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504424 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[27\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504424 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504424 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[26\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504424 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[26\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504424 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504424 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[25\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504424 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[25\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504424 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504424 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[24\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504424 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[24\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504424 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504424 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[23\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504425 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[23\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504425 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504425 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[22\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504425 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[22\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504425 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504425 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[21\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504425 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[21\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504425 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504425 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[20\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504425 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[20\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504425 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504425 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[19\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504425 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[19\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504425 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504425 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[18\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504425 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[18\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504425 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504425 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[17\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504425 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[17\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504425 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504425 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[16\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504425 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[16\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504425 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504425 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[15\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504426 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[15\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504426 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504426 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[14\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504426 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[14\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504426 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504426 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[13\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504426 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[13\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504426 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504426 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[12\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504426 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[12\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504426 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504426 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[11\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504426 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[11\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504426 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504426 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[10\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504426 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[10\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504426 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504426 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[9\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504426 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[9\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504426 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504426 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[8\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504427 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[8\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504427 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504427 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[7\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504427 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[7\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504427 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504427 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[6\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504427 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[6\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504427 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504427 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[5\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504427 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[5\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504427 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504427 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[4\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504427 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[4\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504427 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504427 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[3\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504427 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[3\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504427 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504427 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[2\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504427 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[2\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504427 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504427 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[1\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504428 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[1\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504428 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504428 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[0\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504428 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[0\].gen_loop2\[1\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504428 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504428 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[254\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504428 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[254\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504428 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504428 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[255\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504428 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[255\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504428 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504428 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[252\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504428 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[252\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504428 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504428 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[253\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504428 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[253\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504428 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504428 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[250\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504428 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[250\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504428 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504428 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[251\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504428 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[251\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504428 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504428 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[248\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504429 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[248\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504429 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504429 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[249\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504430 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[249\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504430 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[246\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504430 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[246\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504430 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[247\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504430 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[247\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504430 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[244\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504430 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[244\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504430 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[245\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504430 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[245\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504430 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[242\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504430 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[242\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504430 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[243\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504431 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[243\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504431 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504431 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[240\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504431 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[240\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504431 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504431 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[241\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504431 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[241\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504431 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504431 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[238\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504431 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[238\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504431 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504431 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[239\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504431 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[239\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504431 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504431 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[236\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504431 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[236\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504431 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504431 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[237\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504432 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[237\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504432 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504432 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[234\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504432 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[234\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504432 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504432 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[235\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504432 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[235\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504432 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504432 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[232\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504432 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[232\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504432 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504432 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[233\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504432 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[233\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504432 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504432 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[230\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504432 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[230\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504432 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504432 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[231\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504432 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[231\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504432 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504432 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[228\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504433 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[228\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504433 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504433 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[229\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504433 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[229\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504433 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504433 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[226\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504433 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[226\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504433 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504433 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[227\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504433 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[227\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504433 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504433 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[224\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504433 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[224\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504433 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504433 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[225\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504433 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[225\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504433 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504433 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[222\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504433 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[222\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504433 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504433 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[223\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504433 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[223\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504433 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504433 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[220\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504434 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[220\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504434 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504434 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[221\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504434 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[221\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504434 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504434 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[218\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504434 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[218\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504434 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504434 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[219\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504434 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[219\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504434 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504434 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[216\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504434 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[216\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504434 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504434 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[217\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504434 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[217\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504434 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504434 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[214\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504434 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[214\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504434 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504434 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[215\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504435 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[215\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504435 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504435 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[212\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504435 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[212\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504435 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504435 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[213\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504435 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[213\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504435 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504435 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[210\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504435 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[210\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504435 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504435 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[211\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504435 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[211\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504435 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504435 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[208\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504436 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[208\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504436 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504436 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[209\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504436 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[209\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504436 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504436 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[206\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504436 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[206\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504436 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504436 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[207\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504436 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[207\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504436 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504436 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[204\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504437 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[204\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504437 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504437 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[205\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504437 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[205\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504437 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504437 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[202\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504437 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[202\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504437 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504437 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[203\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504437 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[203\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504437 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504437 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[200\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504437 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[200\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504437 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504437 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[201\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504438 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[201\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504438 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504438 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[198\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504438 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[198\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504438 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504438 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[199\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504438 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[199\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504438 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504438 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[196\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504438 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[196\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504438 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504438 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[197\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504438 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[197\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504438 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504438 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[194\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504439 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[194\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504439 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504439 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[195\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504439 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[195\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504439 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504439 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[192\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504439 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[192\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504439 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504439 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[193\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504439 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[193\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504439 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504439 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[190\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504439 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[190\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504439 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504439 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[191\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504440 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[191\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504440 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504440 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[188\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504440 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[188\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504440 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504440 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[189\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504440 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[189\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504440 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504440 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[186\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504440 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[186\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504440 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504440 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[187\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504440 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[187\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504440 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504440 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[184\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504441 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[184\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504441 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504441 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[185\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504441 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[185\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504441 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504441 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[182\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504441 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[182\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504441 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504441 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[183\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504441 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[183\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504441 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504441 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[180\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504441 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[180\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504441 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504441 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[181\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504442 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[181\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504442 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504442 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[178\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504442 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[178\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504442 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504442 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[179\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504442 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[179\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504442 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504442 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[176\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504442 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[176\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504442 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504442 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[177\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504442 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[177\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504442 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504442 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[174\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504442 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[174\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504442 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504442 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[175\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504443 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[175\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504443 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504443 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[172\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504443 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[172\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504443 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504443 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[173\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504443 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[173\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504443 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504443 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[171\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504443 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[171\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504443 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504443 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[170\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504443 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[170\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504443 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504443 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[168\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504444 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[168\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504444 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504444 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[169\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504444 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[169\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504444 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504444 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[166\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504444 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[166\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504444 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504444 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[167\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504444 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[167\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504444 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504444 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[164\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504444 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[164\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504444 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504444 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[165\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504445 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[165\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504445 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504445 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[162\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504445 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[162\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504445 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504445 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[163\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504445 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[163\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504445 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504445 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[160\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504445 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[160\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504445 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504445 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[161\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504445 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[161\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504445 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504445 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[158\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504446 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[158\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504446 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504446 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[159\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504446 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[159\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504446 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504446 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[156\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504446 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[156\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504446 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504446 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[157\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504446 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[157\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504446 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504446 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[154\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504446 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[154\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504446 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504446 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[155\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504447 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[155\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504447 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504447 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[152\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504447 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[152\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504447 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504447 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[153\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504447 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[153\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504447 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504447 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[150\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504447 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[150\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504447 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504447 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[151\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504448 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[151\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504448 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504448 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[148\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504448 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[148\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504448 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504448 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[149\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504448 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[149\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504448 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504448 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[146\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504448 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[146\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504448 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504448 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[147\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504448 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[147\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504448 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504448 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[144\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504449 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[144\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504449 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504449 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[145\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504449 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[145\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504449 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504449 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[142\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504449 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[142\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504449 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504449 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[143\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504449 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[143\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504449 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504449 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[140\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504449 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[140\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504449 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504449 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[141\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504450 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[141\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504450 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504450 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[138\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504450 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[138\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504450 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504450 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[139\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504450 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[139\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504450 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504450 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[136\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504450 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[136\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504450 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504450 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[137\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504450 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[137\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504450 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504450 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[134\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504451 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[134\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504451 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504451 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[135\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504451 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[135\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504451 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504451 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[132\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504451 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[132\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504451 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504451 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[133\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504451 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[133\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504451 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504451 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[130\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504451 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[130\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504451 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504451 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[131\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504451 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[131\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504451 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504451 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[128\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504452 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[128\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504452 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504452 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[129\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504452 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[129\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504452 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504452 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[126\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504452 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[126\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504452 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504452 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[127\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504452 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[127\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504452 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504452 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[124\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504452 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[124\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504452 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504452 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[125\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504452 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[125\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504452 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504452 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[122\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504452 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[122\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504452 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504452 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[123\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504452 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[123\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504452 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504452 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[120\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504453 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[120\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504453 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504453 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[121\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504453 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[121\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504453 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504453 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[118\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504453 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[118\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504453 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504453 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[119\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504453 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[119\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504453 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504453 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[116\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504453 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[116\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504453 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504453 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[117\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504453 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[117\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504453 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504453 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[114\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504453 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[114\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504453 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504453 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[115\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504454 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[115\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504454 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504454 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[112\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504454 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[112\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504454 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504454 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[113\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504454 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[113\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504454 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504454 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[110\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504454 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[110\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504454 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504454 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[111\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504454 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[111\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504454 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504454 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[108\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504454 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[108\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504454 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504454 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[109\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504455 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[109\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504455 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504455 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[106\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504455 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[106\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504455 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504455 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[107\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504455 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[107\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504455 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504455 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[104\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504455 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[104\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504455 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504455 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[105\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504455 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[105\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504455 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504455 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[102\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504455 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[102\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504455 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504455 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[103\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504455 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[103\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504455 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504455 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[100\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504455 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[100\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504455 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504455 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[101\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504456 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[101\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504456 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504456 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[98\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504456 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[98\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504456 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504456 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[99\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504456 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[99\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504456 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504456 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[96\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504456 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[96\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504456 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504456 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[97\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504456 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[97\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504456 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504456 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[94\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504456 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[94\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504456 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504456 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[95\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504456 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[95\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504456 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504456 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[92\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504457 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[92\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504457 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504457 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[93\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504457 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[93\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504457 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504457 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[90\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504457 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[90\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504457 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504457 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[91\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504457 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[91\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504457 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504457 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[88\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504457 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[88\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504457 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504457 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[89\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504457 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[89\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504457 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504457 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[86\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504457 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[86\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504457 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504457 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[87\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504458 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[87\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504458 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504458 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[84\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504458 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[84\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504458 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504458 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[85\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504458 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[85\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504458 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504458 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[82\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504458 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[82\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504458 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504458 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[83\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504458 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[83\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504458 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504458 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[80\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504458 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[80\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504458 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504458 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[81\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504458 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[81\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504458 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504458 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[78\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504459 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[78\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504459 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504459 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[79\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504459 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[79\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504459 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504459 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[76\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504459 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[76\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504459 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504459 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[77\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504459 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[77\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504459 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504459 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[74\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504459 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[74\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504459 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504459 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[75\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504459 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[75\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504459 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504459 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[72\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504459 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[72\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504459 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504459 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[73\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504459 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[73\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504459 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504459 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[70\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504460 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[70\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504460 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504460 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[71\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504460 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[71\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504460 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504460 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[68\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504460 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[68\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504460 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504460 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[69\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504460 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[69\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504460 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504460 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[66\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504460 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[66\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504460 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504460 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[67\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504460 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[67\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504460 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504460 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[64\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504460 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[64\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504460 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504460 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[65\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504461 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[65\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504461 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504461 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[62\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504461 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[62\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504461 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504461 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[63\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504461 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[63\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504461 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504461 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[60\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504461 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[60\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504461 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504461 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[61\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504461 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[61\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504461 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504461 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[58\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504461 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[58\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504461 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504461 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[59\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504461 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[59\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504461 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504461 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[56\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504461 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[56\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504461 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504461 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[57\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504462 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[57\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504462 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504462 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[54\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504462 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[54\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504462 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504462 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[55\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504462 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[55\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504462 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504462 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[52\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504462 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[52\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504462 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504462 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[53\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504462 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[53\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504462 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504462 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[50\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504462 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[50\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504462 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504462 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[51\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504462 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[51\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504462 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504462 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[48\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504463 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[48\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504463 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504463 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[49\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504463 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[49\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504463 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504463 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[46\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504463 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[46\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504463 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504463 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[47\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504463 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[47\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504463 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504463 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[44\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504463 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[44\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504463 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504463 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[45\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504463 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[45\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504463 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504463 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[42\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504463 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[42\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504463 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504463 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[43\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504463 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[43\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504463 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504463 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[40\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504464 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[40\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504464 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504464 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[41\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504464 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[41\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504464 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504464 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[38\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504464 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[38\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504464 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504464 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[39\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504464 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[39\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504464 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504464 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[36\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504464 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[36\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504464 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504464 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[37\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504464 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[37\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504464 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504464 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[34\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504465 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[34\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504465 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504465 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[35\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504465 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[35\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504465 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504465 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[32\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504465 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[32\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504465 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504465 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[33\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504465 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[33\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504465 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504465 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[30\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504465 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[30\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504465 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504465 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[31\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504465 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[31\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504465 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504465 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[28\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504465 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[28\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504465 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504465 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[29\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504466 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[29\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504466 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504466 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[26\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504466 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[26\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504466 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504466 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[27\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504466 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[27\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504466 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504466 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[24\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504466 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[24\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504466 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504466 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[25\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504466 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[25\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504466 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504466 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[22\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504466 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[22\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504466 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504466 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[23\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504466 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[23\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504466 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504466 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[20\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504466 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[20\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504466 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504466 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[21\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504467 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[21\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504467 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504467 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[18\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504467 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[18\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504467 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504467 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[19\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504467 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[19\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504467 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504467 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[16\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504467 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[16\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504467 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504467 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[17\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504468 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[17\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504468 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504468 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[14\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504468 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[14\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504468 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504468 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[15\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504468 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[15\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504468 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504468 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[12\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504468 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[12\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504468 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504468 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[13\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504468 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[13\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504468 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504468 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[10\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504468 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[10\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504468 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504468 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[11\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504468 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[11\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504468 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504468 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[8\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504469 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[8\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504469 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504469 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[9\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504469 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[9\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504469 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504469 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[6\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504469 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[6\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504469 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504469 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[7\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504469 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[7\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504469 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504469 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[4\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504469 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[4\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504469 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504469 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[5\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504470 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[5\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504470 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504470 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[2\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504470 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[2\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504470 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504470 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[3\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504470 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[3\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504470 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504470 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[0\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504470 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[0\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504470 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504470 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[1\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504470 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[1\].gen_loop2\[0\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311504470 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630311504470 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1630311504476 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1630311504499 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1630311504499 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1630311504500 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1630311504568 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630311504569 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630311504569 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630311504571 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630311504572 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1630311504572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1630311504572 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1630311504573 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1630311504573 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1630311504573 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1630311504573 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "38 unused 2.5V 19 19 0 " "Number of I/O pins in group: 38 (unused VREF, 2.5V VCCIO, 19 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1630311504580 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1630311504580 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1630311504580 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630311504581 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630311504581 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630311504581 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630311504581 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630311504581 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630311504581 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630311504581 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1630311504581 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1630311504581 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1630311504581 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630311505355 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1630311505366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1630311509472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630311510685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1630311510742 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1630311512435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630311512435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1630311513158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X46_Y49 X57_Y60 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X46_Y49 to location X57_Y60" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/ice_assignment_2/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X46_Y49 to location X57_Y60"} { { 12 { 0 ""} 46 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1630311518222 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1630311518222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1630311518810 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1630311518810 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1630311518810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630311518812 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1630311519028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630311519062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630311519759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630311519762 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630311520386 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630311521261 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ice_assignment_2/output_files/assignment2.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ice_assignment_2/output_files/assignment2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1630311522729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6150 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5462 " "Peak virtual memory: 5462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630311523627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 11:18:43 2021 " "Processing ended: Mon Aug 30 11:18:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630311523627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630311523627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630311523627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1630311523627 ""}
