<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="top_sim.wdb" id="1">
         <top_modules>
            <top_module name="configurations_pkg" />
            <top_module name="custom_functions_pkg" />
            <top_module name="instruction_constants_pkg" />
            <top_module name="instruction_fields_constants_pkg" />
            <top_module name="seq_pkg" />
            <top_module name="std" />
            <top_module name="test_pkg" />
            <top_module name="uvm_pkg" />
            <top_module name="v_alu_ops_pkg" />
            <top_module name="vector_alu_ops_pkg" />
            <top_module name="vector_core_agent_pkg" />
            <top_module name="vector_core_verif_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="3340000fs"></ZoomStartTime>
      <ZoomEndTime time="7060001fs"></ZoomEndTime>
      <Cursor1Time time="4450000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="159"></NameColumnWidth>
      <ValueColumnWidth column_width="66"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="20" />
   <wvobject type="logic" fp_name="/vector_core_verif_top/v_core_vif/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vector_core_verif_top/v_core_vif/reset">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/v_core_vif/vector_instruction_i">
      <obj_property name="ElementShortName">vector_instruction_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">vector_instruction_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/v_core_vif/rs1_i">
      <obj_property name="ElementShortName">rs1_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">rs1_i[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/v_core_vif/rs2_i">
      <obj_property name="ElementShortName">rs2_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">rs2_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vector_core_verif_top/v_core_vif/scalar_load_req_i">
      <obj_property name="ElementShortName">scalar_load_req_i</obj_property>
      <obj_property name="ObjectShortName">scalar_load_req_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vector_core_verif_top/v_core_vif/scalar_store_req_i">
      <obj_property name="ElementShortName">scalar_store_req_i</obj_property>
      <obj_property name="ObjectShortName">scalar_store_req_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/v_core_vif/scalar_address_i">
      <obj_property name="ElementShortName">scalar_address_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">scalar_address_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vector_core_verif_top/v_core_vif/vector_stall_s">
      <obj_property name="ElementShortName">vector_stall_s</obj_property>
      <obj_property name="ObjectShortName">vector_stall_s</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vector_core_verif_top/v_core_vif/mem_we_s">
      <obj_property name="ElementShortName">mem_we_s</obj_property>
      <obj_property name="ObjectShortName">mem_we_s</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vector_core_verif_top/v_core_vif/mem_re_s">
      <obj_property name="ElementShortName">mem_re_s</obj_property>
      <obj_property name="ObjectShortName">mem_re_s</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/v_core_vif/data_from_mem_s">
      <obj_property name="ElementShortName">data_from_mem_s[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_from_mem_s[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/v_core_vif/data_to_mem_s">
      <obj_property name="ElementShortName">data_to_mem_s[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_to_mem_s[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/data_to_mem_o">
      <obj_property name="ElementShortName">data_to_mem_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_to_mem_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(1)\/vector_lane_1/data_to_mem_o">
      <obj_property name="ElementShortName">data_to_mem_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_to_mem_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/M_CU_1/store_start_s">
      <obj_property name="ElementShortName">store_start_s</obj_property>
      <obj_property name="ObjectShortName">store_start_s</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/DUT/M_CU_1/store_fifos_en_o">
      <obj_property name="ElementShortName">store_fifos_en_o[7:0]</obj_property>
      <obj_property name="ObjectShortName">store_fifos_en_o[7:0]</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group25">
      <obj_property name="label">arbiter</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/ready_i">
         <obj_property name="ElementShortName">ready_i</obj_property>
         <obj_property name="ObjectShortName">ready_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/arbiter_1/vector_instr_to_V_CU_o">
         <obj_property name="ElementShortName">vector_instr_to_V_CU_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">vector_instr_to_V_CU_o[31:0]</obj_property>
         <obj_property name="CustomSignalColor">#FFFF00</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/dependency_check_s">
         <obj_property name="ElementShortName">dependency_check_s</obj_property>
         <obj_property name="ObjectShortName">dependency_check_s</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/arbiter_1/vl_reg_s">
         <obj_property name="ElementShortName">vl_reg_s[8:0]</obj_property>
         <obj_property name="ObjectShortName">vl_reg_s[8:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         <obj_property name="CustomSignalColor">#0000FF</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/arbiter_1/vmul_reg_s">
         <obj_property name="ElementShortName">vmul_reg_s[1:0]</obj_property>
         <obj_property name="ObjectShortName">vmul_reg_s[1:0]</obj_property>
      </wvobject>
      <wvobject type="group" fp_name="group36">
         <obj_property name="label">store_signals</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/rdy_for_store_i">
            <obj_property name="ElementShortName">rdy_for_store_i</obj_property>
            <obj_property name="ObjectShortName">rdy_for_store_i</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/M_CU_store_valid_o">
            <obj_property name="ElementShortName">M_CU_store_valid_o</obj_property>
            <obj_property name="ObjectShortName">M_CU_store_valid_o</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/store_fifo_empty_i">
            <obj_property name="ElementShortName">store_fifo_empty_i</obj_property>
            <obj_property name="ObjectShortName">store_fifo_empty_i</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/rs1_rs2_st_fifo_empty_s">
            <obj_property name="ElementShortName">rs1_rs2_st_fifo_empty_s</obj_property>
            <obj_property name="ObjectShortName">rs1_rs2_st_fifo_empty_s</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group35">
         <obj_property name="label">load_signals</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/rdy_for_load_i">
            <obj_property name="ElementShortName">rdy_for_load_i</obj_property>
            <obj_property name="ObjectShortName">rdy_for_load_i</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/M_CU_load_valid_o">
            <obj_property name="ElementShortName">M_CU_load_valid_o</obj_property>
            <obj_property name="ObjectShortName">M_CU_load_valid_o</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/ld_from_fifo_is_valid_s">
            <obj_property name="ElementShortName">ld_from_fifo_is_valid_s</obj_property>
            <obj_property name="ObjectShortName">ld_from_fifo_is_valid_s</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/ld_instr_fifo_re_s">
            <obj_property name="ElementShortName">ld_instr_fifo_re_s</obj_property>
            <obj_property name="ObjectShortName">ld_instr_fifo_re_s</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/rs1_rs2_ld_fifo_empty_s">
            <obj_property name="ElementShortName">rs1_rs2_ld_fifo_empty_s</obj_property>
            <obj_property name="ObjectShortName">rs1_rs2_ld_fifo_empty_s</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/V_CU_rdy_for_load_s">
            <obj_property name="ElementShortName">V_CU_rdy_for_load_s</obj_property>
            <obj_property name="ObjectShortName">V_CU_rdy_for_load_s</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/all_stores_executed_s">
            <obj_property name="ElementShortName">all_stores_executed_s</obj_property>
            <obj_property name="ObjectShortName">all_stores_executed_s</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/all_v_stores_executed_o">
            <obj_property name="ElementShortName">all_v_stores_executed_o</obj_property>
            <obj_property name="ObjectShortName">all_v_stores_executed_o</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group72">
      <obj_property name="label">V_lane1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vrf_type_of_access_i">
         <obj_property name="ElementShortName">vrf_type_of_access_i[1:0]</obj_property>
         <obj_property name="ObjectShortName">vrf_type_of_access_i[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/store_fifo_we_i">
         <obj_property name="ElementShortName">store_fifo_we_i</obj_property>
         <obj_property name="ObjectShortName">store_fifo_we_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/store_fifo_we_i">
         <obj_property name="ElementShortName">store_fifo_we_i</obj_property>
         <obj_property name="ObjectShortName">store_fifo_we_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/store_fifo_we_s">
         <obj_property name="ElementShortName">store_fifo_we_s</obj_property>
         <obj_property name="ObjectShortName">store_fifo_we_s</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/rs1_data_i">
         <obj_property name="ElementShortName">rs1_data_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">rs1_data_i[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/vs1_data_o">
         <obj_property name="ElementShortName">vs1_data_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">vs1_data_o[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vs2_data_s">
         <obj_property name="ElementShortName">vs2_data_s[31:0]</obj_property>
         <obj_property name="ObjectShortName">vs2_data_s[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/VRF_BRAM_addr_generator_1/vd_address_i">
         <obj_property name="ElementShortName">vd_address_i[4:0]</obj_property>
         <obj_property name="ObjectShortName">vd_address_i[4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/alu_a_input_s">
         <obj_property name="ElementShortName">alu_a_input_s[31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_a_input_s[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vd_address_s">
         <obj_property name="ElementShortName">vd_address_s[4:0]</obj_property>
         <obj_property name="ObjectShortName">vd_address_s[4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/alu_src_a_i">
         <obj_property name="ElementShortName">alu_src_a_i[1:0]</obj_property>
         <obj_property name="ObjectShortName">alu_src_a_i[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/alu_result_s">
         <obj_property name="ElementShortName">alu_result_s[31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_result_s[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vd_data_s">
         <obj_property name="ElementShortName">vd_data_s[31:0]</obj_property>
         <obj_property name="ObjectShortName">vd_data_s[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM2_r_address_s">
         <obj_property name="ElementShortName">BRAM2_r_address_s[8:0]</obj_property>
         <obj_property name="ObjectShortName">BRAM2_r_address_s[8:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM1_r_address_s">
         <obj_property name="ElementShortName">BRAM1_r_address_s[8:0]</obj_property>
         <obj_property name="ObjectShortName">BRAM1_r_address_s[8:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_w_address_s">
         <obj_property name="ElementShortName">BRAM_w_address_s[8:0]</obj_property>
         <obj_property name="ObjectShortName">BRAM_w_address_s[8:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/VRF_BRAM_we_s">
         <obj_property name="ElementShortName">VRF_BRAM_we_s</obj_property>
         <obj_property name="ObjectShortName">VRF_BRAM_we_s</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/mask_BRAM_re_s">
         <obj_property name="ElementShortName">mask_BRAM_re_s</obj_property>
         <obj_property name="ObjectShortName">mask_BRAM_re_s</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/we_i">
         <obj_property name="ElementShortName">we_i</obj_property>
         <obj_property name="ObjectShortName">we_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/mask_s">
         <obj_property name="ElementShortName">mask_s</obj_property>
         <obj_property name="ObjectShortName">mask_s</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/masked_we_i">
         <obj_property name="ElementShortName">masked_we_i</obj_property>
         <obj_property name="ObjectShortName">masked_we_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vm_or_update_el_next">
         <obj_property name="ElementShortName">vm_or_update_el_next</obj_property>
         <obj_property name="ObjectShortName">vm_or_update_el_next</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vm_or_update_el_reg">
         <obj_property name="ElementShortName">vm_or_update_el_reg</obj_property>
         <obj_property name="ObjectShortName">vm_or_update_el_reg</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/mem_to_vrf_i">
         <obj_property name="ElementShortName">mem_to_vrf_i[1:0]</obj_property>
         <obj_property name="ObjectShortName">mem_to_vrf_i[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/VRF_BRAM_addr_generator_1/counter1_reg_s">
         <obj_property name="ElementShortName">counter1_reg_s[5:0]</obj_property>
         <obj_property name="ObjectShortName">counter1_reg_s[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/VRF_BRAM_addr_generator_1/counter1_next_s">
         <obj_property name="ElementShortName">counter1_next_s[5:0]</obj_property>
         <obj_property name="ObjectShortName">counter1_next_s[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/VRF_BRAM_addr_generator_1/counter2_reg_s">
         <obj_property name="ElementShortName">counter2_reg_s[5:0]</obj_property>
         <obj_property name="ObjectShortName">counter2_reg_s[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/VRF_BRAM_addr_generator_1/counter2_next_s">
         <obj_property name="ElementShortName">counter2_next_s[5:0]</obj_property>
         <obj_property name="ObjectShortName">counter2_next_s[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name">
         <obj_property name="ElementShortName">ram_name[511:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">ram_name[511:0][31:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/DUT/arbiter_1/rs1_to_V_CU_i">
      <obj_property name="ElementShortName">rs1_to_V_CU_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">rs1_to_V_CU_i[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
