\doxysection{TIM\+\_\+\+BDTRInit\+Type\+Def Struct Reference}
\hypertarget{struct_t_i_m___b_d_t_r_init_type_def}{}\label{struct_t_i_m___b_d_t_r_init_type_def}\index{TIM\_BDTRInitTypeDef@{TIM\_BDTRInitTypeDef}}


BDTR structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+tim.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a8f34ad7bc4764bd3ff372cadde468072}{TIM\+\_\+\+OSSRState}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_ad8891e3739a7db8a45343d4e2f9d2824}{TIM\+\_\+\+OSSIState}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_aa5296a7b194d25b16899f6a98da01f03}{TIM\+\_\+\+LOCKLevel}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a01ccbaffccdb3068b8a60c912579b1a2}{TIM\+\_\+\+Dead\+Time}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a9fcf20632d0377727476a98f7183be56}{TIM\+\_\+\+Break}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a5731e4e786b66f35cfe4798d6157619e}{TIM\+\_\+\+Break\+Polarity}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a6c056e29af67fd8a32919104ea48eea2}{TIM\+\_\+\+Automatic\+Output}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
BDTR structure definition. 

\begin{DoxyNote}{Note}
This structure is used only with TIM1 and TIM8. ~\newline
 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f4xx__tim_8h_source_l00137}{137}} of file \mbox{\hyperlink{stm32f4xx__tim_8h_source}{stm32f4xx\+\_\+tim.\+h}}.



\doxysubsection{Member Data Documentation}
\Hypertarget{struct_t_i_m___b_d_t_r_init_type_def_a6c056e29af67fd8a32919104ea48eea2}\index{TIM\_BDTRInitTypeDef@{TIM\_BDTRInitTypeDef}!TIM\_AutomaticOutput@{TIM\_AutomaticOutput}}
\index{TIM\_AutomaticOutput@{TIM\_AutomaticOutput}!TIM\_BDTRInitTypeDef@{TIM\_BDTRInitTypeDef}}
\doxysubsubsection{\texorpdfstring{TIM\_AutomaticOutput}{TIM\_AutomaticOutput}}
{\footnotesize\ttfamily \label{struct_t_i_m___b_d_t_r_init_type_def_a6c056e29af67fd8a32919104ea48eea2} 
uint16\+\_\+t TIM\+\_\+\+BDTRInit\+Type\+Def\+::\+TIM\+\_\+\+Automatic\+Output}

Specifies whether the TIM Automatic Output feature is enabled or not. This parameter can be a value of \doxylink{group___t_i_m___a_o_e___bit___set___reset}{TIM\+\_\+\+AOE\+\_\+\+Bit\+\_\+\+Set\+\_\+\+Reset} 

Definition at line \mbox{\hyperlink{stm32f4xx__tim_8h_source_l00159}{159}} of file \mbox{\hyperlink{stm32f4xx__tim_8h_source}{stm32f4xx\+\_\+tim.\+h}}.

\Hypertarget{struct_t_i_m___b_d_t_r_init_type_def_a9fcf20632d0377727476a98f7183be56}\index{TIM\_BDTRInitTypeDef@{TIM\_BDTRInitTypeDef}!TIM\_Break@{TIM\_Break}}
\index{TIM\_Break@{TIM\_Break}!TIM\_BDTRInitTypeDef@{TIM\_BDTRInitTypeDef}}
\doxysubsubsection{\texorpdfstring{TIM\_Break}{TIM\_Break}}
{\footnotesize\ttfamily \label{struct_t_i_m___b_d_t_r_init_type_def_a9fcf20632d0377727476a98f7183be56} 
uint16\+\_\+t TIM\+\_\+\+BDTRInit\+Type\+Def\+::\+TIM\+\_\+\+Break}

Specifies whether the TIM Break input is enabled or not. This parameter can be a value of \doxylink{group___t_i_m___break___input__enable__disable}{TIM\+\_\+\+Break\+\_\+\+Input\+\_\+enable\+\_\+disable} 

Definition at line \mbox{\hyperlink{stm32f4xx__tim_8h_source_l00153}{153}} of file \mbox{\hyperlink{stm32f4xx__tim_8h_source}{stm32f4xx\+\_\+tim.\+h}}.

\Hypertarget{struct_t_i_m___b_d_t_r_init_type_def_a5731e4e786b66f35cfe4798d6157619e}\index{TIM\_BDTRInitTypeDef@{TIM\_BDTRInitTypeDef}!TIM\_BreakPolarity@{TIM\_BreakPolarity}}
\index{TIM\_BreakPolarity@{TIM\_BreakPolarity}!TIM\_BDTRInitTypeDef@{TIM\_BDTRInitTypeDef}}
\doxysubsubsection{\texorpdfstring{TIM\_BreakPolarity}{TIM\_BreakPolarity}}
{\footnotesize\ttfamily \label{struct_t_i_m___b_d_t_r_init_type_def_a5731e4e786b66f35cfe4798d6157619e} 
uint16\+\_\+t TIM\+\_\+\+BDTRInit\+Type\+Def\+::\+TIM\+\_\+\+Break\+Polarity}

Specifies the TIM Break Input pin polarity. This parameter can be a value of \doxylink{group___t_i_m___break___polarity}{TIM\+\_\+\+Break\+\_\+\+Polarity} 

Definition at line \mbox{\hyperlink{stm32f4xx__tim_8h_source_l00156}{156}} of file \mbox{\hyperlink{stm32f4xx__tim_8h_source}{stm32f4xx\+\_\+tim.\+h}}.

\Hypertarget{struct_t_i_m___b_d_t_r_init_type_def_a01ccbaffccdb3068b8a60c912579b1a2}\index{TIM\_BDTRInitTypeDef@{TIM\_BDTRInitTypeDef}!TIM\_DeadTime@{TIM\_DeadTime}}
\index{TIM\_DeadTime@{TIM\_DeadTime}!TIM\_BDTRInitTypeDef@{TIM\_BDTRInitTypeDef}}
\doxysubsubsection{\texorpdfstring{TIM\_DeadTime}{TIM\_DeadTime}}
{\footnotesize\ttfamily \label{struct_t_i_m___b_d_t_r_init_type_def_a01ccbaffccdb3068b8a60c912579b1a2} 
uint16\+\_\+t TIM\+\_\+\+BDTRInit\+Type\+Def\+::\+TIM\+\_\+\+Dead\+Time}

Specifies the delay time between the switching-\/off and the switching-\/on of the outputs. This parameter can be a number between 0x00 and 0x\+FF ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__tim_8h_source_l00149}{149}} of file \mbox{\hyperlink{stm32f4xx__tim_8h_source}{stm32f4xx\+\_\+tim.\+h}}.

\Hypertarget{struct_t_i_m___b_d_t_r_init_type_def_aa5296a7b194d25b16899f6a98da01f03}\index{TIM\_BDTRInitTypeDef@{TIM\_BDTRInitTypeDef}!TIM\_LOCKLevel@{TIM\_LOCKLevel}}
\index{TIM\_LOCKLevel@{TIM\_LOCKLevel}!TIM\_BDTRInitTypeDef@{TIM\_BDTRInitTypeDef}}
\doxysubsubsection{\texorpdfstring{TIM\_LOCKLevel}{TIM\_LOCKLevel}}
{\footnotesize\ttfamily \label{struct_t_i_m___b_d_t_r_init_type_def_aa5296a7b194d25b16899f6a98da01f03} 
uint16\+\_\+t TIM\+\_\+\+BDTRInit\+Type\+Def\+::\+TIM\+\_\+\+LOCKLevel}

Specifies the LOCK level parameters. This parameter can be a value of \doxylink{group___t_i_m___lock__level}{TIM\+\_\+\+Lock\+\_\+level} 

Definition at line \mbox{\hyperlink{stm32f4xx__tim_8h_source_l00146}{146}} of file \mbox{\hyperlink{stm32f4xx__tim_8h_source}{stm32f4xx\+\_\+tim.\+h}}.

\Hypertarget{struct_t_i_m___b_d_t_r_init_type_def_ad8891e3739a7db8a45343d4e2f9d2824}\index{TIM\_BDTRInitTypeDef@{TIM\_BDTRInitTypeDef}!TIM\_OSSIState@{TIM\_OSSIState}}
\index{TIM\_OSSIState@{TIM\_OSSIState}!TIM\_BDTRInitTypeDef@{TIM\_BDTRInitTypeDef}}
\doxysubsubsection{\texorpdfstring{TIM\_OSSIState}{TIM\_OSSIState}}
{\footnotesize\ttfamily \label{struct_t_i_m___b_d_t_r_init_type_def_ad8891e3739a7db8a45343d4e2f9d2824} 
uint16\+\_\+t TIM\+\_\+\+BDTRInit\+Type\+Def\+::\+TIM\+\_\+\+OSSIState}

Specifies the Off-\/\+State used in Idle state. This parameter can be a value of \doxylink{group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state}{TIM\+\_\+\+OSSI\+\_\+\+Off\+\_\+\+State\+\_\+\+Selection\+\_\+for\+\_\+\+Idle\+\_\+mode\+\_\+state} 

Definition at line \mbox{\hyperlink{stm32f4xx__tim_8h_source_l00143}{143}} of file \mbox{\hyperlink{stm32f4xx__tim_8h_source}{stm32f4xx\+\_\+tim.\+h}}.

\Hypertarget{struct_t_i_m___b_d_t_r_init_type_def_a8f34ad7bc4764bd3ff372cadde468072}\index{TIM\_BDTRInitTypeDef@{TIM\_BDTRInitTypeDef}!TIM\_OSSRState@{TIM\_OSSRState}}
\index{TIM\_OSSRState@{TIM\_OSSRState}!TIM\_BDTRInitTypeDef@{TIM\_BDTRInitTypeDef}}
\doxysubsubsection{\texorpdfstring{TIM\_OSSRState}{TIM\_OSSRState}}
{\footnotesize\ttfamily \label{struct_t_i_m___b_d_t_r_init_type_def_a8f34ad7bc4764bd3ff372cadde468072} 
uint16\+\_\+t TIM\+\_\+\+BDTRInit\+Type\+Def\+::\+TIM\+\_\+\+OSSRState}

Specifies the Off-\/\+State selection used in Run mode. This parameter can be a value of \doxylink{group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state}{TIM\+\_\+\+OSSR\+\_\+\+Off\+\_\+\+State\+\_\+\+Selection\+\_\+for\+\_\+\+Run\+\_\+mode\+\_\+state} 

Definition at line \mbox{\hyperlink{stm32f4xx__tim_8h_source_l00140}{140}} of file \mbox{\hyperlink{stm32f4xx__tim_8h_source}{stm32f4xx\+\_\+tim.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Core/\+Inc/\mbox{\hyperlink{stm32f4xx__tim_8h}{stm32f4xx\+\_\+tim.\+h}}\end{DoxyCompactItemize}
