
****** PlanAhead v14.3 (64-bit)
  **** Build 209282 by xbuild on Thu Oct 18 20:46:04 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /Gameboy/cartridge_controller/Dump/pa.fromHdl.tcl
# create_project -name Dump -dir "/Gameboy/cartridge_controller/Dump/planAhead_run_2" -part xc5vlx110tff1136-1
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "cartridge.ucf" [current_fileset -constrset]
Adding file '/Gameboy/cartridge_controller/Dump/cartridge.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../ROM_dump.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top cartridge $srcset
# add_files [list {cartridge.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc5vlx110tff1136-1
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/Gameboy/cartridge_controller/ROM_dump.v" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
INFO: [Device 21-21] Reading bus macro file /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/virtex5/pr_bus_macros.xml
Loading clock regions from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ClockBuffers.xml
Loading package from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ff1136/Package.xml
Loading io standards from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/virtex5/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ff1136/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/virtex5/drc.xml
Parsing UCF File [/Gameboy/cartridge_controller/Dump/cartridge.ucf]
Finished Parsing UCF File [/Gameboy/cartridge_controller/Dump/cartridge.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 25df286f
open_rtl_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2962.465 ; gain = 286.617
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {leds[0]}]]
startgroup
set_property package_pin AE24 [get_ports {leds[7]}]
endgroup
startgroup
set_property package_pin AD24 [get_ports {leds[6]}]
endgroup
startgroup
set_property package_pin AD25 [get_ports {leds[5]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {leds[4]}]
endgroup
startgroup
set_property package_pin AD26 [get_ports {leds[3]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {leds[2]}]
endgroup
startgroup
set_property package_pin L18 [get_ports {leds[1]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {leds[0]}]
endgroup
startgroup
set_property package_pin AH17 [get_ports clock]
endgroup
save_design
exit
INFO: [Common 17-206] Exiting PlanAhead at Sat Oct 12 14:01:43 2013...
INFO: [Common 17-83] Releasing license: PlanAhead
