###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       866119   # Number of WRITE/WRITEP commands
num_reads_done                 =      1250975   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1062574   # Number of read row buffer hits
num_read_cmds                  =      1250959   # Number of READ/READP commands
num_writes_done                =       866119   # Number of read requests issued
num_write_row_hits             =       747009   # Number of write row buffer hits
num_act_cmds                   =       310965   # Number of ACT commands
num_pre_cmds                   =       310944   # Number of PRE commands
num_ondemand_pres              =       283613   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646587   # Cyles of rank active rank.0
rank_active_cycles.1           =      9635167   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353413   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       364833   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2049747   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30536   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4964   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2985   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2425   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1793   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1526   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1308   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1083   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          999   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19728   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          426   # Write cmd latency (cycles)
write_latency[20-39]           =         6075   # Write cmd latency (cycles)
write_latency[40-59]           =         7392   # Write cmd latency (cycles)
write_latency[60-79]           =        11345   # Write cmd latency (cycles)
write_latency[80-99]           =        14690   # Write cmd latency (cycles)
write_latency[100-119]         =        17005   # Write cmd latency (cycles)
write_latency[120-139]         =        19352   # Write cmd latency (cycles)
write_latency[140-159]         =        22155   # Write cmd latency (cycles)
write_latency[160-179]         =        25442   # Write cmd latency (cycles)
write_latency[180-199]         =        28533   # Write cmd latency (cycles)
write_latency[200-]            =       713704   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           16   # Read request latency (cycles)
read_latency[20-39]            =       209460   # Read request latency (cycles)
read_latency[40-59]            =       101153   # Read request latency (cycles)
read_latency[60-79]            =        95816   # Read request latency (cycles)
read_latency[80-99]            =        67795   # Read request latency (cycles)
read_latency[100-119]          =        56252   # Read request latency (cycles)
read_latency[120-139]          =        48943   # Read request latency (cycles)
read_latency[140-159]          =        41630   # Read request latency (cycles)
read_latency[160-179]          =        36194   # Read request latency (cycles)
read_latency[180-199]          =        32030   # Read request latency (cycles)
read_latency[200-]             =       561686   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.32367e+09   # Write energy
read_energy                    =  5.04387e+09   # Read energy
act_energy                     =    8.508e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69638e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.7512e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01947e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01234e+09   # Active standby energy rank.1
average_read_latency           =      343.522   # Average read request latency (cycles)
average_interarrival           =      4.72335   # Average request interarrival latency (cycles)
total_energy                   =  2.32996e+10   # Total energy (pJ)
average_power                  =      2329.96   # Average power (mW)
average_bandwidth              =      18.0659   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       875923   # Number of WRITE/WRITEP commands
num_reads_done                 =      1257790   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1052336   # Number of read row buffer hits
num_read_cmds                  =      1257785   # Number of READ/READP commands
num_writes_done                =       875932   # Number of read requests issued
num_write_row_hits             =       739627   # Number of write row buffer hits
num_act_cmds                   =       345215   # Number of ACT commands
num_pre_cmds                   =       345184   # Number of PRE commands
num_ondemand_pres              =       318160   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645699   # Cyles of rank active rank.0
rank_active_cycles.1           =      9643809   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354301   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       356191   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2067313   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30542   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4339   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2869   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2440   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1717   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1460   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1275   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1144   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          957   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19707   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          416   # Write cmd latency (cycles)
write_latency[20-39]           =         5065   # Write cmd latency (cycles)
write_latency[40-59]           =         6929   # Write cmd latency (cycles)
write_latency[60-79]           =        10329   # Write cmd latency (cycles)
write_latency[80-99]           =        13711   # Write cmd latency (cycles)
write_latency[100-119]         =        16858   # Write cmd latency (cycles)
write_latency[120-139]         =        20435   # Write cmd latency (cycles)
write_latency[140-159]         =        24306   # Write cmd latency (cycles)
write_latency[160-179]         =        28839   # Write cmd latency (cycles)
write_latency[180-199]         =        31898   # Write cmd latency (cycles)
write_latency[200-]            =       717137   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       184119   # Read request latency (cycles)
read_latency[40-59]            =        92681   # Read request latency (cycles)
read_latency[60-79]            =        94981   # Read request latency (cycles)
read_latency[80-99]            =        65634   # Read request latency (cycles)
read_latency[100-119]          =        54814   # Read request latency (cycles)
read_latency[120-139]          =        48476   # Read request latency (cycles)
read_latency[140-159]          =        42582   # Read request latency (cycles)
read_latency[160-179]          =        37684   # Read request latency (cycles)
read_latency[180-199]          =        33532   # Read request latency (cycles)
read_latency[200-]             =       603282   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.37261e+09   # Write energy
read_energy                    =  5.07139e+09   # Read energy
act_energy                     =  9.44508e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70064e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.70972e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01892e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01774e+09   # Active standby energy rank.1
average_read_latency           =      346.672   # Average read request latency (cycles)
average_interarrival           =      4.68645   # Average request interarrival latency (cycles)
total_energy                   =  2.34708e+10   # Total energy (pJ)
average_power                  =      2347.08   # Average power (mW)
average_bandwidth              =      18.2078   # Average bandwidth
