{"hierarchy":{"top_level":1,"1":{"insts":{"N2":2,"C2":4,"C1":4,"C3":4,"N4":2,"N6":2,"P0":3,"V0":5,"N5":2}}},"modelMap":{"tsmc18dP":[3],"vsource":[5],"tsmc18dN":[2],"capacitor":[4]},"cellviews":[["sram_6t","sram_cell_8t_noise_margin","schematic"],["NCSU_Analog_Parts","nmos4","spectre"],["NCSU_Analog_Parts","pmos4","spectre"],["NCSU_Analog_Parts","cap","spectre"],["NCSU_Analog_Parts","vdc","spectre"]]}
