digraph "CFG for '_Z12cuda_Cal_GfwPfP15HIP_vector_typeIfLj2EES2_ii' function" {
	label="CFG for '_Z12cuda_Cal_GfwPfP15HIP_vector_typeIfLj2EES2_ii' function";

	Node0x5a690f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !5, !invariant.load !6\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = add i32 %13, %6\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %17 = getelementptr i8, i8 addrspace(4)* %8, i64 6\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 2, !range !5, !invariant.load !6\l  %20 = zext i16 %19 to i32\l  %21 = mul i32 %16, %20\l  %22 = add i32 %21, %15\l  %23 = icmp ult i32 %14, %4\l  %24 = icmp ult i32 %22, %3\l  %25 = select i1 %23, i1 %24, i1 false\l  br i1 %25, label %26, label %46\l|{<s0>T|<s1>F}}"];
	Node0x5a690f0:s0 -> Node0x5a6cb10;
	Node0x5a690f0:s1 -> Node0x5a6cba0;
	Node0x5a6cb10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%26:\l26:                                               \l  %27 = mul i32 %22, %4\l  %28 = add i32 %27, %14\l  %29 = zext i32 %28 to i64\l  %30 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %29, i32 0, i32 0, i32 0, i64 0\l  %31 = load float, float addrspace(1)* %30, align 8, !amdgpu.noclobber !6\l  %32 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %29, i32 0, i32 0, i32 0, i64 1\l  %33 = load float, float addrspace(1)* %32, align 4, !amdgpu.noclobber !6\l  %34 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %29, i32 0, i32 0, i32 0, i64 0\l  %35 = load float, float addrspace(1)* %34, align 8, !amdgpu.noclobber !6\l  %36 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %29, i32 0, i32 0, i32 0, i64 1\l  %37 = load float, float addrspace(1)* %36, align 4, !amdgpu.noclobber !6\l  %38 = fmul contract float %31, %31\l  %39 = fmul contract float %33, %33\l  %40 = fadd contract float %38, %39\l  %41 = fmul contract float %35, %35\l  %42 = fadd contract float %40, %41\l  %43 = fmul contract float %37, %37\l  %44 = fadd contract float %42, %43\l  %45 = getelementptr inbounds float, float addrspace(1)* %0, i64 %29\l  store float %44, float addrspace(1)* %45, align 4, !tbaa !7\l  br label %46\l}"];
	Node0x5a6cb10 -> Node0x5a6cba0;
	Node0x5a6cba0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%46:\l46:                                               \l  ret void\l}"];
}
