// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition"

// DATE "07/23/2020 17:05:21"

// 
// Device: Altera EPM570T144A5 Package TQFP144
// 

// 
// This Verilog file should be used for PrimeTime (Verilog) only
// 

`timescale 1 ps/ 1 ps

module HK2_1516 (
	clk,
	Tred,
	Tyellow,
	Tgreen,
	R1,
	Y1,
	G1,
	R2,
	Y2,
	G2);
input 	clk;
input 	[5:0] Tred;
input 	[5:0] Tyellow;
input 	[5:0] Tgreen;
output 	R1;
output 	Y1;
output 	G1;
output 	R2;
output 	Y2;
output 	G2;

// Design Ports Information
// clk	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Tgreen[5]	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Tyellow[5]	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Tgreen[4]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Tyellow[4]	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Tgreen[3]	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Tyellow[3]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Tgreen[2]	=>  Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Tred[5]	=>  Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Tyellow[2]	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Tgreen[1]	=>  Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Tred[4]	=>  Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Tyellow[1]	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Tgreen[0]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Tred[3]	=>  Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Tyellow[0]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Tred[2]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Tred[1]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Tred[0]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// Y1	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// G1	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// R2	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// Y2	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// G2	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

// synopsys translate_off
initial $sdf_annotate("HK2_1516_v.sdo");
// synopsys translate_on

wire \LessThan2~5 ;
wire \LessThan0~6 ;
wire \LessThan3~5 ;
wire \LessThan4~5 ;
wire \LessThan1~5 ;
wire \LessThan2~10 ;
wire \LessThan0~11 ;
wire \LessThan3~10 ;
wire \LessThan4~10 ;
wire \LessThan1~10 ;
wire \LessThan2~15 ;
wire \LessThan0~16 ;
wire \LessThan3~15 ;
wire \LessThan4~15 ;
wire \LessThan1~15 ;
wire \LessThan2~20 ;
wire \LessThan0~21 ;
wire \LessThan3~20 ;
wire \LessThan4~20 ;
wire \LessThan1~20 ;
wire \LessThan2~25 ;
wire \LessThan0~26 ;
wire \LessThan3~25 ;
wire \LessThan4~25 ;
wire \LessThan1~25 ;
wire \LessThan2~30 ;
wire \LessThan3~30 ;
wire \LessThan4~30 ;
wire \LessThan3~35 ;
wire \LessThan4~35 ;
wire \Add1~35 ;
wire \clk~combout ;
wire \~GND~combout ;
wire \Tgreen[4]~combout ;
wire \Tyellow[4]~combout ;
wire \Tyellow[3]~combout ;
wire \Tgreen[3]~combout ;
wire \Tyellow[2]~combout ;
wire \Tgreen[2]~combout ;
wire \Tgreen[1]~combout ;
wire \Tyellow[1]~combout ;
wire \Tyellow[0]~combout ;
wire \Tgreen[0]~combout ;
wire \Add0~32 ;
wire \Add0~32COUT1_42 ;
wire \Add0~27 ;
wire \Add0~27COUT1_44 ;
wire \Add0~22 ;
wire \Add0~22COUT1_46 ;
wire \Add0~17 ;
wire \Add0~10_combout ;
wire \Add0~15_combout ;
wire \Add0~20_combout ;
wire \Add0~25_combout ;
wire \Add0~30_combout ;
wire \Add1~37_cout0 ;
wire \Add1~37COUT1_48 ;
wire \Add1~32 ;
wire \Add1~32COUT1_50 ;
wire \Add1~27 ;
wire \Add1~27COUT1_52 ;
wire \Add1~22 ;
wire \Add1~22COUT1_54 ;
wire \Add1~17 ;
wire \Tyellow[5]~combout ;
wire \Tgreen[5]~combout ;
wire \Add0~12 ;
wire \Add0~12COUT1_48 ;
wire \Add0~7 ;
wire \Add0~7COUT1_50 ;
wire \Add0~0_combout ;
wire \Add0~5_combout ;
wire \Add1~12 ;
wire \Add1~12COUT1_56 ;
wire \Add1~7 ;
wire \Add1~7COUT1_58 ;
wire \Add1~0_combout ;
wire \Add1~15_combout ;
wire \count[0]~regout ;
wire \count[0]~17 ;
wire \count[0]~17COUT1_26 ;
wire \count[1]~regout ;
wire \count[1]~15 ;
wire \count[1]~15COUT1_28 ;
wire \count[2]~regout ;
wire \count[2]~13 ;
wire \count[2]~13COUT1_30 ;
wire \count[3]~regout ;
wire \count[3]~11 ;
wire \count[3]~11COUT1_32 ;
wire \count[4]~regout ;
wire \Add1~20_combout ;
wire \Add1~25_combout ;
wire \Add1~30_combout ;
wire \LessThan3~37_cout0 ;
wire \LessThan3~37COUT1_48 ;
wire \LessThan3~32_cout0 ;
wire \LessThan3~32COUT1_50 ;
wire \LessThan3~27_cout0 ;
wire \LessThan3~27COUT1_52 ;
wire \LessThan3~22_cout0 ;
wire \LessThan3~22COUT1_54 ;
wire \LessThan3~17_cout ;
wire \Add1~5_combout ;
wire \count[4]~9 ;
wire \count[5]~regout ;
wire \count[5]~7 ;
wire \count[5]~7COUT1_34 ;
wire \count[6]~regout ;
wire \Add1~10_combout ;
wire \LessThan3~12_cout0 ;
wire \LessThan3~12COUT1_56 ;
wire \LessThan3~7_cout0 ;
wire \LessThan3~7COUT1_58 ;
wire \LessThan3~0_combout ;
wire \LessThan0~28_cout0 ;
wire \LessThan0~28COUT1_37 ;
wire \LessThan0~23_cout0 ;
wire \LessThan0~23COUT1_39 ;
wire \LessThan0~18_cout0 ;
wire \LessThan0~18COUT1_41 ;
wire \LessThan0~13_cout ;
wire \LessThan0~8_cout0 ;
wire \LessThan0~8COUT1_43 ;
wire \LessThan0~0_combout ;
wire \LessThan2~32_cout0 ;
wire \LessThan2~32COUT1_42 ;
wire \LessThan2~27_cout0 ;
wire \LessThan2~27COUT1_44 ;
wire \LessThan2~22_cout0 ;
wire \LessThan2~22COUT1_46 ;
wire \LessThan2~17_cout ;
wire \LessThan2~12_cout0 ;
wire \LessThan2~12COUT1_48 ;
wire \LessThan2~7_cout0 ;
wire \LessThan2~7COUT1_50 ;
wire \LessThan2~0_combout ;
wire \count[7]~4_combout ;
wire \count[7]~5_combout ;
wire \count[6]~3 ;
wire \count[6]~3COUT1_36 ;
wire \count[7]~regout ;
wire \Tred[4]~combout ;
wire \Tred[3]~combout ;
wire \Tred[2]~combout ;
wire \Tred[1]~combout ;
wire \Tred[0]~combout ;
wire \Add2~37 ;
wire \Add2~37COUT1_48 ;
wire \Add2~32 ;
wire \Add2~32COUT1_50 ;
wire \Add2~27 ;
wire \Add2~27COUT1_52 ;
wire \Add2~22 ;
wire \Add2~22COUT1_54 ;
wire \Add2~17 ;
wire \Tred[5]~combout ;
wire \Add2~12 ;
wire \Add2~12COUT1_56 ;
wire \Add2~7 ;
wire \Add2~7COUT1_58 ;
wire \Add2~0_combout ;
wire \Add2~15_combout ;
wire \Add2~20_combout ;
wire \Add2~25_combout ;
wire \Add2~30_combout ;
wire \Add2~35_combout ;
wire \LessThan4~37_cout0 ;
wire \LessThan4~37COUT1_48 ;
wire \LessThan4~32_cout0 ;
wire \LessThan4~32COUT1_50 ;
wire \LessThan4~27_cout0 ;
wire \LessThan4~27COUT1_52 ;
wire \LessThan4~22_cout0 ;
wire \LessThan4~22COUT1_54 ;
wire \LessThan4~17_cout ;
wire \Add2~5_combout ;
wire \Add2~10_combout ;
wire \LessThan4~12_cout0 ;
wire \LessThan4~12COUT1_56 ;
wire \LessThan4~7_cout0 ;
wire \LessThan4~7COUT1_58 ;
wire \LessThan4~0_combout ;
wire \R1~0_combout ;
wire \LessThan1~27_cout0 ;
wire \LessThan1~27COUT1_36 ;
wire \LessThan1~22_cout0 ;
wire \LessThan1~22COUT1_38 ;
wire \LessThan1~17_cout ;
wire \LessThan1~12_cout0 ;
wire \LessThan1~12COUT1_40 ;
wire \LessThan1~7_cout0 ;
wire \LessThan1~7COUT1_42 ;
wire \LessThan1~0_combout ;
wire \Y1~0_combout ;
wire \R1~reg0_regout ;
wire \LessThan0~5_combout ;
wire \Y1~1_combout ;
wire \Y1~reg0_regout ;
wire \G1~reg0_regout ;
wire \R2~reg0_regout ;
wire \Y2~reg0_regout ;
wire \G2~reg0_regout ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
// defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \~GND (
// Equation(s):
// \~GND~combout  = GND

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\~GND~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000000));
// synopsys translate_off
// defparam \~GND .lut_mask = "0000";
// defparam \~GND .operation_mode = "normal";
// defparam \~GND .output_mode = "comb_only";
// defparam \~GND .register_cascade_mode = "off";
// defparam \~GND .sum_lutc_input = "datac";
// defparam \~GND .synch_mode = "off";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Tgreen[4]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Tgreen[4]~combout ),
	.padio(Tgreen[4]));
// synopsys translate_off
// defparam \Tgreen[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Tyellow[4]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Tyellow[4]~combout ),
	.padio(Tyellow[4]));
// synopsys translate_off
// defparam \Tyellow[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Tyellow[3]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Tyellow[3]~combout ),
	.padio(Tyellow[3]));
// synopsys translate_off
// defparam \Tyellow[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Tgreen[3]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Tgreen[3]~combout ),
	.padio(Tgreen[3]));
// synopsys translate_off
// defparam \Tgreen[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Tyellow[2]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Tyellow[2]~combout ),
	.padio(Tyellow[2]));
// synopsys translate_off
// defparam \Tyellow[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Tgreen[2]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Tgreen[2]~combout ),
	.padio(Tgreen[2]));
// synopsys translate_off
// defparam \Tgreen[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Tgreen[1]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Tgreen[1]~combout ),
	.padio(Tgreen[1]));
// synopsys translate_off
// defparam \Tgreen[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Tyellow[1]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Tyellow[1]~combout ),
	.padio(Tyellow[1]));
// synopsys translate_off
// defparam \Tyellow[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Tyellow[0]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Tyellow[0]~combout ),
	.padio(Tyellow[0]));
// synopsys translate_off
// defparam \Tyellow[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Tgreen[0]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Tgreen[0]~combout ),
	.padio(Tgreen[0]));
// synopsys translate_off
// defparam \Tgreen[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \Add0~30 (
// Equation(s):
// \Add0~30_combout  = \Tyellow[0]~combout  $ ((\Tgreen[0]~combout ))
// \Add0~32  = CARRY((\Tyellow[0]~combout  & (\Tgreen[0]~combout )))
// \Add0~32COUT1_42  = CARRY((\Tyellow[0]~combout  & (\Tgreen[0]~combout )))

	.clk(gnd),
	.dataa(\Tyellow[0]~combout ),
	.datab(\Tgreen[0]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~32 ),
	.cout1(\Add0~32COUT1_42 ),
	.pathsel(11'b00110000011));
// synopsys translate_off
// defparam \Add0~30 .lut_mask = "6688";
// defparam \Add0~30 .operation_mode = "arithmetic";
// defparam \Add0~30 .output_mode = "comb_only";
// defparam \Add0~30 .register_cascade_mode = "off";
// defparam \Add0~30 .sum_lutc_input = "datac";
// defparam \Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \Add0~25 (
// Equation(s):
// \Add0~25_combout  = \Tgreen[1]~combout  $ (\Tyellow[1]~combout  $ ((\Add0~32 )))
// \Add0~27  = CARRY((\Tgreen[1]~combout  & (!\Tyellow[1]~combout  & !\Add0~32 )) # (!\Tgreen[1]~combout  & ((!\Add0~32 ) # (!\Tyellow[1]~combout ))))
// \Add0~27COUT1_44  = CARRY((\Tgreen[1]~combout  & (!\Tyellow[1]~combout  & !\Add0~32COUT1_42 )) # (!\Tgreen[1]~combout  & ((!\Add0~32COUT1_42 ) # (!\Tyellow[1]~combout ))))

	.clk(gnd),
	.dataa(\Tgreen[1]~combout ),
	.datab(\Tyellow[1]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~32 ),
	.cin1(\Add0~32COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~27 ),
	.cout1(\Add0~27COUT1_44 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add0~25 .cin0_used = "true";
// defparam \Add0~25 .cin1_used = "true";
// defparam \Add0~25 .lut_mask = "9617";
// defparam \Add0~25 .operation_mode = "arithmetic";
// defparam \Add0~25 .output_mode = "comb_only";
// defparam \Add0~25 .register_cascade_mode = "off";
// defparam \Add0~25 .sum_lutc_input = "cin";
// defparam \Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \Add0~20 (
// Equation(s):
// \Add0~20_combout  = \Tyellow[2]~combout  $ (\Tgreen[2]~combout  $ ((!\Add0~27 )))
// \Add0~22  = CARRY((\Tyellow[2]~combout  & ((\Tgreen[2]~combout ) # (!\Add0~27 ))) # (!\Tyellow[2]~combout  & (\Tgreen[2]~combout  & !\Add0~27 )))
// \Add0~22COUT1_46  = CARRY((\Tyellow[2]~combout  & ((\Tgreen[2]~combout ) # (!\Add0~27COUT1_44 ))) # (!\Tyellow[2]~combout  & (\Tgreen[2]~combout  & !\Add0~27COUT1_44 )))

	.clk(gnd),
	.dataa(\Tyellow[2]~combout ),
	.datab(\Tgreen[2]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~27 ),
	.cin1(\Add0~27COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~22 ),
	.cout1(\Add0~22COUT1_46 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add0~20 .cin0_used = "true";
// defparam \Add0~20 .cin1_used = "true";
// defparam \Add0~20 .lut_mask = "698e";
// defparam \Add0~20 .operation_mode = "arithmetic";
// defparam \Add0~20 .output_mode = "comb_only";
// defparam \Add0~20 .register_cascade_mode = "off";
// defparam \Add0~20 .sum_lutc_input = "cin";
// defparam \Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \Add0~15 (
// Equation(s):
// \Add0~15_combout  = \Tyellow[3]~combout  $ (\Tgreen[3]~combout  $ ((\Add0~22 )))
// \Add0~17  = CARRY((\Tyellow[3]~combout  & (!\Tgreen[3]~combout  & !\Add0~22COUT1_46 )) # (!\Tyellow[3]~combout  & ((!\Add0~22COUT1_46 ) # (!\Tgreen[3]~combout ))))

	.clk(gnd),
	.dataa(\Tyellow[3]~combout ),
	.datab(\Tgreen[3]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~22 ),
	.cin1(\Add0~22COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~15_combout ),
	.regout(),
	.cout(\Add0~17 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add0~15 .cin0_used = "true";
// defparam \Add0~15 .cin1_used = "true";
// defparam \Add0~15 .lut_mask = "9617";
// defparam \Add0~15 .operation_mode = "arithmetic";
// defparam \Add0~15 .output_mode = "comb_only";
// defparam \Add0~15 .register_cascade_mode = "off";
// defparam \Add0~15 .sum_lutc_input = "cin";
// defparam \Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \Add0~10 (
// Equation(s):
// \Add0~10_combout  = \Tgreen[4]~combout  $ (\Tyellow[4]~combout  $ ((!\Add0~17 )))
// \Add0~12  = CARRY((\Tgreen[4]~combout  & ((\Tyellow[4]~combout ) # (!\Add0~17 ))) # (!\Tgreen[4]~combout  & (\Tyellow[4]~combout  & !\Add0~17 )))
// \Add0~12COUT1_48  = CARRY((\Tgreen[4]~combout  & ((\Tyellow[4]~combout ) # (!\Add0~17 ))) # (!\Tgreen[4]~combout  & (\Tyellow[4]~combout  & !\Add0~17 )))

	.clk(gnd),
	.dataa(\Tgreen[4]~combout ),
	.datab(\Tyellow[4]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~12 ),
	.cout1(\Add0~12COUT1_48 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add0~10 .cin_used = "true";
// defparam \Add0~10 .lut_mask = "698e";
// defparam \Add0~10 .operation_mode = "arithmetic";
// defparam \Add0~10 .output_mode = "comb_only";
// defparam \Add0~10 .register_cascade_mode = "off";
// defparam \Add0~10 .sum_lutc_input = "cin";
// defparam \Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \Add1~37 (
// Equation(s):
// \Add1~37_cout0  = CARRY((\Add0~30_combout  & (\Tgreen[0]~combout )))
// \Add1~37COUT1_48  = CARRY((\Add0~30_combout  & (\Tgreen[0]~combout )))

	.clk(gnd),
	.dataa(\Add0~30_combout ),
	.datab(\Tgreen[0]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\Add1~35 ),
	.regout(),
	.cout(),
	.cout0(\Add1~37_cout0 ),
	.cout1(\Add1~37COUT1_48 ),
	.pathsel(11'b00110000000));
// synopsys translate_off
// defparam \Add1~37 .lut_mask = "ff88";
// defparam \Add1~37 .operation_mode = "arithmetic";
// defparam \Add1~37 .output_mode = "none";
// defparam \Add1~37 .register_cascade_mode = "off";
// defparam \Add1~37 .sum_lutc_input = "datac";
// defparam \Add1~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \Add1~30 (
// Equation(s):
// \Add1~30_combout  = \Tgreen[1]~combout  $ (\Add0~25_combout  $ ((\Add1~37_cout0 )))
// \Add1~32  = CARRY((\Tgreen[1]~combout  & (!\Add0~25_combout  & !\Add1~37_cout0 )) # (!\Tgreen[1]~combout  & ((!\Add1~37_cout0 ) # (!\Add0~25_combout ))))
// \Add1~32COUT1_50  = CARRY((\Tgreen[1]~combout  & (!\Add0~25_combout  & !\Add1~37COUT1_48 )) # (!\Tgreen[1]~combout  & ((!\Add1~37COUT1_48 ) # (!\Add0~25_combout ))))

	.clk(gnd),
	.dataa(\Tgreen[1]~combout ),
	.datab(\Add0~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~37_cout0 ),
	.cin1(\Add1~37COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~32 ),
	.cout1(\Add1~32COUT1_50 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add1~30 .cin0_used = "true";
// defparam \Add1~30 .cin1_used = "true";
// defparam \Add1~30 .lut_mask = "9617";
// defparam \Add1~30 .operation_mode = "arithmetic";
// defparam \Add1~30 .output_mode = "comb_only";
// defparam \Add1~30 .register_cascade_mode = "off";
// defparam \Add1~30 .sum_lutc_input = "cin";
// defparam \Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \Add1~25 (
// Equation(s):
// \Add1~25_combout  = \Add0~20_combout  $ (\Tgreen[2]~combout  $ ((!\Add1~32 )))
// \Add1~27  = CARRY((\Add0~20_combout  & ((\Tgreen[2]~combout ) # (!\Add1~32 ))) # (!\Add0~20_combout  & (\Tgreen[2]~combout  & !\Add1~32 )))
// \Add1~27COUT1_52  = CARRY((\Add0~20_combout  & ((\Tgreen[2]~combout ) # (!\Add1~32COUT1_50 ))) # (!\Add0~20_combout  & (\Tgreen[2]~combout  & !\Add1~32COUT1_50 )))

	.clk(gnd),
	.dataa(\Add0~20_combout ),
	.datab(\Tgreen[2]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~32 ),
	.cin1(\Add1~32COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~27 ),
	.cout1(\Add1~27COUT1_52 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add1~25 .cin0_used = "true";
// defparam \Add1~25 .cin1_used = "true";
// defparam \Add1~25 .lut_mask = "698e";
// defparam \Add1~25 .operation_mode = "arithmetic";
// defparam \Add1~25 .output_mode = "comb_only";
// defparam \Add1~25 .register_cascade_mode = "off";
// defparam \Add1~25 .sum_lutc_input = "cin";
// defparam \Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \Add1~20 (
// Equation(s):
// \Add1~20_combout  = \Tgreen[3]~combout  $ (\Add0~15_combout  $ ((\Add1~27 )))
// \Add1~22  = CARRY((\Tgreen[3]~combout  & (!\Add0~15_combout  & !\Add1~27 )) # (!\Tgreen[3]~combout  & ((!\Add1~27 ) # (!\Add0~15_combout ))))
// \Add1~22COUT1_54  = CARRY((\Tgreen[3]~combout  & (!\Add0~15_combout  & !\Add1~27COUT1_52 )) # (!\Tgreen[3]~combout  & ((!\Add1~27COUT1_52 ) # (!\Add0~15_combout ))))

	.clk(gnd),
	.dataa(\Tgreen[3]~combout ),
	.datab(\Add0~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~27 ),
	.cin1(\Add1~27COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~22 ),
	.cout1(\Add1~22COUT1_54 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add1~20 .cin0_used = "true";
// defparam \Add1~20 .cin1_used = "true";
// defparam \Add1~20 .lut_mask = "9617";
// defparam \Add1~20 .operation_mode = "arithmetic";
// defparam \Add1~20 .output_mode = "comb_only";
// defparam \Add1~20 .register_cascade_mode = "off";
// defparam \Add1~20 .sum_lutc_input = "cin";
// defparam \Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \Add1~15 (
// Equation(s):
// \Add1~15_combout  = \Add0~10_combout  $ (\Tgreen[4]~combout  $ ((!\Add1~22 )))
// \Add1~17  = CARRY((\Add0~10_combout  & ((\Tgreen[4]~combout ) # (!\Add1~22COUT1_54 ))) # (!\Add0~10_combout  & (\Tgreen[4]~combout  & !\Add1~22COUT1_54 )))

	.clk(gnd),
	.dataa(\Add0~10_combout ),
	.datab(\Tgreen[4]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~22 ),
	.cin1(\Add1~22COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add1~15_combout ),
	.regout(),
	.cout(\Add1~17 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add1~15 .cin0_used = "true";
// defparam \Add1~15 .cin1_used = "true";
// defparam \Add1~15 .lut_mask = "698e";
// defparam \Add1~15 .operation_mode = "arithmetic";
// defparam \Add1~15 .output_mode = "comb_only";
// defparam \Add1~15 .register_cascade_mode = "off";
// defparam \Add1~15 .sum_lutc_input = "cin";
// defparam \Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Tyellow[5]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Tyellow[5]~combout ),
	.padio(Tyellow[5]));
// synopsys translate_off
// defparam \Tyellow[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Tgreen[5]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Tgreen[5]~combout ),
	.padio(Tgreen[5]));
// synopsys translate_off
// defparam \Tgreen[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \Add0~5 (
// Equation(s):
// \Add0~5_combout  = \Tyellow[5]~combout  $ (\Tgreen[5]~combout  $ (((!\Add0~17  & \Add0~12 ) # (\Add0~17  & \Add0~12COUT1_48 ))))
// \Add0~7  = CARRY((\Tyellow[5]~combout  & (!\Tgreen[5]~combout  & !\Add0~12 )) # (!\Tyellow[5]~combout  & ((!\Add0~12 ) # (!\Tgreen[5]~combout ))))
// \Add0~7COUT1_50  = CARRY((\Tyellow[5]~combout  & (!\Tgreen[5]~combout  & !\Add0~12COUT1_48 )) # (!\Tyellow[5]~combout  & ((!\Add0~12COUT1_48 ) # (!\Tgreen[5]~combout ))))

	.clk(gnd),
	.dataa(\Tyellow[5]~combout ),
	.datab(\Tgreen[5]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~17 ),
	.cin0(\Add0~12 ),
	.cin1(\Add0~12COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~7 ),
	.cout1(\Add0~7COUT1_50 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add0~5 .cin0_used = "true";
// defparam \Add0~5 .cin1_used = "true";
// defparam \Add0~5 .cin_used = "true";
// defparam \Add0~5 .lut_mask = "9617";
// defparam \Add0~5 .operation_mode = "arithmetic";
// defparam \Add0~5 .output_mode = "comb_only";
// defparam \Add0~5 .register_cascade_mode = "off";
// defparam \Add0~5 .sum_lutc_input = "cin";
// defparam \Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (((!(!\Add0~17  & \Add0~7 ) # (\Add0~17  & \Add0~7COUT1_50 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~17 ),
	.cin0(\Add0~7 ),
	.cin1(\Add0~7COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Add0~0 .cin0_used = "true";
// defparam \Add0~0 .cin1_used = "true";
// defparam \Add0~0 .cin_used = "true";
// defparam \Add0~0 .lut_mask = "0f0f";
// defparam \Add0~0 .operation_mode = "normal";
// defparam \Add0~0 .output_mode = "comb_only";
// defparam \Add0~0 .register_cascade_mode = "off";
// defparam \Add0~0 .sum_lutc_input = "cin";
// defparam \Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \Add1~10 (
// Equation(s):
// \Add1~10_combout  = \Tgreen[5]~combout  $ (\Add0~5_combout  $ ((\Add1~17 )))
// \Add1~12  = CARRY((\Tgreen[5]~combout  & (!\Add0~5_combout  & !\Add1~17 )) # (!\Tgreen[5]~combout  & ((!\Add1~17 ) # (!\Add0~5_combout ))))
// \Add1~12COUT1_56  = CARRY((\Tgreen[5]~combout  & (!\Add0~5_combout  & !\Add1~17 )) # (!\Tgreen[5]~combout  & ((!\Add1~17 ) # (!\Add0~5_combout ))))

	.clk(gnd),
	.dataa(\Tgreen[5]~combout ),
	.datab(\Add0~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~12 ),
	.cout1(\Add1~12COUT1_56 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add1~10 .cin_used = "true";
// defparam \Add1~10 .lut_mask = "9617";
// defparam \Add1~10 .operation_mode = "arithmetic";
// defparam \Add1~10 .output_mode = "comb_only";
// defparam \Add1~10 .register_cascade_mode = "off";
// defparam \Add1~10 .sum_lutc_input = "cin";
// defparam \Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \Add1~5 (
// Equation(s):
// \Add1~5_combout  = (\Add0~0_combout  $ ((!(!\Add1~17  & \Add1~12 ) # (\Add1~17  & \Add1~12COUT1_56 ))))
// \Add1~7  = CARRY(((\Add0~0_combout  & !\Add1~12 )))
// \Add1~7COUT1_58  = CARRY(((\Add0~0_combout  & !\Add1~12COUT1_56 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~17 ),
	.cin0(\Add1~12 ),
	.cin1(\Add1~12COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~7 ),
	.cout1(\Add1~7COUT1_58 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \Add1~5 .cin0_used = "true";
// defparam \Add1~5 .cin1_used = "true";
// defparam \Add1~5 .cin_used = "true";
// defparam \Add1~5 .lut_mask = "c30c";
// defparam \Add1~5 .operation_mode = "arithmetic";
// defparam \Add1~5 .output_mode = "comb_only";
// defparam \Add1~5 .register_cascade_mode = "off";
// defparam \Add1~5 .sum_lutc_input = "cin";
// defparam \Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \Add1~0 (
// Equation(s):
// \Add1~0_combout  = ((((!\Add1~17  & \Add1~7 ) # (\Add1~17  & \Add1~7COUT1_58 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~17 ),
	.cin0(\Add1~7 ),
	.cin1(\Add1~7COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Add1~0 .cin0_used = "true";
// defparam \Add1~0 .cin1_used = "true";
// defparam \Add1~0 .cin_used = "true";
// defparam \Add1~0 .lut_mask = "f0f0";
// defparam \Add1~0 .operation_mode = "normal";
// defparam \Add1~0 .output_mode = "comb_only";
// defparam \Add1~0 .register_cascade_mode = "off";
// defparam \Add1~0 .sum_lutc_input = "cin";
// defparam \Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \count[0] (
// Equation(s):
// \count[0]~regout  = DFFEAS(((!\count[0]~regout )), GLOBAL(\clk~combout ), VCC, , , VCC, , , \count[7]~5_combout )
// \count[0]~17  = CARRY(((\count[0]~regout )))
// \count[0]~17COUT1_26  = CARRY(((\count[0]~regout )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\count[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\count[7]~5_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011010),
	.combout(),
	.regout(\count[0]~regout ),
	.cout(),
	.cout0(\count[0]~17 ),
	.cout1(\count[0]~17COUT1_26 ),
	.pathsel(11'b00100000010));
// synopsys translate_off
// defparam \count[0] .lut_mask = "33cc";
// defparam \count[0] .operation_mode = "arithmetic";
// defparam \count[0] .output_mode = "reg_only";
// defparam \count[0] .register_cascade_mode = "off";
// defparam \count[0] .sum_lutc_input = "datac";
// defparam \count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \count[1] (
// Equation(s):
// \count[1]~regout  = DFFEAS((\count[1]~regout  $ ((\count[0]~17 ))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \count[7]~5_combout )
// \count[1]~15  = CARRY(((!\count[0]~17 ) # (!\count[1]~regout )))
// \count[1]~15COUT1_28  = CARRY(((!\count[0]~17COUT1_26 ) # (!\count[1]~regout )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\count[1]~regout ),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\count[7]~5_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\count[0]~17 ),
	.cin1(\count[0]~17COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\count[1]~regout ),
	.cout(),
	.cout0(\count[1]~15 ),
	.cout1(\count[1]~15COUT1_28 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \count[1] .cin0_used = "true";
// defparam \count[1] .cin1_used = "true";
// defparam \count[1] .lut_mask = "3c3f";
// defparam \count[1] .operation_mode = "arithmetic";
// defparam \count[1] .output_mode = "reg_only";
// defparam \count[1] .register_cascade_mode = "off";
// defparam \count[1] .sum_lutc_input = "cin";
// defparam \count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \count[2] (
// Equation(s):
// \count[2]~regout  = DFFEAS((\count[2]~regout  $ ((!\count[1]~15 ))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \count[7]~5_combout )
// \count[2]~13  = CARRY(((\count[2]~regout  & !\count[1]~15 )))
// \count[2]~13COUT1_30  = CARRY(((\count[2]~regout  & !\count[1]~15COUT1_28 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\count[2]~regout ),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\count[7]~5_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\count[1]~15 ),
	.cin1(\count[1]~15COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\count[2]~regout ),
	.cout(),
	.cout0(\count[2]~13 ),
	.cout1(\count[2]~13COUT1_30 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \count[2] .cin0_used = "true";
// defparam \count[2] .cin1_used = "true";
// defparam \count[2] .lut_mask = "c30c";
// defparam \count[2] .operation_mode = "arithmetic";
// defparam \count[2] .output_mode = "reg_only";
// defparam \count[2] .register_cascade_mode = "off";
// defparam \count[2] .sum_lutc_input = "cin";
// defparam \count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \count[3] (
// Equation(s):
// \count[3]~regout  = DFFEAS(\count[3]~regout  $ ((((\count[2]~13 )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \count[7]~5_combout )
// \count[3]~11  = CARRY(((!\count[2]~13 )) # (!\count[3]~regout ))
// \count[3]~11COUT1_32  = CARRY(((!\count[2]~13COUT1_30 )) # (!\count[3]~regout ))

	.clk(\clk~combout ),
	.dataa(\count[3]~regout ),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\count[7]~5_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\count[2]~13 ),
	.cin1(\count[2]~13COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\count[3]~regout ),
	.cout(),
	.cout0(\count[3]~11 ),
	.cout1(\count[3]~11COUT1_32 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \count[3] .cin0_used = "true";
// defparam \count[3] .cin1_used = "true";
// defparam \count[3] .lut_mask = "5a5f";
// defparam \count[3] .operation_mode = "arithmetic";
// defparam \count[3] .output_mode = "reg_only";
// defparam \count[3] .register_cascade_mode = "off";
// defparam \count[3] .sum_lutc_input = "cin";
// defparam \count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \count[4] (
// Equation(s):
// \count[4]~regout  = DFFEAS(\count[4]~regout  $ ((((!\count[3]~11 )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \count[7]~5_combout )
// \count[4]~9  = CARRY((\count[4]~regout  & ((!\count[3]~11COUT1_32 ))))

	.clk(\clk~combout ),
	.dataa(\count[4]~regout ),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\count[7]~5_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\count[3]~11 ),
	.cin1(\count[3]~11COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\count[4]~regout ),
	.cout(\count[4]~9 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \count[4] .cin0_used = "true";
// defparam \count[4] .cin1_used = "true";
// defparam \count[4] .lut_mask = "a50a";
// defparam \count[4] .operation_mode = "arithmetic";
// defparam \count[4] .output_mode = "reg_only";
// defparam \count[4] .register_cascade_mode = "off";
// defparam \count[4] .sum_lutc_input = "cin";
// defparam \count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \LessThan3~37 (
// Equation(s):
// \LessThan3~37_cout0  = CARRY((\count[0]~regout  & (!\Tyellow[0]~combout )))
// \LessThan3~37COUT1_48  = CARRY((\count[0]~regout  & (!\Tyellow[0]~combout )))

	.clk(gnd),
	.dataa(\count[0]~regout ),
	.datab(\Tyellow[0]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\LessThan3~35 ),
	.regout(),
	.cout(),
	.cout0(\LessThan3~37_cout0 ),
	.cout1(\LessThan3~37COUT1_48 ),
	.pathsel(11'b00110000000));
// synopsys translate_off
// defparam \LessThan3~37 .lut_mask = "ff22";
// defparam \LessThan3~37 .operation_mode = "arithmetic";
// defparam \LessThan3~37 .output_mode = "none";
// defparam \LessThan3~37 .register_cascade_mode = "off";
// defparam \LessThan3~37 .sum_lutc_input = "datac";
// defparam \LessThan3~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \LessThan3~32 (
// Equation(s):
// \LessThan3~32_cout0  = CARRY((\count[1]~regout  & (\Add1~30_combout  & !\LessThan3~37_cout0 )) # (!\count[1]~regout  & ((\Add1~30_combout ) # (!\LessThan3~37_cout0 ))))
// \LessThan3~32COUT1_50  = CARRY((\count[1]~regout  & (\Add1~30_combout  & !\LessThan3~37COUT1_48 )) # (!\count[1]~regout  & ((\Add1~30_combout ) # (!\LessThan3~37COUT1_48 ))))

	.clk(gnd),
	.dataa(\count[1]~regout ),
	.datab(\Add1~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan3~37_cout0 ),
	.cin1(\LessThan3~37COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan3~30 ),
	.regout(),
	.cout(),
	.cout0(\LessThan3~32_cout0 ),
	.cout1(\LessThan3~32COUT1_50 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan3~32 .cin0_used = "true";
// defparam \LessThan3~32 .cin1_used = "true";
// defparam \LessThan3~32 .lut_mask = "ff4d";
// defparam \LessThan3~32 .operation_mode = "arithmetic";
// defparam \LessThan3~32 .output_mode = "none";
// defparam \LessThan3~32 .register_cascade_mode = "off";
// defparam \LessThan3~32 .sum_lutc_input = "cin";
// defparam \LessThan3~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \LessThan3~27 (
// Equation(s):
// \LessThan3~27_cout0  = CARRY((\Add1~25_combout  & (\count[2]~regout  & !\LessThan3~32_cout0 )) # (!\Add1~25_combout  & ((\count[2]~regout ) # (!\LessThan3~32_cout0 ))))
// \LessThan3~27COUT1_52  = CARRY((\Add1~25_combout  & (\count[2]~regout  & !\LessThan3~32COUT1_50 )) # (!\Add1~25_combout  & ((\count[2]~regout ) # (!\LessThan3~32COUT1_50 ))))

	.clk(gnd),
	.dataa(\Add1~25_combout ),
	.datab(\count[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan3~32_cout0 ),
	.cin1(\LessThan3~32COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan3~25 ),
	.regout(),
	.cout(),
	.cout0(\LessThan3~27_cout0 ),
	.cout1(\LessThan3~27COUT1_52 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan3~27 .cin0_used = "true";
// defparam \LessThan3~27 .cin1_used = "true";
// defparam \LessThan3~27 .lut_mask = "ff4d";
// defparam \LessThan3~27 .operation_mode = "arithmetic";
// defparam \LessThan3~27 .output_mode = "none";
// defparam \LessThan3~27 .register_cascade_mode = "off";
// defparam \LessThan3~27 .sum_lutc_input = "cin";
// defparam \LessThan3~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \LessThan3~22 (
// Equation(s):
// \LessThan3~22_cout0  = CARRY((\count[3]~regout  & (\Add1~20_combout  & !\LessThan3~27_cout0 )) # (!\count[3]~regout  & ((\Add1~20_combout ) # (!\LessThan3~27_cout0 ))))
// \LessThan3~22COUT1_54  = CARRY((\count[3]~regout  & (\Add1~20_combout  & !\LessThan3~27COUT1_52 )) # (!\count[3]~regout  & ((\Add1~20_combout ) # (!\LessThan3~27COUT1_52 ))))

	.clk(gnd),
	.dataa(\count[3]~regout ),
	.datab(\Add1~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan3~27_cout0 ),
	.cin1(\LessThan3~27COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan3~20 ),
	.regout(),
	.cout(),
	.cout0(\LessThan3~22_cout0 ),
	.cout1(\LessThan3~22COUT1_54 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan3~22 .cin0_used = "true";
// defparam \LessThan3~22 .cin1_used = "true";
// defparam \LessThan3~22 .lut_mask = "ff4d";
// defparam \LessThan3~22 .operation_mode = "arithmetic";
// defparam \LessThan3~22 .output_mode = "none";
// defparam \LessThan3~22 .register_cascade_mode = "off";
// defparam \LessThan3~22 .sum_lutc_input = "cin";
// defparam \LessThan3~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \LessThan3~17 (
// Equation(s):
// \LessThan3~17_cout  = CARRY((\Add1~15_combout  & (\count[4]~regout  & !\LessThan3~22COUT1_54 )) # (!\Add1~15_combout  & ((\count[4]~regout ) # (!\LessThan3~22COUT1_54 ))))

	.clk(gnd),
	.dataa(\Add1~15_combout ),
	.datab(\count[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan3~22_cout0 ),
	.cin1(\LessThan3~22COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan3~15 ),
	.regout(),
	.cout(\LessThan3~17_cout ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan3~17 .cin0_used = "true";
// defparam \LessThan3~17 .cin1_used = "true";
// defparam \LessThan3~17 .lut_mask = "ff4d";
// defparam \LessThan3~17 .operation_mode = "arithmetic";
// defparam \LessThan3~17 .output_mode = "none";
// defparam \LessThan3~17 .register_cascade_mode = "off";
// defparam \LessThan3~17 .sum_lutc_input = "cin";
// defparam \LessThan3~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \count[5] (
// Equation(s):
// \count[5]~regout  = DFFEAS(\count[5]~regout  $ ((((\count[4]~9 )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \count[7]~5_combout )
// \count[5]~7  = CARRY(((!\count[4]~9 )) # (!\count[5]~regout ))
// \count[5]~7COUT1_34  = CARRY(((!\count[4]~9 )) # (!\count[5]~regout ))

	.clk(\clk~combout ),
	.dataa(\count[5]~regout ),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\count[7]~5_combout ),
	.ena(vcc),
	.cin(\count[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\count[5]~regout ),
	.cout(),
	.cout0(\count[5]~7 ),
	.cout1(\count[5]~7COUT1_34 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \count[5] .cin_used = "true";
// defparam \count[5] .lut_mask = "5a5f";
// defparam \count[5] .operation_mode = "arithmetic";
// defparam \count[5] .output_mode = "reg_only";
// defparam \count[5] .register_cascade_mode = "off";
// defparam \count[5] .sum_lutc_input = "cin";
// defparam \count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \count[6] (
// Equation(s):
// \count[6]~regout  = DFFEAS(\count[6]~regout  $ ((((!(!\count[4]~9  & \count[5]~7 ) # (\count[4]~9  & \count[5]~7COUT1_34 ))))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \count[7]~5_combout )
// \count[6]~3  = CARRY((\count[6]~regout  & ((!\count[5]~7 ))))
// \count[6]~3COUT1_36  = CARRY((\count[6]~regout  & ((!\count[5]~7COUT1_34 ))))

	.clk(\clk~combout ),
	.dataa(\count[6]~regout ),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\count[7]~5_combout ),
	.ena(vcc),
	.cin(\count[4]~9 ),
	.cin0(\count[5]~7 ),
	.cin1(\count[5]~7COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\count[6]~regout ),
	.cout(),
	.cout0(\count[6]~3 ),
	.cout1(\count[6]~3COUT1_36 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \count[6] .cin0_used = "true";
// defparam \count[6] .cin1_used = "true";
// defparam \count[6] .cin_used = "true";
// defparam \count[6] .lut_mask = "a50a";
// defparam \count[6] .operation_mode = "arithmetic";
// defparam \count[6] .output_mode = "reg_only";
// defparam \count[6] .register_cascade_mode = "off";
// defparam \count[6] .sum_lutc_input = "cin";
// defparam \count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \LessThan3~12 (
// Equation(s):
// \LessThan3~12_cout0  = CARRY((\count[5]~regout  & (\Add1~10_combout  & !\LessThan3~17_cout )) # (!\count[5]~regout  & ((\Add1~10_combout ) # (!\LessThan3~17_cout ))))
// \LessThan3~12COUT1_56  = CARRY((\count[5]~regout  & (\Add1~10_combout  & !\LessThan3~17_cout )) # (!\count[5]~regout  & ((\Add1~10_combout ) # (!\LessThan3~17_cout ))))

	.clk(gnd),
	.dataa(\count[5]~regout ),
	.datab(\Add1~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan3~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan3~10 ),
	.regout(),
	.cout(),
	.cout0(\LessThan3~12_cout0 ),
	.cout1(\LessThan3~12COUT1_56 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan3~12 .cin_used = "true";
// defparam \LessThan3~12 .lut_mask = "ff4d";
// defparam \LessThan3~12 .operation_mode = "arithmetic";
// defparam \LessThan3~12 .output_mode = "none";
// defparam \LessThan3~12 .register_cascade_mode = "off";
// defparam \LessThan3~12 .sum_lutc_input = "cin";
// defparam \LessThan3~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \LessThan3~7 (
// Equation(s):
// \LessThan3~7_cout0  = CARRY((\Add1~5_combout  & (\count[6]~regout  & !\LessThan3~12_cout0 )) # (!\Add1~5_combout  & ((\count[6]~regout ) # (!\LessThan3~12_cout0 ))))
// \LessThan3~7COUT1_58  = CARRY((\Add1~5_combout  & (\count[6]~regout  & !\LessThan3~12COUT1_56 )) # (!\Add1~5_combout  & ((\count[6]~regout ) # (!\LessThan3~12COUT1_56 ))))

	.clk(gnd),
	.dataa(\Add1~5_combout ),
	.datab(\count[6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan3~17_cout ),
	.cin0(\LessThan3~12_cout0 ),
	.cin1(\LessThan3~12COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan3~5 ),
	.regout(),
	.cout(),
	.cout0(\LessThan3~7_cout0 ),
	.cout1(\LessThan3~7COUT1_58 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan3~7 .cin0_used = "true";
// defparam \LessThan3~7 .cin1_used = "true";
// defparam \LessThan3~7 .cin_used = "true";
// defparam \LessThan3~7 .lut_mask = "ff4d";
// defparam \LessThan3~7 .operation_mode = "arithmetic";
// defparam \LessThan3~7 .output_mode = "none";
// defparam \LessThan3~7 .register_cascade_mode = "off";
// defparam \LessThan3~7 .sum_lutc_input = "cin";
// defparam \LessThan3~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = ((\count[7]~regout  & (((!\LessThan3~17_cout  & \LessThan3~7_cout0 ) # (\LessThan3~17_cout  & \LessThan3~7COUT1_58 )) # (!\Add1~0_combout ))) # (!\count[7]~regout  & ((!\LessThan3~17_cout  & \LessThan3~7_cout0 ) # 
// (\LessThan3~17_cout  & \LessThan3~7COUT1_58 ) & !\Add1~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count[7]~regout ),
	.datac(vcc),
	.datad(\Add1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan3~17_cout ),
	.cin0(\LessThan3~7_cout0 ),
	.cin1(\LessThan3~7COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\LessThan3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000011010));
// synopsys translate_off
// defparam \LessThan3~0 .cin0_used = "true";
// defparam \LessThan3~0 .cin1_used = "true";
// defparam \LessThan3~0 .cin_used = "true";
// defparam \LessThan3~0 .lut_mask = "c0fc";
// defparam \LessThan3~0 .operation_mode = "normal";
// defparam \LessThan3~0 .output_mode = "comb_only";
// defparam \LessThan3~0 .register_cascade_mode = "off";
// defparam \LessThan3~0 .sum_lutc_input = "cin";
// defparam \LessThan3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \LessThan0~28 (
// Equation(s):
// \LessThan0~28_cout0  = CARRY((\count[0]~regout  & (!\Tgreen[0]~combout )))
// \LessThan0~28COUT1_37  = CARRY((\count[0]~regout  & (!\Tgreen[0]~combout )))

	.clk(gnd),
	.dataa(\count[0]~regout ),
	.datab(\Tgreen[0]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\LessThan0~26 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~28_cout0 ),
	.cout1(\LessThan0~28COUT1_37 ),
	.pathsel(11'b00110000000));
// synopsys translate_off
// defparam \LessThan0~28 .lut_mask = "ff22";
// defparam \LessThan0~28 .operation_mode = "arithmetic";
// defparam \LessThan0~28 .output_mode = "none";
// defparam \LessThan0~28 .register_cascade_mode = "off";
// defparam \LessThan0~28 .sum_lutc_input = "datac";
// defparam \LessThan0~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \LessThan0~23 (
// Equation(s):
// \LessThan0~23_cout0  = CARRY((\Tgreen[1]~combout  & ((!\LessThan0~28_cout0 ) # (!\count[1]~regout ))) # (!\Tgreen[1]~combout  & (!\count[1]~regout  & !\LessThan0~28_cout0 )))
// \LessThan0~23COUT1_39  = CARRY((\Tgreen[1]~combout  & ((!\LessThan0~28COUT1_37 ) # (!\count[1]~regout ))) # (!\Tgreen[1]~combout  & (!\count[1]~regout  & !\LessThan0~28COUT1_37 )))

	.clk(gnd),
	.dataa(\Tgreen[1]~combout ),
	.datab(\count[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan0~28_cout0 ),
	.cin1(\LessThan0~28COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan0~21 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~23_cout0 ),
	.cout1(\LessThan0~23COUT1_39 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan0~23 .cin0_used = "true";
// defparam \LessThan0~23 .cin1_used = "true";
// defparam \LessThan0~23 .lut_mask = "ff2b";
// defparam \LessThan0~23 .operation_mode = "arithmetic";
// defparam \LessThan0~23 .output_mode = "none";
// defparam \LessThan0~23 .register_cascade_mode = "off";
// defparam \LessThan0~23 .sum_lutc_input = "cin";
// defparam \LessThan0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \LessThan0~18 (
// Equation(s):
// \LessThan0~18_cout0  = CARRY((\count[2]~regout  & ((!\LessThan0~23_cout0 ) # (!\Tgreen[2]~combout ))) # (!\count[2]~regout  & (!\Tgreen[2]~combout  & !\LessThan0~23_cout0 )))
// \LessThan0~18COUT1_41  = CARRY((\count[2]~regout  & ((!\LessThan0~23COUT1_39 ) # (!\Tgreen[2]~combout ))) # (!\count[2]~regout  & (!\Tgreen[2]~combout  & !\LessThan0~23COUT1_39 )))

	.clk(gnd),
	.dataa(\count[2]~regout ),
	.datab(\Tgreen[2]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan0~23_cout0 ),
	.cin1(\LessThan0~23COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan0~16 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~18_cout0 ),
	.cout1(\LessThan0~18COUT1_41 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan0~18 .cin0_used = "true";
// defparam \LessThan0~18 .cin1_used = "true";
// defparam \LessThan0~18 .lut_mask = "ff2b";
// defparam \LessThan0~18 .operation_mode = "arithmetic";
// defparam \LessThan0~18 .output_mode = "none";
// defparam \LessThan0~18 .register_cascade_mode = "off";
// defparam \LessThan0~18 .sum_lutc_input = "cin";
// defparam \LessThan0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell \LessThan0~13 (
// Equation(s):
// \LessThan0~13_cout  = CARRY((\count[3]~regout  & (\Tgreen[3]~combout  & !\LessThan0~18COUT1_41 )) # (!\count[3]~regout  & ((\Tgreen[3]~combout ) # (!\LessThan0~18COUT1_41 ))))

	.clk(gnd),
	.dataa(\count[3]~regout ),
	.datab(\Tgreen[3]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan0~18_cout0 ),
	.cin1(\LessThan0~18COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan0~11 ),
	.regout(),
	.cout(\LessThan0~13_cout ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan0~13 .cin0_used = "true";
// defparam \LessThan0~13 .cin1_used = "true";
// defparam \LessThan0~13 .lut_mask = "ff4d";
// defparam \LessThan0~13 .operation_mode = "arithmetic";
// defparam \LessThan0~13 .output_mode = "none";
// defparam \LessThan0~13 .register_cascade_mode = "off";
// defparam \LessThan0~13 .sum_lutc_input = "cin";
// defparam \LessThan0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \LessThan0~8 (
// Equation(s):
// \LessThan0~8_cout0  = CARRY((\count[4]~regout  & ((!\LessThan0~13_cout ) # (!\Tgreen[4]~combout ))) # (!\count[4]~regout  & (!\Tgreen[4]~combout  & !\LessThan0~13_cout )))
// \LessThan0~8COUT1_43  = CARRY((\count[4]~regout  & ((!\LessThan0~13_cout ) # (!\Tgreen[4]~combout ))) # (!\count[4]~regout  & (!\Tgreen[4]~combout  & !\LessThan0~13_cout )))

	.clk(gnd),
	.dataa(\count[4]~regout ),
	.datab(\Tgreen[4]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~13_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan0~6 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~8_cout0 ),
	.cout1(\LessThan0~8COUT1_43 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan0~8 .cin_used = "true";
// defparam \LessThan0~8 .lut_mask = "ff2b";
// defparam \LessThan0~8 .operation_mode = "arithmetic";
// defparam \LessThan0~8 .output_mode = "none";
// defparam \LessThan0~8 .register_cascade_mode = "off";
// defparam \LessThan0~8 .sum_lutc_input = "cin";
// defparam \LessThan0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (\Tgreen[5]~combout  & ((((!\LessThan0~13_cout  & \LessThan0~8_cout0 ) # (\LessThan0~13_cout  & \LessThan0~8COUT1_43 ) & \count[5]~regout )))) # (!\Tgreen[5]~combout  & ((((!\LessThan0~13_cout  & \LessThan0~8_cout0 ) # 
// (\LessThan0~13_cout  & \LessThan0~8COUT1_43 )) # (\count[5]~regout ))))

	.clk(gnd),
	.dataa(\Tgreen[5]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\count[5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~13_cout ),
	.cin0(\LessThan0~8_cout0 ),
	.cin1(\LessThan0~8COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000011001));
// synopsys translate_off
// defparam \LessThan0~0 .cin0_used = "true";
// defparam \LessThan0~0 .cin1_used = "true";
// defparam \LessThan0~0 .cin_used = "true";
// defparam \LessThan0~0 .lut_mask = "f550";
// defparam \LessThan0~0 .operation_mode = "normal";
// defparam \LessThan0~0 .output_mode = "comb_only";
// defparam \LessThan0~0 .register_cascade_mode = "off";
// defparam \LessThan0~0 .sum_lutc_input = "cin";
// defparam \LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \LessThan2~32 (
// Equation(s):
// \LessThan2~32_cout0  = CARRY((\count[0]~regout  & (!\Add0~30_combout )))
// \LessThan2~32COUT1_42  = CARRY((\count[0]~regout  & (!\Add0~30_combout )))

	.clk(gnd),
	.dataa(\count[0]~regout ),
	.datab(\Add0~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\LessThan2~30 ),
	.regout(),
	.cout(),
	.cout0(\LessThan2~32_cout0 ),
	.cout1(\LessThan2~32COUT1_42 ),
	.pathsel(11'b00110000000));
// synopsys translate_off
// defparam \LessThan2~32 .lut_mask = "ff22";
// defparam \LessThan2~32 .operation_mode = "arithmetic";
// defparam \LessThan2~32 .output_mode = "none";
// defparam \LessThan2~32 .register_cascade_mode = "off";
// defparam \LessThan2~32 .sum_lutc_input = "datac";
// defparam \LessThan2~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \LessThan2~27 (
// Equation(s):
// \LessThan2~27_cout0  = CARRY((\Add0~25_combout  & ((!\LessThan2~32_cout0 ) # (!\count[1]~regout ))) # (!\Add0~25_combout  & (!\count[1]~regout  & !\LessThan2~32_cout0 )))
// \LessThan2~27COUT1_44  = CARRY((\Add0~25_combout  & ((!\LessThan2~32COUT1_42 ) # (!\count[1]~regout ))) # (!\Add0~25_combout  & (!\count[1]~regout  & !\LessThan2~32COUT1_42 )))

	.clk(gnd),
	.dataa(\Add0~25_combout ),
	.datab(\count[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan2~32_cout0 ),
	.cin1(\LessThan2~32COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan2~25 ),
	.regout(),
	.cout(),
	.cout0(\LessThan2~27_cout0 ),
	.cout1(\LessThan2~27COUT1_44 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan2~27 .cin0_used = "true";
// defparam \LessThan2~27 .cin1_used = "true";
// defparam \LessThan2~27 .lut_mask = "ff2b";
// defparam \LessThan2~27 .operation_mode = "arithmetic";
// defparam \LessThan2~27 .output_mode = "none";
// defparam \LessThan2~27 .register_cascade_mode = "off";
// defparam \LessThan2~27 .sum_lutc_input = "cin";
// defparam \LessThan2~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \LessThan2~22 (
// Equation(s):
// \LessThan2~22_cout0  = CARRY((\Add0~20_combout  & (\count[2]~regout  & !\LessThan2~27_cout0 )) # (!\Add0~20_combout  & ((\count[2]~regout ) # (!\LessThan2~27_cout0 ))))
// \LessThan2~22COUT1_46  = CARRY((\Add0~20_combout  & (\count[2]~regout  & !\LessThan2~27COUT1_44 )) # (!\Add0~20_combout  & ((\count[2]~regout ) # (!\LessThan2~27COUT1_44 ))))

	.clk(gnd),
	.dataa(\Add0~20_combout ),
	.datab(\count[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan2~27_cout0 ),
	.cin1(\LessThan2~27COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan2~20 ),
	.regout(),
	.cout(),
	.cout0(\LessThan2~22_cout0 ),
	.cout1(\LessThan2~22COUT1_46 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan2~22 .cin0_used = "true";
// defparam \LessThan2~22 .cin1_used = "true";
// defparam \LessThan2~22 .lut_mask = "ff4d";
// defparam \LessThan2~22 .operation_mode = "arithmetic";
// defparam \LessThan2~22 .output_mode = "none";
// defparam \LessThan2~22 .register_cascade_mode = "off";
// defparam \LessThan2~22 .sum_lutc_input = "cin";
// defparam \LessThan2~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \LessThan2~17 (
// Equation(s):
// \LessThan2~17_cout  = CARRY((\Add0~15_combout  & ((!\LessThan2~22COUT1_46 ) # (!\count[3]~regout ))) # (!\Add0~15_combout  & (!\count[3]~regout  & !\LessThan2~22COUT1_46 )))

	.clk(gnd),
	.dataa(\Add0~15_combout ),
	.datab(\count[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan2~22_cout0 ),
	.cin1(\LessThan2~22COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan2~15 ),
	.regout(),
	.cout(\LessThan2~17_cout ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan2~17 .cin0_used = "true";
// defparam \LessThan2~17 .cin1_used = "true";
// defparam \LessThan2~17 .lut_mask = "ff2b";
// defparam \LessThan2~17 .operation_mode = "arithmetic";
// defparam \LessThan2~17 .output_mode = "none";
// defparam \LessThan2~17 .register_cascade_mode = "off";
// defparam \LessThan2~17 .sum_lutc_input = "cin";
// defparam \LessThan2~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \LessThan2~12 (
// Equation(s):
// \LessThan2~12_cout0  = CARRY((\count[4]~regout  & ((!\LessThan2~17_cout ) # (!\Add0~10_combout ))) # (!\count[4]~regout  & (!\Add0~10_combout  & !\LessThan2~17_cout )))
// \LessThan2~12COUT1_48  = CARRY((\count[4]~regout  & ((!\LessThan2~17_cout ) # (!\Add0~10_combout ))) # (!\count[4]~regout  & (!\Add0~10_combout  & !\LessThan2~17_cout )))

	.clk(gnd),
	.dataa(\count[4]~regout ),
	.datab(\Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan2~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan2~10 ),
	.regout(),
	.cout(),
	.cout0(\LessThan2~12_cout0 ),
	.cout1(\LessThan2~12COUT1_48 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan2~12 .cin_used = "true";
// defparam \LessThan2~12 .lut_mask = "ff2b";
// defparam \LessThan2~12 .operation_mode = "arithmetic";
// defparam \LessThan2~12 .output_mode = "none";
// defparam \LessThan2~12 .register_cascade_mode = "off";
// defparam \LessThan2~12 .sum_lutc_input = "cin";
// defparam \LessThan2~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \LessThan2~7 (
// Equation(s):
// \LessThan2~7_cout0  = CARRY((\Add0~5_combout  & ((!\LessThan2~12_cout0 ) # (!\count[5]~regout ))) # (!\Add0~5_combout  & (!\count[5]~regout  & !\LessThan2~12_cout0 )))
// \LessThan2~7COUT1_50  = CARRY((\Add0~5_combout  & ((!\LessThan2~12COUT1_48 ) # (!\count[5]~regout ))) # (!\Add0~5_combout  & (!\count[5]~regout  & !\LessThan2~12COUT1_48 )))

	.clk(gnd),
	.dataa(\Add0~5_combout ),
	.datab(\count[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan2~17_cout ),
	.cin0(\LessThan2~12_cout0 ),
	.cin1(\LessThan2~12COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan2~5 ),
	.regout(),
	.cout(),
	.cout0(\LessThan2~7_cout0 ),
	.cout1(\LessThan2~7COUT1_50 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan2~7 .cin0_used = "true";
// defparam \LessThan2~7 .cin1_used = "true";
// defparam \LessThan2~7 .cin_used = "true";
// defparam \LessThan2~7 .lut_mask = "ff2b";
// defparam \LessThan2~7 .operation_mode = "arithmetic";
// defparam \LessThan2~7 .output_mode = "none";
// defparam \LessThan2~7 .register_cascade_mode = "off";
// defparam \LessThan2~7 .sum_lutc_input = "cin";
// defparam \LessThan2~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (\count[6]~regout  & (((!\Add0~0_combout ) # (!(!\LessThan2~17_cout  & \LessThan2~7_cout0 ) # (\LessThan2~17_cout  & \LessThan2~7COUT1_50 ))))) # (!\count[6]~regout  & (((!(!\LessThan2~17_cout  & \LessThan2~7_cout0 ) # 
// (\LessThan2~17_cout  & \LessThan2~7COUT1_50 ) & !\Add0~0_combout ))))

	.clk(gnd),
	.dataa(\count[6]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan2~17_cout ),
	.cin0(\LessThan2~7_cout0 ),
	.cin1(\LessThan2~7COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\LessThan2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000011001));
// synopsys translate_off
// defparam \LessThan2~0 .cin0_used = "true";
// defparam \LessThan2~0 .cin1_used = "true";
// defparam \LessThan2~0 .cin_used = "true";
// defparam \LessThan2~0 .lut_mask = "0aaf";
// defparam \LessThan2~0 .operation_mode = "normal";
// defparam \LessThan2~0 .output_mode = "comb_only";
// defparam \LessThan2~0 .register_cascade_mode = "off";
// defparam \LessThan2~0 .sum_lutc_input = "cin";
// defparam \LessThan2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \count[7]~4 (
// Equation(s):
// \count[7]~4_combout  = (\count[7]~regout ) # ((\LessThan2~0_combout  & ((\count[6]~regout ) # (\LessThan0~0_combout ))))

	.clk(gnd),
	.dataa(\count[6]~regout ),
	.datab(\LessThan0~0_combout ),
	.datac(\count[7]~regout ),
	.datad(\LessThan2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\count[7]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \count[7]~4 .lut_mask = "fef0";
// defparam \count[7]~4 .operation_mode = "normal";
// defparam \count[7]~4 .output_mode = "comb_only";
// defparam \count[7]~4 .register_cascade_mode = "off";
// defparam \count[7]~4 .sum_lutc_input = "datac";
// defparam \count[7]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \count[7]~5 (
// Equation(s):
// \count[7]~5_combout  = (\LessThan3~0_combout  & (((\LessThan4~0_combout  & \count[7]~4_combout ))))

	.clk(gnd),
	.dataa(\LessThan3~0_combout ),
	.datab(vcc),
	.datac(\LessThan4~0_combout ),
	.datad(\count[7]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\count[7]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \count[7]~5 .lut_mask = "a000";
// defparam \count[7]~5 .operation_mode = "normal";
// defparam \count[7]~5 .output_mode = "comb_only";
// defparam \count[7]~5 .register_cascade_mode = "off";
// defparam \count[7]~5 .sum_lutc_input = "datac";
// defparam \count[7]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \count[7] (
// Equation(s):
// \count[7]~regout  = DFFEAS((\count[7]~regout  $ (((!\count[4]~9  & \count[6]~3 ) # (\count[4]~9  & \count[6]~3COUT1_36 )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \count[7]~5_combout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\count[7]~regout ),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\count[7]~5_combout ),
	.ena(vcc),
	.cin(\count[4]~9 ),
	.cin0(\count[6]~3 ),
	.cin1(\count[6]~3COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011001),
	.combout(),
	.regout(\count[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010010));
// synopsys translate_off
// defparam \count[7] .cin0_used = "true";
// defparam \count[7] .cin1_used = "true";
// defparam \count[7] .cin_used = "true";
// defparam \count[7] .lut_mask = "3c3c";
// defparam \count[7] .operation_mode = "normal";
// defparam \count[7] .output_mode = "reg_only";
// defparam \count[7] .register_cascade_mode = "off";
// defparam \count[7] .sum_lutc_input = "cin";
// defparam \count[7] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Tred[4]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Tred[4]~combout ),
	.padio(Tred[4]));
// synopsys translate_off
// defparam \Tred[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Tred[3]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Tred[3]~combout ),
	.padio(Tred[3]));
// synopsys translate_off
// defparam \Tred[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Tred[2]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Tred[2]~combout ),
	.padio(Tred[2]));
// synopsys translate_off
// defparam \Tred[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Tred[1]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Tred[1]~combout ),
	.padio(Tred[1]));
// synopsys translate_off
// defparam \Tred[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Tred[0]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Tred[0]~combout ),
	.padio(Tred[0]));
// synopsys translate_off
// defparam \Tred[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \Add2~35 (
// Equation(s):
// \Add2~35_combout  = \Add0~30_combout  $ ((\Tred[0]~combout ))
// \Add2~37  = CARRY((\Add0~30_combout  & (\Tred[0]~combout )))
// \Add2~37COUT1_48  = CARRY((\Add0~30_combout  & (\Tred[0]~combout )))

	.clk(gnd),
	.dataa(\Add0~30_combout ),
	.datab(\Tred[0]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\Add2~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~37 ),
	.cout1(\Add2~37COUT1_48 ),
	.pathsel(11'b00110000011));
// synopsys translate_off
// defparam \Add2~35 .lut_mask = "6688";
// defparam \Add2~35 .operation_mode = "arithmetic";
// defparam \Add2~35 .output_mode = "comb_only";
// defparam \Add2~35 .register_cascade_mode = "off";
// defparam \Add2~35 .sum_lutc_input = "datac";
// defparam \Add2~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell \Add2~30 (
// Equation(s):
// \Add2~30_combout  = \Add0~25_combout  $ (\Tred[1]~combout  $ ((\Add2~37 )))
// \Add2~32  = CARRY((\Add0~25_combout  & (!\Tred[1]~combout  & !\Add2~37 )) # (!\Add0~25_combout  & ((!\Add2~37 ) # (!\Tred[1]~combout ))))
// \Add2~32COUT1_50  = CARRY((\Add0~25_combout  & (!\Tred[1]~combout  & !\Add2~37COUT1_48 )) # (!\Add0~25_combout  & ((!\Add2~37COUT1_48 ) # (!\Tred[1]~combout ))))

	.clk(gnd),
	.dataa(\Add0~25_combout ),
	.datab(\Tred[1]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add2~37 ),
	.cin1(\Add2~37COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add2~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~32 ),
	.cout1(\Add2~32COUT1_50 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add2~30 .cin0_used = "true";
// defparam \Add2~30 .cin1_used = "true";
// defparam \Add2~30 .lut_mask = "9617";
// defparam \Add2~30 .operation_mode = "arithmetic";
// defparam \Add2~30 .output_mode = "comb_only";
// defparam \Add2~30 .register_cascade_mode = "off";
// defparam \Add2~30 .sum_lutc_input = "cin";
// defparam \Add2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \Add2~25 (
// Equation(s):
// \Add2~25_combout  = \Tred[2]~combout  $ (\Add0~20_combout  $ ((!\Add2~32 )))
// \Add2~27  = CARRY((\Tred[2]~combout  & ((\Add0~20_combout ) # (!\Add2~32 ))) # (!\Tred[2]~combout  & (\Add0~20_combout  & !\Add2~32 )))
// \Add2~27COUT1_52  = CARRY((\Tred[2]~combout  & ((\Add0~20_combout ) # (!\Add2~32COUT1_50 ))) # (!\Tred[2]~combout  & (\Add0~20_combout  & !\Add2~32COUT1_50 )))

	.clk(gnd),
	.dataa(\Tred[2]~combout ),
	.datab(\Add0~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add2~32 ),
	.cin1(\Add2~32COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add2~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~27 ),
	.cout1(\Add2~27COUT1_52 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add2~25 .cin0_used = "true";
// defparam \Add2~25 .cin1_used = "true";
// defparam \Add2~25 .lut_mask = "698e";
// defparam \Add2~25 .operation_mode = "arithmetic";
// defparam \Add2~25 .output_mode = "comb_only";
// defparam \Add2~25 .register_cascade_mode = "off";
// defparam \Add2~25 .sum_lutc_input = "cin";
// defparam \Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \Add2~20 (
// Equation(s):
// \Add2~20_combout  = \Tred[3]~combout  $ (\Add0~15_combout  $ ((\Add2~27 )))
// \Add2~22  = CARRY((\Tred[3]~combout  & (!\Add0~15_combout  & !\Add2~27 )) # (!\Tred[3]~combout  & ((!\Add2~27 ) # (!\Add0~15_combout ))))
// \Add2~22COUT1_54  = CARRY((\Tred[3]~combout  & (!\Add0~15_combout  & !\Add2~27COUT1_52 )) # (!\Tred[3]~combout  & ((!\Add2~27COUT1_52 ) # (!\Add0~15_combout ))))

	.clk(gnd),
	.dataa(\Tred[3]~combout ),
	.datab(\Add0~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add2~27 ),
	.cin1(\Add2~27COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add2~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~22 ),
	.cout1(\Add2~22COUT1_54 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add2~20 .cin0_used = "true";
// defparam \Add2~20 .cin1_used = "true";
// defparam \Add2~20 .lut_mask = "9617";
// defparam \Add2~20 .operation_mode = "arithmetic";
// defparam \Add2~20 .output_mode = "comb_only";
// defparam \Add2~20 .register_cascade_mode = "off";
// defparam \Add2~20 .sum_lutc_input = "cin";
// defparam \Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \Add2~15 (
// Equation(s):
// \Add2~15_combout  = \Tred[4]~combout  $ (\Add0~10_combout  $ ((!\Add2~22 )))
// \Add2~17  = CARRY((\Tred[4]~combout  & ((\Add0~10_combout ) # (!\Add2~22COUT1_54 ))) # (!\Tred[4]~combout  & (\Add0~10_combout  & !\Add2~22COUT1_54 )))

	.clk(gnd),
	.dataa(\Tred[4]~combout ),
	.datab(\Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add2~22 ),
	.cin1(\Add2~22COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add2~15_combout ),
	.regout(),
	.cout(\Add2~17 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add2~15 .cin0_used = "true";
// defparam \Add2~15 .cin1_used = "true";
// defparam \Add2~15 .lut_mask = "698e";
// defparam \Add2~15 .operation_mode = "arithmetic";
// defparam \Add2~15 .output_mode = "comb_only";
// defparam \Add2~15 .register_cascade_mode = "off";
// defparam \Add2~15 .sum_lutc_input = "cin";
// defparam \Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Tred[5]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Tred[5]~combout ),
	.padio(Tred[5]));
// synopsys translate_off
// defparam \Tred[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \Add2~10 (
// Equation(s):
// \Add2~10_combout  = \Add0~5_combout  $ (\Tred[5]~combout  $ ((\Add2~17 )))
// \Add2~12  = CARRY((\Add0~5_combout  & (!\Tred[5]~combout  & !\Add2~17 )) # (!\Add0~5_combout  & ((!\Add2~17 ) # (!\Tred[5]~combout ))))
// \Add2~12COUT1_56  = CARRY((\Add0~5_combout  & (!\Tred[5]~combout  & !\Add2~17 )) # (!\Add0~5_combout  & ((!\Add2~17 ) # (!\Tred[5]~combout ))))

	.clk(gnd),
	.dataa(\Add0~5_combout ),
	.datab(\Tred[5]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~12 ),
	.cout1(\Add2~12COUT1_56 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \Add2~10 .cin_used = "true";
// defparam \Add2~10 .lut_mask = "9617";
// defparam \Add2~10 .operation_mode = "arithmetic";
// defparam \Add2~10 .output_mode = "comb_only";
// defparam \Add2~10 .register_cascade_mode = "off";
// defparam \Add2~10 .sum_lutc_input = "cin";
// defparam \Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \Add2~5 (
// Equation(s):
// \Add2~5_combout  = \Add0~0_combout  $ ((((!(!\Add2~17  & \Add2~12 ) # (\Add2~17  & \Add2~12COUT1_56 )))))
// \Add2~7  = CARRY((\Add0~0_combout  & ((!\Add2~12 ))))
// \Add2~7COUT1_58  = CARRY((\Add0~0_combout  & ((!\Add2~12COUT1_56 ))))

	.clk(gnd),
	.dataa(\Add0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~17 ),
	.cin0(\Add2~12 ),
	.cin1(\Add2~12COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\Add2~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~7 ),
	.cout1(\Add2~7COUT1_58 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \Add2~5 .cin0_used = "true";
// defparam \Add2~5 .cin1_used = "true";
// defparam \Add2~5 .cin_used = "true";
// defparam \Add2~5 .lut_mask = "a50a";
// defparam \Add2~5 .operation_mode = "arithmetic";
// defparam \Add2~5 .output_mode = "comb_only";
// defparam \Add2~5 .register_cascade_mode = "off";
// defparam \Add2~5 .sum_lutc_input = "cin";
// defparam \Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \Add2~0 (
// Equation(s):
// \Add2~0_combout  = ((((!\Add2~17  & \Add2~7 ) # (\Add2~17  & \Add2~7COUT1_58 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~17 ),
	.cin0(\Add2~7 ),
	.cin1(\Add2~7COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010000));
// synopsys translate_off
// defparam \Add2~0 .cin0_used = "true";
// defparam \Add2~0 .cin1_used = "true";
// defparam \Add2~0 .cin_used = "true";
// defparam \Add2~0 .lut_mask = "f0f0";
// defparam \Add2~0 .operation_mode = "normal";
// defparam \Add2~0 .output_mode = "comb_only";
// defparam \Add2~0 .register_cascade_mode = "off";
// defparam \Add2~0 .sum_lutc_input = "cin";
// defparam \Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \LessThan4~37 (
// Equation(s):
// \LessThan4~37_cout0  = CARRY((!\Add2~35_combout  & (\count[0]~regout )))
// \LessThan4~37COUT1_48  = CARRY((!\Add2~35_combout  & (\count[0]~regout )))

	.clk(gnd),
	.dataa(\Add2~35_combout ),
	.datab(\count[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\LessThan4~35 ),
	.regout(),
	.cout(),
	.cout0(\LessThan4~37_cout0 ),
	.cout1(\LessThan4~37COUT1_48 ),
	.pathsel(11'b00110000000));
// synopsys translate_off
// defparam \LessThan4~37 .lut_mask = "ff44";
// defparam \LessThan4~37 .operation_mode = "arithmetic";
// defparam \LessThan4~37 .output_mode = "none";
// defparam \LessThan4~37 .register_cascade_mode = "off";
// defparam \LessThan4~37 .sum_lutc_input = "datac";
// defparam \LessThan4~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \LessThan4~32 (
// Equation(s):
// \LessThan4~32_cout0  = CARRY((\Add2~30_combout  & ((!\LessThan4~37_cout0 ) # (!\count[1]~regout ))) # (!\Add2~30_combout  & (!\count[1]~regout  & !\LessThan4~37_cout0 )))
// \LessThan4~32COUT1_50  = CARRY((\Add2~30_combout  & ((!\LessThan4~37COUT1_48 ) # (!\count[1]~regout ))) # (!\Add2~30_combout  & (!\count[1]~regout  & !\LessThan4~37COUT1_48 )))

	.clk(gnd),
	.dataa(\Add2~30_combout ),
	.datab(\count[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan4~37_cout0 ),
	.cin1(\LessThan4~37COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan4~30 ),
	.regout(),
	.cout(),
	.cout0(\LessThan4~32_cout0 ),
	.cout1(\LessThan4~32COUT1_50 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan4~32 .cin0_used = "true";
// defparam \LessThan4~32 .cin1_used = "true";
// defparam \LessThan4~32 .lut_mask = "ff2b";
// defparam \LessThan4~32 .operation_mode = "arithmetic";
// defparam \LessThan4~32 .output_mode = "none";
// defparam \LessThan4~32 .register_cascade_mode = "off";
// defparam \LessThan4~32 .sum_lutc_input = "cin";
// defparam \LessThan4~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \LessThan4~27 (
// Equation(s):
// \LessThan4~27_cout0  = CARRY((\count[2]~regout  & ((!\LessThan4~32_cout0 ) # (!\Add2~25_combout ))) # (!\count[2]~regout  & (!\Add2~25_combout  & !\LessThan4~32_cout0 )))
// \LessThan4~27COUT1_52  = CARRY((\count[2]~regout  & ((!\LessThan4~32COUT1_50 ) # (!\Add2~25_combout ))) # (!\count[2]~regout  & (!\Add2~25_combout  & !\LessThan4~32COUT1_50 )))

	.clk(gnd),
	.dataa(\count[2]~regout ),
	.datab(\Add2~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan4~32_cout0 ),
	.cin1(\LessThan4~32COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan4~25 ),
	.regout(),
	.cout(),
	.cout0(\LessThan4~27_cout0 ),
	.cout1(\LessThan4~27COUT1_52 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan4~27 .cin0_used = "true";
// defparam \LessThan4~27 .cin1_used = "true";
// defparam \LessThan4~27 .lut_mask = "ff2b";
// defparam \LessThan4~27 .operation_mode = "arithmetic";
// defparam \LessThan4~27 .output_mode = "none";
// defparam \LessThan4~27 .register_cascade_mode = "off";
// defparam \LessThan4~27 .sum_lutc_input = "cin";
// defparam \LessThan4~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \LessThan4~22 (
// Equation(s):
// \LessThan4~22_cout0  = CARRY((\Add2~20_combout  & ((!\LessThan4~27_cout0 ) # (!\count[3]~regout ))) # (!\Add2~20_combout  & (!\count[3]~regout  & !\LessThan4~27_cout0 )))
// \LessThan4~22COUT1_54  = CARRY((\Add2~20_combout  & ((!\LessThan4~27COUT1_52 ) # (!\count[3]~regout ))) # (!\Add2~20_combout  & (!\count[3]~regout  & !\LessThan4~27COUT1_52 )))

	.clk(gnd),
	.dataa(\Add2~20_combout ),
	.datab(\count[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan4~27_cout0 ),
	.cin1(\LessThan4~27COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan4~20 ),
	.regout(),
	.cout(),
	.cout0(\LessThan4~22_cout0 ),
	.cout1(\LessThan4~22COUT1_54 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan4~22 .cin0_used = "true";
// defparam \LessThan4~22 .cin1_used = "true";
// defparam \LessThan4~22 .lut_mask = "ff2b";
// defparam \LessThan4~22 .operation_mode = "arithmetic";
// defparam \LessThan4~22 .output_mode = "none";
// defparam \LessThan4~22 .register_cascade_mode = "off";
// defparam \LessThan4~22 .sum_lutc_input = "cin";
// defparam \LessThan4~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \LessThan4~17 (
// Equation(s):
// \LessThan4~17_cout  = CARRY((\count[4]~regout  & ((!\LessThan4~22COUT1_54 ) # (!\Add2~15_combout ))) # (!\count[4]~regout  & (!\Add2~15_combout  & !\LessThan4~22COUT1_54 )))

	.clk(gnd),
	.dataa(\count[4]~regout ),
	.datab(\Add2~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan4~22_cout0 ),
	.cin1(\LessThan4~22COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan4~15 ),
	.regout(),
	.cout(\LessThan4~17_cout ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan4~17 .cin0_used = "true";
// defparam \LessThan4~17 .cin1_used = "true";
// defparam \LessThan4~17 .lut_mask = "ff2b";
// defparam \LessThan4~17 .operation_mode = "arithmetic";
// defparam \LessThan4~17 .output_mode = "none";
// defparam \LessThan4~17 .register_cascade_mode = "off";
// defparam \LessThan4~17 .sum_lutc_input = "cin";
// defparam \LessThan4~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \LessThan4~12 (
// Equation(s):
// \LessThan4~12_cout0  = CARRY((\count[5]~regout  & (\Add2~10_combout  & !\LessThan4~17_cout )) # (!\count[5]~regout  & ((\Add2~10_combout ) # (!\LessThan4~17_cout ))))
// \LessThan4~12COUT1_56  = CARRY((\count[5]~regout  & (\Add2~10_combout  & !\LessThan4~17_cout )) # (!\count[5]~regout  & ((\Add2~10_combout ) # (!\LessThan4~17_cout ))))

	.clk(gnd),
	.dataa(\count[5]~regout ),
	.datab(\Add2~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan4~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan4~10 ),
	.regout(),
	.cout(),
	.cout0(\LessThan4~12_cout0 ),
	.cout1(\LessThan4~12COUT1_56 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan4~12 .cin_used = "true";
// defparam \LessThan4~12 .lut_mask = "ff4d";
// defparam \LessThan4~12 .operation_mode = "arithmetic";
// defparam \LessThan4~12 .output_mode = "none";
// defparam \LessThan4~12 .register_cascade_mode = "off";
// defparam \LessThan4~12 .sum_lutc_input = "cin";
// defparam \LessThan4~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \LessThan4~7 (
// Equation(s):
// \LessThan4~7_cout0  = CARRY((\Add2~5_combout  & (\count[6]~regout  & !\LessThan4~12_cout0 )) # (!\Add2~5_combout  & ((\count[6]~regout ) # (!\LessThan4~12_cout0 ))))
// \LessThan4~7COUT1_58  = CARRY((\Add2~5_combout  & (\count[6]~regout  & !\LessThan4~12COUT1_56 )) # (!\Add2~5_combout  & ((\count[6]~regout ) # (!\LessThan4~12COUT1_56 ))))

	.clk(gnd),
	.dataa(\Add2~5_combout ),
	.datab(\count[6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan4~17_cout ),
	.cin0(\LessThan4~12_cout0 ),
	.cin1(\LessThan4~12COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan4~5 ),
	.regout(),
	.cout(),
	.cout0(\LessThan4~7_cout0 ),
	.cout1(\LessThan4~7COUT1_58 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan4~7 .cin0_used = "true";
// defparam \LessThan4~7 .cin1_used = "true";
// defparam \LessThan4~7 .cin_used = "true";
// defparam \LessThan4~7 .lut_mask = "ff4d";
// defparam \LessThan4~7 .operation_mode = "arithmetic";
// defparam \LessThan4~7 .output_mode = "none";
// defparam \LessThan4~7 .register_cascade_mode = "off";
// defparam \LessThan4~7 .sum_lutc_input = "cin";
// defparam \LessThan4~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = ((\count[7]~regout  & (((!\LessThan4~17_cout  & \LessThan4~7_cout0 ) # (\LessThan4~17_cout  & \LessThan4~7COUT1_58 )) # (!\Add2~0_combout ))) # (!\count[7]~regout  & ((!\LessThan4~17_cout  & \LessThan4~7_cout0 ) # 
// (\LessThan4~17_cout  & \LessThan4~7COUT1_58 ) & !\Add2~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\count[7]~regout ),
	.datac(vcc),
	.datad(\Add2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan4~17_cout ),
	.cin0(\LessThan4~7_cout0 ),
	.cin1(\LessThan4~7COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\LessThan4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000011010));
// synopsys translate_off
// defparam \LessThan4~0 .cin0_used = "true";
// defparam \LessThan4~0 .cin1_used = "true";
// defparam \LessThan4~0 .cin_used = "true";
// defparam \LessThan4~0 .lut_mask = "c0fc";
// defparam \LessThan4~0 .operation_mode = "normal";
// defparam \LessThan4~0 .output_mode = "comb_only";
// defparam \LessThan4~0 .register_cascade_mode = "off";
// defparam \LessThan4~0 .sum_lutc_input = "cin";
// defparam \LessThan4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \R1~0 (
// Equation(s):
// \R1~0_combout  = (!\count[7]~regout  & (((!\count[6]~regout  & !\LessThan0~0_combout )) # (!\LessThan2~0_combout )))

	.clk(gnd),
	.dataa(\count[6]~regout ),
	.datab(\LessThan0~0_combout ),
	.datac(\LessThan2~0_combout ),
	.datad(\count[7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\R1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \R1~0 .lut_mask = "001f";
// defparam \R1~0 .operation_mode = "normal";
// defparam \R1~0 .output_mode = "comb_only";
// defparam \R1~0 .register_cascade_mode = "off";
// defparam \R1~0 .sum_lutc_input = "datac";
// defparam \R1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \LessThan1~27 (
// Equation(s):
// \LessThan1~27_cout0  = CARRY((\Tyellow[0]~combout  & (!\count[0]~regout )))
// \LessThan1~27COUT1_36  = CARRY((\Tyellow[0]~combout  & (!\count[0]~regout )))

	.clk(gnd),
	.dataa(\Tyellow[0]~combout ),
	.datab(\count[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000001010110),
	.combout(\LessThan1~25 ),
	.regout(),
	.cout(),
	.cout0(\LessThan1~27_cout0 ),
	.cout1(\LessThan1~27COUT1_36 ),
	.pathsel(11'b00110000000));
// synopsys translate_off
// defparam \LessThan1~27 .lut_mask = "ff22";
// defparam \LessThan1~27 .operation_mode = "arithmetic";
// defparam \LessThan1~27 .output_mode = "none";
// defparam \LessThan1~27 .register_cascade_mode = "off";
// defparam \LessThan1~27 .sum_lutc_input = "datac";
// defparam \LessThan1~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \LessThan1~22 (
// Equation(s):
// \LessThan1~22_cout0  = CARRY((\Tyellow[1]~combout  & (\count[1]~regout  & !\LessThan1~27_cout0 )) # (!\Tyellow[1]~combout  & ((\count[1]~regout ) # (!\LessThan1~27_cout0 ))))
// \LessThan1~22COUT1_38  = CARRY((\Tyellow[1]~combout  & (\count[1]~regout  & !\LessThan1~27COUT1_36 )) # (!\Tyellow[1]~combout  & ((\count[1]~regout ) # (!\LessThan1~27COUT1_36 ))))

	.clk(gnd),
	.dataa(\Tyellow[1]~combout ),
	.datab(\count[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan1~27_cout0 ),
	.cin1(\LessThan1~27COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan1~20 ),
	.regout(),
	.cout(),
	.cout0(\LessThan1~22_cout0 ),
	.cout1(\LessThan1~22COUT1_38 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan1~22 .cin0_used = "true";
// defparam \LessThan1~22 .cin1_used = "true";
// defparam \LessThan1~22 .lut_mask = "ff4d";
// defparam \LessThan1~22 .operation_mode = "arithmetic";
// defparam \LessThan1~22 .output_mode = "none";
// defparam \LessThan1~22 .register_cascade_mode = "off";
// defparam \LessThan1~22 .sum_lutc_input = "cin";
// defparam \LessThan1~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \LessThan1~17 (
// Equation(s):
// \LessThan1~17_cout  = CARRY((\count[2]~regout  & (\Tyellow[2]~combout  & !\LessThan1~22COUT1_38 )) # (!\count[2]~regout  & ((\Tyellow[2]~combout ) # (!\LessThan1~22COUT1_38 ))))

	.clk(gnd),
	.dataa(\count[2]~regout ),
	.datab(\Tyellow[2]~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\LessThan1~22_cout0 ),
	.cin1(\LessThan1~22COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan1~15 ),
	.regout(),
	.cout(\LessThan1~17_cout ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan1~17 .cin0_used = "true";
// defparam \LessThan1~17 .cin1_used = "true";
// defparam \LessThan1~17 .lut_mask = "ff4d";
// defparam \LessThan1~17 .operation_mode = "arithmetic";
// defparam \LessThan1~17 .output_mode = "none";
// defparam \LessThan1~17 .register_cascade_mode = "off";
// defparam \LessThan1~17 .sum_lutc_input = "cin";
// defparam \LessThan1~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \LessThan1~12 (
// Equation(s):
// \LessThan1~12_cout0  = CARRY((\Tyellow[3]~combout  & (\count[3]~regout  & !\LessThan1~17_cout )) # (!\Tyellow[3]~combout  & ((\count[3]~regout ) # (!\LessThan1~17_cout ))))
// \LessThan1~12COUT1_40  = CARRY((\Tyellow[3]~combout  & (\count[3]~regout  & !\LessThan1~17_cout )) # (!\Tyellow[3]~combout  & ((\count[3]~regout ) # (!\LessThan1~17_cout ))))

	.clk(gnd),
	.dataa(\Tyellow[3]~combout ),
	.datab(\count[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan1~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan1~10 ),
	.regout(),
	.cout(),
	.cout0(\LessThan1~12_cout0 ),
	.cout1(\LessThan1~12COUT1_40 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan1~12 .cin_used = "true";
// defparam \LessThan1~12 .lut_mask = "ff4d";
// defparam \LessThan1~12 .operation_mode = "arithmetic";
// defparam \LessThan1~12 .output_mode = "none";
// defparam \LessThan1~12 .register_cascade_mode = "off";
// defparam \LessThan1~12 .sum_lutc_input = "cin";
// defparam \LessThan1~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \LessThan1~7 (
// Equation(s):
// \LessThan1~7_cout0  = CARRY((\Tyellow[4]~combout  & ((!\LessThan1~12_cout0 ) # (!\count[4]~regout ))) # (!\Tyellow[4]~combout  & (!\count[4]~regout  & !\LessThan1~12_cout0 )))
// \LessThan1~7COUT1_42  = CARRY((\Tyellow[4]~combout  & ((!\LessThan1~12COUT1_40 ) # (!\count[4]~regout ))) # (!\Tyellow[4]~combout  & (!\count[4]~regout  & !\LessThan1~12COUT1_40 )))

	.clk(gnd),
	.dataa(\Tyellow[4]~combout ),
	.datab(\count[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan1~17_cout ),
	.cin0(\LessThan1~12_cout0 ),
	.cin1(\LessThan1~12COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1000010010110),
	.combout(\LessThan1~5 ),
	.regout(),
	.cout(),
	.cout0(\LessThan1~7_cout0 ),
	.cout1(\LessThan1~7COUT1_42 ),
	.pathsel(11'b01110000000));
// synopsys translate_off
// defparam \LessThan1~7 .cin0_used = "true";
// defparam \LessThan1~7 .cin1_used = "true";
// defparam \LessThan1~7 .cin_used = "true";
// defparam \LessThan1~7 .lut_mask = "ff2b";
// defparam \LessThan1~7 .operation_mode = "arithmetic";
// defparam \LessThan1~7 .output_mode = "none";
// defparam \LessThan1~7 .register_cascade_mode = "off";
// defparam \LessThan1~7 .sum_lutc_input = "cin";
// defparam \LessThan1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (\Tyellow[5]~combout  & ((((!\LessThan1~17_cout  & \LessThan1~7_cout0 ) # (\LessThan1~17_cout  & \LessThan1~7COUT1_42 )) # (!\count[5]~regout )))) # (!\Tyellow[5]~combout  & ((((!\LessThan1~17_cout  & \LessThan1~7_cout0 ) # 
// (\LessThan1~17_cout  & \LessThan1~7COUT1_42 ) & !\count[5]~regout ))))

	.clk(gnd),
	.dataa(\Tyellow[5]~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\count[5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan1~17_cout ),
	.cin0(\LessThan1~7_cout0 ),
	.cin1(\LessThan1~7COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000011001));
// synopsys translate_off
// defparam \LessThan1~0 .cin0_used = "true";
// defparam \LessThan1~0 .cin1_used = "true";
// defparam \LessThan1~0 .cin_used = "true";
// defparam \LessThan1~0 .lut_mask = "a0fa";
// defparam \LessThan1~0 .operation_mode = "normal";
// defparam \LessThan1~0 .output_mode = "comb_only";
// defparam \LessThan1~0 .register_cascade_mode = "off";
// defparam \LessThan1~0 .sum_lutc_input = "cin";
// defparam \LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \Y1~0 (
// Equation(s):
// \Y1~0_combout  = (\count[6]~regout ) # ((\count[7]~regout ) # ((\LessThan0~0_combout ) # (!\LessThan1~0_combout )))

	.clk(gnd),
	.dataa(\count[6]~regout ),
	.datab(\count[7]~regout ),
	.datac(\LessThan0~0_combout ),
	.datad(\LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Y1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Y1~0 .lut_mask = "feff";
// defparam \Y1~0 .operation_mode = "normal";
// defparam \Y1~0 .output_mode = "comb_only";
// defparam \Y1~0 .register_cascade_mode = "off";
// defparam \Y1~0 .sum_lutc_input = "datac";
// defparam \Y1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \R1~reg0 (
// Equation(s):
// \R1~reg0_regout  = DFFEAS((\LessThan3~0_combout  & ((\R1~0_combout  & ((\count[7]~4_combout ))) # (!\R1~0_combout  & (!\LessThan4~0_combout )))) # (!\LessThan3~0_combout  & (((\count[7]~4_combout )))), GLOBAL(\clk~combout ), VCC, , \Y1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\LessThan4~0_combout ),
	.datab(\LessThan3~0_combout ),
	.datac(\count[7]~4_combout ),
	.datad(\R1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\R1~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \R1~reg0 .lut_mask = "f074";
// defparam \R1~reg0 .operation_mode = "normal";
// defparam \R1~reg0 .output_mode = "reg_only";
// defparam \R1~reg0 .register_cascade_mode = "off";
// defparam \R1~reg0 .sum_lutc_input = "datac";
// defparam \R1~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxii_lcell \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = (!\LessThan0~0_combout  & (!\count[7]~regout  & (!\count[6]~regout )))

	.clk(gnd),
	.dataa(\LessThan0~0_combout ),
	.datab(\count[7]~regout ),
	.datac(\count[6]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\LessThan0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \LessThan0~5 .lut_mask = "0101";
// defparam \LessThan0~5 .operation_mode = "normal";
// defparam \LessThan0~5 .output_mode = "comb_only";
// defparam \LessThan0~5 .register_cascade_mode = "off";
// defparam \LessThan0~5 .sum_lutc_input = "datac";
// defparam \LessThan0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \Y1~1 (
// Equation(s):
// \Y1~1_combout  = (\Y1~reg0_regout  & (\LessThan0~5_combout  & (!\count[6]~regout  & \LessThan1~0_combout )))

	.clk(gnd),
	.dataa(\Y1~reg0_regout ),
	.datab(\LessThan0~5_combout ),
	.datac(\count[6]~regout ),
	.datad(\LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Y1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Y1~1 .lut_mask = "0800";
// defparam \Y1~1 .operation_mode = "normal";
// defparam \Y1~1 .output_mode = "comb_only";
// defparam \Y1~1 .register_cascade_mode = "off";
// defparam \Y1~1 .sum_lutc_input = "datac";
// defparam \Y1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \Y1~reg0 (
// Equation(s):
// \Y1~reg0_regout  = DFFEAS((!\count[7]~regout  & ((\Y1~1_combout ) # ((!\LessThan2~0_combout  & !\LessThan0~5_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\count[7]~regout ),
	.datab(\LessThan2~0_combout ),
	.datac(\LessThan0~5_combout ),
	.datad(\Y1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\Y1~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \Y1~reg0 .lut_mask = "5501";
// defparam \Y1~reg0 .operation_mode = "normal";
// defparam \Y1~reg0 .output_mode = "reg_only";
// defparam \Y1~reg0 .register_cascade_mode = "off";
// defparam \Y1~reg0 .sum_lutc_input = "datac";
// defparam \Y1~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \G1~reg0 (
// Equation(s):
// \G1~reg0_regout  = DFFEAS((\R1~0_combout  & (\LessThan0~5_combout )) # (!\R1~0_combout  & (((\LessThan4~0_combout  & \LessThan3~0_combout )))), GLOBAL(\clk~combout ), VCC, , \Y1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~5_combout ),
	.datab(\LessThan4~0_combout ),
	.datac(\LessThan3~0_combout ),
	.datad(\R1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\G1~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \G1~reg0 .lut_mask = "aac0";
// defparam \G1~reg0 .operation_mode = "normal";
// defparam \G1~reg0 .output_mode = "reg_only";
// defparam \G1~reg0 .register_cascade_mode = "off";
// defparam \G1~reg0 .sum_lutc_input = "datac";
// defparam \G1~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \R2~reg0 (
// Equation(s):
// \R2~reg0_regout  = DFFEAS((\R1~0_combout ) # ((\LessThan3~0_combout  & (\LessThan4~0_combout ))), GLOBAL(\clk~combout ), VCC, , \Y1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\LessThan3~0_combout ),
	.datab(\R1~0_combout ),
	.datac(\LessThan4~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\R2~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \R2~reg0 .lut_mask = "ecec";
// defparam \R2~reg0 .operation_mode = "normal";
// defparam \R2~reg0 .output_mode = "reg_only";
// defparam \R2~reg0 .register_cascade_mode = "off";
// defparam \R2~reg0 .sum_lutc_input = "datac";
// defparam \R2~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \Y2~reg0 (
// Equation(s):
// \Y2~reg0_regout  = DFFEAS((!\R1~0_combout  & (((\LessThan3~0_combout  & !\LessThan4~0_combout )))), GLOBAL(\clk~combout ), VCC, , \Y1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\R1~0_combout ),
	.datab(vcc),
	.datac(\LessThan3~0_combout ),
	.datad(\LessThan4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\Y2~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \Y2~reg0 .lut_mask = "0050";
// defparam \Y2~reg0 .operation_mode = "normal";
// defparam \Y2~reg0 .output_mode = "reg_only";
// defparam \Y2~reg0 .register_cascade_mode = "off";
// defparam \Y2~reg0 .sum_lutc_input = "datac";
// defparam \Y2~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \G2~reg0 (
// Equation(s):
// \G2~reg0_regout  = DFFEAS(((!\LessThan3~0_combout  & ((!\R1~0_combout )))), GLOBAL(\clk~combout ), VCC, , \Y1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\LessThan3~0_combout ),
	.datac(vcc),
	.datad(\R1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\G2~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010));
// synopsys translate_off
// defparam \G2~reg0 .lut_mask = "0033";
// defparam \G2~reg0 .operation_mode = "normal";
// defparam \G2~reg0 .output_mode = "reg_only";
// defparam \G2~reg0 .register_cascade_mode = "off";
// defparam \G2~reg0 .sum_lutc_input = "datac";
// defparam \G2~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \R1~I (
	.datain(\R1~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(R1));
// synopsys translate_off
// defparam \R1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Y1~I (
	.datain(\Y1~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(Y1));
// synopsys translate_off
// defparam \Y1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \G1~I (
	.datain(\G1~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(G1));
// synopsys translate_off
// defparam \G1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \R2~I (
	.datain(\R2~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(R2));
// synopsys translate_off
// defparam \R2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Y2~I (
	.datain(\Y2~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(Y2));
// synopsys translate_off
// defparam \Y2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \G2~I (
	.datain(\G2~reg0_regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(G2));
// synopsys translate_off
// defparam \G2~I .operation_mode = "output";
// synopsys translate_on

endmodule
