/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [3:0] celloutsig_0_10z;
  reg [4:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [3:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  reg [7:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_1z[0] & celloutsig_0_4z[1]);
  assign celloutsig_1_0z = ~(in_data[99] & in_data[101]);
  assign celloutsig_1_2z = !(celloutsig_1_1z[3] ? celloutsig_1_1z[5] : celloutsig_1_0z);
  assign celloutsig_0_6z = !(celloutsig_0_4z[2] ? celloutsig_0_3z : celloutsig_0_4z[1]);
  assign celloutsig_0_9z = !(celloutsig_0_8z[1] ? celloutsig_0_6z : celloutsig_0_4z[0]);
  assign celloutsig_1_7z = ~(in_data[105] ^ in_data[155]);
  assign celloutsig_1_5z = { celloutsig_1_1z[4:1], celloutsig_1_0z } / { 1'h1, celloutsig_1_4z[10:7] };
  assign celloutsig_1_12z = { celloutsig_1_11z[2:0], celloutsig_1_7z } / { 1'h1, celloutsig_1_5z[3:1] };
  assign celloutsig_0_8z = { in_data[23:22], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z } / { 1'h1, celloutsig_0_2z[3:0] };
  assign celloutsig_0_2z = { celloutsig_0_1z[2:1], celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, celloutsig_0_1z[1], celloutsig_0_0z, celloutsig_0_1z[2:1], in_data[0] };
  assign celloutsig_1_8z = { in_data[170:163], celloutsig_1_0z } <= in_data[122:114];
  assign celloutsig_0_7z = { celloutsig_0_2z[5:4], celloutsig_0_1z } <= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_28z = { celloutsig_0_25z, celloutsig_0_3z } <= { celloutsig_0_12z[1], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_23z };
  assign celloutsig_1_18z = { celloutsig_1_11z[3:2], celloutsig_1_10z, celloutsig_1_14z } < { celloutsig_1_1z[3], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_13z };
  assign celloutsig_0_3z = celloutsig_0_2z != { in_data[34:32], celloutsig_0_1z };
  assign celloutsig_1_14z = | { celloutsig_1_13z, celloutsig_1_12z[3:1], celloutsig_1_6z };
  assign celloutsig_0_19z = { celloutsig_0_3z, celloutsig_0_12z } >> { celloutsig_0_2z[4:0], celloutsig_0_9z };
  assign celloutsig_0_25z = { celloutsig_0_11z[4:2], celloutsig_0_13z, celloutsig_0_7z } >> { celloutsig_0_14z[8:4], celloutsig_0_10z };
  assign celloutsig_0_4z = { in_data[35:33], celloutsig_0_3z } << { celloutsig_0_1z[0], celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[147:143], celloutsig_1_0z } - { in_data[176:173], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_3z[5], celloutsig_1_3z[11:1], celloutsig_1_3z[1], celloutsig_1_2z } - { in_data[156:146], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_12z = { in_data[29:27], celloutsig_0_7z, celloutsig_0_0z } - { celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_8z[1], celloutsig_0_4z } - { celloutsig_0_8z[4:3], celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_11z[2:0], celloutsig_0_9z, celloutsig_0_13z } - { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[33:31] - in_data[27:25];
  assign celloutsig_0_22z = in_data[64:57] ~^ { celloutsig_0_8z[4:3], celloutsig_0_19z };
  assign celloutsig_1_13z = ~((celloutsig_1_6z & celloutsig_1_1z[3]) | celloutsig_1_6z);
  assign celloutsig_0_27z = ~((celloutsig_0_19z[5] & celloutsig_0_5z) | celloutsig_0_22z[1]);
  always_latch
    if (!clkin_data[96]) celloutsig_1_11z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_11z = { celloutsig_1_3z[10:8], celloutsig_1_8z };
  always_latch
    if (clkin_data[96]) celloutsig_1_19z = 8'h00;
    else if (clkin_data[0]) celloutsig_1_19z = { celloutsig_1_3z[7:1], celloutsig_1_3z[1] };
  always_latch
    if (!clkin_data[64]) celloutsig_0_10z = 4'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_10z = in_data[83:80];
  always_latch
    if (clkin_data[64]) celloutsig_0_11z = 5'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_11z = { in_data[34:33], celloutsig_0_1z };
  assign celloutsig_0_0z = ~((in_data[30] & in_data[65]) | (in_data[81] & in_data[26]));
  assign celloutsig_1_6z = ~((celloutsig_1_1z[1] & celloutsig_1_3z[5]) | (in_data[176] & celloutsig_1_5z[3]));
  assign celloutsig_1_10z = ~((celloutsig_1_4z[0] & celloutsig_1_8z) | (celloutsig_1_3z[5] & in_data[186]));
  assign celloutsig_0_23z = ~((celloutsig_0_19z[4] & celloutsig_0_13z[2]) | (celloutsig_0_13z[2] & celloutsig_0_11z[1]));
  assign { celloutsig_1_3z[1], celloutsig_1_3z[11:2] } = ~ { celloutsig_1_2z, in_data[165:156] };
  assign celloutsig_1_3z[0] = celloutsig_1_3z[1];
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
