C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  G:\EDA\W_zh5\synthesis   -part A3P060  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile G:\EDA\W_zh5\synthesis\synlog\report\Zhq_fpga_mapper.xml  -top_level_module  Zhq  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  G:\EDA\W_zh5\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  G:\EDA\W_zh5\synthesis\Zhq.edn   -freq 100.000   G:\EDA\W_zh5\synthesis\synwork\Zhq_prem.srd  -sap  G:\EDA\W_zh5\synthesis\Zhq.sap  -otap  G:\EDA\W_zh5\synthesis\Zhq.tap  -omap  G:\EDA\W_zh5\synthesis\Zhq.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  G:\EDA\W_zh5\synthesis\Zhq.sap  -ologparam  G:\EDA\W_zh5\synthesis\syntmp\Zhq.plg  -osyn  G:\EDA\W_zh5\synthesis\Zhq.srm  -prjdir  G:\EDA\W_zh5\synthesis\  -prjname  Zhq_syn  -log  G:\EDA\W_zh5\synthesis\synlog\Zhq_fpga_mapper.srr 
relcom:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P060 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\Zhq_fpga_mapper.xml -top_level_module Zhq -licensetype synplifypro_actel -flow mapping -mp 1 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\Zhq.edn -freq 100.000 ..\synwork\Zhq_prem.srd -sap ..\Zhq.sap -otap ..\Zhq.tap -omap ..\Zhq.map -devicelib C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\Zhq.sap -ologparam Zhq.plg -osyn ..\Zhq.srm -prjdir ..\ -prjname Zhq_syn -log ..\synlog\Zhq_fpga_mapper.srr
rc:0 success:1 runtime:7
file:..\scratchproject.prs|io:o|time:1608960328|size:1697|exec:0|csum:
file:..\Zhq.edn|io:o|time:1608960405|size:75087|exec:0|csum:
file:..\synwork\Zhq_prem.srd|io:i|time:1608960398|size:2787|exec:0|csum:BD8361EBB8C0EF5461F70A3A7256DE64
file:..\Zhq.sap|io:o|time:1608960398|size:113|exec:0|csum:
file:..\Zhq.tap|io:o|time:0|size:0|exec:0|csum:
file:..\Zhq.map|io:o|time:1608960405|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\Zhq.sap|io:o|time:1608960398|size:113|exec:0|csum:
file:Zhq.plg|io:o|time:1608960405|size:123|exec:0|csum:
file:..\Zhq.srm|io:o|time:1608960405|size:64667|exec:0|csum:
file:..\synlog\Zhq_fpga_mapper.srr|io:o|time:1608960405|size:10739|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
