// Seed: 1682972189
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  assign id_1 = 1;
  logic id_3;
  always @(posedge id_0) id_1 <= id_3;
  wire id_4;
  wire id_5;
  buf primCall (id_1, id_3);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
module module_2 (
    input wor  id_0,
    input tri0 id_1
    , id_3
);
  wire id_4;
  tri  id_5 = 1'h0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  initial $display(1);
endmodule
