// Seed: 1534247080
macromodule module_0 (
    id_1
);
  input wire id_1;
  logic [-1 : 1] id_2;
  assign id_2 = id_1;
  id_3 :
  assert property (@(posedge -1 or 1) 1)
  else;
  logic id_4;
endmodule
module module_1 #(
    parameter id_1  = 32'd2,
    parameter id_16 = 32'd89,
    parameter id_8  = 32'd5
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire _id_8;
  output tri id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 (id_3);
  input wire id_3;
  output wire id_2;
  inout wire _id_1;
  wire [1 : !  id_8] id_11;
  assign id_7 = id_11#(1, 1, 1 & "", -1, 1);
  assign id_7 = 1;
  wire  id_12;
  wire  id_13;
  wire  id_14;
  logic id_15;
  logic _id_16;
  assign id_2 = -1;
  wire id_17;
  wire [id_1 : 1 'h0] id_18;
  logic id_19;
  wire [1 : id_16] id_20;
endmodule
