# UART Half Duplex Serial Port Module Design
This repository contains an Front-End VLSI Projects (ASIC)
