INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AMD/vivado-am2940-dma-generator/rtl/done_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AMD/vivado-am2940-dma-generator/sim/done_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module done_gen_tb
