FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
%"PMTDIVIDERCIRCUIT"
"1","(-100,2200)","0","pmtdivider_lib","I1";
;
BLOCK"TRUE"
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee"
CDS_LIB"pmtdivider_lib";
%"PMTDIVIDERCIRCUIT"
"1","(-50,1850)","0","pmtdivider_lib","I2";
;
CDS_LIB"pmtdivider_lib"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE";
%"PMTDIVIDERCIRCUIT"
"1","(750,2200)","0","pmtdivider_lib","I3";
;
CDS_LIB"pmtdivider_lib"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE";
%"PMTDIVIDERCIRCUIT"
"1","(750,1850)","0","pmtdivider_lib","I4";
;
CDS_LIB"pmtdivider_lib"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE";
%"PMTDIVIDERCIRCUIT"
"1","(1650,2200)","0","pmtdivider_lib","I5";
;
CDS_LIB"pmtdivider_lib"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE";
%"PMTDIVIDERCIRCUIT"
"1","(1650,1800)","0","pmtdivider_lib","I6";
;
CDS_LIB"pmtdivider_lib"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE";
%"PMTDIVIDERCIRCUIT"
"1","(-100,1450)","0","pmtdivider_lib","I7";
;
CDS_LIB"pmtdivider_lib"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE";
%"PMTDIVIDERCIRCUIT"
"1","(650,1450)","0","pmtdivider_lib","I8";
;
CDS_LIB"pmtdivider_lib"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE";
%"PMTDIVIDERCIRCUIT"
"1","(1650,1450)","0","pmtdivider_lib","I9";
;
CDS_LIB"pmtdivider_lib"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE";
END.
