Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed May 28 21:29:39 2025
| Host         : cccad4.doc.ic.ac.uk running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
| Design       : calculate_value
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by default  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_table_V_U/calculate_value_abkb_rom_U/q0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by default  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             default
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (default rise@10.000ns - default rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.773ns (39.278%)  route 1.195ns (60.722%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ap_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.584     2.456    ap_clk_IBUF_BUFG
                         FDRE                                         r  ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=4, unplaced)         0.690     3.624    add_table_V_U/calculate_value_abkb_rom_U/ap_enable_reg_pp0_iter0_reg
                         LUT4 (Prop_lut4_I0_O)        0.295     3.919 r  add_table_V_U/calculate_value_abkb_rom_U/q0[2]_i_1/O
                         net (fo=6, unplaced)         0.505     4.424    add_table_V_U/calculate_value_abkb_rom_U/add_table_V_ce0
                         FDRE                                         r  add_table_V_U/calculate_value_abkb_rom_U/q0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock default rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    ap_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.439    12.128    add_table_V_U/calculate_value_abkb_rom_U/ap_clk_IBUF_BUFG
                         FDRE                                         r  add_table_V_U/calculate_value_abkb_rom_U/q0_reg[0]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.074    add_table_V_U/calculate_value_abkb_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -4.424    
  -------------------------------------------------------------------
                         slack                                  7.650    




