# Tomasulo Algorithm Simulator (C++)

## ğŸ“ å°ˆæ¡ˆç°¡ä»‹ (Introduction)

This project is a C++ simulator for the **Tomasulo Algorithm**. It
demonstrates how **Dynamic Scheduling** and **Out-of-Order Execution**
work in computer architecture.\
é€™æ˜¯ä¸€å€‹ä½¿ç”¨ C++ å¯¦ä½œçš„ **Tomasulo
æ¼”ç®—æ³•æ¨¡æ“¬å™¨**ã€‚é€™å€‹å°ˆæ¡ˆä¸»è¦ç”¨ä¾†æ¨¡æ“¬è¨ˆç®—æ©Ÿçµæ§‹ä¸­çš„ **å‹•æ…‹æ’ç¨‹ (Dynamic
Scheduling)** èˆ‡ **äº‚åºåŸ·è¡Œ (Out-of-Order Execution)** æ©Ÿåˆ¶ã€‚

The simulator processes assembly instructions and visualizes the state
of **Reservation Stations (RS)**, **Register File (RF)**, and **RAT** at
each cycle.\
æ¨¡æ“¬å™¨æœƒè®€å–çµ„èªæŒ‡ä»¤ï¼Œä¸¦å°‡æ¯å€‹ Cycle çš„ **ä¿ç•™ç«™ (RS)**ã€**æš«å­˜å™¨ (RF)**
èˆ‡ **RAT** çš„ç‹€æ…‹å°å‡ºä¾†ï¼Œæ–¹ä¾¿è§€å¯Ÿè³‡æ–™æµå‘ã€‚

------------------------------------------------------------------------

## ğŸš€ åŠŸèƒ½èˆ‡ç‰¹è‰² (Features)

-   **Out-of-Order Execution:** Instructions are executed out-of-order
    to minimize stalls.
    -   **äº‚åºåŸ·è¡Œ**ï¼šæŒ‡ä»¤ä¾åºç™¼å‡º (Issue)ï¼Œä½†å¯äº‚åºåŸ·è¡Œä»¥æ¸›å°‘ç­‰å¾…æ™‚é–“ã€‚
-   **Hardware Simulation:**
    -   **ADD/SUB Unit:** 3 Reservation Stations (RS1 - RS3).
    -   **MUL/DIV Unit:** 2 Reservation Stations (RS4 - RS5).
-   **Instruction Latency (æŒ‡ä»¤å»¶é²è¨­å®š):**
    -   `ADD`, `SUB`, `ADDI`: **2 cycles**
    -   `MUL`: **10 cycles**
    -   `DIV`: **40 cycles**
-   **Visualization:** Prints the detailed status of every component
    cycle-by-cycle.
    -   **ç‹€æ…‹è¦–è¦ºåŒ–**ï¼šè©³ç´°åˆ—å°å‡ºæ¯å€‹ Cycle çš„ç¡¬é«”ç‹€æ…‹è®ŠåŒ–ã€‚

------------------------------------------------------------------------

## ğŸ›  ç³»çµ±æ¶æ§‹ (System Architecture)

The simulation follows these three stages (æ¨¡æ“¬å™¨ä¸»è¦åŒ…å«ä¸‰å€‹éšæ®µ):

1.  **Issue (ç™¼æŒ‡ä»¤):**
    -   Fetch instruction and allocate a Reservation Station (RS).\
    -   Update **RAT** to handle data dependency (Register Renaming).\
    -   å–å¾—æŒ‡ä»¤ä¸¦åˆ†é… RSï¼ŒåŒæ™‚æ›´æ–° RAT è¡¨æ ¼ä»¥è™•ç†è³‡æ–™ç›¸ä¾æ€§ (è§£æ±º WAW
        hazard)ã€‚
2.  **Dispatch / Execute (åŸ·è¡Œ):**
    -   Monitor operands. When all operands are ready (resolved by CDB),
        execution starts.\
    -   ç›£æ§é‹ç®—å…ƒ (Operands)ã€‚ç•¶æ‰€æœ‰è³‡æ–™æº–å‚™å°±ç·’ (é€é CDB
        å»£æ’­å–å¾—)ï¼Œå³é–‹å§‹åŸ·è¡Œé‹ç®—ã€‚
3.  **Write Back (å¯«å›):**
    -   Broadcast result on **Common Data Bus (CDB)**.\
    -   Update waiting RS and Register File.\
    -   é‹ç®—å®Œæˆå¾Œï¼Œå°‡çµæœå»£æ’­åˆ° CDBï¼Œæ›´æ–°æ­£åœ¨ç­‰å¾…é€™å€‹çµæœçš„ RS
        ä»¥åŠæš«å­˜å™¨æ•¸å€¼ã€‚

------------------------------------------------------------------------

## ğŸ“‚ æª”æ¡ˆçµæ§‹ (File Structure)

-   `TomasuloSimu.cpp`: Main source code. (æ ¸å¿ƒç¨‹å¼ç¢¼)
-   `input.txt`: Assembly input file. (è¼¸å…¥çš„çµ„èªæ¸¬è©¦æª”)
-   `output.txt`: Execution log. (åŸ·è¡Œçµæœç´€éŒ„)
-   `Project_Report.pdf`: Detailed documentation and logic explanation.
    (è©³ç´°çš„ä¸­æ–‡çµæ¡ˆå ±å‘Šèˆ‡é‚è¼¯èªªæ˜)

------------------------------------------------------------------------

## ğŸ’» å¦‚ä½•åŸ·è¡Œ (How to Run)

### 1. Compile (ç·¨è­¯)

``` bash
g++ TomasuloSimu.cpp -o tomasulo
```

### 2. Prepare Input (æº–å‚™è¼¸å…¥æª”)

Ensure `input.txt` is in the same directory. Format:\
è«‹ç¢ºä¿ç›®éŒ„ä¸‹æœ‰ `input.txt`ï¼Œæ ¼å¼å¦‚ä¸‹ï¼š

    ADDI F1, F2, 1
    SUB  F1, F3, F4
    DIV  F1, F2, F3
    MUL  F2, F3, F4

### 3. Run (åŸ·è¡Œ)

``` bash
./tomasulo
```

------------------------------------------------------------------------

## ğŸ“Š è¼¸å‡ºç¯„ä¾‹ (Output Example)

The simulator will print the state of every component:\
æ¨¡æ“¬å™¨æœƒå°å‡ºæ¯å€‹ Cycle çš„å„å…ƒä»¶ç‹€æ…‹ï¼š

    Cycle: 5
        _ RF __
    F1 |   -1  |
    ...

       _ RAT __
    F1 |RS1 |
    F2 |RS4 |
    ...

        _ RS _________________
    RS1 |    - |    4 |  RS3 |
    ...
