#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Jun 22 23:18:20 2016
# Process ID: 80304
# Log file: C:/Users/katori/Desktop/pulse_sequencer/VHDL_files/Pulser_w_2016_06_10/photon/planAhead_run_3/planAhead.log
# Journal file: C:/Users/katori/Desktop/pulse_sequencer/VHDL_files/Pulser_w_2016_06_10/photon/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/katori/Desktop/pulse_sequencer/VHDL_files/Pulser_w_2016_06_10/photon/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P20 [get_ports hi_muxsel]
endgroup
startgroup
set_property package_pin L15 [get_ports {dds_logic_address[2]}]
endgroup
startgroup
set_property package_pin P20 [get_ports hi_muxsel]
endgroup
set_property package_pin "" [get_ports [list  hi_muxsel]]
startgroup
set_property package_pin P21 [get_ports dds_logic_fifo_rd_clk]
endgroup
create_port dds_logic_rd_done -direction in
startgroup
set_property package_pin P21 [get_ports dds_logic_fifo_rd_clk]
endgroup
create_port dds_logic_fifo_rd_done -direction in
