From from From
: : :
Steffi steffi Steffi
. . .
Beckhaus beckhaus Beckhaus
@ @ @
newcastle newcastl newcastle
. . .
ac ac ac
. . .
uk uk uk
( ( (
S s S
. . .
Beckhaus beckhaus Beckhaus
) ) )
Subject subject Subject
: : :
Re re Re
: : :
WP wp WP
- - -
PCF pcf PCF
, , ,
Linux linux Linux
, , ,
RISC risc RISC
? ? ?
Nntp nntp Nntp
- - -
Posting post Posting
- - -
Host host Host
: : :
turing ture turing
Organization organ Organization
: : :
Computing comput Computing
Laboratory laboratori Laboratory
, , ,
U u U
of of of
Newcastle newcastl Newcastle
upon upon upon
Tyne tyne Tyne
, , ,
UK uk UK
NE ne NE
1 1 1
7 7 7
RU ru RU
. . .
Lines line Lines
: : :
47 47 47
In in In
article articl article
< < <
1 1 1
qu qu qu
8 8 8
ud ud ud
$ $ $
2 2 2
hd hd hd
@ @ @
sunb sunb sunb
. . .
ocs oc ocs
. . .
mq mq mq
. . .
edu edu edu
. . .
au au au
> > >
, , ,
eugene eugen eugene
@ @ @
mpce mpce mpce
. . .
mq mq mq
. . .
edu edu edu
. . .
au au au
writes write write
: : :
> > >
In in In
article articl article
< < <
C c C
5 5 5
o o o
1 1 1
yq yq yq
. . .
M m M
34 34 34
@ @ @
csie csie csie
. . .
nctu nctu nctu
. . .
edu edu edu
. . .
tw tw tw
> > >
ghhwang ghhwang ghhwang
@ @ @
csie csie csie
. . .
nctu nctu nctu
. . .
edu edu edu
. . .
tw tw tw
( ( (
ghhwang ghhwang ghhwang
) ) )
writes write write
: : :
> > >
> > >
> > >
> > >
Dear dear Dear
friend friend friend
, , ,
> > >
> > >
The the The
RISC risc RISC
means mean mean
" " "
reduced reduc reduced
instruction instruct instruction
set set set
computer comput computer
" " "
. . .
The the The
RISC risc RISC
usually usual usually
has has have
> > >
> > >
small small small
instruction instruct instruction
set set set
so so so
as as a
to to to
reduce reduc reduce
the the the
circuit circuit circuit
complex complex complex
and and and
can can can
increase increas increase
> > >
> > >
the the the
clock clock clock
rate rate rate
to to to
have have have
a a a
high high high
performance perform performance
. . .
You you You
can can can
read read read
some some some
books book book
about about about
> > >
> > >
computer comput computer
architecture architectur architecture
for for for
more more more
information inform information
about about about
RISC risc RISC
. . .
> > >
> > >
hmm hmm hmm
. . .
. . .
. . .
not not not
that that that
I i I
am am be
an an an
authority author authority
on on on
RISC risc RISC
; ; ;
- - -
) ) )
but but but
I i I
clearly clear clearly
remember rememb remember
> > >
reading read reading
that that that
the the the
instruction instruct instruction
set set set
on on on
RISC risc RISC
CPUs cpus CPUs
is is be
rather rather rather
large larg large
. . .
> > >
The the The
difference differ difference
is is be
in in in
addressing address address
modes mode mode
- - -
RISC risc RISC
instruction instruct instruction
sets set set
are are be
not not not
> > >
as as a
orthogonal orthogon orthogonal
is is be
CISC cisc CISC
. . .
> > >
I i I
hope hope hope
this this this
will will will
clear clear clear
it it it
up up up
: : :
( ( (
Taken taken Taken
from from from
one one one
of of of
my my my
lecture lectur lecture
notes note note
) ) )
" " "
. . .
. . .
. . .
The the The
alternative altern alternative
approach approach approach
( ( (
to to to
CISC cisc CISC
) ) )
, , ,
which which which
has has have
been been be
adopted adopt adopt
by by by
many mani many
in in in
recent recent recent
years year year
, , ,
has has have
come come come
to to to
be be be
known known know
as as a
" " "
RISC risc RISC
" " "
: : :
the the the
Reduced reduc Reduced
Instruction instruct Instruction
Set set Set
Computer comput Computer
. . .
This this This
can can can
be be be
characterised characteris characterise
simply simpli simply
as as a
" " "
Simpler simpler Simpler
is is be
Faster faster Faster
" " "
; ; ;
by by by
simplifying simplifi simplify
the the the
design design design
( ( (
e e e
. . .
g g g
. . .
by by by
reducing reduc reduce
the the the
variety varieti variety
of of of
instructions instruct instruction
& & &
addressing address address
modes mode mode
) ) )
, , ,
the the the
hardware hardwar hardware
can can can
be be be
designed design design
to to to
run run run
faster faster faster
. . .
Even even Even
at at at
the the the
cost cost cost
of of of
needing need need
more more more
instructions instruct instruction
, , ,
the the the
same same same
task task task
can can can
be be be
done done do
more more more
quickly quick quickly
by by by
the the the
simpler simpler simpler
, , ,
faster faster fast
design design design
. . .
A a A
typical typic typical
RISC risc RISC
processor processor processor
will will will
: : :
o o o
provide provid provide
a a a
large larg large
number number number
of of of
registers regist register
( ( (
e e e
. . .
g g g
. . .
32 32 32
) ) )
; ; ;
o o o
perform perform perform
all all all
data data data
operations oper operation
on on on
registers regist register
; ; ;
o o o
provide provid provide
few few few
addressing address address
modes mode mode
( ( (
e e e
. . .
g g g
. . .
immediate immedi immediate
or or or
' ' '
register regist register
+ + +
offset offset offset
' ' '
) ) )
; ; ;
o o o
only onli only
allow allow allow
load load load
& & &
store store store
operations oper operation
to to to
access access access
memory memori memory
; ; ;
o o o
only onli only
use use use
a a a
few few few
instruction instruct instruction
formats format format
; ; ;
o o o
only onli only
support support support
a a a
few few few
data data data
types type type
( ( (
e e e
. . .
g g g
. . .
integer integ integer
, , ,
unsigned unsign unsigned
, , ,
floating float float
) ) )
. . .
Steffi steffi Steffi
Beckhaus beckhaus Beckhaus
JANET janet JANET
: : :
Steffi steffi Steffi
. . .
Beckhaus beckhaus Beckhaus
@ @ @
uk uk uk
. . .
ac ac ac
. . .
newcastle newcastl newcastle
If if If
the the the
odds odd odds
are are be
a a a
million million million
to to to
one one one
against against against
something someth something
occurring occur occurring
, , ,
chances chanc chance
are are be
50 50 50
- - -
50 50 50
it it it
will will will
. . .
