{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1581589821106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1581589821107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 02:30:20 2020 " "Processing started: Thu Feb 13 02:30:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1581589821107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1581589821107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1581589821108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1581589822560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/home/desktop/ubc/3rd year/winter2/cpen311/lab2/lab2_tests/speed_control.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/home/desktop/ubc/3rd year/winter2/cpen311/lab2/lab2_tests/speed_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_control " "Found entity 1: speed_control" {  } { { "../lab2_tests/speed_control.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/lab2_tests/speed_control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589836491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589836491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/home/cpen311/lab2/template_de1soc/led_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/home/cpen311/lab2/template_de1soc/led_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_controller " "Found entity 1: led_controller" {  } { { "../../../../../../../CPEN311/LAB2/template_de1soc/led_controller.v" "" { Text "//Mac/Home/CPEN311/LAB2/template_de1soc/led_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589836504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589836504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read READ fsm2.v(8) " "Verilog HDL Declaration information at fsm2.v(8): object \"read\" differs only in case from object \"READ\" in the same scope" {  } { { "../lab2_tests/fsm2.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/lab2_tests/fsm2.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1581589836517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/home/desktop/ubc/3rd year/winter2/cpen311/lab2/lab2_tests/fsm2.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/home/desktop/ubc/3rd year/winter2/cpen311/lab2/lab2_tests/fsm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm2 " "Found entity 1: fsm2" {  } { { "../lab2_tests/fsm2.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/lab2_tests/fsm2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589836520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589836520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/home/desktop/ubc/3rd year/winter2/cpen311/lab2/lab2_tests/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/home/desktop/ubc/3rd year/winter2/cpen311/lab2/lab2_tests/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../lab2_tests/fsm.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/lab2_tests/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589836534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589836534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/home/desktop/ubc/3rd year/winter2/cpen311/lab2/lab2_tests/clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/home/desktop/ubc/3rd year/winter2/cpen311/lab2/lab2_tests/clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "../lab2_tests/clk_divider.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/lab2_tests/clk_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589836546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589836546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scope_capture.qxp 1 1 " "Found 1 design units, including 1 entities, in source file scope_capture.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.qxp" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/scope_capture.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589836872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589836872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.qxp 1 1 " "Found 1 design units, including 1 entities, in source file flash.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 flash " "Found entity 1: flash" {  } { { "flash.qxp" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/flash.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589837192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589837192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589837551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589837551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589838588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589838588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589839606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589839606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589840449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589840449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589841247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589841247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589842383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589842383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589842848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589842848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset " "Found entity 1: async_trap_and_reset" {  } { { "async_trap_and_reset.qxp" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/async_trap_and_reset.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589843831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589843831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ipod_solution.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_ipod_solution.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ipod_solution " "Found entity 1: simple_ipod_solution" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589843859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589843859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_ipod_solution " "Elaborating entity \"simple_ipod_solution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1581589844766 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Sample_Clk_Signal simple_ipod_solution.v(219) " "Verilog HDL warning at simple_ipod_solution.v(219): object Sample_Clk_Signal used but never assigned" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 219 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1581589844771 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.v(536) " "Verilog HDL assignment warning at simple_ipod_solution.v(536): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581589844775 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.v(594) " "Verilog HDL assignment warning at simple_ipod_solution.v(594): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581589844776 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(609) " "Verilog HDL assignment warning at simple_ipod_solution.v(609): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581589844776 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(610) " "Verilog HDL assignment warning at simple_ipod_solution.v(610): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581589844777 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(611) " "Verilog HDL assignment warning at simple_ipod_solution.v(611): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581589844777 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(612) " "Verilog HDL assignment warning at simple_ipod_solution.v(612): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581589844777 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(613) " "Verilog HDL assignment warning at simple_ipod_solution.v(613): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581589844777 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(614) " "Verilog HDL assignment warning at simple_ipod_solution.v(614): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581589844786 "|simple_ipod_solution"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Sample_Clk_Signal 0 simple_ipod_solution.v(219) " "Net \"Sample_Clk_Signal\" at simple_ipod_solution.v(219) has no driver or initial value, using a default initial value '0'" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 219 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1581589844789 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] simple_ipod_solution.v(68) " "Output port \"LEDR\[9..8\]\" at simple_ipod_solution.v(68) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581589844789 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR simple_ipod_solution.v(108) " "Output port \"DRAM_ADDR\" at simple_ipod_solution.v(108) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581589844789 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA simple_ipod_solution.v(109) " "Output port \"DRAM_BA\" at simple_ipod_solution.v(109) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581589844790 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N simple_ipod_solution.v(110) " "Output port \"DRAM_CAS_N\" at simple_ipod_solution.v(110) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581589844790 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE simple_ipod_solution.v(111) " "Output port \"DRAM_CKE\" at simple_ipod_solution.v(111) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581589844790 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK simple_ipod_solution.v(112) " "Output port \"DRAM_CLK\" at simple_ipod_solution.v(112) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581589844790 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N simple_ipod_solution.v(113) " "Output port \"DRAM_CS_N\" at simple_ipod_solution.v(113) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581589844790 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM simple_ipod_solution.v(115) " "Output port \"DRAM_LDQM\" at simple_ipod_solution.v(115) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581589844790 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM simple_ipod_solution.v(116) " "Output port \"DRAM_UDQM\" at simple_ipod_solution.v(116) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581589844791 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N simple_ipod_solution.v(117) " "Output port \"DRAM_RAS_N\" at simple_ipod_solution.v(117) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581589844791 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N simple_ipod_solution.v(118) " "Output port \"DRAM_WE_N\" at simple_ipod_solution.v(118) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581589844791 "|simple_ipod_solution"}
{ "Warning" "WSGN_SEARCH_FILE" "generate_arbitrary_divided_clk32.v 1 1 " "Using design file generate_arbitrary_divided_clk32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "generate_arbitrary_divided_clk32.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/generate_arbitrary_divided_clk32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589844952 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1581589844952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_Arbitrary_Divided_Clk32 Generate_Arbitrary_Divided_Clk32:Gen_22KHz_clk " "Elaborating entity \"Generate_Arbitrary_Divided_Clk32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Gen_22KHz_clk\"" {  } { { "simple_ipod_solution.v" "Gen_22KHz_clk" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589844954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk_div32 Generate_Arbitrary_Divided_Clk32:Gen_22KHz_clk\|var_clk_div32:Div_Clk " "Elaborating entity \"var_clk_div32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Gen_22KHz_clk\|var_clk_div32:Div_Clk\"" {  } { { "generate_arbitrary_divided_clk32.v" "Div_Clk" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/generate_arbitrary_divided_clk32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589844980 ""}
{ "Warning" "WSGN_SEARCH_FILE" "doublesync.v 1 1 " "Using design file doublesync.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "doublesync.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/doublesync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589845277 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1581589845277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync doublesync:clk22kHz " "Elaborating entity \"doublesync\" for hierarchy \"doublesync:clk22kHz\"" {  } { { "simple_ipod_solution.v" "clk22kHz" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589845280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_controller led_controller:LEDSSSSS " "Elaborating entity \"led_controller\" for hierarchy \"led_controller:LEDSSSSS\"" {  } { { "simple_ipod_solution.v" "LEDSSSSS" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589845310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FSMMM " "Elaborating entity \"fsm\" for hierarchy \"fsm:FSMMM\"" {  } { { "simple_ipod_solution.v" "FSMMM" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589845347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm2 fsm2:FSMM2 " "Elaborating entity \"fsm2\" for hierarchy \"fsm2:FSMM2\"" {  } { { "simple_ipod_solution.v" "FSMM2" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589845394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_control speed_control:SPEEEEEDDDD " "Elaborating entity \"speed_control\" for hierarchy \"speed_control:SPEEEEEDDDD\"" {  } { { "simple_ipod_solution.v" "SPEEEEEDDDD" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589845429 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 speed_control.v(7) " "Verilog HDL assignment warning at speed_control.v(7): truncated value with size 32 to match size of target (8)" {  } { { "../lab2_tests/speed_control.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/lab2_tests/speed_control.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581589845430 "|simple_ipod_solution|speed_control:SPEEEEEDDDD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key speed_control.v(10) " "Verilog HDL Always Construct warning at speed_control.v(10): variable \"key\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../lab2_tests/speed_control.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/lab2_tests/speed_control.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1581589845430 "|simple_ipod_solution|speed_control:SPEEEEEDDDD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "speed speed_control.v(11) " "Verilog HDL Always Construct warning at speed_control.v(11): variable \"speed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../lab2_tests/speed_control.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/lab2_tests/speed_control.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1581589845430 "|simple_ipod_solution|speed_control:SPEEEEEDDDD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 speed_control.v(11) " "Verilog HDL assignment warning at speed_control.v(11): truncated value with size 32 to match size of target (1)" {  } { { "../lab2_tests/speed_control.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/lab2_tests/speed_control.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581589845431 "|simple_ipod_solution|speed_control:SPEEEEEDDDD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "speed speed_control.v(12) " "Verilog HDL Always Construct warning at speed_control.v(12): variable \"speed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../lab2_tests/speed_control.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/lab2_tests/speed_control.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1581589845431 "|simple_ipod_solution|speed_control:SPEEEEEDDDD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 speed_control.v(12) " "Verilog HDL assignment warning at speed_control.v(12): truncated value with size 32 to match size of target (1)" {  } { { "../lab2_tests/speed_control.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/lab2_tests/speed_control.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581589845431 "|simple_ipod_solution|speed_control:SPEEEEEDDDD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset_speed speed_control.v(13) " "Verilog HDL Always Construct warning at speed_control.v(13): variable \"reset_speed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../lab2_tests/speed_control.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/lab2_tests/speed_control.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1581589845431 "|simple_ipod_solution|speed_control:SPEEEEEDDDD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 speed_control.v(13) " "Verilog HDL assignment warning at speed_control.v(13): truncated value with size 8 to match size of target (1)" {  } { { "../lab2_tests/speed_control.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/lab2_tests/speed_control.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581589845431 "|simple_ipod_solution|speed_control:SPEEEEEDDDD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset_speed speed_control.v(14) " "Verilog HDL Always Construct warning at speed_control.v(14): variable \"reset_speed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../lab2_tests/speed_control.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/lab2_tests/speed_control.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1581589845431 "|simple_ipod_solution|speed_control:SPEEEEEDDDD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 speed_control.v(14) " "Verilog HDL assignment warning at speed_control.v(14): truncated value with size 8 to match size of target (1)" {  } { { "../lab2_tests/speed_control.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/lab2_tests/speed_control.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581589845457 "|simple_ipod_solution|speed_control:SPEEEEEDDDD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "speed speed_control.v(9) " "Verilog HDL Always Construct warning at speed_control.v(9): inferring latch(es) for variable \"speed\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab2_tests/speed_control.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/lab2_tests/speed_control.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1581589845457 "|simple_ipod_solution|speed_control:SPEEEEEDDDD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed speed_control.v(9) " "Inferred latch for \"speed\" at speed_control.v(9)" {  } { { "../lab2_tests/speed_control.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/lab2_tests/speed_control.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581589845457 "|simple_ipod_solution|speed_control:SPEEEEEDDDD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash flash:flash_inst " "Elaborating entity \"flash\" for hierarchy \"flash:flash_inst\"" {  } { { "simple_ipod_solution.v" "flash_inst" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589845483 ""}
{ "Warning" "WSGN_SEARCH_FILE" "kbd_ctrl.v 1 1 " "Using design file kbd_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Kbd_ctrl " "Found entity 1: Kbd_ctrl" {  } { { "kbd_ctrl.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/kbd_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589845683 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1581589845683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kbd_ctrl Kbd_ctrl:Kbd_Controller " "Elaborating entity \"Kbd_ctrl\" for hierarchy \"Kbd_ctrl:Kbd_Controller\"" {  } { { "simple_ipod_solution.v" "Kbd_Controller" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589845685 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "old_kbd_data kbd_ctrl.v(31) " "Output port \"old_kbd_data\" at kbd_ctrl.v(31) has no driver" {  } { { "kbd_ctrl.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/kbd_ctrl.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581589845687 "|simple_ipod_solution|Kbd_ctrl:Kbd_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "very_old_kbd_data kbd_ctrl.v(32) " "Output port \"very_old_kbd_data\" at kbd_ctrl.v(32) has no driver" {  } { { "kbd_ctrl.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/kbd_ctrl.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581589845687 "|simple_ipod_solution|Kbd_ctrl:Kbd_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset Kbd_ctrl:Kbd_Controller\|async_trap_and_reset:ensure_data_ready_hold " "Elaborating entity \"async_trap_and_reset\" for hierarchy \"Kbd_ctrl:Kbd_Controller\|async_trap_and_reset:ensure_data_ready_hold\"" {  } { { "kbd_ctrl.v" "ensure_data_ready_hold" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/kbd_ctrl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589845714 ""}
{ "Warning" "WSGN_SEARCH_FILE" "key2ascii.v 1 1 " "Using design file key2ascii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 key2ascii " "Found entity 1: key2ascii" {  } { { "key2ascii.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/key2ascii.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589845971 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1581589845971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2ascii key2ascii:kbd2ascii " "Elaborating entity \"key2ascii\" for hierarchy \"key2ascii:kbd2ascii\"" {  } { { "simple_ipod_solution.v" "kbd2ascii" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589845973 ""}
{ "Warning" "WSGN_SEARCH_FILE" "write_kbd_to_scope_lcd.v 1 1 " "Using design file write_kbd_to_scope_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Kbd_To_Scope_LCD " "Found entity 1: Write_Kbd_To_Scope_LCD" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/write_kbd_to_scope_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589846095 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1581589846095 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(47) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(47): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/write_kbd_to_scope_lcd.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1581589846096 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(48) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(48): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/write_kbd_to_scope_lcd.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1581589846097 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(49) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(49): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/write_kbd_to_scope_lcd.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1581589846097 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(50) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(50): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/write_kbd_to_scope_lcd.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1581589846097 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(51) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(51): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/write_kbd_to_scope_lcd.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1581589846097 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(52) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(52): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/write_kbd_to_scope_lcd.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1581589846097 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(53) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(53): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/write_kbd_to_scope_lcd.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1581589846097 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(54) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(54): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/write_kbd_to_scope_lcd.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1581589846097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1 " "Elaborating entity \"Write_Kbd_To_Scope_LCD\" for hierarchy \"Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\"" {  } { { "simple_ipod_solution.v" "Write_Kbd_To_LCD1" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589846098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 write_kbd_to_scope_lcd.v(104) " "Verilog HDL assignment warning at write_kbd_to_scope_lcd.v(104): truncated value with size 17 to match size of target (16)" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/write_kbd_to_scope_lcd.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581589846100 "|simple_ipod_solution|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_kbd_to_scope_lcd.v(125) " "Verilog HDL assignment warning at write_kbd_to_scope_lcd.v(125): truncated value with size 32 to match size of target (16)" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/write_kbd_to_scope_lcd.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581589846100 "|simple_ipod_solution|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scope_capture scope_capture:LCD_scope_channelA " "Elaborating entity \"scope_capture\" for hierarchy \"scope_capture:LCD_scope_channelA\"" {  } { { "simple_ipod_solution.v" "LCD_scope_channelA" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589846269 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_scope_encapsulated_pacoblaze_wrapper.v 1 1 " "Using design file lcd_scope_encapsulated_pacoblaze_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze_wrapper " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze_wrapper" {  } { { "lcd_scope_encapsulated_pacoblaze_wrapper.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/lcd_scope_encapsulated_pacoblaze_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589846422 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1581589846422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze_wrapper LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze_wrapper\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\"" {  } { { "simple_ipod_solution.v" "LCD_LED_scope" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589846423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\"" {  } { { "lcd_scope_encapsulated_pacoblaze_wrapper.v" "LCD_Scope_Encapsulated_pacoblaze_inst" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/lcd_scope_encapsulated_pacoblaze_wrapper.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589846452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset_gen_1_pulse async_trap_and_reset_gen_1_pulse:make_speedup_pulse " "Elaborating entity \"async_trap_and_reset_gen_1_pulse\" for hierarchy \"async_trap_and_reset_gen_1_pulse:make_speedup_pulse\"" {  } { { "simple_ipod_solution.v" "make_speedup_pulse" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589846626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_reg_control speed_reg_control:speed_reg_control_inst " "Elaborating entity \"speed_reg_control\" for hierarchy \"speed_reg_control:speed_reg_control_inst\"" {  } { { "simple_ipod_solution.v" "speed_reg_control_inst" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589846864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\"" {  } { { "simple_ipod_solution.v" "SevenSegmentDisplayDecoder_inst0" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589846948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_slow_clk_interface to_slow_clk_interface:interface_actual_audio_data_right " "Elaborating entity \"to_slow_clk_interface\" for hierarchy \"to_slow_clk_interface:interface_actual_audio_data_right\"" {  } { { "simple_ipod_solution.v" "interface_actual_audio_data_right" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589847556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_controller audio_controller:audio_control " "Elaborating entity \"audio_controller\" for hierarchy \"audio_controller:audio_control\"" {  } { { "simple_ipod_solution.v" "audio_control" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581589847775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88e4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88e4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88e4 " "Found entity 1: altsyncram_88e4" {  } { { "db/altsyncram_88e4.tdf" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/db/altsyncram_88e4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589852224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589852224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589852749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589852749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589852988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589852988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qai " "Found entity 1: cntr_qai" {  } { { "db/cntr_qai.tdf" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/db/cntr_qai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589853333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589853333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589853438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589853438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589853555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589853555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589853756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589853756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589853839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589853839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589853971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589853971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589854074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589854074 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581589854526 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1581589854579 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1581589866737 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1581589867474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1581589869343 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1581589869374 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1581589869435 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1581589869443 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1581589869444 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1581589870131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcdeaedfc/alt_sld_fab.v" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/db/ip/sldcdeaedfc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589870301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589870301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_ident.sv" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/db/ip/sldcdeaedfc/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589870311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589870311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_presplit.sv" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/db/ip/sldcdeaedfc/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589870328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589870328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589870383 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589870383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589870383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_splitter.sv" "" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/db/ip/sldcdeaedfc/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581589870409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581589870409 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "speed_out1\[0\] Div0 " "Net \"speed_out1\[0\]\", which fans out to \"Div0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581589871595 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "speed_control:SPEEEEEDDDD\|speed " "Net is fed by \"speed_control:SPEEEEEDDDD\|speed\"" {  } { { "../lab2_tests/speed_control.v" "speed" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/lab2_tests/speed_control.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581589871595 ""}  } { { "simple_ipod_solution.v" "speed_out1\[0\]" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 268 -1 0 } } { "simple_ipod_solution.v" "Div0" { Text "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.v" 231 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1581589871595 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1581589871601 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.map.smsg " "Generated suppressed messages file //Mac/Home/Desktop/UBC/3rd Year/Winter2/CPEN311/LAB2/template_de1soc/simple_ipod_solution.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1581589872063 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 51 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1581589872870 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 13 02:31:12 2020 " "Processing ended: Thu Feb 13 02:31:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1581589872870 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1581589872870 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1581589872870 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1581589872870 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 51 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 51 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1581589874285 ""}
