
---------- Begin Simulation Statistics ----------
simSeconds                                   0.003484                       # Number of seconds simulated (Second)
simTicks                                   3484272000                       # Number of ticks simulated (Tick)
finalTick                                674368612000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     89.52                       # Real time elapsed on the host (Second)
hostTickRate                                 38923262                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9151344                       # Number of bytes of host memory used (Byte)
simInsts                                    366294692                       # Number of instructions simulated (Count)
simOps                                      420658908                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  4091922                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    4699230                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          8710680                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2759081                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      656                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        2516016                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  27273                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               346479                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            590301                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 103                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             8624233                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.291738                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.683150                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   6953269     80.62%     80.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1101858     12.78%     93.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    293600      3.40%     96.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    275069      3.19%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       434      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         3      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 5                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               8624233                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  119158     16.46%     16.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                     48      0.01%     16.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                     127      0.02%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     16.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 600685     82.97%     99.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  3926      0.54%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            1      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       1399159     55.61%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          231      0.01%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            25      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1107282     44.01%     99.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         9318      0.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2516016                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.288843                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              723944                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.287734                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 14407115                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3106107                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2466483                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      366                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     131                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             128                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3239723                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         236                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           2468269                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1060376                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     25943                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 153                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1069442                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         524107                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         9066                       # Number of stores executed (Count)
system.cpu.numRate                           0.283361                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             941                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           86447                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2404072                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       2413263                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               3.623302                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          3.623302                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.275991                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.275991                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    3182846                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1435985                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        128                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     1507179                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1507425                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   9513121                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                     1012                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1157171                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          9709                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          765                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          431                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  712085                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            704178                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             14479                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               255488                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 1434                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  252860                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.989714                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    3404                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 45                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             329                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                222                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              107                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           40                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          333520                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             553                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             13771                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      8574486                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.281462                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.947750                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         7537924     87.91%     87.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          464276      5.41%     93.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          211972      2.47%     95.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          148729      1.73%     97.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           44480      0.52%     98.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          142118      1.66%     99.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            3936      0.05%     99.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            1545      0.02%     99.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           19506      0.23%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      8574486                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2404205                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                2413396                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1018210                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1009632                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         417                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     523004                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              128                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     2230769                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  2104                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1394938     57.80%     57.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          225      0.01%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           23      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     57.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1009632     41.83%     99.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         8578      0.36%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      2413396                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         19506                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         583611                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            583611                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::cpu.data        30900                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::total         30900                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::cpu.data       119377                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::total       119377                       # number of demand (read+write) hits (Count)
system.cpu.dcache.hitsAtPfCoverAccess::8     0.028934                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccess::total     0.028934                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::8     0.111782                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::total     0.111782                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsPfRatio::8             3.863333                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatio::total         3.863333                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.overallHits::cpu.data        583798                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           583798                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       484335                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          484335                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       484379                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         484379                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  11216610393                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  11216610393                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  11216610393                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  11216610393                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1067946                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1067946                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1068177                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1068177                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.453520                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.453520                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.453463                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.453463                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 23158.785537                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 23158.785537                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 23156.681840                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 23156.681840                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs           99                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         2444                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            8                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      12.375000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           94                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       183233                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            183233                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       363394                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        363394                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       363394                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       363394                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::cpu.data        31317                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::total        31317                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       120941                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       120941                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       120982                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher        62248                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       183230                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data           14                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total           14                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2714163993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2714163993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2716358393                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher   1358424797                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4074783190                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data      2696800                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total      2696800                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.113246                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.113246                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.113260                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.171535                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 22442.050198                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 22442.050198                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 22452.582971                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 21822.786226                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 22238.624625                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 192628.571429                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 192628.571429                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements                 183233                       # number of replacements (Count)
system.cpu.dcache.prefetchFills                 30931                       # number of prefetch fills (Count)
system.cpu.dcache.prefetchHits                  30900                       # number of prefetch hits (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher        62248                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total        62248                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher   1358424797                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total   1358424797                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 21822.786226                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 21822.786226                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data          176                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          176                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           43                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           43                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data      2248400                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      2248400                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data          219                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          219                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.196347                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.196347                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 52288.372093                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 52288.372093                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data           42                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total           42                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        59200                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        59200                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.004566                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.004566                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        59200                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        59200                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data       575632                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          575632                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::cpu.data        30899                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::total        30899                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::cpu.data       119361                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::total       119361                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       483940                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        483940                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  11196001200                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  11196001200                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1059572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1059572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.456732                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.456732                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 23135.101872                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 23135.101872                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       363098                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       363098                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::8        31309                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::total        31309                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       120842                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       120842                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data           13                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total           13                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2708492000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2708492000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data      2696800                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total      2696800                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.114048                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.114048                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 22413.498618                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 22413.498618                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 207446.153846                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 207446.153846                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::cpu.data          187                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total          187                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.misses::cpu.data           43                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.misses::total           43                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.accesses::cpu.data          230                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total          230                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.missRate::cpu.data     0.186957                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.missRate::total     0.186957                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMisses::cpu.data           40                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMisses::total           40                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::cpu.data      2134800                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::total      2134800                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissRate::cpu.data     0.173913                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMissRate::total     0.173913                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::cpu.data        53370                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::total        53370                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.misses::cpu.data            1                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total            1                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data            1                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total            1                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data        59600                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total        59600                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data        59600                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total        59600                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data          203                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          203                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data          203                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          203                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data         7979                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           7979                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::cpu.data            1                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::total            1                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::cpu.data           16                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::total           16                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          395                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          395                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     20609193                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     20609193                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         8374                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         8374                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.047170                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.047170                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 52175.172152                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 52175.172152                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          296                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          296                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::8            8                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::total            8                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           99                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           99                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            1                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            1                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      5671993                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      5671993                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.011822                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.011822                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 57292.858586                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 57292.858586                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses       120941                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPf        31317                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued          156492                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused              30                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::400f90            1                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::total            1                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful           30900                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.pf_cosumed      0.339802                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective     0.999502                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely       0.496649                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache     0.496401                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher     0.999802                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache        93180                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR         1051                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB             13                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate             94244                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRate      0.602229                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified        12974                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit        47479                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand          516                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage           214                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage           25                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.pfTransFailed         8667                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.dmp_pfIdentified       412370                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.dmp_dataFill       754418                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               874992                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             183233                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.775297                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   330.709279                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   181.290721                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.645917                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.354083                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          149                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          363                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0          114                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           35                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          324                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           38                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.291016                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.708984                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            9477465                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           9477465                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   387015                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               7230704                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    532067                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                460646                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  13801                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               222448                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   719                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                2820872                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 12640                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              64429                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        3298714                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      712085                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             256486                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       8541700                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   29018                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       1263                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  491                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            13                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles         1044                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          784                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    963984                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   599                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        8                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            8624233                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.384092                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.883166                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  6978945     80.92%     80.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   654145      7.58%     88.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   315078      3.65%     92.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   676065      7.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              8624233                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.081748                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.378698                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         962032                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            962032                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        962032                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           962032                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1948                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1948                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1948                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1948                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     75819189                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     75819189                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     75819189                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     75819189                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       963980                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        963980                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       963980                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       963980                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002021                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002021                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002021                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002021                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 38921.554928                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 38921.554928                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 38921.554928                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 38921.554928                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        22937                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          289                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      79.366782                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1722                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1722                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          226                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           226                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          226                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          226                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1722                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1722                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1722                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1722                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     67435591                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     67435591                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     67435591                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     67435591                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001786                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001786                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001786                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001786                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 39161.202671                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 39161.202671                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 39161.202671                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 39161.202671                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1722                       # number of replacements (Count)
system.cpu.icache.prefetchFills                     0                       # number of prefetch fills (Count)
system.cpu.icache.prefetchHits                      0                       # number of prefetch hits (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       962032                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          962032                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1948                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1948                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     75819189                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     75819189                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       963980                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       963980                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002021                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002021                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 38921.554928                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 38921.554928                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          226                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          226                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1722                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1722                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     67435591                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     67435591                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001786                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001786                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 39161.202671                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 39161.202671                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1710315                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1722                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             993.214286                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          485                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            7713562                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           7713562                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     13801                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     913644                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2345307                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                2759890                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1157171                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    9709                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   463                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     66813                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  2214145                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             22                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          13076                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          752                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                13828                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  2466717                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 2466611                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   1909618                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   4159015                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.283171                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.459152                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         321                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  147541                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  22                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1131                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   46                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     29                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1009428                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             32.017360                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            45.009267                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 525451     52.05%     52.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1633      0.16%     52.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                78723      7.80%     60.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               290814     28.81%     88.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  561      0.06%     88.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  212      0.02%     88.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  271      0.03%     88.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  332      0.03%     88.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   10      0.00%     88.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   13      0.00%     88.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 13      0.00%     88.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 19      0.00%     88.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 45      0.00%     88.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                166      0.02%     88.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              16060      1.59%     90.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              89662      8.88%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               4906      0.49%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                477      0.05%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 35      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              609                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1009428                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                    8667                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          2                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                   1204462                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                   30444                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                     9066                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                     26                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                         15                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses               1234906                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                 9092                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                       1213528                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                       30470                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                   1243998                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                 21803                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor        21803                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3           15                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.squashedBefore         8941                       # Table walks squashed before starting (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples        12862                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::mean     4.727103                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::stdev   536.104344                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0-4095        12861     99.99%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::57344-61439            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total        12862                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::samples           43                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::mean 84948.837209                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::gmean 55684.227602                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::stdev 63187.583063                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::0-16383            8     18.60%     18.60% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::49152-65535           21     48.84%     67.44% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::114688-131071            1      2.33%     69.77% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::163840-180223           12     27.91%     97.67% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::180224-196607            1      2.33%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::total           43                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples   3484384400                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::mean     0.423352                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::stdev     0.508518                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0   2024301200     58.10%     58.10% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::1   1447159600     41.53%     99.63% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::2     12625200      0.36%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::3        60000      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::4         1600      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::5        10400      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::6          800      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::7         1600      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::8          800      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::9         2800      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::10          800      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::11       219600      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total   3484384400                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB           15    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total           15                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data        21803                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total        21803                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data           15                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total           15                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total        21818                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                    963826                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                     207                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                        204                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                964033                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                        963826                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                         207                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                    964033                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                    40                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.walksLongDescriptor           40                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           37                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.squashedBefore            3                       # Table walks squashed before starting (Count)
system.cpu.mmu.itb_walker.walkWaitTime::samples           37                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::0           37    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::total           37                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::samples           40                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::mean        37580                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::gmean 26937.587405                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::stdev 24488.021143                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::4096-8191            1      2.50%      2.50% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::8192-12287           16     40.00%     42.50% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::45056-49151            2      5.00%     47.50% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::57344-61439           19     47.50%     95.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::61440-65535            2      5.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::total           40                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.pendingWalks::samples   -238404496                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::mean     1.007777                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::gmean          inf                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::0      1854000     -0.78%     -0.78% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::1   -240258496    100.78%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::total   -238404496                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pageSizes::4KiB           37    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::total           37                       # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst           40                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total           40                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst           37                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total           37                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total           77                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits               74                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                 207                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits                  22                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses             30422                       # Read misses (Count)
system.cpu.mmu.l2_shared.writeHits                 12                       # Write hits (Count)
system.cpu.mmu.l2_shared.writeMisses               14                       # Write misses (Count)
system.cpu.mmu.l2_shared.inserts                   54                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses           30444                       # Read accesses (Count)
system.cpu.mmu.l2_shared.writeAccesses             26                       # Write accesses (Count)
system.cpu.mmu.l2_shared.instAccesses             207                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                     241                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                 30436                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses               30677                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   7308005000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  13801                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   577414                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 5239472                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          61487                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    752167                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1979892                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                2773540                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts                 19560                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                514144                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 798878                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1663075                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1115                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             3906276                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     5284661                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  3542811                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      128                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               3393136                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   513143                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    2014                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 479                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    817122                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         11301875                       # The number of ROB reads (Count)
system.cpu.rob.writes                         5543577                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2404072                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    2413263                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       400                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                    11                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                   11                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio           22                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total           22                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                       22                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio           44                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total           44                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                        44                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer2.occupancy                15800                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy               22000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.prefetchFills                        0                       # number of prefetch fills (Count)
system.iocache.prefetchHits                         0                       # number of prefetch hits (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide                1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::3              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb_walker        25692                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.mmu.itb_walker           16                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                    692                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  92543                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.dcache.prefetcher        47534                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    166477                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb_walker        25692                       # number of overall hits (Count)
system.l2.overallHits::cpu.mmu.itb_walker           16                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                   692                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 92543                       # number of overall hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher        47534                       # number of overall hits (Count)
system.l2.overallHits::total                   166477                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb_walker           19                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb_walker           21                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 1030                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                28435                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.dcache.prefetcher        14714                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   44219                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb_walker           19                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb_walker           21                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                1030                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               28435                       # number of overall misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher        14714                       # number of overall misses (Count)
system.l2.overallMisses::total                  44219                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb_walker      1130383                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb_walker      1237579                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        59855600                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1650426800                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.dcache.prefetcher    865279165                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         2577929527                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb_walker      1130383                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb_walker      1237579                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       59855600                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1650426800                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher    865279165                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        2577929527                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb_walker        25711                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb_walker           37                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               1722                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             120978                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.dcache.prefetcher        62248                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                210696                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb_walker        25711                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb_walker           37                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1722                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            120978                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher        62248                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               210696                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb_walker     0.000739                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb_walker     0.567568                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.598142                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.235043                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.236377                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.209871                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb_walker     0.000739                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb_walker     0.567568                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.598142                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.235043                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.236377                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.209871                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb_walker 59493.842105                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb_walker 58932.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 58112.233010                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 58042.088975                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 58806.522020                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    58299.136729                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb_walker 59493.842105                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb_walker 58932.333333                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 58112.233010                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 58042.088975                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 58806.522020                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   58299.136729                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  252                       # number of writebacks (Count)
system.l2.writebacks::total                       252                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb_walker           19                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb_walker           21                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             1029                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            28435                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher        14714                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               44218                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb_walker           19                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb_walker           21                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1029                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           28435                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher        14714                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              44218                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data           14                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total            14                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb_walker       969583                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb_walker      1058779                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     51077600                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1408973000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher    740354165                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     2202433127                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb_walker       969583                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb_walker      1058779                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     51077600                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1408973000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher    740354165                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    2202433127                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::cpu.data      2544800                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total      2544800                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb_walker     0.000739                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb_walker     0.567568                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.597561                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.235043                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.236377                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.209866                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb_walker     0.000739                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb_walker     0.567568                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.597561                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.235043                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.236377                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.209866                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb_walker 51030.684211                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb_walker 50418.047619                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 49638.095238                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 49550.659399                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 50316.308618                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 49808.519766                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb_walker 51030.684211                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb_walker 50418.047619                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 49638.095238                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 49550.659399                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 50316.308618                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 49808.519766                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::cpu.data 181771.428571                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 181771.428571                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                          45457                       # number of replacements (Count)
system.l2.prefetchFills                             0                       # number of prefetch fills (Count)
system.l2.prefetchHits                              0                       # number of prefetch hits (Count)
system.l2.InvalidateReq.misses::cpu.data            7                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               7                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            7                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             7                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            7                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            7                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       119200                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       119200                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 17028.571429                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 17028.571429                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             692                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                692                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1030                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1030                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     59855600                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     59855600                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1722                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1722                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.598142                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.598142                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 58112.233010                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 58112.233010                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1029                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1029                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     51077600                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     51077600                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.597561                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.597561                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 49638.095238                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 49638.095238                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  9                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     9                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data              124                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 124                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      7322400                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        7322400                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data            133                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               133                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.932331                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.932331                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 59051.612903                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 59051.612903                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data          124                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             124                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      6267200                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      6267200                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.932331                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.932331                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50541.935484                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50541.935484                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.hits::cpu.mmu.dtb_walker        25692                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu.mmu.itb_walker           16                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::total                   25708                       # number of ReadReq hits (Count)
system.l2.ReadReq.misses::cpu.mmu.dtb_walker           19                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu.mmu.itb_walker           21                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::total                    40                       # number of ReadReq misses (Count)
system.l2.ReadReq.missLatency::cpu.mmu.dtb_walker      1130383                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::cpu.mmu.itb_walker      1237579                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::total          2367962                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.accesses::cpu.mmu.dtb_walker        25711                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu.mmu.itb_walker           37                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::total               25748                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.missRate::cpu.mmu.dtb_walker     0.000739                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu.mmu.itb_walker     0.567568                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::total            0.001554                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMissLatency::cpu.mmu.dtb_walker 59493.842105                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::cpu.mmu.itb_walker 58932.333333                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::total  59199.050000                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.mshrMisses::cpu.mmu.dtb_walker           19                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.itb_walker           21                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::total                40                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrUncacheable::cpu.data           13                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total           13                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.dtb_walker       969583                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.itb_walker      1058779                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::total      2028362                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::cpu.data      2544800                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total      2544800                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrMissRate::cpu.mmu.dtb_walker     0.000739                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::cpu.mmu.itb_walker     0.567568                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::total        0.001554                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.dtb_walker 51030.684211                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.itb_walker 50418.047619                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::total 50709.050000                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::cpu.data 195753.846154                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 195753.846154                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          92534                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher        47534                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            140068                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        28311                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher        14714                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           43025                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1643104400                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher    865279165                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2508383565                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       120845                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher        62248                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        183093                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.234275                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.236377                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.234990                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 58037.667338                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 58806.522020                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 58300.605811                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        28311                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher        14714                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        43025                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1402705800                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher    740354165                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2143059965                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.234275                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.236377                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.234990                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 49546.317686                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 50316.308618                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 49809.644741                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            1                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            1                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks       184601                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           184601                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       184601                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       184601                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          352                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              352                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          352                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          352                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       355212                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      45457                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       7.814242                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     142.735056                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.dtb_walker     2.988485                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.itb_walker     1.012954                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        47.819846                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2651.939079                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher  1249.504580                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.034847                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.dtb_walker     0.000730                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.itb_walker     0.000247                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.011675                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.647446                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.305055                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022           1163                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1023              5                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024           2928                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::0                   33                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::1                  399                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::2                  676                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::3                   55                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::2                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::3                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                   96                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  820                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1815                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  197                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.283936                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1023         0.001221                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.714844                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1628081                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1628081                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.mmu.dtb_walker         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.mmu.itb_walker         1344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.inst            65856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data          1819840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.dcache.prefetcher       941696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             2829952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst        65856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total           65856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks        16128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total            16128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.mmu.dtb_walker           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.mmu.itb_walker           21                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.inst              1029                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data             28435                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.dcache.prefetcher        14714                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                44218                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks            252                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total                 252                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.mmu.dtb_walker       348997                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.mmu.itb_walker       385733                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.inst            18900935                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           522301359                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.dcache.prefetcher    270270518                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              812207543                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst        18900935                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total           18900935                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks          4628801                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               4628801                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks          4628801                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.dtb_walker       348997                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.itb_walker       385733                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst           18900935                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          522301359                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.dcache.prefetcher    270270518                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             816836343                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                   13                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               44107                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   1                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  1                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           252                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             44232                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                124                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               124                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          44094                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              7                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.realview.gic.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       132927                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       132955                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  132955                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port           44                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.realview.gic.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      2846080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      2846136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2846136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              48774                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    48774    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                48774                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy               15200                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy               5800                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy          133720257                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          221117000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          93251                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        44491                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadReq               25761                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp             210576                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  1                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 1                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          604                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       184603                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            45205                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               133                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              133                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1722                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        183093                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             7                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            7                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5166                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       549727                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port           74                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port        51422                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 606389                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       220416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     23453432                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port          296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port       205688                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                23879832                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           45457                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     16128                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            256174                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003837                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.061827                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  255191     99.62%     99.62% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     983      0.38%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              256174                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 674368612000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          335898249                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2067198                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         219892587                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             29600                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          20574386                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        369920                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       184964                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             972                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          972                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.004477                       # Number of seconds simulated (Second)
simTicks                                   4476526800                       # Number of ticks simulated (Tick)
finalTick                                675360866800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     96.02                       # Real time elapsed on the host (Second)
hostTickRate                                 46620230                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9152368                       # Number of bytes of host memory used (Byte)
simInsts                                    367212428                       # Number of instructions simulated (Count)
simOps                                      421741207                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  3824285                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    4392167                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         11191317                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3921978                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    14036                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        3666462                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  31576                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               440457                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            650803                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 718                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            10549166                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.347559                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.751665                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   8239555     78.11%     78.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1367883     12.97%     91.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    538695      5.11%     96.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    390947      3.71%     99.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     12082      0.11%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         4      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 5                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              10549166                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  233605     23.99%     23.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                     86      0.01%     24.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                     151      0.02%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    1      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     24.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 670250     68.84%     92.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 69594      7.15%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          346      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2173278     59.27%     59.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          917      0.03%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            46      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            4      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            3      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            1      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc           32      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           33      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           41      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           70      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           54      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1323381     36.09%     95.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       168256      4.59%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3666462                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.327617                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              973689                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.265566                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 18884197                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 4375301                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3594464                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                     3157                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                    1370                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses            1166                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4637919                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                        1886                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           3606104                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1271652                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     37568                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                3355                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1437679                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         720063                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       166027                       # Number of stores executed (Count)
system.cpu.numRate                           0.322223                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            7515                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          642151                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     3321808                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3495562                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               3.369044                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          3.369044                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.296820                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.296820                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    4398068                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2214498                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                       1511                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     1726091                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1725880                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  11946763                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                    26560                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1375237                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        172558                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        21685                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        14328                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  965110                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            859382                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             28656                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               372300                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                12739                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  347450                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.933253                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   43113                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                375                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            4033                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               2286                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1747                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          777                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          416857                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           13318                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             22914                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     10483303                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.333736                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.057464                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         8990629     85.76%     85.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          689143      6.57%     92.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          318455      3.04%     95.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          184554      1.76%     97.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           70952      0.68%     97.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          156034      1.49%     99.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           11941      0.11%     99.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            9441      0.09%     99.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           52154      0.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     10483303                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              3324904                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3498658                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1368671                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1207558                       # Number of loads committed (Count)
system.cpu.commit.amos                             40                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        9303                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     709364                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions             1148                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3246785                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 32326                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          290      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2128649     60.84%     60.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          787      0.02%     60.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           39      0.00%     60.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     60.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            4      0.00%     60.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            3      0.00%     60.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     60.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            1      0.00%     60.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc           31      0.00%     60.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     60.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           32      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           40      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           64      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           47      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1207558     34.51%     95.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       161113      4.60%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3498658                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         52154                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         904607                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            904607                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::cpu.data        32370                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::total         32370                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::cpu.data       146967                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::total       146967                       # number of demand (read+write) hits (Count)
system.cpu.dcache.hitsAtPfCoverAccess::8     0.023041                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccess::total     0.023041                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::8     0.104612                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::total     0.104612                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsPfRatio::8             4.540222                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatio::total         4.540222                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.overallHits::cpu.data        910480                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           910480                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       500275                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          500275                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       500733                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         500733                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  11865226888                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  11865226888                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  11865226888                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  11865226888                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1404882                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1404882                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1411213                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1411213                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.356098                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.356098                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.354825                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.354825                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 23717.409201                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 23717.409201                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 23695.715857                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 23695.715857                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        21309                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        82556                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1930                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          730                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      11.040933                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   113.090411                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       192531                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            192531                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       372568                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        372568                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       372568                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       372568                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::cpu.data        31880                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::total        31880                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       127707                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       127707                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       128091                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher        64437                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       192528                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data          431                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total          431                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2962983688                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2962983688                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2978732488                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher   1464156984                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4442889472                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data     50052000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total     50052000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.090902                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.090902                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.090767                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.136427                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 23201.419562                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 23201.419562                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 23254.814843                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 22722.302156                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 23076.588714                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 116129.930394                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 116129.930394                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements                 192531                       # number of replacements (Count)
system.cpu.dcache.prefetchFills                 32557                       # number of prefetch fills (Count)
system.cpu.dcache.prefetchHits                  32371                       # number of prefetch hits (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::cpu.data          192                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total          192                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::cpu.data       388000                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total       388000                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::cpu.data  2020.833333                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total  2020.833333                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher        64437                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total        64437                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher   1464156984                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total   1464156984                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 22722.302156                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 22722.302156                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data         5787                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total         5787                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::cpu.data         2504                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::total         2504                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data          305                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total          305                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data     11482000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total     11482000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data         6092                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total         6092                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.050066                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.050066                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 37645.901639                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 37645.901639                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data          273                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total          273                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data           32                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total           32                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data      1081600                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total      1081600                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.005253                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.005253                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        33800                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        33800                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data       759684                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          759684                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::cpu.data        32241                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::total        32241                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::cpu.data       141017                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::total       141017                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       490399                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        490399                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  11443655600                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  11443655600                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1250083                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1250083                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.392293                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.392293                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 23335.397503                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 23335.397503                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       366335                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       366335                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::8        31742                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::total        31742                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       124064                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       124064                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data          212                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total          212                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2836291200                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2836291200                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data     50052000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total     50052000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.099245                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.099245                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 22861.516637                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 22861.516637                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 236094.339623                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 236094.339623                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::cpu.data         5595                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total         5595                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::cpu.data         2505                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::total         2505                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.misses::cpu.data          281                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.misses::total          281                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.accesses::cpu.data         5876                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total         5876                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.missRate::cpu.data     0.047822                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.missRate::total     0.047822                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMisses::cpu.data          243                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMisses::total          243                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::cpu.data      9001200                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::total      9001200                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissRate::cpu.data     0.041355                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMissRate::total     0.041355                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::cpu.data 37041.975309                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::total 37041.975309                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data          278                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total           278                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPf::cpu.data            1                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPf::total            1                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPfAlloc::cpu.data           27                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPfAlloc::total           27                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data          177                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total          177                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data          455                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total          455                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.389011                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.389011                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data          141                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total          141                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data      6747600                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      6747600                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.309890                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.309890                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 47855.319149                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 47855.319149                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data         5891                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total         5891                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::cpu.data         2505                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::total         2505                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data         5891                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total         5891                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           37                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              37                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       184800                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       184800                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           40                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           40                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.075000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.075000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        61600                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        61600                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       180000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       180000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.075000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.075000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        60000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        60000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data           41                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total           41                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hitsAtPfAlloc::cpu.data            2                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hitsAtPfAlloc::total            2                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data         2096                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total         2096                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data     61917112                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total     61917112                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data         2137                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total         2137                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.980814                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.980814                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 29540.606870                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 29540.606870                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::cpu.data           42                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total           42                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHitsAtPf::8           41                       # number of WriteLineReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteLineReq.mshrHitsAtPf::total           41                       # number of WriteLineReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data         2054                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total         2054                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data     56650312                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total     56650312                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.961161                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.961161                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 27580.482960                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 27580.482960                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       144882                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         144882                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::cpu.data          129                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::total          129                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::cpu.data         5948                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::total         5948                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         7780                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         7780                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    359654176                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    359654176                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       152662                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       152662                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.050962                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.050962                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 46228.043188                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 46228.043188                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         6191                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         6191                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::8           97                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::total           97                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         1589                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         1589                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data          219                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total          219                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     70042176                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     70042176                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.010409                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.010409                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 44079.405916                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 44079.405916                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses       127707                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPf        31880                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued          178234                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused             187                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::400f90            1                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::total            1                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful           32371                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.pf_cosumed      0.335358                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective     0.997113                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely       0.503821                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache     0.502367                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher     0.998956                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache       106167                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR         7617                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB             13                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate            113797                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRate      0.638470                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified        37565                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit        47479                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand         2641                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage          1071                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage           57                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.pfTransFailed         8685                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.dmp_pfIdentified       412388                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.dmp_dataFill      1093624                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1246211                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             193043                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.455614                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   346.034491                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   165.965509                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.675849                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.324151                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           35                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          477                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           29                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          109                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          309                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           59                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.068359                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.931641                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           12429291                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          12429291                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   677131                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               8381628                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    903839                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                563173                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  23395                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               309786                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  5882                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                4042840                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 58265                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             326636                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4487501                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      965110                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             392849                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      10153756                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   58364                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                      18868                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 5051                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5064                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles         3465                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         7144                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1364410                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  4866                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      310                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           10549166                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.445929                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.944039                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  8248534     78.19%     78.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   891060      8.45%     86.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   415593      3.94%     90.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   993979      9.42%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             10549166                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.086237                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.400981                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1350339                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1350339                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1350339                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1350339                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        14015                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           14015                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        14015                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          14015                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    563341849                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    563341849                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    563341849                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    563341849                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1364354                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1364354                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1364354                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1364354                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.010272                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.010272                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.010272                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.010272                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 40195.636746                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 40195.636746                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 40195.636746                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 40195.636746                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs       188117                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets           54                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         2516                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      74.768283                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets           54                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        12183                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             12183                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         1833                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1833                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1833                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1833                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        12182                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        12182                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        12182                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        12182                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    491602276                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    491602276                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    491602276                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    491602276                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.008929                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.008929                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.008929                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.008929                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 40354.808406                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 40354.808406                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 40354.808406                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 40354.808406                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  12183                       # number of replacements (Count)
system.cpu.icache.prefetchFills                     0                       # number of prefetch fills (Count)
system.cpu.icache.prefetchHits                      0                       # number of prefetch hits (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1350339                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1350339                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        14015                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         14015                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    563341849                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    563341849                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1364354                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1364354                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.010272                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.010272                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 40195.636746                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 40195.636746                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1833                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1833                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        12182                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        12182                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    491602276                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    491602276                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.008929                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.008929                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 40354.808406                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 40354.808406                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              2239225                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              12695                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             176.386373                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          173                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          296                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           40                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           10927015                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          10927015                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     23395                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     923921                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2349219                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                3939369                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1375237                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  172558                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  9411                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     66847                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  2217984                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            202                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          15902                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         7815                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                23717                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  3596997                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 3595630                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   2459245                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   5047059                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.321287                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.487263                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                        6452                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  167682                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   24                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 202                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  11445                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1052                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2432                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1201390                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             28.687614                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            45.349181                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 708876     59.00%     59.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2582      0.21%     59.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                79132      6.59%     65.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               292429     24.34%     90.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  616      0.05%     90.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  254      0.02%     90.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  396      0.03%     90.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  479      0.04%     90.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  105      0.01%     90.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  128      0.01%     90.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                188      0.02%     90.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                375      0.03%     90.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                183      0.02%     90.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                280      0.02%     90.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              17594      1.46%     91.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              91376      7.61%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               5324      0.44%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                607      0.05%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                118      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 14      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  6      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  7      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 14      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 24      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  3      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  2      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              270      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1197                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1201390                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          5                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                    8704                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                        125                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                   1414335                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                   31266                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                   166041                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                    237                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                        276                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                       310                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                 220                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses               1445601                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses               166278                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                       1580376                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                       31503                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                   1611879                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                 22794                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor        22794                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1            3                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2            5                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          263                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.squashedBefore         9220                       # Table walks squashed before starting (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples        13574                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::mean    95.034625                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::stdev  2424.922255                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0-16383        13556     99.87%     99.87% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::16384-32767            1      0.01%     99.87% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::32768-49151            7      0.05%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::49152-65535            7      0.05%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::65536-81919            2      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::163840-180223            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total        13574                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::samples          466                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::mean 31358.798283                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::gmean 15516.444967                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::stdev 38454.582873                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::0-16383          276     59.23%     59.23% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::16384-32767           29      6.22%     65.45% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::32768-49151           22      4.72%     70.17% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::49152-65535           90     19.31%     89.48% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::65536-81919           25      5.36%     94.85% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::98304-114687            1      0.21%     95.06% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::114688-131071            6      1.29%     96.35% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::163840-180223           15      3.22%     99.57% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::180224-196607            2      0.43%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::total          466                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples   4466422000                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::mean     0.527728                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::stdev     0.516763                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0   2128726800     47.66%     47.66% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::1   2323454800     52.02%     99.68% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::2     13206000      0.30%     99.98% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::3       190000      0.00%     99.98% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::4       140400      0.00%     99.98% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::5        93200      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::6       130000      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::7        78000      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::8        19600      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::9        56800      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::10         2000      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::11       319200      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::12          400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::13         4800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total   4466422000                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB          263     97.05%     97.05% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::2MiB            5      1.85%     98.89% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::1GiB            3      1.11%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total          271                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data        22794                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total        22794                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data          271                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total          271                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total        23065                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                   1363951                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                    1699                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                       1431                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                       310                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                  65                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses               1365650                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                       1363951                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                        1699                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                   1365650                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                   990                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.walksLongDescriptor          988                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            4                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          718                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.squashedBefore           67                       # Table walks squashed before starting (Count)
system.cpu.mmu.itb_walker.walkWaitTime::samples          923                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::mean   608.450704                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::stdev  5008.423932                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::0-8191          907     98.27%     98.27% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::8192-16383           11      1.19%     99.46% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::16384-24575            2      0.22%     99.67% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::57344-65535            2      0.22%     99.89% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::106496-114687            1      0.11%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::total          923                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::samples          787                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::mean 18994.663278                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::gmean 11795.834011                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::stdev 23513.727721                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::0-16383          631     80.18%     80.18% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::16384-32767           17      2.16%     82.34% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::32768-49151            4      0.51%     82.85% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::49152-65535          114     14.49%     97.33% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::65536-81919           13      1.65%     98.98% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::114688-131071            2      0.25%     99.24% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::131072-147455            3      0.38%     99.62% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::163840-180223            3      0.38%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::total          787                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.pendingWalks::samples    969619104                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::mean     0.941238                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::stdev     0.236480                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::0     57274400      5.91%      5.91% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::1    912047104     94.06%     99.97% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::2       297600      0.03%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::total    969619104                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pageSizes::4KiB          718     99.45%     99.45% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::2MiB            4      0.55%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::total          722                       # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst          988                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total          988                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst          722                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total          722                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total         1710                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits             1335                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                1528                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses               171                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits                 355                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses             30911                       # Read misses (Count)
system.cpu.mmu.l2_shared.writeHits                166                       # Write hits (Count)
system.cpu.mmu.l2_shared.writeMisses               71                       # Write misses (Count)
system.cpu.mmu.l2_shared.inserts                 1042                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                 310                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries           378                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses           31266                       # Read accesses (Count)
system.cpu.mmu.l2_shared.writeAccesses            237                       # Write accesses (Count)
system.cpu.mmu.l2_shared.instAccesses            1699                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                    2049                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                 31153                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses               33202                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   8300259800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  23395                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   949258                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 5578462                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles         659730                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1144531                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2193790                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3963036                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts                 29389                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                534010                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 799292                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1663493                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 120795                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             139                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands             5040134                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     6938829                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  4811077                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                     1183                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               4425621                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   614516                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   35785                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                9255                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1021808                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         14345261                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7896840                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  3321808                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3495562                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       400                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   210                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  210                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  218                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 218                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio           40                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio          816                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          856                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      856                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio          816                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                       896                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer12.occupancy              756200                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy                28600                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              638000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.prefetchFills                        0                       # number of prefetch fills (Count)
system.iocache.prefetchHits                         0                       # number of prefetch hits (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                      16                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                    16                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide                1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::3              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb_walker        26274                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.mmu.itb_walker          728                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                   4594                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  94525                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.dcache.prefetcher        48039                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    174160                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb_walker        26274                       # number of overall hits (Count)
system.l2.overallHits::cpu.mmu.itb_walker          728                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                  4594                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 94525                       # number of overall hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher        48039                       # number of overall hits (Count)
system.l2.overallHits::total                   174160                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb_walker          110                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb_walker          137                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 7588                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                31435                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.dcache.prefetcher        16398                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   55668                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb_walker          110                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb_walker          137                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                7588                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               31435                       # number of overall misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher        16398                       # number of overall misses (Count)
system.l2.overallMisses::total                  55668                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb_walker      6505100                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb_walker      8073070                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       440602400                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1826682400                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.dcache.prefetcher    965246694                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         3247109664                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb_walker      6505100                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb_walker      8073070                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      440602400                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1826682400                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher    965246694                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        3247109664                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb_walker        26384                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb_walker          865                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst              12182                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             125960                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.dcache.prefetcher        64437                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                229828                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb_walker        26384                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb_walker          865                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             12182                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            125960                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher        64437                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               229828                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb_walker     0.004169                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb_walker     0.158382                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.622886                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.249563                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.254481                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.242216                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb_walker     0.004169                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb_walker     0.158382                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.622886                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.249563                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.254481                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.242216                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb_walker 59137.272727                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb_walker 58927.518248                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 58065.682657                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 58109.826626                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 58863.684230                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    58329.914206                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb_walker 59137.272727                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb_walker 58927.518248                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 58065.682657                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 58109.826626                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 58863.684230                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   58329.914206                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 3397                       # number of writebacks (Count)
system.l2.writebacks::total                      3397                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.itb_walker            1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.inst                  2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     3                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb_walker            1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    3                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb_walker          110                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb_walker          136                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             7586                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            31435                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher        16398                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               55665                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb_walker          110                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb_walker          136                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            7586                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           31435                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher        16398                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              55665                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data          431                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total           431                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb_walker      5570900                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb_walker      6858870                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    376143400                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1559757400                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher    826020314                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     2774350884                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb_walker      5570900                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb_walker      6858870                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    376143400                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1559757400                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher    826020314                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    2774350884                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::cpu.data     47571600                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total     47571600                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb_walker     0.004169                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb_walker     0.157225                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.622722                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.249563                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.254481                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.242203                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb_walker     0.004169                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb_walker     0.157225                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.622722                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.249563                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.254481                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.242203                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb_walker 50644.545455                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb_walker 50432.867647                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 49583.891379                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 49618.495308                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 50373.235395                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 49840.130854                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb_walker 50644.545455                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb_walker 50432.867647                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 49583.891379                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 49618.495308                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 50373.235395                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 49840.130854                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::cpu.data 110374.941995                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 110374.941995                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                          60253                       # number of replacements (Count)
system.l2.prefetchFills                             0                       # number of prefetch fills (Count)
system.l2.prefetchHits                              0                       # number of prefetch hits (Count)
system.l2.InvalidateReq.hits::cpu.data            201                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               201                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data         1933                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total            1933                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data         2134                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total          2134                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.905811                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.905811                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data         1933                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total         1933                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data     34368800                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     34368800                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.905811                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.905811                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 17780.031040                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 17780.031040                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst            4594                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               4594                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          7588                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             7588                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    440602400                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    440602400                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        12182                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          12182                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.622886                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.622886                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 58065.682657                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 58065.682657                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            2                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              2                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst         7586                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         7586                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    376143400                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    376143400                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.622722                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.622722                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 49583.891379                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 49583.891379                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                568                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   568                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1154                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1154                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     67603200                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       67603200                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           1722                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              1722                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.670151                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.670151                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 58581.629116                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 58581.629116                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1154                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1154                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     57803600                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     57803600                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.670151                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.670151                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50089.774697                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50089.774697                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.hits::cpu.mmu.dtb_walker        26274                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu.mmu.itb_walker          728                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::total                   27002                       # number of ReadReq hits (Count)
system.l2.ReadReq.misses::cpu.mmu.dtb_walker          110                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu.mmu.itb_walker          137                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::total                   247                       # number of ReadReq misses (Count)
system.l2.ReadReq.missLatency::cpu.mmu.dtb_walker      6505100                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::cpu.mmu.itb_walker      8073070                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::total         14578170                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.accesses::cpu.mmu.dtb_walker        26384                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu.mmu.itb_walker          865                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::total               27249                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.missRate::cpu.mmu.dtb_walker     0.004169                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu.mmu.itb_walker     0.158382                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::total            0.009065                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMissLatency::cpu.mmu.dtb_walker 59137.272727                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::cpu.mmu.itb_walker 58927.518248                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::total  59020.931174                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.mshrHits::cpu.mmu.itb_walker            1                       # number of ReadReq MSHR hits (Count)
system.l2.ReadReq.mshrHits::total                   1                       # number of ReadReq MSHR hits (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.dtb_walker          110                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.itb_walker          136                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::total               246                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrUncacheable::cpu.data          212                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total          212                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.dtb_walker      5570900                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.itb_walker      6858870                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::total     12429770                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::cpu.data     47571600                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total     47571600                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrMissRate::cpu.mmu.dtb_walker     0.004169                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::cpu.mmu.itb_walker     0.157225                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::total        0.009028                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.dtb_walker 50644.545455                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.itb_walker 50432.867647                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::total 50527.520325                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::cpu.data 224394.339623                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 224394.339623                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          93957                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher        48039                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            141996                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        30281                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher        16398                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           46679                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1759079200                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher    965246694                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2724325894                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       124238                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher        64437                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        188675                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.243734                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.254481                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.247404                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 58091.846372                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 58863.684230                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 58362.987510                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        30281                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher        16398                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        46679                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1501953800                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher    826020314                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2327974114                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.243734                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.254481                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.247404                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 49600.534989                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 50373.235395                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 49871.979134                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                22                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   22                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data              13                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 13                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data       128400                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total        128400                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data            35                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               35                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.371429                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.371429                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data  9876.923077                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total  9876.923077                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data           13                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             13                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data       227200                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       227200                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.371429                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.371429                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 17476.923077                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 17476.923077                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data          219                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total          219                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks       198223                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           198223                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       198223                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       198223                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         6466                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             6466                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         6466                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         6466                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4094.742786                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       455808                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      64549                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       7.061426                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     261.265585                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.dtb_walker     7.222762                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.itb_walker     8.926902                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       353.094781                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2354.782419                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher  1109.450337                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.063786                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.dtb_walker     0.001763                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.itb_walker     0.002179                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.086205                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.574898                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.270862                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999693                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            418                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1023             45                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024           3632                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::0                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::1                  115                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::2                  300                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::0                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::1                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::2                   42                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                  192                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1173                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2260                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                    7                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.102051                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1023         0.010986                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.886719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1807197                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1807197                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.mmu.dtb_walker         7040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.mmu.itb_walker         8704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.inst           485568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data          2011840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.dcache.prefetcher      1049472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             3562624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       485568                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          485568                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks       217408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total           217408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.mmu.dtb_walker          110                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.mmu.itb_walker          136                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.inst              7587                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data             31435                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.dcache.prefetcher        16398                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                55666                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks           3397                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total                3397                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.mmu.dtb_walker      1572648                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.mmu.itb_walker      1944365                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.inst           108469807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           449419849                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.dcache.prefetcher    234438896                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              795845565                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst       108469807                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total          108469807                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks         48566223                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total              48566223                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks         48566223                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.dtb_walker      1572648                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.itb_walker      1944365                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst          108469807                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          449419849                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.dcache.prefetcher    234438896                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             844411788                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  212                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               54724                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 219                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                219                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          3397                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             54663                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                13                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1154                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1154                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          54512                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           1933                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port          856                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.realview.gic.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       171338                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       172200                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  172200                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.realview.gic.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      3780032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      3780940                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3780940                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              64428                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    64428    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                64428                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              827200                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy               5800                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy          187225447                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          278973000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         122212                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        58229                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadReq               27813                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp             228671                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                219                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp               219                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         9863                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       198248                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            56856                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq               35                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp              35                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              1722                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             1722                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          12182                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        188675                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanSharedReq          192                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq          2134                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp         2134                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        36548                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       578717                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port         1839                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port        53011                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 670115                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1559424                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     24508300                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port         6920                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port       211072                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                26285716                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           60605                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    220224                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            293225                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.008956                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.094246                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  290600     99.10%     99.10% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    2624      0.89%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              293225                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 675360866800                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          370129987                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          14624388                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         229653575                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            780104                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          21310602                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        410061                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       205156                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            2193                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         2192                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
