// Seed: 580133025
module module_0 (
    input wand id_0,
    input uwire id_1,
    output tri1 id_2,
    output tri id_3,
    input tri0 id_4,
    output supply1 id_5,
    input wand id_6,
    output tri0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    output wor id_10
);
  wor  id_12;
  wire id_13;
  wire id_14;
  assign id_12 = 1;
  wire module_0;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    output logic id_4,
    input logic id_5,
    output uwire id_6,
    input wire id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wire id_10,
    output wire id_11,
    output tri id_12,
    output wor id_13
);
  always @(posedge 1 or posedge id_8) begin
    id_4 <= id_5;
  end
  module_0(
      id_8, id_10, id_6, id_12, id_9, id_11, id_10, id_13, id_11, id_2, id_12
  );
endmodule
