Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "E:/Verilog_tool/p6plus/pipeline/mips_txt_isim_beh.exe" -prj "E:/Verilog_tool/p6plus/pipeline/mips_txt_beh.prj" "work.mips_txt" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/NPC.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/MD.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/GRF.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/EXT.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/en_byte.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/data_extend.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/Control.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/CMP.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/ALU.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/W_pipereg.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/PC.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/M_pipereg.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/instruction_memory.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/instruction_execute.v" into library work
WARNING:HDLCompiler:751 - "E:/Verilog_tool/p6plus/pipeline/instruction_execute.v" Line 48: Redeclaration of ansi port start is not allowed
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/instruction_decode.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/hazard.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/E_pipereg.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/D_pipereg.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/mips.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p6plus/pipeline/mips_tb.v" into library work
Analyzing Verilog file "E:/Verilog_tool/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/Verilog_tool/p6plus/pipeline/instruction_decode.v" Line 84: Port ALUControl is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/Verilog_tool/p6plus/pipeline/instruction_execute.v" Line 79: Port D_equal is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/Verilog_tool/p6plus/pipeline/instruction_memory.v" Line 35: Port D_equal is not connected to this instance
Completed static elaboration
Compiling module PC
Compiling module D_pipereg
Compiling module Controller
Compiling module NPC
Compiling module EXT
Compiling module GRF
Compiling module CMP
Compiling module instruction_decode
Compiling module E_pipereg
Compiling module ALU
Compiling module MD
Compiling module instruction_execute
Compiling module M_pipereg
Compiling module en_byte
Compiling module data_extend
Compiling module instruction_memory
Compiling module W_pipereg
Compiling module hazard
Compiling module mips
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable E:/Verilog_tool/p6plus/pipeline/mips_txt_isim_beh.exe
Fuse Memory Usage: 34828 KB
Fuse CPU Usage: 467 ms
