<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DigitalFilter.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="FA1bit_schema.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="FA1bit_schema.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FA1bit_schema.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FA1bit_schema.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="FA1bit_schema.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="FA1bit_schema.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FA1bit_schema.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FA1bit_schema.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FA1bit_schema.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="FA1bit_schema.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FA1bit_schema.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="FA1bit_schema.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="FA1bit_schema.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="FA1bit_schema.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FA1bit_schema.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="FA1bit_schema.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FA1bit_schema.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FA1bit_schema.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="FA1bit_schema.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="FA1bit_schema.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="FA1bit_schema.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="FA1bit_schema.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="FA1bit_schema.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="FA1bit_schema.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FA1bit_schema.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FA1bit_schema_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="FA1bit_schema_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FA1bit_schema_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FA1bit_schema_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FA1bit_schema_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="FA1bit_schema_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FA1bit_schema_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FA1bit_schema_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="FA1bit_schema_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="FA1bit_schema_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FA1bit_schema_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FA1bit_schema_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FA1bit_schema_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="FA1bit_schema_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FA1bit_schema_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1633675678" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1633675678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633676990" xil_pn:in_ck="-5304039725927165197" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3600528798344717430" xil_pn:start_ts="1633676989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FA1bit_schema.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1633675679" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7595270563466527259" xil_pn:start_ts="1633675679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633675679" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1633675679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633675679" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7049359455343151948" xil_pn:start_ts="1633675679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633675679" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252397519575" xil_pn:start_ts="1633675679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633675679" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5640432352306283887" xil_pn:start_ts="1633675679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633677135" xil_pn:in_ck="-6306158980094521824" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2716397094091809154" xil_pn:start_ts="1633677129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FA1bit_schema.jhd"/>
      <outfile xil_pn:name="FA1bit_schema.lso"/>
      <outfile xil_pn:name="FA1bit_schema.ngc"/>
      <outfile xil_pn:name="FA1bit_schema.ngr"/>
      <outfile xil_pn:name="FA1bit_schema.prj"/>
      <outfile xil_pn:name="FA1bit_schema.stx"/>
      <outfile xil_pn:name="FA1bit_schema.syr"/>
      <outfile xil_pn:name="FA1bit_schema.xst"/>
      <outfile xil_pn:name="FA1bit_schema_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1633677318" xil_pn:in_ck="-5304039725927163021" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1073096772109435497" xil_pn:start_ts="1633677318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633677321" xil_pn:in_ck="-842372707174983360" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-765787769394888974" xil_pn:start_ts="1633677318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FA1bit_schema.bld"/>
      <outfile xil_pn:name="FA1bit_schema.ngd"/>
      <outfile xil_pn:name="FA1bit_schema_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1633677326" xil_pn:in_ck="2048975666756451169" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-4426187071945941580" xil_pn:start_ts="1633677321">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FA1bit_schema.pcf"/>
      <outfile xil_pn:name="FA1bit_schema_map.map"/>
      <outfile xil_pn:name="FA1bit_schema_map.mrp"/>
      <outfile xil_pn:name="FA1bit_schema_map.ncd"/>
      <outfile xil_pn:name="FA1bit_schema_map.ngm"/>
      <outfile xil_pn:name="FA1bit_schema_map.xrpt"/>
      <outfile xil_pn:name="FA1bit_schema_summary.xml"/>
      <outfile xil_pn:name="FA1bit_schema_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1633677333" xil_pn:in_ck="-5469475388098693734" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1633677326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FA1bit_schema.ncd"/>
      <outfile xil_pn:name="FA1bit_schema.pad"/>
      <outfile xil_pn:name="FA1bit_schema.par"/>
      <outfile xil_pn:name="FA1bit_schema.ptwx"/>
      <outfile xil_pn:name="FA1bit_schema.unroutes"/>
      <outfile xil_pn:name="FA1bit_schema.xpi"/>
      <outfile xil_pn:name="FA1bit_schema_pad.csv"/>
      <outfile xil_pn:name="FA1bit_schema_pad.txt"/>
      <outfile xil_pn:name="FA1bit_schema_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1633677340" xil_pn:in_ck="-5304039725927170646" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1633677336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FA1bit_schema.bgn"/>
      <outfile xil_pn:name="FA1bit_schema.bit"/>
      <outfile xil_pn:name="FA1bit_schema.drc"/>
      <outfile xil_pn:name="FA1bit_schema.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1633677375" xil_pn:in_ck="-5304039725927183500" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="1890673188639090495" xil_pn:start_ts="1633677375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633676636" xil_pn:in_ck="-5304039725927183500" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1633676633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1633677333" xil_pn:in_ck="7772615855707677277" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1633677331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FA1bit_schema.twr"/>
      <outfile xil_pn:name="FA1bit_schema.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
