module ALU_Control (ALUOP, ip1, ip2, Control_out);
input ip1;
input [2:0] ip2;
input [1:0] ALUPP;
output reg [3:0] Control_out;
always @(*)
begin
case ((ALUOP, ip1, ip2))
6'600_0_000: Control_out <= 4'b0010;
6'601_0_000: Control_out <= 4'b0110;
6'610_0_000: Control_out <= 4'b0010;
6'610_1_000: Control_out <= 4'b0110;
6'b10_0_111: Control_out <= 4'b0000;
6'b10_0_110: Control_out <= 4'b0001;
endcase
end
endmodule
