


ARM Macro Assembler    Page 1 


    1 00000000         ; * ----------------------------------------------------
                       -----------------------------------
    2 00000000         ; *  @file:    startup_MK02F12810.s
    3 00000000         ; *  @purpose: CMSIS Cortex-M4 Core Device Startup File
    4 00000000         ; *            MK02F12810
    5 00000000         ; *  @version: 0.5
    6 00000000         ; *  @date:    2015-2-19
    7 00000000         ; *  @build:   b170112
    8 00000000         ; * ----------------------------------------------------
                       -----------------------------------
    9 00000000         ; *
   10 00000000         ; * Copyright (c) 1997 - 2016, Freescale Semiconductor, 
                       Inc.
   11 00000000         ; * Copyright 2016 - 2017 NXP
   12 00000000         ; * Redistribution and use in source and binary forms, w
                       ith or without modification,
   13 00000000         ; * are permitted provided that the following conditions
                        are met:
   14 00000000         ; *
   15 00000000         ; * o Redistributions of source code must retain the abo
                       ve copyright notice, this list
   16 00000000         ; *   of conditions and the following disclaimer.
   17 00000000         ; *
   18 00000000         ; * o Redistributions in binary form must reproduce the 
                       above copyright notice, this
   19 00000000         ; *   list of conditions and the following disclaimer in
                        the documentation and/or
   20 00000000         ; *   other materials provided with the distribution.
   21 00000000         ; *
   22 00000000         ; * o Neither the name of the copyright holder nor the n
                       ames of its
   23 00000000         ; *   contributors may be used to endorse or promote pro
                       ducts derived from this
   24 00000000         ; *   software without specific prior written permission
                       .
   25 00000000         ; *
   26 00000000         ; * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS A
                       ND CONTRIBUTORS "AS IS" AND
   27 00000000         ; * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NO
                       T LIMITED TO, THE IMPLIED
   28 00000000         ; * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PART
                       ICULAR PURPOSE ARE
   29 00000000         ; * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER O
                       R CONTRIBUTORS BE LIABLE FOR
   30 00000000         ; * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY
                       , OR CONSEQUENTIAL DAMAGES
   31 00000000         ; * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBST
                       ITUTE GOODS OR SERVICES;
   32 00000000         ; * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPT
                       ION) HOWEVER CAUSED AND ON
   33 00000000         ; * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
                        LIABILITY, OR TORT
   34 00000000         ; * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY W
                       AY OUT OF THE USE OF THIS
   35 00000000         ; * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
                        DAMAGE.
   36 00000000         ; *
   37 00000000         ; *------- <<< Use Configuration Wizard in Context Menu 
                       >>> ------------------



ARM Macro Assembler    Page 2 


   38 00000000         ; *
   39 00000000         ; ******************************************************
                       ***********************/
   40 00000000         
   41 00000000         
   42 00000000                 PRESERVE8
   43 00000000                 THUMB
   44 00000000         
   45 00000000         
   46 00000000         ; Vector Table Mapped to Address 0 at Reset
   47 00000000         
   48 00000000                 AREA             RESET, DATA, READONLY
   49 00000000                 EXPORT           __Vectors
   50 00000000                 EXPORT           __Vectors_End
   51 00000000                 EXPORT           __Vectors_Size
   52 00000000                 IMPORT           |Image$$ARM_LIB_STACK$$ZI$$Limi
t|
   53 00000000         
   54 00000000 00000000 
                       __Vectors
                               DCD              |Image$$ARM_LIB_STACK$$ZI$$Limi
t| 
                                                            ; Top of Stack
   55 00000004 00000000        DCD              Reset_Handler ; Reset Handler
   56 00000008 00000000        DCD              NMI_Handler ;NMI Handler
   57 0000000C 00000000        DCD              HardFault_Handler 
                                                            ;Hard Fault Handler
                                                            
   58 00000010 00000000        DCD              MemManage_Handler 
                                                            ;MPU Fault Handler
   59 00000014 00000000        DCD              BusFault_Handler 
                                                            ;Bus Fault Handler
   60 00000018 00000000        DCD              UsageFault_Handler ;Usage Fault
                                                             Handler
   61 0000001C 00000000        DCD              0           ;Reserved
   62 00000020 00000000        DCD              0           ;Reserved
   63 00000024 00000000        DCD              0           ;Reserved
   64 00000028 00000000        DCD              0           ;Reserved
   65 0000002C 00000000        DCD              SVC_Handler ;SVCall Handler
   66 00000030 00000000        DCD              DebugMon_Handler ;Debug Monitor
                                                             Handler
   67 00000034 00000000        DCD              0           ;Reserved
   68 00000038 00000000        DCD              PendSV_Handler ;PendSV Handler
   69 0000003C 00000000        DCD              SysTick_Handler 
                                                            ;SysTick Handler
   70 00000040         
   71 00000040         ;External Interrupts
   72 00000040 00000000        DCD              DMA0_IRQHandler ;DMA Channel 0 
                                                            Transfer Complete
   73 00000044 00000000        DCD              DMA1_IRQHandler ;DMA Channel 1 
                                                            Transfer Complete
   74 00000048 00000000        DCD              DMA2_IRQHandler ;DMA Channel 2 
                                                            Transfer Complete
   75 0000004C 00000000        DCD              DMA3_IRQHandler ;DMA Channel 3 
                                                            Transfer Complete
   76 00000050 00000000        DCD              Reserved20_IRQHandler ;Reserved
                                                             interrupt 20
   77 00000054 00000000        DCD              Reserved21_IRQHandler ;Reserved
                                                             interrupt 21



ARM Macro Assembler    Page 3 


   78 00000058 00000000        DCD              Reserved22_IRQHandler ;Reserved
                                                             interrupt 22
   79 0000005C 00000000        DCD              Reserved23_IRQHandler ;Reserved
                                                             interrupt 23
   80 00000060 00000000        DCD              Reserved24_IRQHandler ;Reserved
                                                             interrupt 24
   81 00000064 00000000        DCD              Reserved25_IRQHandler ;Reserved
                                                             interrupt 25
   82 00000068 00000000        DCD              Reserved26_IRQHandler ;Reserved
                                                             interrupt 26
   83 0000006C 00000000        DCD              Reserved27_IRQHandler ;Reserved
                                                             interrupt 27
   84 00000070 00000000        DCD              Reserved28_IRQHandler ;Reserved
                                                             interrupt 28
   85 00000074 00000000        DCD              Reserved29_IRQHandler ;Reserved
                                                             interrupt 29
   86 00000078 00000000        DCD              Reserved30_IRQHandler ;Reserved
                                                             interrupt 30
   87 0000007C 00000000        DCD              Reserved31_IRQHandler ;Reserved
                                                             interrupt 31
   88 00000080 00000000        DCD              DMA_Error_IRQHandler ;DMA Error
                                                             Interrupt
   89 00000084 00000000        DCD              MCM_IRQHandler 
                                                            ;Normal Interrupt
   90 00000088 00000000        DCD              FTF_IRQHandler ;FTFA Command co
                                                            mplete interrupt
   91 0000008C 00000000        DCD              Read_Collision_IRQHandler ;Read
                                                             Collision Interrup
                                                            t
   92 00000090 00000000        DCD              LVD_LVW_IRQHandler ;Low Voltage
                                                             Detect, Low Voltag
                                                            e Warning
   93 00000094 00000000        DCD              LLWU_IRQHandler ;Low Leakage Wa
                                                            keup Unit
   94 00000098 00000000        DCD              WDOG_EWM_IRQHandler 
                                                            ;WDOG Interrupt
   95 0000009C 00000000        DCD              Reserved39_IRQHandler ;Reserved
                                                             Interrupt 39
   96 000000A0 00000000        DCD              I2C0_IRQHandler ;I2C0 interrupt
                                                            
   97 000000A4 00000000        DCD              Reserved41_IRQHandler ;Reserved
                                                             Interrupt 41
   98 000000A8 00000000        DCD              SPI0_IRQHandler ;SPI0 Interrupt
                                                            
   99 000000AC 00000000        DCD              Reserved43_IRQHandler ;Reserved
                                                             Interrupt 43
  100 000000B0 00000000        DCD              Reserved44_IRQHandler ;Reserved
                                                             Interrupt 44
  101 000000B4 00000000        DCD              Reserved45_IRQHandler ;Reserved
                                                             interrupt 45
  102 000000B8 00000000        DCD              Reserved46_IRQHandler ;Reserved
                                                             interrupt 46
  103 000000BC 00000000        DCD              UART0_RX_TX_IRQHandler ;UART0 R
                                                            eceive/Transmit int
                                                            errupt
  104 000000C0 00000000        DCD              UART0_ERR_IRQHandler ;UART0 Err
                                                            or interrupt
  105 000000C4 00000000        DCD              UART1_RX_TX_IRQHandler ;UART1 R
                                                            eceive/Transmit int



ARM Macro Assembler    Page 4 


                                                            errupt
  106 000000C8 00000000        DCD              UART1_ERR_IRQHandler ;UART1 Err
                                                            or interrupt
  107 000000CC 00000000        DCD              Reserved51_IRQHandler ;Reserved
                                                             interrupt 51
  108 000000D0 00000000        DCD              Reserved52_IRQHandler ;Reserved
                                                             interrupt 52
  109 000000D4 00000000        DCD              Reserved53_IRQHandler ;Reserved
                                                             interrupt 53
  110 000000D8 00000000        DCD              Reserved54_IRQHandler ;Reserved
                                                             interrupt 54
  111 000000DC 00000000        DCD              ADC0_IRQHandler ;ADC0 interrupt
                                                            
  112 000000E0 00000000        DCD              CMP0_IRQHandler ;CMP0 interrupt
                                                            
  113 000000E4 00000000        DCD              CMP1_IRQHandler ;CMP1 interrupt
                                                            
  114 000000E8 00000000        DCD              FTM0_IRQHandler ;FTM0 fault, ov
                                                            erflow and channels
                                                             interrupt
  115 000000EC 00000000        DCD              FTM1_IRQHandler ;FTM1 fault, ov
                                                            erflow and channels
                                                             interrupt
  116 000000F0 00000000        DCD              FTM2_IRQHandler ;FTM2 fault, ov
                                                            erflow and channels
                                                             interrupt
  117 000000F4 00000000        DCD              Reserved61_IRQHandler ;Reserved
                                                             interrupt 61
  118 000000F8 00000000        DCD              Reserved62_IRQHandler ;Reserved
                                                             interrupt 62
  119 000000FC 00000000        DCD              Reserved63_IRQHandler ;Reserved
                                                             interrupt 63
  120 00000100 00000000        DCD              PIT0_IRQHandler ;PIT timer chan
                                                            nel 0 interrupt
  121 00000104 00000000        DCD              PIT1_IRQHandler ;PIT timer chan
                                                            nel 1 interrupt
  122 00000108 00000000        DCD              PIT2_IRQHandler ;PIT timer chan
                                                            nel 2 interrupt
  123 0000010C 00000000        DCD              PIT3_IRQHandler ;PIT timer chan
                                                            nel 3 interrupt
  124 00000110 00000000        DCD              PDB0_IRQHandler ;PDB0 Interrupt
                                                            
  125 00000114 00000000        DCD              Reserved69_IRQHandler ;Reserved
                                                             interrupt 69
  126 00000118 00000000        DCD              Reserved70_IRQHandler ;Reserved
                                                             interrupt 70
  127 0000011C 00000000        DCD              Reserved71_IRQHandler ;Reserved
                                                             interrupt 71
  128 00000120 00000000        DCD              DAC0_IRQHandler ;DAC0 interrupt
                                                            
  129 00000124 00000000        DCD              MCG_IRQHandler ;MCG Interrupt
  130 00000128 00000000        DCD              LPTMR0_IRQHandler 
                                                            ;LPTimer interrupt
  131 0000012C 00000000        DCD              PORTA_IRQHandler 
                                                            ;Port A interrupt
  132 00000130 00000000        DCD              PORTB_IRQHandler 
                                                            ;Port B interrupt
  133 00000134 00000000        DCD              PORTC_IRQHandler 
                                                            ;Port C interrupt



ARM Macro Assembler    Page 5 


  134 00000138 00000000        DCD              PORTD_IRQHandler 
                                                            ;Port D interrupt
  135 0000013C 00000000        DCD              PORTE_IRQHandler 
                                                            ;Port E interrupt
  136 00000140 00000000        DCD              SWI_IRQHandler 
                                                            ;Software interrupt
                                                            
  137 00000144 00000000        DCD              Reserved81_IRQHandler ;Reserved
                                                             interrupt 81
  138 00000148 00000000        DCD              Reserved82_IRQHandler ;Reserved
                                                             interrupt 82
  139 0000014C 00000000        DCD              Reserved83_IRQHandler ;Reserved
                                                             interrupt 83
  140 00000150 00000000        DCD              Reserved84_IRQHandler ;Reserved
                                                             interrupt 84
  141 00000154 00000000        DCD              Reserved85_IRQHandler ;Reserved
                                                             interrupt 85
  142 00000158 00000000        DCD              Reserved86_IRQHandler ;Reserved
                                                             interrupt 86
  143 0000015C 00000000        DCD              Reserved87_IRQHandler ;Reserved
                                                             interrupt 87
  144 00000160 00000000        DCD              Reserved88_IRQHandler ;Reserved
                                                             interrupt 88
  145 00000164 00000000        DCD              Reserved89_IRQHandler ;Reserved
                                                             interrupt 89
  146 00000168 00000000        DCD              DefaultISR  ;90
  147 0000016C 00000000        DCD              DefaultISR  ;91
  148 00000170 00000000        DCD              DefaultISR  ;92
  149 00000174 00000000        DCD              DefaultISR  ;93
  150 00000178 00000000        DCD              DefaultISR  ;94
  151 0000017C 00000000        DCD              DefaultISR  ;95
  152 00000180 00000000        DCD              DefaultISR  ;96
  153 00000184 00000000        DCD              DefaultISR  ;97
  154 00000188 00000000        DCD              DefaultISR  ;98
  155 0000018C 00000000        DCD              DefaultISR  ;99
  156 00000190 00000000        DCD              DefaultISR  ;100
  157 00000194 00000000        DCD              DefaultISR  ;101
  158 00000198 00000000        DCD              DefaultISR  ;102
  159 0000019C 00000000        DCD              DefaultISR  ;103
  160 000001A0 00000000        DCD              DefaultISR  ;104
  161 000001A4 00000000        DCD              DefaultISR  ;105
  162 000001A8 00000000        DCD              DefaultISR  ;106
  163 000001AC 00000000        DCD              DefaultISR  ;107
  164 000001B0 00000000        DCD              DefaultISR  ;108
  165 000001B4 00000000        DCD              DefaultISR  ;109
  166 000001B8 00000000        DCD              DefaultISR  ;110
  167 000001BC 00000000        DCD              DefaultISR  ;111
  168 000001C0 00000000        DCD              DefaultISR  ;112
  169 000001C4 00000000        DCD              DefaultISR  ;113
  170 000001C8 00000000        DCD              DefaultISR  ;114
  171 000001CC 00000000        DCD              DefaultISR  ;115
  172 000001D0 00000000        DCD              DefaultISR  ;116
  173 000001D4 00000000        DCD              DefaultISR  ;117
  174 000001D8 00000000        DCD              DefaultISR  ;118
  175 000001DC 00000000        DCD              DefaultISR  ;119
  176 000001E0 00000000        DCD              DefaultISR  ;120
  177 000001E4 00000000        DCD              DefaultISR  ;121
  178 000001E8 00000000        DCD              DefaultISR  ;122
  179 000001EC 00000000        DCD              DefaultISR  ;123



ARM Macro Assembler    Page 6 


  180 000001F0 00000000        DCD              DefaultISR  ;124
  181 000001F4 00000000        DCD              DefaultISR  ;125
  182 000001F8 00000000        DCD              DefaultISR  ;126
  183 000001FC 00000000        DCD              DefaultISR  ;127
  184 00000200 00000000        DCD              DefaultISR  ;128
  185 00000204 00000000        DCD              DefaultISR  ;129
  186 00000208 00000000        DCD              DefaultISR  ;130
  187 0000020C 00000000        DCD              DefaultISR  ;131
  188 00000210 00000000        DCD              DefaultISR  ;132
  189 00000214 00000000        DCD              DefaultISR  ;133
  190 00000218 00000000        DCD              DefaultISR  ;134
  191 0000021C 00000000        DCD              DefaultISR  ;135
  192 00000220 00000000        DCD              DefaultISR  ;136
  193 00000224 00000000        DCD              DefaultISR  ;137
  194 00000228 00000000        DCD              DefaultISR  ;138
  195 0000022C 00000000        DCD              DefaultISR  ;139
  196 00000230 00000000        DCD              DefaultISR  ;140
  197 00000234 00000000        DCD              DefaultISR  ;141
  198 00000238 00000000        DCD              DefaultISR  ;142
  199 0000023C 00000000        DCD              DefaultISR  ;143
  200 00000240 00000000        DCD              DefaultISR  ;144
  201 00000244 00000000        DCD              DefaultISR  ;145
  202 00000248 00000000        DCD              DefaultISR  ;146
  203 0000024C 00000000        DCD              DefaultISR  ;147
  204 00000250 00000000        DCD              DefaultISR  ;148
  205 00000254 00000000        DCD              DefaultISR  ;149
  206 00000258 00000000        DCD              DefaultISR  ;150
  207 0000025C 00000000        DCD              DefaultISR  ;151
  208 00000260 00000000        DCD              DefaultISR  ;152
  209 00000264 00000000        DCD              DefaultISR  ;153
  210 00000268 00000000        DCD              DefaultISR  ;154
  211 0000026C 00000000        DCD              DefaultISR  ;155
  212 00000270 00000000        DCD              DefaultISR  ;156
  213 00000274 00000000        DCD              DefaultISR  ;157
  214 00000278 00000000        DCD              DefaultISR  ;158
  215 0000027C 00000000        DCD              DefaultISR  ;159
  216 00000280 00000000        DCD              DefaultISR  ;160
  217 00000284 00000000        DCD              DefaultISR  ;161
  218 00000288 00000000        DCD              DefaultISR  ;162
  219 0000028C 00000000        DCD              DefaultISR  ;163
  220 00000290 00000000        DCD              DefaultISR  ;164
  221 00000294 00000000        DCD              DefaultISR  ;165
  222 00000298 00000000        DCD              DefaultISR  ;166
  223 0000029C 00000000        DCD              DefaultISR  ;167
  224 000002A0 00000000        DCD              DefaultISR  ;168
  225 000002A4 00000000        DCD              DefaultISR  ;169
  226 000002A8 00000000        DCD              DefaultISR  ;170
  227 000002AC 00000000        DCD              DefaultISR  ;171
  228 000002B0 00000000        DCD              DefaultISR  ;172
  229 000002B4 00000000        DCD              DefaultISR  ;173
  230 000002B8 00000000        DCD              DefaultISR  ;174
  231 000002BC 00000000        DCD              DefaultISR  ;175
  232 000002C0 00000000        DCD              DefaultISR  ;176
  233 000002C4 00000000        DCD              DefaultISR  ;177
  234 000002C8 00000000        DCD              DefaultISR  ;178
  235 000002CC 00000000        DCD              DefaultISR  ;179
  236 000002D0 00000000        DCD              DefaultISR  ;180
  237 000002D4 00000000        DCD              DefaultISR  ;181
  238 000002D8 00000000        DCD              DefaultISR  ;182



ARM Macro Assembler    Page 7 


  239 000002DC 00000000        DCD              DefaultISR  ;183
  240 000002E0 00000000        DCD              DefaultISR  ;184
  241 000002E4 00000000        DCD              DefaultISR  ;185
  242 000002E8 00000000        DCD              DefaultISR  ;186
  243 000002EC 00000000        DCD              DefaultISR  ;187
  244 000002F0 00000000        DCD              DefaultISR  ;188
  245 000002F4 00000000        DCD              DefaultISR  ;189
  246 000002F8 00000000        DCD              DefaultISR  ;190
  247 000002FC 00000000        DCD              DefaultISR  ;191
  248 00000300 00000000        DCD              DefaultISR  ;192
  249 00000304 00000000        DCD              DefaultISR  ;193
  250 00000308 00000000        DCD              DefaultISR  ;194
  251 0000030C 00000000        DCD              DefaultISR  ;195
  252 00000310 00000000        DCD              DefaultISR  ;196
  253 00000314 00000000        DCD              DefaultISR  ;197
  254 00000318 00000000        DCD              DefaultISR  ;198
  255 0000031C 00000000        DCD              DefaultISR  ;199
  256 00000320 00000000        DCD              DefaultISR  ;200
  257 00000324 00000000        DCD              DefaultISR  ;201
  258 00000328 00000000        DCD              DefaultISR  ;202
  259 0000032C 00000000        DCD              DefaultISR  ;203
  260 00000330 00000000        DCD              DefaultISR  ;204
  261 00000334 00000000        DCD              DefaultISR  ;205
  262 00000338 00000000        DCD              DefaultISR  ;206
  263 0000033C 00000000        DCD              DefaultISR  ;207
  264 00000340 00000000        DCD              DefaultISR  ;208
  265 00000344 00000000        DCD              DefaultISR  ;209
  266 00000348 00000000        DCD              DefaultISR  ;210
  267 0000034C 00000000        DCD              DefaultISR  ;211
  268 00000350 00000000        DCD              DefaultISR  ;212
  269 00000354 00000000        DCD              DefaultISR  ;213
  270 00000358 00000000        DCD              DefaultISR  ;214
  271 0000035C 00000000        DCD              DefaultISR  ;215
  272 00000360 00000000        DCD              DefaultISR  ;216
  273 00000364 00000000        DCD              DefaultISR  ;217
  274 00000368 00000000        DCD              DefaultISR  ;218
  275 0000036C 00000000        DCD              DefaultISR  ;219
  276 00000370 00000000        DCD              DefaultISR  ;220
  277 00000374 00000000        DCD              DefaultISR  ;221
  278 00000378 00000000        DCD              DefaultISR  ;222
  279 0000037C 00000000        DCD              DefaultISR  ;223
  280 00000380 00000000        DCD              DefaultISR  ;224
  281 00000384 00000000        DCD              DefaultISR  ;225
  282 00000388 00000000        DCD              DefaultISR  ;226
  283 0000038C 00000000        DCD              DefaultISR  ;227
  284 00000390 00000000        DCD              DefaultISR  ;228
  285 00000394 00000000        DCD              DefaultISR  ;229
  286 00000398 00000000        DCD              DefaultISR  ;230
  287 0000039C 00000000        DCD              DefaultISR  ;231
  288 000003A0 00000000        DCD              DefaultISR  ;232
  289 000003A4 00000000        DCD              DefaultISR  ;233
  290 000003A8 00000000        DCD              DefaultISR  ;234
  291 000003AC 00000000        DCD              DefaultISR  ;235
  292 000003B0 00000000        DCD              DefaultISR  ;236
  293 000003B4 00000000        DCD              DefaultISR  ;237
  294 000003B8 00000000        DCD              DefaultISR  ;238
  295 000003BC 00000000        DCD              DefaultISR  ;239
  296 000003C0 00000000        DCD              DefaultISR  ;240
  297 000003C4 00000000        DCD              DefaultISR  ;241



ARM Macro Assembler    Page 8 


  298 000003C8 00000000        DCD              DefaultISR  ;242
  299 000003CC 00000000        DCD              DefaultISR  ;243
  300 000003D0 00000000        DCD              DefaultISR  ;244
  301 000003D4 00000000        DCD              DefaultISR  ;245
  302 000003D8 00000000        DCD              DefaultISR  ;246
  303 000003DC 00000000        DCD              DefaultISR  ;247
  304 000003E0 00000000        DCD              DefaultISR  ;248
  305 000003E4 00000000        DCD              DefaultISR  ;249
  306 000003E8 00000000        DCD              DefaultISR  ;250
  307 000003EC 00000000        DCD              DefaultISR  ;251
  308 000003F0 00000000        DCD              DefaultISR  ;252
  309 000003F4 00000000        DCD              DefaultISR  ;253
  310 000003F8 00000000        DCD              DefaultISR  ;254
  311 000003FC FFFFFFFF        DCD              0xFFFFFFFF  ; Reserved for user
                                                             TRIM value
  312 00000400         __Vectors_End
  313 00000400         
  314 00000400 00000400 
                       __Vectors_Size
                               EQU              __Vectors_End - __Vectors
  315 00000400         
  316 00000400         ; <h> Flash Configuration
  317 00000400         ;   <i> 16-byte flash configuration field that stores de
                       fault protection settings (loaded on reset)
  318 00000400         ;   <i> and security information that allows the MCU to 
                       restrict access to the FTFL module.
  319 00000400         ;   <h> Backdoor Comparison Key
  320 00000400         ;     <o0>  Backdoor Comparison Key 0.  <0x0-0xFF:2>
  321 00000400         ;     <o1>  Backdoor Comparison Key 1.  <0x0-0xFF:2>
  322 00000400         ;     <o2>  Backdoor Comparison Key 2.  <0x0-0xFF:2>
  323 00000400         ;     <o3>  Backdoor Comparison Key 3.  <0x0-0xFF:2>
  324 00000400         ;     <o4>  Backdoor Comparison Key 4.  <0x0-0xFF:2>
  325 00000400         ;     <o5>  Backdoor Comparison Key 5.  <0x0-0xFF:2>
  326 00000400         ;     <o6>  Backdoor Comparison Key 6.  <0x0-0xFF:2>
  327 00000400         ;     <o7>  Backdoor Comparison Key 7.  <0x0-0xFF:2>
  328 00000400 000000FF 
                       BackDoorK0
                               EQU              0xFF
  329 00000400 000000FF 
                       BackDoorK1
                               EQU              0xFF
  330 00000400 000000FF 
                       BackDoorK2
                               EQU              0xFF
  331 00000400 000000FF 
                       BackDoorK3
                               EQU              0xFF
  332 00000400 000000FF 
                       BackDoorK4
                               EQU              0xFF
  333 00000400 000000FF 
                       BackDoorK5
                               EQU              0xFF
  334 00000400 000000FF 
                       BackDoorK6
                               EQU              0xFF
  335 00000400 000000FF 
                       BackDoorK7
                               EQU              0xFF



ARM Macro Assembler    Page 9 


  336 00000400         ;   </h>
  337 00000400         ;   <h> Program flash protection bytes (FPROT)
  338 00000400         ;     <i> Each program flash region can be protected fro
                       m program and erase operation by setting the associated 
                       PROT bit.
  339 00000400         ;     <i> Each bit protects a 1/32 region of the program
                        flash memory.
  340 00000400         ;     <h> FPROT0
  341 00000400         ;       <i> Program Flash Region Protect Register 0
  342 00000400         ;       <i> 1/32 - 8/32 region
  343 00000400         ;       <o.0>   FPROT0.0
  344 00000400         ;       <o.1>   FPROT0.1
  345 00000400         ;       <o.2>   FPROT0.2
  346 00000400         ;       <o.3>   FPROT0.3
  347 00000400         ;       <o.4>   FPROT0.4
  348 00000400         ;       <o.5>   FPROT0.5
  349 00000400         ;       <o.6>   FPROT0.6
  350 00000400         ;       <o.7>   FPROT0.7
  351 00000400 00000000 
                       nFPROT0 EQU              0x00
  352 00000400 000000FF 
                       FPROT0  EQU              nFPROT0:EOR:0xFF
  353 00000400         ;     </h>
  354 00000400         ;     <h> FPROT1
  355 00000400         ;       <i> Program Flash Region Protect Register 1
  356 00000400         ;       <i> 9/32 - 16/32 region
  357 00000400         ;       <o.0>   FPROT1.0
  358 00000400         ;       <o.1>   FPROT1.1
  359 00000400         ;       <o.2>   FPROT1.2
  360 00000400         ;       <o.3>   FPROT1.3
  361 00000400         ;       <o.4>   FPROT1.4
  362 00000400         ;       <o.5>   FPROT1.5
  363 00000400         ;       <o.6>   FPROT1.6
  364 00000400         ;       <o.7>   FPROT1.7
  365 00000400 00000000 
                       nFPROT1 EQU              0x00
  366 00000400 000000FF 
                       FPROT1  EQU              nFPROT1:EOR:0xFF
  367 00000400         ;     </h>
  368 00000400         ;     <h> FPROT2
  369 00000400         ;       <i> Program Flash Region Protect Register 2
  370 00000400         ;       <i> 17/32 - 24/32 region
  371 00000400         ;       <o.0>   FPROT2.0
  372 00000400         ;       <o.1>   FPROT2.1
  373 00000400         ;       <o.2>   FPROT2.2
  374 00000400         ;       <o.3>   FPROT2.3
  375 00000400         ;       <o.4>   FPROT2.4
  376 00000400         ;       <o.5>   FPROT2.5
  377 00000400         ;       <o.6>   FPROT2.6
  378 00000400         ;       <o.7>   FPROT2.7
  379 00000400 00000000 
                       nFPROT2 EQU              0x00
  380 00000400 000000FF 
                       FPROT2  EQU              nFPROT2:EOR:0xFF
  381 00000400         ;     </h>
  382 00000400         ;     <h> FPROT3
  383 00000400         ;       <i> Program Flash Region Protect Register 3
  384 00000400         ;       <i> 25/32 - 32/32 region
  385 00000400         ;       <o.0>   FPROT3.0



ARM Macro Assembler    Page 10 


  386 00000400         ;       <o.1>   FPROT3.1
  387 00000400         ;       <o.2>   FPROT3.2
  388 00000400         ;       <o.3>   FPROT3.3
  389 00000400         ;       <o.4>   FPROT3.4
  390 00000400         ;       <o.5>   FPROT3.5
  391 00000400         ;       <o.6>   FPROT3.6
  392 00000400         ;       <o.7>   FPROT3.7
  393 00000400 00000000 
                       nFPROT3 EQU              0x00
  394 00000400 000000FF 
                       FPROT3  EQU              nFPROT3:EOR:0xFF
  395 00000400         ;     </h>
  396 00000400         ;   </h>
  397 00000400         ;   <h> Flash nonvolatile option byte (FOPT)
  398 00000400         ;     <i> Allows the user to customize the operation of 
                       the MCU at boot time.
  399 00000400         ;     <o.0> LPBOOT
  400 00000400         ;       <0=> Low-power boot
  401 00000400         ;       <1=> Normal boot
  402 00000400         ;     <o.1> EZPORT_DIS
  403 00000400         ;       <0=> EzPort operation is disabled
  404 00000400         ;       <1=> EzPort operation is enabled
  405 00000400         ;     <o.2> NMI_DIS
  406 00000400         ;       <0=> NMI interrupts are always blocked
  407 00000400         ;       <1=> NMI_b pin/interrupts reset default to enabl
                       ed
  408 00000400         ;     <o.5> FAST_INIT
  409 00000400         ;       <0=> Slower initialization
  410 00000400         ;       <1=> Fast Initialization
  411 00000400 000000FF 
                       FOPT    EQU              0xFF
  412 00000400         ;   </h>
  413 00000400         ;   <h> Flash security byte (FSEC)
  414 00000400         ;     <i> WARNING: If SEC field is configured as "MCU se
                       curity status is secure" and MEEN field is configured as
                        "Mass erase is disabled",
  415 00000400         ;     <i> MCU's security status cannot be set back to un
                       secure state since Mass erase via the debugger is blocke
                       d !!!
  416 00000400         ;     <o.0..1> SEC
  417 00000400         ;       <2=> MCU security status is unsecure
  418 00000400         ;       <3=> MCU security status is secure
  419 00000400         ;         <i> Flash Security
  420 00000400         ;     <o.2..3> FSLACC
  421 00000400         ;       <2=> Freescale factory access denied
  422 00000400         ;       <3=> Freescale factory access granted
  423 00000400         ;         <i> Freescale Failure Analysis Access Code
  424 00000400         ;     <o.4..5> MEEN
  425 00000400         ;       <2=> Mass erase is disabled
  426 00000400         ;       <3=> Mass erase is enabled
  427 00000400         ;     <o.6..7> KEYEN
  428 00000400         ;       <2=> Backdoor key access enabled
  429 00000400         ;       <3=> Backdoor key access disabled
  430 00000400         ;         <i> Backdoor Key Security Enable
  431 00000400 000000FE 
                       FSEC    EQU              0xFE
  432 00000400         ;   </h>
  433 00000400         ; </h>
  434 00000400                 IF               :LNOT::DEF:RAM_TARGET



ARM Macro Assembler    Page 11 


  435 00000400                 AREA             FlashConfig, DATA, READONLY
  436 00000000         __FlashConfig
  437 00000000 FF FF FF 
              FF               DCB              BackDoorK0, BackDoorK1, BackDoo
rK2, BackDoorK3
  438 00000004 FF FF FF 
              FF               DCB              BackDoorK4, BackDoorK5, BackDoo
rK6, BackDoorK7
  439 00000008 FF FF FF 
              FF               DCB              FPROT0    , FPROT1    , FPROT2 
   , FPROT3
  440 0000000C FE FF FF 
              FF               DCB              FSEC      , FOPT      , 0xFF   
   , 0xFF
  441 00000010                 ENDIF
  442 00000010         
  443 00000010         
  444 00000010                 AREA             |.text|, CODE, READONLY
  445 00000000         
  446 00000000         ; Reset Handler
  447 00000000         
  448 00000000         Reset_Handler
                               PROC
  449 00000000                 EXPORT           Reset_Handler             [WEAK
]
  450 00000000                 IMPORT           SystemInit
  451 00000000                 IMPORT           __main
  452 00000000         
  453 00000000                 IF               :LNOT::DEF:RAM_TARGET
  454 00000000                 REQUIRE          FlashConfig
  455 00000000                 ENDIF
  456 00000000         
  457 00000000 B672            CPSID            I           ; Mask interrupts
  458 00000002 4815            LDR              R0, =0xE000ED08
  459 00000004 4915            LDR              R1, =__Vectors
  460 00000006 6001            STR              R1, [R0]
  461 00000008 680A            LDR              R2, [R1]
  462 0000000A F382 8808       MSR              MSP, R2
  463 0000000E 4814            LDR              R0, =SystemInit
  464 00000010 4780            BLX              R0
  465 00000012 B662            CPSIE            i           ; Unmask interrupts
                                                            
  466 00000014 4813            LDR              R0, =__main
  467 00000016 4700            BX               R0
  468 00000018                 ENDP
  469 00000018         
  470 00000018         
  471 00000018         ; Dummy Exception Handlers (infinite loops which can be 
                       modified)
  473 00000018         NMI_Handler
                               PROC
  474 00000018                 EXPORT           NMI_Handler         [WEAK]
  475 00000018 E7FE            B                .
  476 0000001A                 ENDP
  478 0000001A         HardFault_Handler
                               PROC
  479 0000001A                 EXPORT           HardFault_Handler         [WEAK
]
  480 0000001A E7FE            B                .



ARM Macro Assembler    Page 12 


  481 0000001C                 ENDP
  483 0000001C         MemManage_Handler
                               PROC
  484 0000001C                 EXPORT           MemManage_Handler         [WEAK
]
  485 0000001C E7FE            B                .
  486 0000001E                 ENDP
  488 0000001E         BusFault_Handler
                               PROC
  489 0000001E                 EXPORT           BusFault_Handler         [WEAK]
  490 0000001E E7FE            B                .
  491 00000020                 ENDP
  493 00000020         UsageFault_Handler
                               PROC
  494 00000020                 EXPORT           UsageFault_Handler         [WEA
K]
  495 00000020 E7FE            B                .
  496 00000022                 ENDP
  498 00000022         SVC_Handler
                               PROC
  499 00000022                 EXPORT           SVC_Handler         [WEAK]
  500 00000022 E7FE            B                .
  501 00000024                 ENDP
  503 00000024         DebugMon_Handler
                               PROC
  504 00000024                 EXPORT           DebugMon_Handler         [WEAK]
  505 00000024 E7FE            B                .
  506 00000026                 ENDP
  508 00000026         PendSV_Handler
                               PROC
  509 00000026                 EXPORT           PendSV_Handler         [WEAK]
  510 00000026 E7FE            B                .
  511 00000028                 ENDP
  513 00000028         SysTick_Handler
                               PROC
  514 00000028                 EXPORT           SysTick_Handler         [WEAK]
  515 00000028 E7FE            B                .
  516 0000002A                 ENDP
  518 0000002A         DMA0_IRQHandler
                               PROC
  519 0000002A                 EXPORT           DMA0_IRQHandler         [WEAK]
  520 0000002A 480F            LDR              R0, =DMA0_DriverIRQHandler
  521 0000002C 4700            BX               R0
  522 0000002E                 ENDP
  523 0000002E         
  525 0000002E         DMA1_IRQHandler
                               PROC
  526 0000002E                 EXPORT           DMA1_IRQHandler         [WEAK]
  527 0000002E 480F            LDR              R0, =DMA1_DriverIRQHandler
  528 00000030 4700            BX               R0
  529 00000032                 ENDP
  530 00000032         
  532 00000032         DMA2_IRQHandler
                               PROC
  533 00000032                 EXPORT           DMA2_IRQHandler         [WEAK]
  534 00000032 480F            LDR              R0, =DMA2_DriverIRQHandler
  535 00000034 4700            BX               R0
  536 00000036                 ENDP
  537 00000036         



ARM Macro Assembler    Page 13 


  539 00000036         DMA3_IRQHandler
                               PROC
  540 00000036                 EXPORT           DMA3_IRQHandler         [WEAK]
  541 00000036 480F            LDR              R0, =DMA3_DriverIRQHandler
  542 00000038 4700            BX               R0
  543 0000003A                 ENDP
  544 0000003A         
  546 0000003A         DMA_Error_IRQHandler
                               PROC
  547 0000003A                 EXPORT           DMA_Error_IRQHandler         [W
EAK]
  548 0000003A 480F            LDR              R0, =DMA_Error_DriverIRQHandler
  549 0000003C 4700            BX               R0
  550 0000003E                 ENDP
  551 0000003E         
  553 0000003E         I2C0_IRQHandler
                               PROC
  554 0000003E                 EXPORT           I2C0_IRQHandler         [WEAK]
  555 0000003E 480F            LDR              R0, =I2C0_DriverIRQHandler
  556 00000040 4700            BX               R0
  557 00000042                 ENDP
  558 00000042         
  560 00000042         SPI0_IRQHandler
                               PROC
  561 00000042                 EXPORT           SPI0_IRQHandler         [WEAK]
  562 00000042 480F            LDR              R0, =SPI0_DriverIRQHandler
  563 00000044 4700            BX               R0
  564 00000046                 ENDP
  565 00000046         
  567 00000046         UART0_RX_TX_IRQHandler
                               PROC
  568 00000046                 EXPORT           UART0_RX_TX_IRQHandler         
[WEAK]
  569 00000046 480F            LDR              R0, =UART0_RX_TX_DriverIRQHandl
er
  570 00000048 4700            BX               R0
  571 0000004A                 ENDP
  572 0000004A         
  574 0000004A         UART0_ERR_IRQHandler
                               PROC
  575 0000004A                 EXPORT           UART0_ERR_IRQHandler         [W
EAK]
  576 0000004A 480F            LDR              R0, =UART0_ERR_DriverIRQHandler
  577 0000004C 4700            BX               R0
  578 0000004E                 ENDP
  579 0000004E         
  581 0000004E         UART1_RX_TX_IRQHandler
                               PROC
  582 0000004E                 EXPORT           UART1_RX_TX_IRQHandler         
[WEAK]
  583 0000004E 480F            LDR              R0, =UART1_RX_TX_DriverIRQHandl
er
  584 00000050 4700            BX               R0
  585 00000052                 ENDP
  586 00000052         
  588 00000052         UART1_ERR_IRQHandler
                               PROC
  589 00000052                 EXPORT           UART1_ERR_IRQHandler         [W
EAK]



ARM Macro Assembler    Page 14 


  590 00000052 480F            LDR              R0, =UART1_ERR_DriverIRQHandler
  591 00000054 4700            BX               R0
  592 00000056                 ENDP
  593 00000056         
  595 00000056         Default_Handler
                               PROC
  596 00000056                 EXPORT           DMA0_DriverIRQHandler         [
WEAK]
  597 00000056                 EXPORT           DMA1_DriverIRQHandler         [
WEAK]
  598 00000056                 EXPORT           DMA2_DriverIRQHandler         [
WEAK]
  599 00000056                 EXPORT           DMA3_DriverIRQHandler         [
WEAK]
  600 00000056                 EXPORT           Reserved20_IRQHandler         [
WEAK]
  601 00000056                 EXPORT           Reserved21_IRQHandler         [
WEAK]
  602 00000056                 EXPORT           Reserved22_IRQHandler         [
WEAK]
  603 00000056                 EXPORT           Reserved23_IRQHandler         [
WEAK]
  604 00000056                 EXPORT           Reserved24_IRQHandler         [
WEAK]
  605 00000056                 EXPORT           Reserved25_IRQHandler         [
WEAK]
  606 00000056                 EXPORT           Reserved26_IRQHandler         [
WEAK]
  607 00000056                 EXPORT           Reserved27_IRQHandler         [
WEAK]
  608 00000056                 EXPORT           Reserved28_IRQHandler         [
WEAK]
  609 00000056                 EXPORT           Reserved29_IRQHandler         [
WEAK]
  610 00000056                 EXPORT           Reserved30_IRQHandler         [
WEAK]
  611 00000056                 EXPORT           Reserved31_IRQHandler         [
WEAK]
  612 00000056                 EXPORT           DMA_Error_DriverIRQHandler     
    [WEAK]
  613 00000056                 EXPORT           MCM_IRQHandler         [WEAK]
  614 00000056                 EXPORT           FTF_IRQHandler         [WEAK]
  615 00000056                 EXPORT           Read_Collision_IRQHandler      
   [WEAK]
  616 00000056                 EXPORT           LVD_LVW_IRQHandler         [WEA
K]
  617 00000056                 EXPORT           LLWU_IRQHandler         [WEAK]
  618 00000056                 EXPORT           WDOG_EWM_IRQHandler         [WE
AK]
  619 00000056                 EXPORT           Reserved39_IRQHandler         [
WEAK]
  620 00000056                 EXPORT           I2C0_DriverIRQHandler         [
WEAK]
  621 00000056                 EXPORT           Reserved41_IRQHandler         [
WEAK]
  622 00000056                 EXPORT           SPI0_DriverIRQHandler         [
WEAK]
  623 00000056                 EXPORT           Reserved43_IRQHandler         [
WEAK]



ARM Macro Assembler    Page 15 


  624 00000056                 EXPORT           Reserved44_IRQHandler         [
WEAK]
  625 00000056                 EXPORT           Reserved45_IRQHandler         [
WEAK]
  626 00000056                 EXPORT           Reserved46_IRQHandler         [
WEAK]
  627 00000056                 EXPORT           UART0_RX_TX_DriverIRQHandler   
      [WEAK]
  628 00000056                 EXPORT           UART0_ERR_DriverIRQHandler     
    [WEAK]
  629 00000056                 EXPORT           UART1_RX_TX_DriverIRQHandler   
      [WEAK]
  630 00000056                 EXPORT           UART1_ERR_DriverIRQHandler     
    [WEAK]
  631 00000056                 EXPORT           Reserved51_IRQHandler         [
WEAK]
  632 00000056                 EXPORT           Reserved52_IRQHandler         [
WEAK]
  633 00000056                 EXPORT           Reserved53_IRQHandler         [
WEAK]
  634 00000056                 EXPORT           Reserved54_IRQHandler         [
WEAK]
  635 00000056                 EXPORT           ADC0_IRQHandler         [WEAK]
  636 00000056                 EXPORT           CMP0_IRQHandler         [WEAK]
  637 00000056                 EXPORT           CMP1_IRQHandler         [WEAK]
  638 00000056                 EXPORT           FTM0_IRQHandler         [WEAK]
  639 00000056                 EXPORT           FTM1_IRQHandler         [WEAK]
  640 00000056                 EXPORT           FTM2_IRQHandler         [WEAK]
  641 00000056                 EXPORT           Reserved61_IRQHandler         [
WEAK]
  642 00000056                 EXPORT           Reserved62_IRQHandler         [
WEAK]
  643 00000056                 EXPORT           Reserved63_IRQHandler         [
WEAK]
  644 00000056                 EXPORT           PIT0_IRQHandler         [WEAK]
  645 00000056                 EXPORT           PIT1_IRQHandler         [WEAK]
  646 00000056                 EXPORT           PIT2_IRQHandler         [WEAK]
  647 00000056                 EXPORT           PIT3_IRQHandler         [WEAK]
  648 00000056                 EXPORT           PDB0_IRQHandler         [WEAK]
  649 00000056                 EXPORT           Reserved69_IRQHandler         [
WEAK]
  650 00000056                 EXPORT           Reserved70_IRQHandler         [
WEAK]
  651 00000056                 EXPORT           Reserved71_IRQHandler         [
WEAK]
  652 00000056                 EXPORT           DAC0_IRQHandler         [WEAK]
  653 00000056                 EXPORT           MCG_IRQHandler         [WEAK]
  654 00000056                 EXPORT           LPTMR0_IRQHandler         [WEAK
]
  655 00000056                 EXPORT           PORTA_IRQHandler         [WEAK]
  656 00000056                 EXPORT           PORTB_IRQHandler         [WEAK]
  657 00000056                 EXPORT           PORTC_IRQHandler         [WEAK]
  658 00000056                 EXPORT           PORTD_IRQHandler         [WEAK]
  659 00000056                 EXPORT           PORTE_IRQHandler         [WEAK]
  660 00000056                 EXPORT           SWI_IRQHandler         [WEAK]
  661 00000056                 EXPORT           Reserved81_IRQHandler         [
WEAK]
  662 00000056                 EXPORT           Reserved82_IRQHandler         [
WEAK]



ARM Macro Assembler    Page 16 


  663 00000056                 EXPORT           Reserved83_IRQHandler         [
WEAK]
  664 00000056                 EXPORT           Reserved84_IRQHandler         [
WEAK]
  665 00000056                 EXPORT           Reserved85_IRQHandler         [
WEAK]
  666 00000056                 EXPORT           Reserved86_IRQHandler         [
WEAK]
  667 00000056                 EXPORT           Reserved87_IRQHandler         [
WEAK]
  668 00000056                 EXPORT           Reserved88_IRQHandler         [
WEAK]
  669 00000056                 EXPORT           Reserved89_IRQHandler         [
WEAK]
  670 00000056                 EXPORT           DefaultISR         [WEAK]
  671 00000056         DMA0_DriverIRQHandler
  672 00000056         DMA1_DriverIRQHandler
  673 00000056         DMA2_DriverIRQHandler
  674 00000056         DMA3_DriverIRQHandler
  675 00000056         Reserved20_IRQHandler
  676 00000056         Reserved21_IRQHandler
  677 00000056         Reserved22_IRQHandler
  678 00000056         Reserved23_IRQHandler
  679 00000056         Reserved24_IRQHandler
  680 00000056         Reserved25_IRQHandler
  681 00000056         Reserved26_IRQHandler
  682 00000056         Reserved27_IRQHandler
  683 00000056         Reserved28_IRQHandler
  684 00000056         Reserved29_IRQHandler
  685 00000056         Reserved30_IRQHandler
  686 00000056         Reserved31_IRQHandler
  687 00000056         DMA_Error_DriverIRQHandler
  688 00000056         MCM_IRQHandler
  689 00000056         FTF_IRQHandler
  690 00000056         Read_Collision_IRQHandler
  691 00000056         LVD_LVW_IRQHandler
  692 00000056         LLWU_IRQHandler
  693 00000056         WDOG_EWM_IRQHandler
  694 00000056         Reserved39_IRQHandler
  695 00000056         I2C0_DriverIRQHandler
  696 00000056         Reserved41_IRQHandler
  697 00000056         SPI0_DriverIRQHandler
  698 00000056         Reserved43_IRQHandler
  699 00000056         Reserved44_IRQHandler
  700 00000056         Reserved45_IRQHandler
  701 00000056         Reserved46_IRQHandler
  702 00000056         UART0_RX_TX_DriverIRQHandler
  703 00000056         UART0_ERR_DriverIRQHandler
  704 00000056         UART1_RX_TX_DriverIRQHandler
  705 00000056         UART1_ERR_DriverIRQHandler
  706 00000056         Reserved51_IRQHandler
  707 00000056         Reserved52_IRQHandler
  708 00000056         Reserved53_IRQHandler
  709 00000056         Reserved54_IRQHandler
  710 00000056         ADC0_IRQHandler
  711 00000056         CMP0_IRQHandler
  712 00000056         CMP1_IRQHandler
  713 00000056         FTM0_IRQHandler
  714 00000056         FTM1_IRQHandler



ARM Macro Assembler    Page 17 


  715 00000056         FTM2_IRQHandler
  716 00000056         Reserved61_IRQHandler
  717 00000056         Reserved62_IRQHandler
  718 00000056         Reserved63_IRQHandler
  719 00000056         PIT0_IRQHandler
  720 00000056         PIT1_IRQHandler
  721 00000056         PIT2_IRQHandler
  722 00000056         PIT3_IRQHandler
  723 00000056         PDB0_IRQHandler
  724 00000056         Reserved69_IRQHandler
  725 00000056         Reserved70_IRQHandler
  726 00000056         Reserved71_IRQHandler
  727 00000056         DAC0_IRQHandler
  728 00000056         MCG_IRQHandler
  729 00000056         LPTMR0_IRQHandler
  730 00000056         PORTA_IRQHandler
  731 00000056         PORTB_IRQHandler
  732 00000056         PORTC_IRQHandler
  733 00000056         PORTD_IRQHandler
  734 00000056         PORTE_IRQHandler
  735 00000056         SWI_IRQHandler
  736 00000056         Reserved81_IRQHandler
  737 00000056         Reserved82_IRQHandler
  738 00000056         Reserved83_IRQHandler
  739 00000056         Reserved84_IRQHandler
  740 00000056         Reserved85_IRQHandler
  741 00000056         Reserved86_IRQHandler
  742 00000056         Reserved87_IRQHandler
  743 00000056         Reserved88_IRQHandler
  744 00000056         Reserved89_IRQHandler
  745 00000056         DefaultISR
  746 00000056 E7FE            B                DefaultISR
  747 00000058                 ENDP
  748 00000058                 ALIGN
  749 00000058         
  750 00000058         
  751 00000058                 END
              E000ED08 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
Command Line: --debug --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=interwork 
--depend=.\objects\startup_mk02f12810.d -o.\objects\startup_mk02f12810.o -IC:\U
sers\JakeBooth\Desktop\Photospectrometer\Software\RTE -IC:\Keil_v5\ARM\PACK\ARM
\CMSIS\5.0.0-Beta12\CMSIS\Include -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.0.0-Beta12\
CMSIS\RTOS\RTX\INC -IC:\Keil_v5\ARM\PACK\Keil\Kinetis_K00_DFP\1.0.0\Device\Incl
ude --predefine="__RTX SETA 1" --predefine="__UVISION_VERSION SETA 521" --prede
fine="_RTE_ SETA 1" --predefine="MK02FN64xxx10 SETA 1" --predefine="DEBUG SETA 



ARM Macro Assembler    Page 18 


1" --list=.\listings\startup_mk02f12810.lst SDK\devices\MK02F12810\arm\startup_
MK02F12810.s
