/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:14:00 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_USB_XHCI_H__
#define BCHP_USB_XHCI_H__

/***************************************************************************
 *USB_XHCI - USB XHCI Control Registers
 ***************************************************************************/
#define BCHP_USB_XHCI_HCCAPBASE                  0x00481000 /* [RO] Capability Length and Interface Version */
#define BCHP_USB_XHCI_HCSPARAMS1                 0x00481004 /* [RO] Structural Parameter 1 */
#define BCHP_USB_XHCI_HCSPARAMS2                 0x00481008 /* [RO] Structural Parameter 2 */
#define BCHP_USB_XHCI_HCSPARAMS3                 0x0048100c /* [RO] Structural Parameter 3 */
#define BCHP_USB_XHCI_HCPARAMS                   0x00481010 /* [RO] Capability Parameters */
#define BCHP_USB_XHCI_DBOFF                      0x00481014 /* [RO] Doorbell Offset Array Offset 0 */
#define BCHP_USB_XHCI_RTSOFF                     0x00481018 /* [RO] Runtime Register Space Offset */
#define BCHP_USB_XHCI_USBCMD                     0x00481020 /* [RW] XHCI OR USB Command */
#define BCHP_USB_XHCI_USBSTS                     0x00481024 /* [RW] XHCI OR USB Status */
#define BCHP_USB_XHCI_PAGESIZE                   0x00481028 /* [RW] XHCI OR PAGESIZE */
#define BCHP_USB_XHCI_DNCTRL                     0x00481034 /* [RW] XHCI OR DNCTRL */
#define BCHP_USB_XHCI_CRCRL                      0x00481038 /* [RW] XHCI OR Command Ring Control Low */
#define BCHP_USB_XHCI_CRCRH                      0x0048103c /* [RW] XHCI OR Command Ring Control High */
#define BCHP_USB_XHCI_DCBAAPL                    0x00481050 /* [RW] XHCI OR Device Context Base Address Array Pointer Low */
#define BCHP_USB_XHCI_DCBAAPH                    0x00481054 /* [RW] XHCI OR Device Context Base Address Array Pointer High */
#define BCHP_USB_XHCI_CONFIG                     0x00481058 /* [RW] XHCI OR DNCTRL */
#define BCHP_USB_XHCI_PORTSC0                    0x00481420 /* [RW] XHCI OR Port Status and Control RHP 0 */
#define BCHP_USB_XHCI_PORTPMSC0                  0x00481424 /* [RW] XHCI OR Port Power Management RHP 0 */
#define BCHP_USB_XHCI_PORTLI0                    0x00481428 /* [RW] XHCI OR Port Link Information RHP 0 */
#define BCHP_USB_XHCI_PORTHLPMC0                 0x0048142c /* [RW] XHCI OR Port LPM Control and Status RHP 0 */
#define BCHP_USB_XHCI_PORTSC1                    0x00481430 /* [RW] XHCI OR Port Status and Control RHP 1 */
#define BCHP_USB_XHCI_PORTPMSC1                  0x00481434 /* [RW] XHCI OR Port Power Management RHP 1 */
#define BCHP_USB_XHCI_PORTLI1                    0x00481438 /* [RW] XHCI OR Port Link Information RHP 1 */
#define BCHP_USB_XHCI_PORTHLPMC1                 0x0048143c /* [RW] XHCI OR Port LPM Control and Status RHP 1 */
#define BCHP_USB_XHCI_MFINDEX                    0x004814a0 /* [RW] XHCI RT Microframe Index */
#define BCHP_USB_XHCI_IMAN0                      0x004814c0 /* [RW] XHCI RT Interrupt Management for ER0 */
#define BCHP_USB_XHCI_IMOD0                      0x004814c4 /* [RW] XHCI RT Interrupt Moderation for ER0 */
#define BCHP_USB_XHCI_ERSTSZ0                    0x004814c8 /* [RW] XHCI RT Event Ring Segment Table Size for ER0 */
#define BCHP_USB_XHCI_ERSTBAL0                   0x004814d0 /* [RW] XHCI RT ERST Base Address Lo for ER0 */
#define BCHP_USB_XHCI_ERSTBAH0                   0x004814d4 /* [RW] XHCI RT ERST Base Address Hi for ER0 */
#define BCHP_USB_XHCI_ERDPL0                     0x004814d8 /* [RW] XHCI RT ER Dequeue Pointer Lo for ER0 */
#define BCHP_USB_XHCI_ERDPH0                     0x004814dc /* [RW] XHCI RT ER Dequeue Pointer Hi for ER0 */
#define BCHP_USB_XHCI_IMAN1                      0x004814e0 /* [RW] XHCI RT Interrupt Management for ER1 */
#define BCHP_USB_XHCI_IMOD1                      0x004814e4 /* [RW] XHCI RT Interrupt Moderation for ER1 */
#define BCHP_USB_XHCI_ERSTSZ1                    0x004814e8 /* [RW] XHCI RT Event Ring Segment Table Size for ER1 */
#define BCHP_USB_XHCI_ERSTBAL1                   0x004814f0 /* [RW] XHCI RT ERST Base Address Lo for ER1 */
#define BCHP_USB_XHCI_ERSTBAH1                   0x004814f4 /* [RW] XHCI RT ERST Base Address Hi for ER1 */
#define BCHP_USB_XHCI_ERDPL1                     0x004814f8 /* [RW] XHCI RT ER Dequeue Pointer Lo for ER1 */
#define BCHP_USB_XHCI_ERDPH1                     0x004814fc /* [RW] XHCI RT ER Dequeue Pointer Hi for ER1 */
#define BCHP_USB_XHCI_CMDDBL                     0x004818c0 /* [RW] XHCI DB Doorbell Register for Commands */
#define BCHP_USB_XHCI_DVCDBL                     0x004818c4 /* [RW] XHCI DB Doorbell Register for Device Context */
#define BCHP_USB_XHCI_EC_ECHSPT                  0x00481940 /* [RW] Extended Capability Supported Protocols (SPT) Header */
#define BCHP_USB_XHCI_EC_PNSTR                   0x00481944 /* [RW] Extended Capability SPT Protocol name string register */
#define BCHP_USB_XHCI_EC_PSUM                    0x00481948 /* [RW] Extended Capability SPT Protocol summary register */
#define BCHP_USB_XHCI_EC_ECHPMG                  0x00481960 /* [RW] Extended Capability Power Management (PMG) Header */
#define BCHP_USB_XHCI_EC_PMGCSD                  0x00481964 /* [RW] Extended Capability PMG control, status and data register */
#define BCHP_USB_XHCI_EC_ECHIOV                  0x00481968 /* [RW] Extended Capability IO Virtualization (IOV) */
#define BCHP_USB_XHCI_EC_ECHMSI                  0x00481ae8 /* [RW] Extended Capability Message Signaled Interrupt (MSI) */
#define BCHP_USB_XHCI_EC_ECHDBC                  0x00481af8 /* [RW] Extended Capability Debug (DBC) */
#define BCHP_USB_XHCI_EC_ECHRSVD                 0x00481b38 /* [RW] Extended Capability  Reserved */
#define BCHP_USB_XHCI_EC_ECHCTT                  0x00481bf0 /* [RW] Extended Capability Controller Testing */
#define BCHP_USB_XHCI_EC_ECHBIU                  0x00481c00 /* [RW] Extended Capability  BIU Header */
#define BCHP_USB_XHCI_EC_BIUSPC                  0x00481c04 /* [RW] Extended Capability  BIU Bus Specification */
#define BCHP_USB_XHCI_EC_BIUSPC1                 0x00481c08 /* [RW] Extended Capability  BIU AXIWRA */
#define BCHP_USB_XHCI_EC_BIUSPC2                 0x00481c0c /* [RW] Extended Capability  BIU AXIRDA */
#define BCHP_USB_XHCI_EC_BIULPM                  0x00481c10 /* [RW] Extended Capability  BIU AXILPM */
#define BCHP_USB_XHCI_EC_ECHCSR                  0x00481c20 /* [RW] Extended capability CSR Header */
#define BCHP_USB_XHCI_EC_ECHAIU                  0x00481c30 /* [RW] Extended Capability  AIU Header */
#define BCHP_USB_XHCI_EC_AIUDMA                  0x00481c34 /* [RW] Extended Capability AIU DMA priority specification */
#define BCHP_USB_XHCI_EC_AIUSTM                  0x00481c38 /* [RW] Extended Capability AIU Bulk stream configuration */
#define BCHP_USB_XHCI_EC_AIUCFG                  0x00481c3c /* [RW] Extended Capability AIU Resource Configuration and Policy Spec */
#define BCHP_USB_XHCI_EC_ECHFSC                  0x00481c40 /* [RW] Extended Capability Fifo and Sram Controller (FSC) Header */
#define BCHP_USB_XHCI_EC_FSCPOC                  0x00481c54 /* [RW] Extended Capability FSC Periodic OUT Channel Configuration */
#define BCHP_USB_XHCI_EC_FSCGOC                  0x00481c58 /* [RW] Extended Capability FSC Generic OUT Channel Configuration */
#define BCHP_USB_XHCI_EC_FSCNOC                  0x00481c5c /* [RW] Extended Capability FSC Non-Periodic OUT Channel Configuration */
#define BCHP_USB_XHCI_EC_FSCAIC                  0x00481c60 /* [RW] Extended Capability FSC All IN Channel Configuration */
#define BCHP_USB_XHCI_EC_FSCGIC                  0x00481c68 /* [RW] Extended Capability FSC Generic IN Channel Configuration */
#define BCHP_USB_XHCI_EC_FSCNIC                  0x00481c6c /* [RW] Extended Capability FSC Non-Periodic IN Channel Configuration */
#define BCHP_USB_XHCI_EC_ECHPRT                  0x00481c70 /* [RW] Extended capability SS Protocol Layer (PRT) Header */
#define BCHP_USB_XHCI_EC_PRTHSC                  0x00481c78 /* [RW] Extended capability PRT histogram timer and control */
#define BCHP_USB_XHCI_EC_PRTHSR                  0x00481c7c /* [RW] Extended capability PRT histogram reports */
#define BCHP_USB_XHCI_EC_ECHSRH                  0x00481c80 /* [RW] Extended capability SS Root Hub (SRH) Header */
#define BCHP_USB_XHCI_EC_SRHDES                  0x00481c84 /* [RW] Extended capability SRH SS Root Hub descriptor */
#define BCHP_USB_XHCI_EC_ECHPHY                  0x00481cb0 /* [RW] Extended capability SS Physical Layer (PHY) Header */
#define BCHP_USB_XHCI_EC_ECHRSVD2                0x00481cc0 /* [RW] Extended capability Reserved 2 */
#define BCHP_USB_XHCI_EC_ECHHRH                  0x00481f50 /* [RW] Extended Capability HS Root Hub (HRH) Header */
#define BCHP_USB_XHCI_EC_ECHU2P                  0x00481f80 /* [RW] Extended Capability USB20 Physical Layer Hub (HRH) Header */
#define BCHP_USB_XHCI_EC_ECHIRA                  0x00481f90 /* [RW] Extended Capability Internal Register Access (IRA) Header */
#define BCHP_USB_XHCI_EC_IRAADR                  0x00481f98 /* [RW] Extended Capability IRA Address Register */
#define BCHP_USB_XHCI_EC_IRADAT                  0x00481f9c /* [RW] Extended Capability IRA Data Register */
#define BCHP_USB_XHCI_EC_ECHHST                  0x00481fa0 /* [RW] Extended Capability Host Operation (HST) Header */
#define BCHP_USB_XHCI_EC_ECHRBV                  0x00481fb0 /* [RW] Extended Capability Release and Build Version (RBV) Header */
#define BCHP_USB_XHCI_EC_ECHSPARE                0x00481ffc /* [RW] Extended Capability SPARE */

/***************************************************************************
 *HCCAPBASE - Capability Length and Interface Version
 ***************************************************************************/
/* USB_XHCI :: HCCAPBASE :: HCIVERSION [31:16] */
#define BCHP_USB_XHCI_HCCAPBASE_HCIVERSION_MASK                    0xffff0000
#define BCHP_USB_XHCI_HCCAPBASE_HCIVERSION_SHIFT                   16
#define BCHP_USB_XHCI_HCCAPBASE_HCIVERSION_DEFAULT                 0x00000100

/* USB_XHCI :: HCCAPBASE :: reserved0 [15:08] */
#define BCHP_USB_XHCI_HCCAPBASE_reserved0_MASK                     0x0000ff00
#define BCHP_USB_XHCI_HCCAPBASE_reserved0_SHIFT                    8

/* USB_XHCI :: HCCAPBASE :: CAPLENGTH [07:00] */
#define BCHP_USB_XHCI_HCCAPBASE_CAPLENGTH_MASK                     0x000000ff
#define BCHP_USB_XHCI_HCCAPBASE_CAPLENGTH_SHIFT                    0
#define BCHP_USB_XHCI_HCCAPBASE_CAPLENGTH_DEFAULT                  0x00000020

/***************************************************************************
 *HCSPARAMS1 - Structural Parameter 1
 ***************************************************************************/
/* USB_XHCI :: HCSPARAMS1 :: NPTS [31:24] */
#define BCHP_USB_XHCI_HCSPARAMS1_NPTS_MASK                         0xff000000
#define BCHP_USB_XHCI_HCSPARAMS1_NPTS_SHIFT                        24
#define BCHP_USB_XHCI_HCSPARAMS1_NPTS_DEFAULT                      0x00000002

/* USB_XHCI :: HCSPARAMS1 :: reserved0 [23:19] */
#define BCHP_USB_XHCI_HCSPARAMS1_reserved0_MASK                    0x00f80000
#define BCHP_USB_XHCI_HCSPARAMS1_reserved0_SHIFT                   19

/* USB_XHCI :: HCSPARAMS1 :: MITS [18:08] */
#define BCHP_USB_XHCI_HCSPARAMS1_MITS_MASK                         0x0007ff00
#define BCHP_USB_XHCI_HCSPARAMS1_MITS_SHIFT                        8
#define BCHP_USB_XHCI_HCSPARAMS1_MITS_DEFAULT                      0x00000002

/* USB_XHCI :: HCSPARAMS1 :: MSLS [07:00] */
#define BCHP_USB_XHCI_HCSPARAMS1_MSLS_MASK                         0x000000ff
#define BCHP_USB_XHCI_HCSPARAMS1_MSLS_SHIFT                        0
#define BCHP_USB_XHCI_HCSPARAMS1_MSLS_DEFAULT                      0x0000001f

/***************************************************************************
 *HCSPARAMS2 - Structural Parameter 2
 ***************************************************************************/
/* USB_XHCI :: HCSPARAMS2 :: MSPBSL [31:27] */
#define BCHP_USB_XHCI_HCSPARAMS2_MSPBSL_MASK                       0xf8000000
#define BCHP_USB_XHCI_HCSPARAMS2_MSPBSL_SHIFT                      27
#define BCHP_USB_XHCI_HCSPARAMS2_MSPBSL_DEFAULT                    0x00000002

/* USB_XHCI :: HCSPARAMS2 :: SPR [26:26] */
#define BCHP_USB_XHCI_HCSPARAMS2_SPR_MASK                          0x04000000
#define BCHP_USB_XHCI_HCSPARAMS2_SPR_SHIFT                         26
#define BCHP_USB_XHCI_HCSPARAMS2_SPR_DEFAULT                       0x00000001

/* USB_XHCI :: HCSPARAMS2 :: MSPBSH [25:21] */
#define BCHP_USB_XHCI_HCSPARAMS2_MSPBSH_MASK                       0x03e00000
#define BCHP_USB_XHCI_HCSPARAMS2_MSPBSH_SHIFT                      21
#define BCHP_USB_XHCI_HCSPARAMS2_MSPBSH_DEFAULT                    0x00000000

/* USB_XHCI :: HCSPARAMS2 :: reserved0 [20:08] */
#define BCHP_USB_XHCI_HCSPARAMS2_reserved0_MASK                    0x001fff00
#define BCHP_USB_XHCI_HCSPARAMS2_reserved0_SHIFT                   8

/* USB_XHCI :: HCSPARAMS2 :: MERST [07:04] */
#define BCHP_USB_XHCI_HCSPARAMS2_MERST_MASK                        0x000000f0
#define BCHP_USB_XHCI_HCSPARAMS2_MERST_SHIFT                       4
#define BCHP_USB_XHCI_HCSPARAMS2_MERST_DEFAULT                     0x00000005

/* USB_XHCI :: HCSPARAMS2 :: IST [03:00] */
#define BCHP_USB_XHCI_HCSPARAMS2_IST_MASK                          0x0000000f
#define BCHP_USB_XHCI_HCSPARAMS2_IST_SHIFT                         0
#define BCHP_USB_XHCI_HCSPARAMS2_IST_DEFAULT                       0x00000002

/***************************************************************************
 *HCSPARAMS3 - Structural Parameter 3
 ***************************************************************************/
/* USB_XHCI :: HCSPARAMS3 :: U2L [31:16] */
#define BCHP_USB_XHCI_HCSPARAMS3_U2L_MASK                          0xffff0000
#define BCHP_USB_XHCI_HCSPARAMS3_U2L_SHIFT                         16
#define BCHP_USB_XHCI_HCSPARAMS3_U2L_DEFAULT                       0x000007ff

/* USB_XHCI :: HCSPARAMS3 :: reserved0 [15:08] */
#define BCHP_USB_XHCI_HCSPARAMS3_reserved0_MASK                    0x0000ff00
#define BCHP_USB_XHCI_HCSPARAMS3_reserved0_SHIFT                   8

/* USB_XHCI :: HCSPARAMS3 :: U1L [07:00] */
#define BCHP_USB_XHCI_HCSPARAMS3_U1L_MASK                          0x000000ff
#define BCHP_USB_XHCI_HCSPARAMS3_U1L_SHIFT                         0
#define BCHP_USB_XHCI_HCSPARAMS3_U1L_DEFAULT                       0x00000002

/***************************************************************************
 *HCPARAMS - Capability Parameters
 ***************************************************************************/
/* USB_XHCI :: HCPARAMS :: XECP [31:16] */
#define BCHP_USB_XHCI_HCPARAMS_XECP_MASK                           0xffff0000
#define BCHP_USB_XHCI_HCPARAMS_XECP_SHIFT                          16
#define BCHP_USB_XHCI_HCPARAMS_XECP_DEFAULT                        0x00000250

/* USB_XHCI :: HCPARAMS :: MPSA [15:12] */
#define BCHP_USB_XHCI_HCPARAMS_MPSA_MASK                           0x0000f000
#define BCHP_USB_XHCI_HCPARAMS_MPSA_SHIFT                          12
#define BCHP_USB_XHCI_HCPARAMS_MPSA_DEFAULT                        0x00000000

/* USB_XHCI :: HCPARAMS :: reserved0 [11:09] */
#define BCHP_USB_XHCI_HCPARAMS_reserved0_MASK                      0x00000e00
#define BCHP_USB_XHCI_HCPARAMS_reserved0_SHIFT                     9

/* USB_XHCI :: HCPARAMS :: PAE [08:08] */
#define BCHP_USB_XHCI_HCPARAMS_PAE_MASK                            0x00000100
#define BCHP_USB_XHCI_HCPARAMS_PAE_SHIFT                           8
#define BCHP_USB_XHCI_HCPARAMS_PAE_DEFAULT                         0x00000001

/* USB_XHCI :: HCPARAMS :: NSS [07:07] */
#define BCHP_USB_XHCI_HCPARAMS_NSS_MASK                            0x00000080
#define BCHP_USB_XHCI_HCPARAMS_NSS_SHIFT                           7
#define BCHP_USB_XHCI_HCPARAMS_NSS_DEFAULT                         0x00000001

/* USB_XHCI :: HCPARAMS :: LTC [06:06] */
#define BCHP_USB_XHCI_HCPARAMS_LTC_MASK                            0x00000040
#define BCHP_USB_XHCI_HCPARAMS_LTC_SHIFT                           6
#define BCHP_USB_XHCI_HCPARAMS_LTC_DEFAULT                         0x00000001

/* USB_XHCI :: HCPARAMS :: LRC [05:05] */
#define BCHP_USB_XHCI_HCPARAMS_LRC_MASK                            0x00000020
#define BCHP_USB_XHCI_HCPARAMS_LRC_SHIFT                           5
#define BCHP_USB_XHCI_HCPARAMS_LRC_DEFAULT                         0x00000001

/* USB_XHCI :: HCPARAMS :: PIND [04:04] */
#define BCHP_USB_XHCI_HCPARAMS_PIND_MASK                           0x00000010
#define BCHP_USB_XHCI_HCPARAMS_PIND_SHIFT                          4
#define BCHP_USB_XHCI_HCPARAMS_PIND_DEFAULT                        0x00000001

/* USB_XHCI :: HCPARAMS :: PPC [03:03] */
#define BCHP_USB_XHCI_HCPARAMS_PPC_MASK                            0x00000008
#define BCHP_USB_XHCI_HCPARAMS_PPC_SHIFT                           3
#define BCHP_USB_XHCI_HCPARAMS_PPC_DEFAULT                         0x00000001

/* USB_XHCI :: HCPARAMS :: CSZ [02:02] */
#define BCHP_USB_XHCI_HCPARAMS_CSZ_MASK                            0x00000004
#define BCHP_USB_XHCI_HCPARAMS_CSZ_SHIFT                           2
#define BCHP_USB_XHCI_HCPARAMS_CSZ_DEFAULT                         0x00000001

/* USB_XHCI :: HCPARAMS :: BNC [01:01] */
#define BCHP_USB_XHCI_HCPARAMS_BNC_MASK                            0x00000002
#define BCHP_USB_XHCI_HCPARAMS_BNC_SHIFT                           1
#define BCHP_USB_XHCI_HCPARAMS_BNC_DEFAULT                         0x00000000

/* USB_XHCI :: HCPARAMS :: AC64 [00:00] */
#define BCHP_USB_XHCI_HCPARAMS_AC64_MASK                           0x00000001
#define BCHP_USB_XHCI_HCPARAMS_AC64_SHIFT                          0
#define BCHP_USB_XHCI_HCPARAMS_AC64_DEFAULT                        0x00000001

/***************************************************************************
 *DBOFF - Doorbell Offset Array Offset 0
 ***************************************************************************/
/* USB_XHCI :: DBOFF :: reserved0 [31:16] */
#define BCHP_USB_XHCI_DBOFF_reserved0_MASK                         0xffff0000
#define BCHP_USB_XHCI_DBOFF_reserved0_SHIFT                        16

/* USB_XHCI :: DBOFF :: DBO [15:02] */
#define BCHP_USB_XHCI_DBOFF_DBO_MASK                               0x0000fffc
#define BCHP_USB_XHCI_DBOFF_DBO_SHIFT                              2
#define BCHP_USB_XHCI_DBOFF_DBO_DEFAULT                            0x000008c0

/* USB_XHCI :: DBOFF :: reserved1 [01:00] */
#define BCHP_USB_XHCI_DBOFF_reserved1_MASK                         0x00000003
#define BCHP_USB_XHCI_DBOFF_reserved1_SHIFT                        0

/***************************************************************************
 *RTSOFF - Runtime Register Space Offset
 ***************************************************************************/
/* USB_XHCI :: RTSOFF :: reserved0 [31:16] */
#define BCHP_USB_XHCI_RTSOFF_reserved0_MASK                        0xffff0000
#define BCHP_USB_XHCI_RTSOFF_reserved0_SHIFT                       16

/* USB_XHCI :: RTSOFF :: RTO [15:05] */
#define BCHP_USB_XHCI_RTSOFF_RTO_MASK                              0x0000ffe0
#define BCHP_USB_XHCI_RTSOFF_RTO_SHIFT                             5
#define BCHP_USB_XHCI_RTSOFF_RTO_DEFAULT                           0x000004a0

/* USB_XHCI :: RTSOFF :: reserved1 [04:00] */
#define BCHP_USB_XHCI_RTSOFF_reserved1_MASK                        0x0000001f
#define BCHP_USB_XHCI_RTSOFF_reserved1_SHIFT                       0

/***************************************************************************
 *USBCMD - XHCI OR USB Command
 ***************************************************************************/
/* USB_XHCI :: USBCMD :: reserved0 [31:12] */
#define BCHP_USB_XHCI_USBCMD_reserved0_MASK                        0xfffff000
#define BCHP_USB_XHCI_USBCMD_reserved0_SHIFT                       12

/* USB_XHCI :: USBCMD :: EU3S [11:11] */
#define BCHP_USB_XHCI_USBCMD_EU3S_MASK                             0x00000800
#define BCHP_USB_XHCI_USBCMD_EU3S_SHIFT                            11
#define BCHP_USB_XHCI_USBCMD_EU3S_DEFAULT                          0x00000000

/* USB_XHCI :: USBCMD :: EWE [10:10] */
#define BCHP_USB_XHCI_USBCMD_EWE_MASK                              0x00000400
#define BCHP_USB_XHCI_USBCMD_EWE_SHIFT                             10
#define BCHP_USB_XHCI_USBCMD_EWE_DEFAULT                           0x00000000

/* USB_XHCI :: USBCMD :: CRS [09:09] */
#define BCHP_USB_XHCI_USBCMD_CRS_MASK                              0x00000200
#define BCHP_USB_XHCI_USBCMD_CRS_SHIFT                             9
#define BCHP_USB_XHCI_USBCMD_CRS_DEFAULT                           0x00000000

/* USB_XHCI :: USBCMD :: CSS [08:08] */
#define BCHP_USB_XHCI_USBCMD_CSS_MASK                              0x00000100
#define BCHP_USB_XHCI_USBCMD_CSS_SHIFT                             8
#define BCHP_USB_XHCI_USBCMD_CSS_DEFAULT                           0x00000000

/* USB_XHCI :: USBCMD :: LIGHT_HOST_CONTROLLER_RESET [07:07] */
#define BCHP_USB_XHCI_USBCMD_LIGHT_HOST_CONTROLLER_RESET_MASK      0x00000080
#define BCHP_USB_XHCI_USBCMD_LIGHT_HOST_CONTROLLER_RESET_SHIFT     7
#define BCHP_USB_XHCI_USBCMD_LIGHT_HOST_CONTROLLER_RESET_DEFAULT   0x00000000

/* USB_XHCI :: USBCMD :: USBCMD_SPARE1 [06:04] */
#define BCHP_USB_XHCI_USBCMD_USBCMD_SPARE1_MASK                    0x00000070
#define BCHP_USB_XHCI_USBCMD_USBCMD_SPARE1_SHIFT                   4
#define BCHP_USB_XHCI_USBCMD_USBCMD_SPARE1_DEFAULT                 0x00000000

/* USB_XHCI :: USBCMD :: HSEE [03:03] */
#define BCHP_USB_XHCI_USBCMD_HSEE_MASK                             0x00000008
#define BCHP_USB_XHCI_USBCMD_HSEE_SHIFT                            3
#define BCHP_USB_XHCI_USBCMD_HSEE_DEFAULT                          0x00000000

/* USB_XHCI :: USBCMD :: INTE [02:02] */
#define BCHP_USB_XHCI_USBCMD_INTE_MASK                             0x00000004
#define BCHP_USB_XHCI_USBCMD_INTE_SHIFT                            2
#define BCHP_USB_XHCI_USBCMD_INTE_DEFAULT                          0x00000000

/* USB_XHCI :: USBCMD :: HCRESET [01:01] */
#define BCHP_USB_XHCI_USBCMD_HCRESET_MASK                          0x00000002
#define BCHP_USB_XHCI_USBCMD_HCRESET_SHIFT                         1
#define BCHP_USB_XHCI_USBCMD_HCRESET_DEFAULT                       0x00000000

/* USB_XHCI :: USBCMD :: RUN_STOP [00:00] */
#define BCHP_USB_XHCI_USBCMD_RUN_STOP_MASK                         0x00000001
#define BCHP_USB_XHCI_USBCMD_RUN_STOP_SHIFT                        0
#define BCHP_USB_XHCI_USBCMD_RUN_STOP_DEFAULT                      0x00000000

/***************************************************************************
 *USBSTS - XHCI OR USB Status
 ***************************************************************************/
/* USB_XHCI :: USBSTS :: reserved0 [31:13] */
#define BCHP_USB_XHCI_USBSTS_reserved0_MASK                        0xffffe000
#define BCHP_USB_XHCI_USBSTS_reserved0_SHIFT                       13

/* USB_XHCI :: USBSTS :: CERR [12:12] */
#define BCHP_USB_XHCI_USBSTS_CERR_MASK                             0x00001000
#define BCHP_USB_XHCI_USBSTS_CERR_SHIFT                            12
#define BCHP_USB_XHCI_USBSTS_CERR_DEFAULT                          0x00000000

/* USB_XHCI :: USBSTS :: CNRDY [11:11] */
#define BCHP_USB_XHCI_USBSTS_CNRDY_MASK                            0x00000800
#define BCHP_USB_XHCI_USBSTS_CNRDY_SHIFT                           11
#define BCHP_USB_XHCI_USBSTS_CNRDY_DEFAULT                         0x00000001

/* USB_XHCI :: USBSTS :: SRERR [10:10] */
#define BCHP_USB_XHCI_USBSTS_SRERR_MASK                            0x00000400
#define BCHP_USB_XHCI_USBSTS_SRERR_SHIFT                           10
#define BCHP_USB_XHCI_USBSTS_SRERR_DEFAULT                         0x00000000

/* USB_XHCI :: USBSTS :: RSS [09:09] */
#define BCHP_USB_XHCI_USBSTS_RSS_MASK                              0x00000200
#define BCHP_USB_XHCI_USBSTS_RSS_SHIFT                             9
#define BCHP_USB_XHCI_USBSTS_RSS_DEFAULT                           0x00000000

/* USB_XHCI :: USBSTS :: SSS [08:08] */
#define BCHP_USB_XHCI_USBSTS_SSS_MASK                              0x00000100
#define BCHP_USB_XHCI_USBSTS_SSS_SHIFT                             8
#define BCHP_USB_XHCI_USBSTS_SSS_DEFAULT                           0x00000000

/* USB_XHCI :: USBSTS :: reserved1 [07:05] */
#define BCHP_USB_XHCI_USBSTS_reserved1_MASK                        0x000000e0
#define BCHP_USB_XHCI_USBSTS_reserved1_SHIFT                       5

/* USB_XHCI :: USBSTS :: PCD [04:04] */
#define BCHP_USB_XHCI_USBSTS_PCD_MASK                              0x00000010
#define BCHP_USB_XHCI_USBSTS_PCD_SHIFT                             4
#define BCHP_USB_XHCI_USBSTS_PCD_DEFAULT                           0x00000000

/* USB_XHCI :: USBSTS :: EINT [03:03] */
#define BCHP_USB_XHCI_USBSTS_EINT_MASK                             0x00000008
#define BCHP_USB_XHCI_USBSTS_EINT_SHIFT                            3
#define BCHP_USB_XHCI_USBSTS_EINT_DEFAULT                          0x00000000

/* USB_XHCI :: USBSTS :: HSERR [02:02] */
#define BCHP_USB_XHCI_USBSTS_HSERR_MASK                            0x00000004
#define BCHP_USB_XHCI_USBSTS_HSERR_SHIFT                           2
#define BCHP_USB_XHCI_USBSTS_HSERR_DEFAULT                         0x00000000

/* USB_XHCI :: USBSTS :: reserved2 [01:01] */
#define BCHP_USB_XHCI_USBSTS_reserved2_MASK                        0x00000002
#define BCHP_USB_XHCI_USBSTS_reserved2_SHIFT                       1

/* USB_XHCI :: USBSTS :: CHLT [00:00] */
#define BCHP_USB_XHCI_USBSTS_CHLT_MASK                             0x00000001
#define BCHP_USB_XHCI_USBSTS_CHLT_SHIFT                            0
#define BCHP_USB_XHCI_USBSTS_CHLT_DEFAULT                          0x00000001

/***************************************************************************
 *PAGESIZE - XHCI OR PAGESIZE
 ***************************************************************************/
/* USB_XHCI :: PAGESIZE :: reserved0 [31:16] */
#define BCHP_USB_XHCI_PAGESIZE_reserved0_MASK                      0xffff0000
#define BCHP_USB_XHCI_PAGESIZE_reserved0_SHIFT                     16

/* USB_XHCI :: PAGESIZE :: PS [15:00] */
#define BCHP_USB_XHCI_PAGESIZE_PS_MASK                             0x0000ffff
#define BCHP_USB_XHCI_PAGESIZE_PS_SHIFT                            0
#define BCHP_USB_XHCI_PAGESIZE_PS_DEFAULT                          0x00000001

/***************************************************************************
 *DNCTRL - XHCI OR DNCTRL
 ***************************************************************************/
/* USB_XHCI :: DNCTRL :: reserved0 [31:16] */
#define BCHP_USB_XHCI_DNCTRL_reserved0_MASK                        0xffff0000
#define BCHP_USB_XHCI_DNCTRL_reserved0_SHIFT                       16

/* USB_XHCI :: DNCTRL :: DNE [15:00] */
#define BCHP_USB_XHCI_DNCTRL_DNE_MASK                              0x0000ffff
#define BCHP_USB_XHCI_DNCTRL_DNE_SHIFT                             0
#define BCHP_USB_XHCI_DNCTRL_DNE_DEFAULT                           0x00000000

/***************************************************************************
 *CRCRL - XHCI OR Command Ring Control Low
 ***************************************************************************/
/* USB_XHCI :: CRCRL :: CRPL [31:06] */
#define BCHP_USB_XHCI_CRCRL_CRPL_MASK                              0xffffffc0
#define BCHP_USB_XHCI_CRCRL_CRPL_SHIFT                             6
#define BCHP_USB_XHCI_CRCRL_CRPL_DEFAULT                           0x00000000

/* USB_XHCI :: CRCRL :: reserved0 [05:04] */
#define BCHP_USB_XHCI_CRCRL_reserved0_MASK                         0x00000030
#define BCHP_USB_XHCI_CRCRL_reserved0_SHIFT                        4

/* USB_XHCI :: CRCRL :: CRR [03:03] */
#define BCHP_USB_XHCI_CRCRL_CRR_MASK                               0x00000008
#define BCHP_USB_XHCI_CRCRL_CRR_SHIFT                              3
#define BCHP_USB_XHCI_CRCRL_CRR_DEFAULT                            0x00000000

/* USB_XHCI :: CRCRL :: CA [02:02] */
#define BCHP_USB_XHCI_CRCRL_CA_MASK                                0x00000004
#define BCHP_USB_XHCI_CRCRL_CA_SHIFT                               2
#define BCHP_USB_XHCI_CRCRL_CA_DEFAULT                             0x00000000

/* USB_XHCI :: CRCRL :: CS [01:01] */
#define BCHP_USB_XHCI_CRCRL_CS_MASK                                0x00000002
#define BCHP_USB_XHCI_CRCRL_CS_SHIFT                               1
#define BCHP_USB_XHCI_CRCRL_CS_DEFAULT                             0x00000000

/* USB_XHCI :: CRCRL :: RCS [00:00] */
#define BCHP_USB_XHCI_CRCRL_RCS_MASK                               0x00000001
#define BCHP_USB_XHCI_CRCRL_RCS_SHIFT                              0
#define BCHP_USB_XHCI_CRCRL_RCS_DEFAULT                            0x00000000

/***************************************************************************
 *CRCRH - XHCI OR Command Ring Control High
 ***************************************************************************/
/* USB_XHCI :: CRCRH :: CRPL [31:00] */
#define BCHP_USB_XHCI_CRCRH_CRPL_MASK                              0xffffffff
#define BCHP_USB_XHCI_CRCRH_CRPL_SHIFT                             0
#define BCHP_USB_XHCI_CRCRH_CRPL_DEFAULT                           0x00000000

/***************************************************************************
 *DCBAAPL - XHCI OR Device Context Base Address Array Pointer Low
 ***************************************************************************/
/* USB_XHCI :: DCBAAPL :: DCAL [31:06] */
#define BCHP_USB_XHCI_DCBAAPL_DCAL_MASK                            0xffffffc0
#define BCHP_USB_XHCI_DCBAAPL_DCAL_SHIFT                           6
#define BCHP_USB_XHCI_DCBAAPL_DCAL_DEFAULT                         0x00000000

/* USB_XHCI :: DCBAAPL :: reserved0 [05:00] */
#define BCHP_USB_XHCI_DCBAAPL_reserved0_MASK                       0x0000003f
#define BCHP_USB_XHCI_DCBAAPL_reserved0_SHIFT                      0

/***************************************************************************
 *DCBAAPH - XHCI OR Device Context Base Address Array Pointer High
 ***************************************************************************/
/* USB_XHCI :: DCBAAPH :: DCAH [31:00] */
#define BCHP_USB_XHCI_DCBAAPH_DCAH_MASK                            0xffffffff
#define BCHP_USB_XHCI_DCBAAPH_DCAH_SHIFT                           0
#define BCHP_USB_XHCI_DCBAAPH_DCAH_DEFAULT                         0x00000000

/***************************************************************************
 *CONFIG - XHCI OR DNCTRL
 ***************************************************************************/
/* USB_XHCI :: CONFIG :: reserved0 [31:08] */
#define BCHP_USB_XHCI_CONFIG_reserved0_MASK                        0xffffff00
#define BCHP_USB_XHCI_CONFIG_reserved0_SHIFT                       8

/* USB_XHCI :: CONFIG :: MSE [07:00] */
#define BCHP_USB_XHCI_CONFIG_MSE_MASK                              0x000000ff
#define BCHP_USB_XHCI_CONFIG_MSE_SHIFT                             0
#define BCHP_USB_XHCI_CONFIG_MSE_DEFAULT                           0x00000000

/***************************************************************************
 *PORTSC0 - XHCI OR Port Status and Control RHP 0
 ***************************************************************************/
/* USB_XHCI :: PORTSC0 :: WARMRST [31:31] */
#define BCHP_USB_XHCI_PORTSC0_WARMRST_MASK                         0x80000000
#define BCHP_USB_XHCI_PORTSC0_WARMRST_SHIFT                        31
#define BCHP_USB_XHCI_PORTSC0_WARMRST_DEFAULT                      0x00000000

/* USB_XHCI :: PORTSC0 :: DNR [30:30] */
#define BCHP_USB_XHCI_PORTSC0_DNR_MASK                             0x40000000
#define BCHP_USB_XHCI_PORTSC0_DNR_SHIFT                            30
#define BCHP_USB_XHCI_PORTSC0_DNR_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC0 :: reserved0 [29:28] */
#define BCHP_USB_XHCI_PORTSC0_reserved0_MASK                       0x30000000
#define BCHP_USB_XHCI_PORTSC0_reserved0_SHIFT                      28

/* USB_XHCI :: PORTSC0 :: WOE [27:27] */
#define BCHP_USB_XHCI_PORTSC0_WOE_MASK                             0x08000000
#define BCHP_USB_XHCI_PORTSC0_WOE_SHIFT                            27
#define BCHP_USB_XHCI_PORTSC0_WOE_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC0 :: WDE [26:26] */
#define BCHP_USB_XHCI_PORTSC0_WDE_MASK                             0x04000000
#define BCHP_USB_XHCI_PORTSC0_WDE_SHIFT                            26
#define BCHP_USB_XHCI_PORTSC0_WDE_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC0 :: WCE [25:25] */
#define BCHP_USB_XHCI_PORTSC0_WCE_MASK                             0x02000000
#define BCHP_USB_XHCI_PORTSC0_WCE_SHIFT                            25
#define BCHP_USB_XHCI_PORTSC0_WCE_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC0 :: CAS [24:24] */
#define BCHP_USB_XHCI_PORTSC0_CAS_MASK                             0x01000000
#define BCHP_USB_XHCI_PORTSC0_CAS_SHIFT                            24
#define BCHP_USB_XHCI_PORTSC0_CAS_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC0 :: CEC [23:23] */
#define BCHP_USB_XHCI_PORTSC0_CEC_MASK                             0x00800000
#define BCHP_USB_XHCI_PORTSC0_CEC_SHIFT                            23
#define BCHP_USB_XHCI_PORTSC0_CEC_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC0 :: PLC [22:22] */
#define BCHP_USB_XHCI_PORTSC0_PLC_MASK                             0x00400000
#define BCHP_USB_XHCI_PORTSC0_PLC_SHIFT                            22
#define BCHP_USB_XHCI_PORTSC0_PLC_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC0 :: PRC [21:21] */
#define BCHP_USB_XHCI_PORTSC0_PRC_MASK                             0x00200000
#define BCHP_USB_XHCI_PORTSC0_PRC_SHIFT                            21
#define BCHP_USB_XHCI_PORTSC0_PRC_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC0 :: OCC [20:20] */
#define BCHP_USB_XHCI_PORTSC0_OCC_MASK                             0x00100000
#define BCHP_USB_XHCI_PORTSC0_OCC_SHIFT                            20
#define BCHP_USB_XHCI_PORTSC0_OCC_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC0 :: WRC [19:19] */
#define BCHP_USB_XHCI_PORTSC0_WRC_MASK                             0x00080000
#define BCHP_USB_XHCI_PORTSC0_WRC_SHIFT                            19
#define BCHP_USB_XHCI_PORTSC0_WRC_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC0 :: PEC [18:18] */
#define BCHP_USB_XHCI_PORTSC0_PEC_MASK                             0x00040000
#define BCHP_USB_XHCI_PORTSC0_PEC_SHIFT                            18
#define BCHP_USB_XHCI_PORTSC0_PEC_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC0 :: CSC [17:17] */
#define BCHP_USB_XHCI_PORTSC0_CSC_MASK                             0x00020000
#define BCHP_USB_XHCI_PORTSC0_CSC_SHIFT                            17
#define BCHP_USB_XHCI_PORTSC0_CSC_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC0 :: LWS [16:16] */
#define BCHP_USB_XHCI_PORTSC0_LWS_MASK                             0x00010000
#define BCHP_USB_XHCI_PORTSC0_LWS_SHIFT                            16
#define BCHP_USB_XHCI_PORTSC0_LWS_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC0 :: PIC [15:14] */
#define BCHP_USB_XHCI_PORTSC0_PIC_MASK                             0x0000c000
#define BCHP_USB_XHCI_PORTSC0_PIC_SHIFT                            14
#define BCHP_USB_XHCI_PORTSC0_PIC_DEFAULT                          0x00000000
#define BCHP_USB_XHCI_PORTSC0_PIC_OFF                              0
#define BCHP_USB_XHCI_PORTSC0_PIC_AMBER                            1
#define BCHP_USB_XHCI_PORTSC0_PIC_GREEN                            2
#define BCHP_USB_XHCI_PORTSC0_PIC_Undefined                        3

/* USB_XHCI :: PORTSC0 :: PS [13:10] */
#define BCHP_USB_XHCI_PORTSC0_PS_MASK                              0x00003c00
#define BCHP_USB_XHCI_PORTSC0_PS_SHIFT                             10
#define BCHP_USB_XHCI_PORTSC0_PS_DEFAULT                           0x00000000

/* USB_XHCI :: PORTSC0 :: PP [09:09] */
#define BCHP_USB_XHCI_PORTSC0_PP_MASK                              0x00000200
#define BCHP_USB_XHCI_PORTSC0_PP_SHIFT                             9
#define BCHP_USB_XHCI_PORTSC0_PP_DEFAULT                           0x00000000

/* USB_XHCI :: PORTSC0 :: PLS [08:05] */
#define BCHP_USB_XHCI_PORTSC0_PLS_MASK                             0x000001e0
#define BCHP_USB_XHCI_PORTSC0_PLS_SHIFT                            5
#define BCHP_USB_XHCI_PORTSC0_PLS_DEFAULT                          0x00000000
#define BCHP_USB_XHCI_PORTSC0_PLS_U0                               0
#define BCHP_USB_XHCI_PORTSC0_PLS_U1                               1
#define BCHP_USB_XHCI_PORTSC0_PLS_U2                               2
#define BCHP_USB_XHCI_PORTSC0_PLS_U3_suspend                       3
#define BCHP_USB_XHCI_PORTSC0_PLS_SS_disabled                      4
#define BCHP_USB_XHCI_PORTSC0_PLS_RxDetect                         5
#define BCHP_USB_XHCI_PORTSC0_PLS_SS_inactive                      6
#define BCHP_USB_XHCI_PORTSC0_PLS_Polling                          7
#define BCHP_USB_XHCI_PORTSC0_PLS_Recovery                         8
#define BCHP_USB_XHCI_PORTSC0_PLS_HotReset                         9
#define BCHP_USB_XHCI_PORTSC0_PLS_Compliance                       10
#define BCHP_USB_XHCI_PORTSC0_PLS_Loopback                         11
#define BCHP_USB_XHCI_PORTSC0_PLS_Resume                           15

/* USB_XHCI :: PORTSC0 :: PR [04:04] */
#define BCHP_USB_XHCI_PORTSC0_PR_MASK                              0x00000010
#define BCHP_USB_XHCI_PORTSC0_PR_SHIFT                             4
#define BCHP_USB_XHCI_PORTSC0_PR_DEFAULT                           0x00000000

/* USB_XHCI :: PORTSC0 :: OCA [03:03] */
#define BCHP_USB_XHCI_PORTSC0_OCA_MASK                             0x00000008
#define BCHP_USB_XHCI_PORTSC0_OCA_SHIFT                            3
#define BCHP_USB_XHCI_PORTSC0_OCA_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC0 :: reserved1 [02:02] */
#define BCHP_USB_XHCI_PORTSC0_reserved1_MASK                       0x00000004
#define BCHP_USB_XHCI_PORTSC0_reserved1_SHIFT                      2

/* USB_XHCI :: PORTSC0 :: PED [01:01] */
#define BCHP_USB_XHCI_PORTSC0_PED_MASK                             0x00000002
#define BCHP_USB_XHCI_PORTSC0_PED_SHIFT                            1
#define BCHP_USB_XHCI_PORTSC0_PED_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC0 :: CCS [00:00] */
#define BCHP_USB_XHCI_PORTSC0_CCS_MASK                             0x00000001
#define BCHP_USB_XHCI_PORTSC0_CCS_SHIFT                            0
#define BCHP_USB_XHCI_PORTSC0_CCS_DEFAULT                          0x00000000

/***************************************************************************
 *PORTPMSC0 - XHCI OR Port Power Management RHP 0
 ***************************************************************************/
/* USB_XHCI :: PORTPMSC0 :: PTC [31:28] */
#define BCHP_USB_XHCI_PORTPMSC0_PTC_MASK                           0xf0000000
#define BCHP_USB_XHCI_PORTPMSC0_PTC_SHIFT                          28
#define BCHP_USB_XHCI_PORTPMSC0_PTC_DEFAULT                        0x00000000

/* USB_XHCI :: PORTPMSC0 :: reserved0 [27:17] */
#define BCHP_USB_XHCI_PORTPMSC0_reserved0_MASK                     0x0ffe0000
#define BCHP_USB_XHCI_PORTPMSC0_reserved0_SHIFT                    17

/* USB_XHCI :: PORTPMSC0 :: HLE [16:16] */
#define BCHP_USB_XHCI_PORTPMSC0_HLE_MASK                           0x00010000
#define BCHP_USB_XHCI_PORTPMSC0_HLE_SHIFT                          16
#define BCHP_USB_XHCI_PORTPMSC0_HLE_DEFAULT                        0x00000000

/* USB_XHCI :: PORTPMSC0 :: L1DS [15:08] */
#define BCHP_USB_XHCI_PORTPMSC0_L1DS_MASK                          0x0000ff00
#define BCHP_USB_XHCI_PORTPMSC0_L1DS_SHIFT                         8
#define BCHP_USB_XHCI_PORTPMSC0_L1DS_DEFAULT                       0x00000000

/* USB_XHCI :: PORTPMSC0 :: HRD [07:04] */
#define BCHP_USB_XHCI_PORTPMSC0_HRD_MASK                           0x000000f0
#define BCHP_USB_XHCI_PORTPMSC0_HRD_SHIFT                          4
#define BCHP_USB_XHCI_PORTPMSC0_HRD_DEFAULT                        0x00000000

/* USB_XHCI :: PORTPMSC0 :: RWE [03:03] */
#define BCHP_USB_XHCI_PORTPMSC0_RWE_MASK                           0x00000008
#define BCHP_USB_XHCI_PORTPMSC0_RWE_SHIFT                          3
#define BCHP_USB_XHCI_PORTPMSC0_RWE_DEFAULT                        0x00000000

/* USB_XHCI :: PORTPMSC0 :: L1S [02:00] */
#define BCHP_USB_XHCI_PORTPMSC0_L1S_MASK                           0x00000007
#define BCHP_USB_XHCI_PORTPMSC0_L1S_SHIFT                          0
#define BCHP_USB_XHCI_PORTPMSC0_L1S_DEFAULT                        0x00000000

/***************************************************************************
 *PORTLI0 - XHCI OR Port Link Information RHP 0
 ***************************************************************************/
/* USB_XHCI :: PORTLI0 :: reserved0 [31:16] */
#define BCHP_USB_XHCI_PORTLI0_reserved0_MASK                       0xffff0000
#define BCHP_USB_XHCI_PORTLI0_reserved0_SHIFT                      16

/* USB_XHCI :: PORTLI0 :: LEC [15:00] */
#define BCHP_USB_XHCI_PORTLI0_LEC_MASK                             0x0000ffff
#define BCHP_USB_XHCI_PORTLI0_LEC_SHIFT                            0
#define BCHP_USB_XHCI_PORTLI0_LEC_DEFAULT                          0x00000000

/***************************************************************************
 *PORTHLPMC0 - XHCI OR Port LPM Control and Status RHP 0
 ***************************************************************************/
/* USB_XHCI :: PORTHLPMC0 :: reserved0 [31:14] */
#define BCHP_USB_XHCI_PORTHLPMC0_reserved0_MASK                    0xffffc000
#define BCHP_USB_XHCI_PORTHLPMC0_reserved0_SHIFT                   14

/* USB_XHCI :: PORTHLPMC0 :: HIRDD [13:10] */
#define BCHP_USB_XHCI_PORTHLPMC0_HIRDD_MASK                        0x00003c00
#define BCHP_USB_XHCI_PORTHLPMC0_HIRDD_SHIFT                       10
#define BCHP_USB_XHCI_PORTHLPMC0_HIRDD_DEFAULT                     0x00000000

/* USB_XHCI :: PORTHLPMC0 :: L1TO [09:02] */
#define BCHP_USB_XHCI_PORTHLPMC0_L1TO_MASK                         0x000003fc
#define BCHP_USB_XHCI_PORTHLPMC0_L1TO_SHIFT                        2
#define BCHP_USB_XHCI_PORTHLPMC0_L1TO_DEFAULT                      0x00000000

/* USB_XHCI :: PORTHLPMC0 :: HIRDM [01:00] */
#define BCHP_USB_XHCI_PORTHLPMC0_HIRDM_MASK                        0x00000003
#define BCHP_USB_XHCI_PORTHLPMC0_HIRDM_SHIFT                       0
#define BCHP_USB_XHCI_PORTHLPMC0_HIRDM_DEFAULT                     0x00000000

/***************************************************************************
 *PORTSC1 - XHCI OR Port Status and Control RHP 1
 ***************************************************************************/
/* USB_XHCI :: PORTSC1 :: WARMRST [31:31] */
#define BCHP_USB_XHCI_PORTSC1_WARMRST_MASK                         0x80000000
#define BCHP_USB_XHCI_PORTSC1_WARMRST_SHIFT                        31
#define BCHP_USB_XHCI_PORTSC1_WARMRST_DEFAULT                      0x00000000

/* USB_XHCI :: PORTSC1 :: DNR [30:30] */
#define BCHP_USB_XHCI_PORTSC1_DNR_MASK                             0x40000000
#define BCHP_USB_XHCI_PORTSC1_DNR_SHIFT                            30
#define BCHP_USB_XHCI_PORTSC1_DNR_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC1 :: reserved0 [29:28] */
#define BCHP_USB_XHCI_PORTSC1_reserved0_MASK                       0x30000000
#define BCHP_USB_XHCI_PORTSC1_reserved0_SHIFT                      28

/* USB_XHCI :: PORTSC1 :: WOE [27:27] */
#define BCHP_USB_XHCI_PORTSC1_WOE_MASK                             0x08000000
#define BCHP_USB_XHCI_PORTSC1_WOE_SHIFT                            27
#define BCHP_USB_XHCI_PORTSC1_WOE_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC1 :: WDE [26:26] */
#define BCHP_USB_XHCI_PORTSC1_WDE_MASK                             0x04000000
#define BCHP_USB_XHCI_PORTSC1_WDE_SHIFT                            26
#define BCHP_USB_XHCI_PORTSC1_WDE_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC1 :: WCE [25:25] */
#define BCHP_USB_XHCI_PORTSC1_WCE_MASK                             0x02000000
#define BCHP_USB_XHCI_PORTSC1_WCE_SHIFT                            25
#define BCHP_USB_XHCI_PORTSC1_WCE_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC1 :: CAS [24:24] */
#define BCHP_USB_XHCI_PORTSC1_CAS_MASK                             0x01000000
#define BCHP_USB_XHCI_PORTSC1_CAS_SHIFT                            24
#define BCHP_USB_XHCI_PORTSC1_CAS_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC1 :: CEC [23:23] */
#define BCHP_USB_XHCI_PORTSC1_CEC_MASK                             0x00800000
#define BCHP_USB_XHCI_PORTSC1_CEC_SHIFT                            23
#define BCHP_USB_XHCI_PORTSC1_CEC_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC1 :: PLC [22:22] */
#define BCHP_USB_XHCI_PORTSC1_PLC_MASK                             0x00400000
#define BCHP_USB_XHCI_PORTSC1_PLC_SHIFT                            22
#define BCHP_USB_XHCI_PORTSC1_PLC_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC1 :: PRC [21:21] */
#define BCHP_USB_XHCI_PORTSC1_PRC_MASK                             0x00200000
#define BCHP_USB_XHCI_PORTSC1_PRC_SHIFT                            21
#define BCHP_USB_XHCI_PORTSC1_PRC_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC1 :: OCC [20:20] */
#define BCHP_USB_XHCI_PORTSC1_OCC_MASK                             0x00100000
#define BCHP_USB_XHCI_PORTSC1_OCC_SHIFT                            20
#define BCHP_USB_XHCI_PORTSC1_OCC_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC1 :: WRC [19:19] */
#define BCHP_USB_XHCI_PORTSC1_WRC_MASK                             0x00080000
#define BCHP_USB_XHCI_PORTSC1_WRC_SHIFT                            19
#define BCHP_USB_XHCI_PORTSC1_WRC_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC1 :: PEC [18:18] */
#define BCHP_USB_XHCI_PORTSC1_PEC_MASK                             0x00040000
#define BCHP_USB_XHCI_PORTSC1_PEC_SHIFT                            18
#define BCHP_USB_XHCI_PORTSC1_PEC_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC1 :: CSC [17:17] */
#define BCHP_USB_XHCI_PORTSC1_CSC_MASK                             0x00020000
#define BCHP_USB_XHCI_PORTSC1_CSC_SHIFT                            17
#define BCHP_USB_XHCI_PORTSC1_CSC_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC1 :: LWS [16:16] */
#define BCHP_USB_XHCI_PORTSC1_LWS_MASK                             0x00010000
#define BCHP_USB_XHCI_PORTSC1_LWS_SHIFT                            16
#define BCHP_USB_XHCI_PORTSC1_LWS_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC1 :: PIC [15:14] */
#define BCHP_USB_XHCI_PORTSC1_PIC_MASK                             0x0000c000
#define BCHP_USB_XHCI_PORTSC1_PIC_SHIFT                            14
#define BCHP_USB_XHCI_PORTSC1_PIC_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC1 :: PS [13:10] */
#define BCHP_USB_XHCI_PORTSC1_PS_MASK                              0x00003c00
#define BCHP_USB_XHCI_PORTSC1_PS_SHIFT                             10
#define BCHP_USB_XHCI_PORTSC1_PS_DEFAULT                           0x00000000

/* USB_XHCI :: PORTSC1 :: PP [09:09] */
#define BCHP_USB_XHCI_PORTSC1_PP_MASK                              0x00000200
#define BCHP_USB_XHCI_PORTSC1_PP_SHIFT                             9
#define BCHP_USB_XHCI_PORTSC1_PP_DEFAULT                           0x00000000

/* USB_XHCI :: PORTSC1 :: PLS [08:05] */
#define BCHP_USB_XHCI_PORTSC1_PLS_MASK                             0x000001e0
#define BCHP_USB_XHCI_PORTSC1_PLS_SHIFT                            5
#define BCHP_USB_XHCI_PORTSC1_PLS_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC1 :: PR [04:04] */
#define BCHP_USB_XHCI_PORTSC1_PR_MASK                              0x00000010
#define BCHP_USB_XHCI_PORTSC1_PR_SHIFT                             4
#define BCHP_USB_XHCI_PORTSC1_PR_DEFAULT                           0x00000000

/* USB_XHCI :: PORTSC1 :: OCA [03:03] */
#define BCHP_USB_XHCI_PORTSC1_OCA_MASK                             0x00000008
#define BCHP_USB_XHCI_PORTSC1_OCA_SHIFT                            3
#define BCHP_USB_XHCI_PORTSC1_OCA_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC1 :: reserved1 [02:02] */
#define BCHP_USB_XHCI_PORTSC1_reserved1_MASK                       0x00000004
#define BCHP_USB_XHCI_PORTSC1_reserved1_SHIFT                      2

/* USB_XHCI :: PORTSC1 :: PED [01:01] */
#define BCHP_USB_XHCI_PORTSC1_PED_MASK                             0x00000002
#define BCHP_USB_XHCI_PORTSC1_PED_SHIFT                            1
#define BCHP_USB_XHCI_PORTSC1_PED_DEFAULT                          0x00000000

/* USB_XHCI :: PORTSC1 :: CCS [00:00] */
#define BCHP_USB_XHCI_PORTSC1_CCS_MASK                             0x00000001
#define BCHP_USB_XHCI_PORTSC1_CCS_SHIFT                            0
#define BCHP_USB_XHCI_PORTSC1_CCS_DEFAULT                          0x00000000

/***************************************************************************
 *PORTPMSC1 - XHCI OR Port Power Management RHP 1
 ***************************************************************************/
/* USB_XHCI :: PORTPMSC1 :: PTC [31:28] */
#define BCHP_USB_XHCI_PORTPMSC1_PTC_MASK                           0xf0000000
#define BCHP_USB_XHCI_PORTPMSC1_PTC_SHIFT                          28
#define BCHP_USB_XHCI_PORTPMSC1_PTC_DEFAULT                        0x00000000

/* USB_XHCI :: PORTPMSC1 :: reserved0 [27:17] */
#define BCHP_USB_XHCI_PORTPMSC1_reserved0_MASK                     0x0ffe0000
#define BCHP_USB_XHCI_PORTPMSC1_reserved0_SHIFT                    17

/* USB_XHCI :: PORTPMSC1 :: HLE [16:16] */
#define BCHP_USB_XHCI_PORTPMSC1_HLE_MASK                           0x00010000
#define BCHP_USB_XHCI_PORTPMSC1_HLE_SHIFT                          16
#define BCHP_USB_XHCI_PORTPMSC1_HLE_DEFAULT                        0x00000000

/* USB_XHCI :: PORTPMSC1 :: L1DS [15:08] */
#define BCHP_USB_XHCI_PORTPMSC1_L1DS_MASK                          0x0000ff00
#define BCHP_USB_XHCI_PORTPMSC1_L1DS_SHIFT                         8
#define BCHP_USB_XHCI_PORTPMSC1_L1DS_DEFAULT                       0x00000000

/* USB_XHCI :: PORTPMSC1 :: HRD [07:04] */
#define BCHP_USB_XHCI_PORTPMSC1_HRD_MASK                           0x000000f0
#define BCHP_USB_XHCI_PORTPMSC1_HRD_SHIFT                          4
#define BCHP_USB_XHCI_PORTPMSC1_HRD_DEFAULT                        0x00000000

/* USB_XHCI :: PORTPMSC1 :: RWE [03:03] */
#define BCHP_USB_XHCI_PORTPMSC1_RWE_MASK                           0x00000008
#define BCHP_USB_XHCI_PORTPMSC1_RWE_SHIFT                          3
#define BCHP_USB_XHCI_PORTPMSC1_RWE_DEFAULT                        0x00000000

/* USB_XHCI :: PORTPMSC1 :: L1S [02:00] */
#define BCHP_USB_XHCI_PORTPMSC1_L1S_MASK                           0x00000007
#define BCHP_USB_XHCI_PORTPMSC1_L1S_SHIFT                          0
#define BCHP_USB_XHCI_PORTPMSC1_L1S_DEFAULT                        0x00000000

/***************************************************************************
 *PORTLI1 - XHCI OR Port Link Information RHP 1
 ***************************************************************************/
/* USB_XHCI :: PORTLI1 :: reserved0 [31:16] */
#define BCHP_USB_XHCI_PORTLI1_reserved0_MASK                       0xffff0000
#define BCHP_USB_XHCI_PORTLI1_reserved0_SHIFT                      16

/* USB_XHCI :: PORTLI1 :: LEC [15:00] */
#define BCHP_USB_XHCI_PORTLI1_LEC_MASK                             0x0000ffff
#define BCHP_USB_XHCI_PORTLI1_LEC_SHIFT                            0
#define BCHP_USB_XHCI_PORTLI1_LEC_DEFAULT                          0x00000000

/***************************************************************************
 *PORTHLPMC1 - XHCI OR Port LPM Control and Status RHP 1
 ***************************************************************************/
/* USB_XHCI :: PORTHLPMC1 :: reserved0 [31:14] */
#define BCHP_USB_XHCI_PORTHLPMC1_reserved0_MASK                    0xffffc000
#define BCHP_USB_XHCI_PORTHLPMC1_reserved0_SHIFT                   14

/* USB_XHCI :: PORTHLPMC1 :: HIRDD [13:10] */
#define BCHP_USB_XHCI_PORTHLPMC1_HIRDD_MASK                        0x00003c00
#define BCHP_USB_XHCI_PORTHLPMC1_HIRDD_SHIFT                       10
#define BCHP_USB_XHCI_PORTHLPMC1_HIRDD_DEFAULT                     0x00000000

/* USB_XHCI :: PORTHLPMC1 :: L1TO [09:02] */
#define BCHP_USB_XHCI_PORTHLPMC1_L1TO_MASK                         0x000003fc
#define BCHP_USB_XHCI_PORTHLPMC1_L1TO_SHIFT                        2
#define BCHP_USB_XHCI_PORTHLPMC1_L1TO_DEFAULT                      0x00000000

/* USB_XHCI :: PORTHLPMC1 :: HIRDM [01:00] */
#define BCHP_USB_XHCI_PORTHLPMC1_HIRDM_MASK                        0x00000003
#define BCHP_USB_XHCI_PORTHLPMC1_HIRDM_SHIFT                       0
#define BCHP_USB_XHCI_PORTHLPMC1_HIRDM_DEFAULT                     0x00000000

/***************************************************************************
 *MFINDEX - XHCI RT Microframe Index
 ***************************************************************************/
/* USB_XHCI :: MFINDEX :: reserved0 [31:14] */
#define BCHP_USB_XHCI_MFINDEX_reserved0_MASK                       0xffffc000
#define BCHP_USB_XHCI_MFINDEX_reserved0_SHIFT                      14

/* USB_XHCI :: MFINDEX :: MFI [13:00] */
#define BCHP_USB_XHCI_MFINDEX_MFI_MASK                             0x00003fff
#define BCHP_USB_XHCI_MFINDEX_MFI_SHIFT                            0
#define BCHP_USB_XHCI_MFINDEX_MFI_DEFAULT                          0x00000000

/***************************************************************************
 *IMAN0 - XHCI RT Interrupt Management for ER0
 ***************************************************************************/
/* USB_XHCI :: IMAN0 :: reserved0 [31:02] */
#define BCHP_USB_XHCI_IMAN0_reserved0_MASK                         0xfffffffc
#define BCHP_USB_XHCI_IMAN0_reserved0_SHIFT                        2

/* USB_XHCI :: IMAN0 :: IE [01:01] */
#define BCHP_USB_XHCI_IMAN0_IE_MASK                                0x00000002
#define BCHP_USB_XHCI_IMAN0_IE_SHIFT                               1
#define BCHP_USB_XHCI_IMAN0_IE_DEFAULT                             0x00000000

/* USB_XHCI :: IMAN0 :: IP [00:00] */
#define BCHP_USB_XHCI_IMAN0_IP_MASK                                0x00000001
#define BCHP_USB_XHCI_IMAN0_IP_SHIFT                               0
#define BCHP_USB_XHCI_IMAN0_IP_DEFAULT                             0x00000000

/***************************************************************************
 *IMOD0 - XHCI RT Interrupt Moderation for ER0
 ***************************************************************************/
/* USB_XHCI :: IMOD0 :: IMODC [31:16] */
#define BCHP_USB_XHCI_IMOD0_IMODC_MASK                             0xffff0000
#define BCHP_USB_XHCI_IMOD0_IMODC_SHIFT                            16
#define BCHP_USB_XHCI_IMOD0_IMODC_DEFAULT                          0x00000000

/* USB_XHCI :: IMOD0 :: IMODI [15:00] */
#define BCHP_USB_XHCI_IMOD0_IMODI_MASK                             0x0000ffff
#define BCHP_USB_XHCI_IMOD0_IMODI_SHIFT                            0
#define BCHP_USB_XHCI_IMOD0_IMODI_DEFAULT                          0x00000fa0

/***************************************************************************
 *ERSTSZ0 - XHCI RT Event Ring Segment Table Size for ER0
 ***************************************************************************/
/* USB_XHCI :: ERSTSZ0 :: reserved0 [31:16] */
#define BCHP_USB_XHCI_ERSTSZ0_reserved0_MASK                       0xffff0000
#define BCHP_USB_XHCI_ERSTSZ0_reserved0_SHIFT                      16

/* USB_XHCI :: ERSTSZ0 :: TSZ [15:00] */
#define BCHP_USB_XHCI_ERSTSZ0_TSZ_MASK                             0x0000ffff
#define BCHP_USB_XHCI_ERSTSZ0_TSZ_SHIFT                            0
#define BCHP_USB_XHCI_ERSTSZ0_TSZ_DEFAULT                          0x00000000

/***************************************************************************
 *ERSTBAL0 - XHCI RT ERST Base Address Lo for ER0
 ***************************************************************************/
/* USB_XHCI :: ERSTBAL0 :: BAL [31:06] */
#define BCHP_USB_XHCI_ERSTBAL0_BAL_MASK                            0xffffffc0
#define BCHP_USB_XHCI_ERSTBAL0_BAL_SHIFT                           6
#define BCHP_USB_XHCI_ERSTBAL0_BAL_DEFAULT                         0x00000000

/* USB_XHCI :: ERSTBAL0 :: reserved0 [05:00] */
#define BCHP_USB_XHCI_ERSTBAL0_reserved0_MASK                      0x0000003f
#define BCHP_USB_XHCI_ERSTBAL0_reserved0_SHIFT                     0

/***************************************************************************
 *ERSTBAH0 - XHCI RT ERST Base Address Hi for ER0
 ***************************************************************************/
/* USB_XHCI :: ERSTBAH0 :: BAH [31:00] */
#define BCHP_USB_XHCI_ERSTBAH0_BAH_MASK                            0xffffffff
#define BCHP_USB_XHCI_ERSTBAH0_BAH_SHIFT                           0
#define BCHP_USB_XHCI_ERSTBAH0_BAH_DEFAULT                         0x00000000

/***************************************************************************
 *ERDPL0 - XHCI RT ER Dequeue Pointer Lo for ER0
 ***************************************************************************/
/* USB_XHCI :: ERDPL0 :: DPL [31:04] */
#define BCHP_USB_XHCI_ERDPL0_DPL_MASK                              0xfffffff0
#define BCHP_USB_XHCI_ERDPL0_DPL_SHIFT                             4
#define BCHP_USB_XHCI_ERDPL0_DPL_DEFAULT                           0x00000000

/* USB_XHCI :: ERDPL0 :: EHB [03:03] */
#define BCHP_USB_XHCI_ERDPL0_EHB_MASK                              0x00000008
#define BCHP_USB_XHCI_ERDPL0_EHB_SHIFT                             3
#define BCHP_USB_XHCI_ERDPL0_EHB_DEFAULT                           0x00000000

/* USB_XHCI :: ERDPL0 :: DESI [02:00] */
#define BCHP_USB_XHCI_ERDPL0_DESI_MASK                             0x00000007
#define BCHP_USB_XHCI_ERDPL0_DESI_SHIFT                            0
#define BCHP_USB_XHCI_ERDPL0_DESI_DEFAULT                          0x00000000

/***************************************************************************
 *ERDPH0 - XHCI RT ER Dequeue Pointer Hi for ER0
 ***************************************************************************/
/* USB_XHCI :: ERDPH0 :: DPH [31:00] */
#define BCHP_USB_XHCI_ERDPH0_DPH_MASK                              0xffffffff
#define BCHP_USB_XHCI_ERDPH0_DPH_SHIFT                             0
#define BCHP_USB_XHCI_ERDPH0_DPH_DEFAULT                           0x00000000

/***************************************************************************
 *IMAN1 - XHCI RT Interrupt Management for ER1
 ***************************************************************************/
/* USB_XHCI :: IMAN1 :: reserved0 [31:02] */
#define BCHP_USB_XHCI_IMAN1_reserved0_MASK                         0xfffffffc
#define BCHP_USB_XHCI_IMAN1_reserved0_SHIFT                        2

/* USB_XHCI :: IMAN1 :: IE [01:01] */
#define BCHP_USB_XHCI_IMAN1_IE_MASK                                0x00000002
#define BCHP_USB_XHCI_IMAN1_IE_SHIFT                               1
#define BCHP_USB_XHCI_IMAN1_IE_DEFAULT                             0x00000000

/* USB_XHCI :: IMAN1 :: IP [00:00] */
#define BCHP_USB_XHCI_IMAN1_IP_MASK                                0x00000001
#define BCHP_USB_XHCI_IMAN1_IP_SHIFT                               0
#define BCHP_USB_XHCI_IMAN1_IP_DEFAULT                             0x00000000

/***************************************************************************
 *IMOD1 - XHCI RT Interrupt Moderation for ER1
 ***************************************************************************/
/* USB_XHCI :: IMOD1 :: IMODC [31:16] */
#define BCHP_USB_XHCI_IMOD1_IMODC_MASK                             0xffff0000
#define BCHP_USB_XHCI_IMOD1_IMODC_SHIFT                            16
#define BCHP_USB_XHCI_IMOD1_IMODC_DEFAULT                          0x00000000

/* USB_XHCI :: IMOD1 :: IMODI [15:00] */
#define BCHP_USB_XHCI_IMOD1_IMODI_MASK                             0x0000ffff
#define BCHP_USB_XHCI_IMOD1_IMODI_SHIFT                            0
#define BCHP_USB_XHCI_IMOD1_IMODI_DEFAULT                          0x00000fa0

/***************************************************************************
 *ERSTSZ1 - XHCI RT Event Ring Segment Table Size for ER1
 ***************************************************************************/
/* USB_XHCI :: ERSTSZ1 :: reserved0 [31:16] */
#define BCHP_USB_XHCI_ERSTSZ1_reserved0_MASK                       0xffff0000
#define BCHP_USB_XHCI_ERSTSZ1_reserved0_SHIFT                      16

/* USB_XHCI :: ERSTSZ1 :: TSZ [15:00] */
#define BCHP_USB_XHCI_ERSTSZ1_TSZ_MASK                             0x0000ffff
#define BCHP_USB_XHCI_ERSTSZ1_TSZ_SHIFT                            0
#define BCHP_USB_XHCI_ERSTSZ1_TSZ_DEFAULT                          0x00000000

/***************************************************************************
 *ERSTBAL1 - XHCI RT ERST Base Address Lo for ER1
 ***************************************************************************/
/* USB_XHCI :: ERSTBAL1 :: BAL [31:06] */
#define BCHP_USB_XHCI_ERSTBAL1_BAL_MASK                            0xffffffc0
#define BCHP_USB_XHCI_ERSTBAL1_BAL_SHIFT                           6
#define BCHP_USB_XHCI_ERSTBAL1_BAL_DEFAULT                         0x00000000

/* USB_XHCI :: ERSTBAL1 :: reserved0 [05:00] */
#define BCHP_USB_XHCI_ERSTBAL1_reserved0_MASK                      0x0000003f
#define BCHP_USB_XHCI_ERSTBAL1_reserved0_SHIFT                     0

/***************************************************************************
 *ERSTBAH1 - XHCI RT ERST Base Address Hi for ER1
 ***************************************************************************/
/* USB_XHCI :: ERSTBAH1 :: BAH [31:00] */
#define BCHP_USB_XHCI_ERSTBAH1_BAH_MASK                            0xffffffff
#define BCHP_USB_XHCI_ERSTBAH1_BAH_SHIFT                           0
#define BCHP_USB_XHCI_ERSTBAH1_BAH_DEFAULT                         0x00000000

/***************************************************************************
 *ERDPL1 - XHCI RT ER Dequeue Pointer Lo for ER1
 ***************************************************************************/
/* USB_XHCI :: ERDPL1 :: DPL [31:04] */
#define BCHP_USB_XHCI_ERDPL1_DPL_MASK                              0xfffffff0
#define BCHP_USB_XHCI_ERDPL1_DPL_SHIFT                             4
#define BCHP_USB_XHCI_ERDPL1_DPL_DEFAULT                           0x00000000

/* USB_XHCI :: ERDPL1 :: EHB [03:03] */
#define BCHP_USB_XHCI_ERDPL1_EHB_MASK                              0x00000008
#define BCHP_USB_XHCI_ERDPL1_EHB_SHIFT                             3
#define BCHP_USB_XHCI_ERDPL1_EHB_DEFAULT                           0x00000000

/* USB_XHCI :: ERDPL1 :: DESI [02:00] */
#define BCHP_USB_XHCI_ERDPL1_DESI_MASK                             0x00000007
#define BCHP_USB_XHCI_ERDPL1_DESI_SHIFT                            0
#define BCHP_USB_XHCI_ERDPL1_DESI_DEFAULT                          0x00000000

/***************************************************************************
 *ERDPH1 - XHCI RT ER Dequeue Pointer Hi for ER1
 ***************************************************************************/
/* USB_XHCI :: ERDPH1 :: DPH [31:00] */
#define BCHP_USB_XHCI_ERDPH1_DPH_MASK                              0xffffffff
#define BCHP_USB_XHCI_ERDPH1_DPH_SHIFT                             0
#define BCHP_USB_XHCI_ERDPH1_DPH_DEFAULT                           0x00000000

/***************************************************************************
 *CMDDBL - XHCI DB Doorbell Register for Commands
 ***************************************************************************/
/* USB_XHCI :: CMDDBL :: SID [31:16] */
#define BCHP_USB_XHCI_CMDDBL_SID_MASK                              0xffff0000
#define BCHP_USB_XHCI_CMDDBL_SID_SHIFT                             16
#define BCHP_USB_XHCI_CMDDBL_SID_DEFAULT                           0x00000000

/* USB_XHCI :: CMDDBL :: reserved0 [15:08] */
#define BCHP_USB_XHCI_CMDDBL_reserved0_MASK                        0x0000ff00
#define BCHP_USB_XHCI_CMDDBL_reserved0_SHIFT                       8

/* USB_XHCI :: CMDDBL :: TGT [07:00] */
#define BCHP_USB_XHCI_CMDDBL_TGT_MASK                              0x000000ff
#define BCHP_USB_XHCI_CMDDBL_TGT_SHIFT                             0
#define BCHP_USB_XHCI_CMDDBL_TGT_DEFAULT                           0x00000000

/***************************************************************************
 *DVCDBL - XHCI DB Doorbell Register for Device Context
 ***************************************************************************/
/* USB_XHCI :: DVCDBL :: SID [31:16] */
#define BCHP_USB_XHCI_DVCDBL_SID_MASK                              0xffff0000
#define BCHP_USB_XHCI_DVCDBL_SID_SHIFT                             16
#define BCHP_USB_XHCI_DVCDBL_SID_DEFAULT                           0x00000000

/* USB_XHCI :: DVCDBL :: reserved0 [15:08] */
#define BCHP_USB_XHCI_DVCDBL_reserved0_MASK                        0x0000ff00
#define BCHP_USB_XHCI_DVCDBL_reserved0_SHIFT                       8

/* USB_XHCI :: DVCDBL :: TGT [07:00] */
#define BCHP_USB_XHCI_DVCDBL_TGT_MASK                              0x000000ff
#define BCHP_USB_XHCI_DVCDBL_TGT_SHIFT                             0
#define BCHP_USB_XHCI_DVCDBL_TGT_DEFAULT                           0x00000000

/***************************************************************************
 *EC_ECHSPT - Extended Capability Supported Protocols (SPT) Header
 ***************************************************************************/
/* USB_XHCI :: EC_ECHSPT :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHSPT_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_ECHSPT_NA_SHIFT                           0

/***************************************************************************
 *EC_PNSTR - Extended Capability SPT Protocol name string register
 ***************************************************************************/
/* USB_XHCI :: EC_PNSTR :: NA [31:00] */
#define BCHP_USB_XHCI_EC_PNSTR_NA_MASK                             0xffffffff
#define BCHP_USB_XHCI_EC_PNSTR_NA_SHIFT                            0

/***************************************************************************
 *EC_PSUM - Extended Capability SPT Protocol summary register
 ***************************************************************************/
/* USB_XHCI :: EC_PSUM :: NA [31:00] */
#define BCHP_USB_XHCI_EC_PSUM_NA_MASK                              0xffffffff
#define BCHP_USB_XHCI_EC_PSUM_NA_SHIFT                             0

/***************************************************************************
 *EC_ECHPMG - Extended Capability Power Management (PMG) Header
 ***************************************************************************/
/* USB_XHCI :: EC_ECHPMG :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHPMG_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_ECHPMG_NA_SHIFT                           0

/***************************************************************************
 *EC_PMGCSD - Extended Capability PMG control, status and data register
 ***************************************************************************/
/* USB_XHCI :: EC_PMGCSD :: NA [31:00] */
#define BCHP_USB_XHCI_EC_PMGCSD_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_PMGCSD_NA_SHIFT                           0

/***************************************************************************
 *EC_ECHIOV - Extended Capability IO Virtualization (IOV)
 ***************************************************************************/
/* USB_XHCI :: EC_ECHIOV :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHIOV_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_ECHIOV_NA_SHIFT                           0

/***************************************************************************
 *EC_ECHMSI - Extended Capability Message Signaled Interrupt (MSI)
 ***************************************************************************/
/* USB_XHCI :: EC_ECHMSI :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHMSI_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_ECHMSI_NA_SHIFT                           0

/***************************************************************************
 *EC_ECHDBC - Extended Capability Debug (DBC)
 ***************************************************************************/
/* USB_XHCI :: EC_ECHDBC :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHDBC_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_ECHDBC_NA_SHIFT                           0

/***************************************************************************
 *EC_ECHRSVD - Extended Capability  Reserved
 ***************************************************************************/
/* USB_XHCI :: EC_ECHRSVD :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHRSVD_NA_MASK                           0xffffffff
#define BCHP_USB_XHCI_EC_ECHRSVD_NA_SHIFT                          0

/***************************************************************************
 *EC_ECHCTT - Extended Capability Controller Testing
 ***************************************************************************/
/* USB_XHCI :: EC_ECHCTT :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHCTT_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_ECHCTT_NA_SHIFT                           0

/***************************************************************************
 *EC_ECHBIU - Extended Capability  BIU Header
 ***************************************************************************/
/* USB_XHCI :: EC_ECHBIU :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHBIU_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_ECHBIU_NA_SHIFT                           0

/***************************************************************************
 *EC_BIUSPC - Extended Capability  BIU Bus Specification
 ***************************************************************************/
/* USB_XHCI :: EC_BIUSPC :: NA [31:00] */
#define BCHP_USB_XHCI_EC_BIUSPC_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_BIUSPC_NA_SHIFT                           0

/***************************************************************************
 *EC_BIUSPC1 - Extended Capability  BIU AXIWRA
 ***************************************************************************/
/* USB_XHCI :: EC_BIUSPC1 :: NA [31:00] */
#define BCHP_USB_XHCI_EC_BIUSPC1_NA_MASK                           0xffffffff
#define BCHP_USB_XHCI_EC_BIUSPC1_NA_SHIFT                          0

/***************************************************************************
 *EC_BIUSPC2 - Extended Capability  BIU AXIRDA
 ***************************************************************************/
/* USB_XHCI :: EC_BIUSPC2 :: NA [31:00] */
#define BCHP_USB_XHCI_EC_BIUSPC2_NA_MASK                           0xffffffff
#define BCHP_USB_XHCI_EC_BIUSPC2_NA_SHIFT                          0

/***************************************************************************
 *EC_BIULPM - Extended Capability  BIU AXILPM
 ***************************************************************************/
/* USB_XHCI :: EC_BIULPM :: NA [31:00] */
#define BCHP_USB_XHCI_EC_BIULPM_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_BIULPM_NA_SHIFT                           0

/***************************************************************************
 *EC_ECHCSR - Extended capability CSR Header
 ***************************************************************************/
/* USB_XHCI :: EC_ECHCSR :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHCSR_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_ECHCSR_NA_SHIFT                           0

/***************************************************************************
 *EC_ECHAIU - Extended Capability  AIU Header
 ***************************************************************************/
/* USB_XHCI :: EC_ECHAIU :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHAIU_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_ECHAIU_NA_SHIFT                           0

/***************************************************************************
 *EC_AIUDMA - Extended Capability AIU DMA priority specification
 ***************************************************************************/
/* USB_XHCI :: EC_AIUDMA :: NA [31:00] */
#define BCHP_USB_XHCI_EC_AIUDMA_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_AIUDMA_NA_SHIFT                           0

/***************************************************************************
 *EC_AIUSTM - Extended Capability AIU Bulk stream configuration
 ***************************************************************************/
/* USB_XHCI :: EC_AIUSTM :: NA [31:00] */
#define BCHP_USB_XHCI_EC_AIUSTM_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_AIUSTM_NA_SHIFT                           0

/***************************************************************************
 *EC_AIUCFG - Extended Capability AIU Resource Configuration and Policy Spec
 ***************************************************************************/
/* USB_XHCI :: EC_AIUCFG :: NA [31:00] */
#define BCHP_USB_XHCI_EC_AIUCFG_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_AIUCFG_NA_SHIFT                           0

/***************************************************************************
 *EC_ECHFSC - Extended Capability Fifo and Sram Controller (FSC) Header
 ***************************************************************************/
/* USB_XHCI :: EC_ECHFSC :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHFSC_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_ECHFSC_NA_SHIFT                           0

/***************************************************************************
 *EC_FSCPOC - Extended Capability FSC Periodic OUT Channel Configuration
 ***************************************************************************/
/* USB_XHCI :: EC_FSCPOC :: NA [31:00] */
#define BCHP_USB_XHCI_EC_FSCPOC_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_FSCPOC_NA_SHIFT                           0

/***************************************************************************
 *EC_FSCGOC - Extended Capability FSC Generic OUT Channel Configuration
 ***************************************************************************/
/* USB_XHCI :: EC_FSCGOC :: NA [31:00] */
#define BCHP_USB_XHCI_EC_FSCGOC_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_FSCGOC_NA_SHIFT                           0

/***************************************************************************
 *EC_FSCNOC - Extended Capability FSC Non-Periodic OUT Channel Configuration
 ***************************************************************************/
/* USB_XHCI :: EC_FSCNOC :: NA [31:00] */
#define BCHP_USB_XHCI_EC_FSCNOC_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_FSCNOC_NA_SHIFT                           0

/***************************************************************************
 *EC_FSCAIC - Extended Capability FSC All IN Channel Configuration
 ***************************************************************************/
/* USB_XHCI :: EC_FSCAIC :: NA [31:00] */
#define BCHP_USB_XHCI_EC_FSCAIC_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_FSCAIC_NA_SHIFT                           0

/***************************************************************************
 *EC_FSCGIC - Extended Capability FSC Generic IN Channel Configuration
 ***************************************************************************/
/* USB_XHCI :: EC_FSCGIC :: NA [31:00] */
#define BCHP_USB_XHCI_EC_FSCGIC_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_FSCGIC_NA_SHIFT                           0

/***************************************************************************
 *EC_FSCNIC - Extended Capability FSC Non-Periodic IN Channel Configuration
 ***************************************************************************/
/* USB_XHCI :: EC_FSCNIC :: NA [31:00] */
#define BCHP_USB_XHCI_EC_FSCNIC_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_FSCNIC_NA_SHIFT                           0

/***************************************************************************
 *EC_ECHPRT - Extended capability SS Protocol Layer (PRT) Header
 ***************************************************************************/
/* USB_XHCI :: EC_ECHPRT :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHPRT_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_ECHPRT_NA_SHIFT                           0

/***************************************************************************
 *EC_PRTHSC - Extended capability PRT histogram timer and control
 ***************************************************************************/
/* USB_XHCI :: EC_PRTHSC :: NA [31:00] */
#define BCHP_USB_XHCI_EC_PRTHSC_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_PRTHSC_NA_SHIFT                           0

/***************************************************************************
 *EC_PRTHSR - Extended capability PRT histogram reports
 ***************************************************************************/
/* USB_XHCI :: EC_PRTHSR :: NA [31:00] */
#define BCHP_USB_XHCI_EC_PRTHSR_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_PRTHSR_NA_SHIFT                           0

/***************************************************************************
 *EC_ECHSRH - Extended capability SS Root Hub (SRH) Header
 ***************************************************************************/
/* USB_XHCI :: EC_ECHSRH :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHSRH_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_ECHSRH_NA_SHIFT                           0

/***************************************************************************
 *EC_SRHDES - Extended capability SRH SS Root Hub descriptor
 ***************************************************************************/
/* USB_XHCI :: EC_SRHDES :: NA [31:00] */
#define BCHP_USB_XHCI_EC_SRHDES_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_SRHDES_NA_SHIFT                           0

/***************************************************************************
 *EC_ECHPHY - Extended capability SS Physical Layer (PHY) Header
 ***************************************************************************/
/* USB_XHCI :: EC_ECHPHY :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHPHY_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_ECHPHY_NA_SHIFT                           0

/***************************************************************************
 *EC_ECHRSVD2 - Extended capability Reserved 2
 ***************************************************************************/
/* USB_XHCI :: EC_ECHRSVD2 :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHRSVD2_NA_MASK                          0xffffffff
#define BCHP_USB_XHCI_EC_ECHRSVD2_NA_SHIFT                         0

/***************************************************************************
 *EC_ECHHRH - Extended Capability HS Root Hub (HRH) Header
 ***************************************************************************/
/* USB_XHCI :: EC_ECHHRH :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHHRH_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_ECHHRH_NA_SHIFT                           0

/***************************************************************************
 *EC_ECHU2P - Extended Capability USB20 Physical Layer Hub (HRH) Header
 ***************************************************************************/
/* USB_XHCI :: EC_ECHU2P :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHU2P_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_ECHU2P_NA_SHIFT                           0

/***************************************************************************
 *EC_ECHIRA - Extended Capability Internal Register Access (IRA) Header
 ***************************************************************************/
/* USB_XHCI :: EC_ECHIRA :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHIRA_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_ECHIRA_NA_SHIFT                           0

/***************************************************************************
 *EC_IRAADR - Extended Capability IRA Address Register
 ***************************************************************************/
/* USB_XHCI :: EC_IRAADR :: NA [31:00] */
#define BCHP_USB_XHCI_EC_IRAADR_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_IRAADR_NA_SHIFT                           0

/***************************************************************************
 *EC_IRADAT - Extended Capability IRA Data Register
 ***************************************************************************/
/* USB_XHCI :: EC_IRADAT :: NA [31:00] */
#define BCHP_USB_XHCI_EC_IRADAT_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_IRADAT_NA_SHIFT                           0

/***************************************************************************
 *EC_ECHHST - Extended Capability Host Operation (HST) Header
 ***************************************************************************/
/* USB_XHCI :: EC_ECHHST :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHHST_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_ECHHST_NA_SHIFT                           0

/***************************************************************************
 *EC_ECHRBV - Extended Capability Release and Build Version (RBV) Header
 ***************************************************************************/
/* USB_XHCI :: EC_ECHRBV :: NA [31:00] */
#define BCHP_USB_XHCI_EC_ECHRBV_NA_MASK                            0xffffffff
#define BCHP_USB_XHCI_EC_ECHRBV_NA_SHIFT                           0

/***************************************************************************
 *EC_ECHSPARE - Extended Capability SPARE
 ***************************************************************************/
/* USB_XHCI :: EC_ECHSPARE :: SPARE [31:00] */
#define BCHP_USB_XHCI_EC_ECHSPARE_SPARE_MASK                       0xffffffff
#define BCHP_USB_XHCI_EC_ECHSPARE_SPARE_SHIFT                      0
#define BCHP_USB_XHCI_EC_ECHSPARE_SPARE_DEFAULT                    0x00000000

#endif /* #ifndef BCHP_USB_XHCI_H__ */

/* End of File */
