# week1-rtl-design-flow
Complete RTL design flow from Verilog to synthesis and beyond using open-source EDA tools.
