// Seed: 19679038
module module_0 #(
    parameter id_1 = 32'd10,
    parameter id_2 = 32'd93,
    parameter id_4 = 32'd77
) ();
  wire _id_1, _id_2[-1 : id_1], id_3[1 : id_2];
  logic _id_4;
  ;
  assign module_1.id_1 = 0;
  wire id_5[id_4 : id_1];
  wire id_6, id_7;
  logic id_8[1 : id_2  ||  -1];
  logic [7:0][-1 'b0 : 1] id_9, id_10, id_11[id_4  ==  -1 'b0 : $realtime];
  wire id_12;
  always @(posedge id_9[1'h0] - 1);
  always id_10[1] = id_12;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  input wire id_2;
  output uwire id_1;
  assign id_1 = -1 - 1;
endprogram
