From patchwork Tue Mar 26 20:33:10 2019
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-Patchwork-Submitter: Marc Orr <marcorr@google.com>
X-Patchwork-Id: 10872163
Return-Path: <kvm-owner@kernel.org>
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
 [172.30.200.125])
	by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id D768115AC
	for <patchwork-kvm@patchwork.kernel.org>;
 Tue, 26 Mar 2019 20:33:16 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id C51952074F
	for <patchwork-kvm@patchwork.kernel.org>;
 Tue, 26 Mar 2019 20:33:16 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id B82DE26247; Tue, 26 Mar 2019 20:33:16 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-15.5 required=2.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,MAILING_LIST_MULTI,RCVD_IN_DNSWL_HI,
	USER_IN_DEF_DKIM_WL autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 4C6BC2074F
	for <patchwork-kvm@patchwork.kernel.org>;
 Tue, 26 Mar 2019 20:33:16 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1732414AbfCZUdO (ORCPT
        <rfc822;patchwork-kvm@patchwork.kernel.org>);
        Tue, 26 Mar 2019 16:33:14 -0400
Received: from mail-vk1-f202.google.com ([209.85.221.202]:48085 "EHLO
        mail-vk1-f202.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1731617AbfCZUdO (ORCPT <rfc822;kvm@vger.kernel.org>);
        Tue, 26 Mar 2019 16:33:14 -0400
Received: by mail-vk1-f202.google.com with SMTP id l11so2250435vkl.14
        for <kvm@vger.kernel.org>; Tue, 26 Mar 2019 13:33:13 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=google.com; s=20161025;
        h=date:message-id:mime-version:subject:from:to:cc
         :content-transfer-encoding;
        bh=jJzMZJs8xL005n4ClMvP218agnSs1ZPpaPlQgUSlmTs=;
        b=uzKsJWuw6GTVZ4FPxIByln7bApdmc9mXdIsG1KWm04wBYuJGiZfUgV3KD2Jpx/d802
         cDE25+rWrAqrYqe3nH8ZlkJwvcIOl7KhgJpqMD3vokJJ9oVQ79guxDCKR7a3RwNA4SJN
         8blnMok/e6y6JCfVfAgZ1brpNhXh/Cgs/6ytbJd4S8Sg3Q963WZUoZ/upyVwV3QFnwX/
         P0wNWEnVekEz3GTyXfE3vCYDVS2lO/FibUfcnMw7nIcJnFY9s3rgRe1X1kyMZJM41Rgs
         mQq4je8wjP4QcoUO0mh7b2oczwueUuuXny56hFOoz53PZAQgGpEb8vOubQ0yyZHNM6jO
         nq1g==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:date:message-id:mime-version:subject:from:to:cc
         :content-transfer-encoding;
        bh=jJzMZJs8xL005n4ClMvP218agnSs1ZPpaPlQgUSlmTs=;
        b=iqSPyyP1JlcgW6327OXB/vCzE+jxW0MEIsp0/jeqfC9cxbFwMga35lxKFNzO+LvkNS
         yK+1N3Tpaa6OUS99/coaggbhnfTOhkrQDO42+Yg1SNkUDQyHjELUq6H6OHRWIaGBw7ju
         q7anLzd80pfZicEtCsySRQ0VtnzWcSyv3oxvMAptGOYAeSl5LJ8AERJlmn9eaAiVaxRm
         5xgAnrcRzdwZ2ozS42SOfNxFNFnI5B8DQUgmEIyiYOD73Yk3qG3gNzS10pYUWyRExN1F
         aG6Mv5ueEIQDjY2uOykSRb37dPexNjLXz8drTVvwPHxb4QTdBQU/sz0WAm18ncd1iPCN
         QHZw==
X-Gm-Message-State: APjAAAV7HHZaqmb8szqTQ0AC/Ein7EVCpTSdu6P+ishgrMsrk+PdB6DN
        PWetosPhQkLlC7Mt66MpNHEfahqsEdhGviOKR5Bnq2ybjZ3kq4r3eKR5/WXYlJnEU+rG0dafmVd
        MEmNGnMfQv16Nfb3lGCyxu3CQfRc5JFxjhyec4nD2LuYgQegLo3HgnlbTATPQ
X-Google-Smtp-Source: 
 APXvYqzZ94on8QT/ke8jy5r65WDyakMBNqvweug9phIrk4EwFeK6nq16KipRNYNRFNNVunRalKEjE/436GtV
X-Received: by 2002:ab0:4e07:: with SMTP id g7mr8753357uah.111.1553632393462;
 Tue, 26 Mar 2019 13:33:13 -0700 (PDT)
Date: Tue, 26 Mar 2019 13:33:10 -0700
Message-Id: <20190326203310.206445-1-marcorr@google.com>
Mime-Version: 1.0
X-Mailer: git-send-email 2.21.0.392.gf8f6787159e-goog
Subject: [kvm-unit-tests PATCH] Remove non-ASCII characters from vmx_tests.c
From: Marc Orr <marcorr@google.com>
To: kvm@vger.kernel.org, krish.sadhukhan@oracle.com
Cc: jmattson@google.com, pshier@google.com,
        Marc Orr <marcorr@google.com>
Content-Type: text/plain; charset="UTF-8"
Sender: kvm-owner@vger.kernel.org
Precedence: bulk
List-ID: <kvm.vger.kernel.org>
X-Mailing-List: kvm@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP

Some of the comments in vmx_test.c were copy/pasted from the SDM, and
include non-ASCII characters, which may not render properly in some
software engineering environments (e.g., vi). Thus, let's replace these
with their dumber, but superior, ASCII equivalents.

Signed-off-by: Marc Orr <marcorr@google.com>
Reviewed-by: Peter Shier <pshier@google.com>
Reviewed-by: Jim Mattson <jmattson@google.com>
---
 x86/vmx_tests.c | 18 +++++++++---------
 1 file changed, 9 insertions(+), 9 deletions(-)

diff --git a/x86/vmx_tests.c b/x86/vmx_tests.c
index 2acc219e1b98..47af84653e5c 100644
--- a/x86/vmx_tests.c
+++ b/x86/vmx_tests.c
@@ -3872,13 +3872,13 @@ static void test_pi_desc_addr(u64 addr, bool ctrl)
 }
 
 /*
- * If the â€œprocess posted interruptsâ€ VM-execution control is 1, the
+ * If the "process posted interrupts" VM-execution control is 1, the
  * following must be true:
  *
- *	- The â€œvirtual-interrupt deliveryâ€ VM-execution control is 1.
- *	- The â€œacknowledge interrupt on exitâ€ VM-exit control is 1.
+ *	- The "virtual-interrupt delivery" VM-execution control is 1.
+ *	- The "acknowledge interrupt on exit" VM-exit control is 1.
  *	- The posted-interrupt notification vector has a value in the
- *	- range 0â€“255 (bits 15:8 are all 0).
+ *	- range 0-255 (bits 15:8 are all 0).
  *	- Bits 5:0 of the posted-interrupt descriptor address are all 0.
  *	- The posted-interrupt descriptor address does not set any bits
  *	  beyond the processor's physical-address width.
@@ -4002,7 +4002,7 @@ static void test_apic_ctls(void)
 }
 
 /*
- * If the â€œenable VPIDâ€ VM-execution control is 1, the value of the
+ * If the "enable VPID" VM-execution control is 1, the value of the
  * of the VPID VM-execution control field must not be 0000H.
  * [Intel SDM]
  */
@@ -4924,14 +4924,14 @@ static void test_vm_execution_ctls(void)
   * the VM-entry MSR-load count field is non-zero:
   *
   *    - The lower 4 bits of the VM-entry MSR-load address must be 0.
-  *      The address should not set any bits beyond the processorâ€™s
+  *      The address should not set any bits beyond the processor's
   *      physical-address width.
   *
   *    - The address of the last byte in the VM-entry MSR-load area
-  *      should not set any bits beyond the processorâ€™s physical-address
+  *      should not set any bits beyond the processor's physical-address
   *      width. The address of this last byte is VM-entry MSR-load address
   *      + (MSR count * 16) - 1. (The arithmetic used for the computation
-  *      uses more bits than the processorâ€™s physical-address width.)
+  *      uses more bits than the processor's physical-address width.)
   *
   *
   *  [Intel SDM]
@@ -5148,7 +5148,7 @@ static void test_ctl_reg(const char *cr_name, u64 cr, u64 fixed0, u64 fixed1)
  *    operation.
  * 3. On processors that support Intel 64 architecture, the CR3 field must
  *    be such that bits 63:52 and bits in the range 51:32 beyond the
- *    processorâ€™s physical-address width must be 0.
+ *    processor's physical-address width must be 0.
  *
  *  [Intel SDM]
  */
