  val timerReg = RegInit(0.U)
  timerDone := timerReg === 0.U

  // Timer FSM (down counter)
  when(!timerDone) {
    timerReg := timerReg - 1.U
  }
  when (timerLoad) {
    when (timerSelect) {
      timerReg := 5.U
    } .otherwise {
      timerReg := 3.U
    }
  }
