Loading plugins phase: Elapsed time ==> 0s.366ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\plod1602\Desktop\GripperPSoC5_CAN\GripperDynamixelPSoC5.cydsn\GripperDynamixelPSoC5.cyprj -d CY8C5868AXI-LP035 -s C:\Users\plod1602\Desktop\GripperPSoC5_CAN\GripperDynamixelPSoC5.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.683ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.092ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  GripperDynamixelPSoC5.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\plod1602\Desktop\GripperPSoC5_CAN\GripperDynamixelPSoC5.cydsn\GripperDynamixelPSoC5.cyprj -dcpsoc3 GripperDynamixelPSoC5.v -verilog
======================================================================

======================================================================
Compiling:  GripperDynamixelPSoC5.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\plod1602\Desktop\GripperPSoC5_CAN\GripperDynamixelPSoC5.cydsn\GripperDynamixelPSoC5.cyprj -dcpsoc3 GripperDynamixelPSoC5.v -verilog
======================================================================

======================================================================
Compiling:  GripperDynamixelPSoC5.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\plod1602\Desktop\GripperPSoC5_CAN\GripperDynamixelPSoC5.cydsn\GripperDynamixelPSoC5.cyprj -dcpsoc3 -verilog GripperDynamixelPSoC5.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 01 22:21:09 2015


======================================================================
Compiling:  GripperDynamixelPSoC5.v
Program  :   vpp
Options  :    -yv2 -q10 GripperDynamixelPSoC5.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 01 22:21:09 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'GripperDynamixelPSoC5.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  GripperDynamixelPSoC5.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\plod1602\Desktop\GripperPSoC5_CAN\GripperDynamixelPSoC5.cydsn\GripperDynamixelPSoC5.cyprj -dcpsoc3 -verilog GripperDynamixelPSoC5.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 01 22:21:10 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\plod1602\Desktop\GripperPSoC5_CAN\GripperDynamixelPSoC5.cydsn\codegentemp\GripperDynamixelPSoC5.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\plod1602\Desktop\GripperPSoC5_CAN\GripperDynamixelPSoC5.cydsn\codegentemp\GripperDynamixelPSoC5.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  GripperDynamixelPSoC5.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\plod1602\Desktop\GripperPSoC5_CAN\GripperDynamixelPSoC5.cydsn\GripperDynamixelPSoC5.cyprj -dcpsoc3 -verilog GripperDynamixelPSoC5.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 01 22:21:12 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\plod1602\Desktop\GripperPSoC5_CAN\GripperDynamixelPSoC5.cydsn\codegentemp\GripperDynamixelPSoC5.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\plod1602\Desktop\GripperPSoC5_CAN\GripperDynamixelPSoC5.cydsn\codegentemp\GripperDynamixelPSoC5.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CAN_1:Net_31\
	\CAN_1:Net_30\
	\UART2DYNAMIXEL:BUART:reset_sr\
	\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_1391
	\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART2DYNAMIXEL:BUART:sRX:MODULE_5:lt\
	\UART2DYNAMIXEL:BUART:sRX:MODULE_5:eq\
	\UART2DYNAMIXEL:BUART:sRX:MODULE_5:gt\
	\UART2DYNAMIXEL:BUART:sRX:MODULE_5:gte\
	\UART2DYNAMIXEL:BUART:sRX:MODULE_5:lte\
	Net_12
	\ControlReg:control_out_1\
	Net_1465
	Net_1466
	Net_1467
	Net_1468
	Net_1469
	Net_1470
	Net_1842
	\Counter_CanReader:Net_89\
	\Counter_CanReader:Net_95\
	\Counter_CanReader:Net_102\
	\Z_Motor_Speed:PWMUDB:km_run\
	\Z_Motor_Speed:PWMUDB:ctrl_cmpmode2_2\
	\Z_Motor_Speed:PWMUDB:ctrl_cmpmode2_1\
	\Z_Motor_Speed:PWMUDB:ctrl_cmpmode2_0\
	\Z_Motor_Speed:PWMUDB:capt_rising\
	\Z_Motor_Speed:PWMUDB:capt_falling\
	\Z_Motor_Speed:PWMUDB:trig_rise\
	\Z_Motor_Speed:PWMUDB:trig_fall\
	\Z_Motor_Speed:PWMUDB:sc_kill\
	\Z_Motor_Speed:PWMUDB:min_kill\
	\Z_Motor_Speed:PWMUDB:km_tc\
	\Z_Motor_Speed:PWMUDB:db_tc\
	\Z_Motor_Speed:PWMUDB:dith_sel\
	\Z_Motor_Speed:PWMUDB:compare2\
	\Z_Motor_Speed:Net_101\
	Net_1881
	Net_1882
	\Z_Motor_Speed:PWMUDB:cmp2\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_31\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_30\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_29\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_28\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_27\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_26\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_25\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_24\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_23\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_22\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_21\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_20\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_19\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_18\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_17\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_16\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_15\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_14\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_13\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_12\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_11\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_10\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_9\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_8\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_7\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_6\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_5\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_4\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_3\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_2\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_1\
	\Z_Motor_Speed:PWMUDB:MODULE_6:b_0\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_31\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_30\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_29\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_28\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_27\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_26\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_25\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_24\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_31\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_30\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_29\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_28\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_27\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_26\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_25\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_24\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_23\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_22\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_21\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_20\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_19\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_18\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_17\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_16\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_15\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_14\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_13\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_12\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_11\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_10\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_9\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_8\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_7\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_6\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_5\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_4\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_3\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_2\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_1\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:b_0\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_31\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_30\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_29\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_28\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_27\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_26\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_25\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_24\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_23\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_22\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_21\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_20\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_19\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_18\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_17\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_16\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_15\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_14\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_13\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_12\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_11\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_10\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_9\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_8\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_7\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_6\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_5\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_4\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_3\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_2\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1883
	Net_1880
	\Z_Motor_Speed:Net_113\
	\Z_Motor_Speed:Net_107\
	\Z_Motor_Speed:Net_114\
	Net_1864
	\Z_Step_Dist:Net_49\
	\Z_Step_Dist:Net_82\
	\Z_Step_Dist:Net_95\
	\Z_Step_Dist:Net_91\
	\Z_Step_Dist:Net_102\
	\Z_Step_Dist:CounterUDB:ctrl_cmod_2\
	\Z_Step_Dist:CounterUDB:ctrl_cmod_1\
	\Z_Step_Dist:CounterUDB:ctrl_cmod_0\
	Net_1870
	Net_1871
	Net_1872
	Net_1873
	Net_1874
	Net_1875
	Net_1876

    Synthesized names
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_31\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_30\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_29\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_28\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_27\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_26\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_25\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_24\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_23\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_22\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_21\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_20\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_19\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_18\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_17\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_16\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_15\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_14\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_13\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_12\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_11\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_10\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_9\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_8\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_7\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_6\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_5\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_4\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_3\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_2\

Deleted 187 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__RXCAN_net_0
Aliasing Net_1270 to zero
Aliasing tmpOE__Rx_DYN_net_0 to tmpOE__RXCAN_net_0
Aliasing tmpOE__TXCAN_net_0 to tmpOE__RXCAN_net_0
Aliasing tmpOE__CAN_Enable_net_0 to tmpOE__RXCAN_net_0
Aliasing tmpOE__CAN_Standby_net_0 to tmpOE__RXCAN_net_0
Aliasing \UART2DYNAMIXEL:BUART:tx_hd_send_break\ to zero
Aliasing \UART2DYNAMIXEL:BUART:HalfDuplexSend\ to zero
Aliasing \UART2DYNAMIXEL:BUART:FinalParityType_1\ to zero
Aliasing \UART2DYNAMIXEL:BUART:FinalParityType_0\ to zero
Aliasing \UART2DYNAMIXEL:BUART:FinalAddrMode_2\ to zero
Aliasing \UART2DYNAMIXEL:BUART:FinalAddrMode_1\ to zero
Aliasing \UART2DYNAMIXEL:BUART:FinalAddrMode_0\ to zero
Aliasing \UART2DYNAMIXEL:BUART:tx_ctrl_mark\ to zero
Aliasing \UART2DYNAMIXEL:BUART:tx_status_6\ to zero
Aliasing \UART2DYNAMIXEL:BUART:tx_status_5\ to zero
Aliasing \UART2DYNAMIXEL:BUART:tx_status_4\ to zero
Aliasing \UART2DYNAMIXEL:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RXCAN_net_0
Aliasing \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODIN2_1\ to \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODIN2_0\ to \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__RXCAN_net_0
Aliasing \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODIN3_1\ to \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODIN3_0\ to \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__RXCAN_net_0
Aliasing \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART2DYNAMIXEL:BUART:rx_status_1\ to zero
Aliasing \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__RXCAN_net_0
Aliasing \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__RXCAN_net_0
Aliasing \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__RXCAN_net_0
Aliasing tmpOE__Pin_GreenLed_net_0 to tmpOE__RXCAN_net_0
Aliasing \ControlReg:clk\ to zero
Aliasing \ControlReg:rst\ to zero
Aliasing tmpOE__Pin_RedLed_net_0 to tmpOE__RXCAN_net_0
Aliasing \Counter_CanReader:Net_82\ to zero
Aliasing \Counter_CanReader:Net_91\ to zero
Aliasing Net_1751 to zero
Aliasing \Z_Motor_Speed:PWMUDB:hwCapture\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:trig_out\ to tmpOE__RXCAN_net_0
Aliasing \Z_Motor_Speed:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:final_kill\ to tmpOE__RXCAN_net_0
Aliasing \Z_Motor_Speed:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:cs_addr_0\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:pwm1_i\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:pwm2_i\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RXCAN_net_0
Aliasing \Z_Axis_Power:Net_83\ to zero
Aliasing \Z_Axis_Power:Net_81\ to zero
Aliasing \Z_Axis_Power:Net_82\ to zero
Aliasing tmpOE__Z_Axis_CurrentRef_net_0 to tmpOE__RXCAN_net_0
Aliasing \Z_Step_Dist:Net_89\ to tmpOE__RXCAN_net_0
Aliasing \Z_Step_Dist:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Z_Step_Dist:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Z_Step_Dist:CounterUDB:capt_rising\ to zero
Aliasing \Z_Step_Dist:CounterUDB:tc_i\ to \Z_Step_Dist:CounterUDB:reload_tc\
Aliasing \Z_GO:rst\ to zero
Aliasing tmpOE__Z_Axis_Bumper_Port_net_1 to tmpOE__RXCAN_net_0
Aliasing tmpOE__Z_Axis_Bumper_Port_net_0 to tmpOE__RXCAN_net_0
Aliasing tmpOE__Z_Axis_Step_net_0 to tmpOE__RXCAN_net_0
Aliasing tmpOE__Z_Axis_StepSizeA_net_0 to tmpOE__RXCAN_net_0
Aliasing tmpOE__Z_Axis_StepSizeB_net_0 to tmpOE__RXCAN_net_0
Aliasing tmpOE__Z_Axis_Direction_net_0 to tmpOE__RXCAN_net_0
Aliasing tmpOE__Z_Axis_Enable_net_0 to tmpOE__RXCAN_net_0
Aliasing \UART2DYNAMIXEL:BUART:rx_break_status\\D\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:min_kill_reg\\D\ to tmpOE__RXCAN_net_0
Aliasing \Z_Motor_Speed:PWMUDB:prevCapture\\D\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:trig_last\\D\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RXCAN_net_0
Aliasing \Z_Step_Dist:CounterUDB:prevCapture\\D\ to zero
Aliasing \Z_Step_Dist:CounterUDB:cmp_out_reg_i\\D\ to \Z_Step_Dist:CounterUDB:prevCompare\\D\
Removing Lhs of wire one[6] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire Net_1270[8] = zero[2]
Removing Rhs of wire Net_296[12] = \UART2DYNAMIXEL:BUART:rx_interrupt_out\[74]
Removing Lhs of wire tmpOE__Rx_DYN_net_0[14] = tmpOE__RXCAN_net_0[1]
Removing Rhs of wire tmpOE__Tx_DYN_net_0[20] = Net_1359[26]
Removing Rhs of wire Net_1279[28] = \UART2DYNAMIXEL:BUART:tx_interrupt_out\[73]
Removing Lhs of wire tmpOE__TXCAN_net_0[30] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire tmpOE__CAN_Enable_net_0[45] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire tmpOE__CAN_Standby_net_0[51] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \UART2DYNAMIXEL:Net_61\[57] = Net_1612[58]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:tx_hd_send_break\[62] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:HalfDuplexSend\[63] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:FinalParityType_1\[64] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:FinalParityType_0\[65] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:FinalAddrMode_2\[66] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:FinalAddrMode_1\[67] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:FinalAddrMode_0\[68] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:tx_ctrl_mark\[69] = zero[2]
Removing Rhs of wire \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\[78] = \UART2DYNAMIXEL:BUART:tx_bitclk_dp\[114]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:tx_counter_tc\[124] = \UART2DYNAMIXEL:BUART:tx_counter_dp\[115]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:tx_status_6\[125] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:tx_status_5\[126] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:tx_status_4\[127] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:tx_status_1\[129] = \UART2DYNAMIXEL:BUART:tx_fifo_empty\[92]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:tx_status_3\[131] = \UART2DYNAMIXEL:BUART:tx_fifo_notfull\[91]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:rx_count7_bit8_wire\[190] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[198] = \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[209]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[200] = \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[210]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[201] = \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[226]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[202] = \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[240]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[203] = \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODIN1_1\[204]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODIN1_1\[204] = \UART2DYNAMIXEL:BUART:pollcount_1\[196]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[205] = \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODIN1_0\[206]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODIN1_0\[206] = \UART2DYNAMIXEL:BUART:pollcount_0\[199]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[212] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[213] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[214] = \UART2DYNAMIXEL:BUART:pollcount_1\[196]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODIN2_1\[215] = \UART2DYNAMIXEL:BUART:pollcount_1\[196]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[216] = \UART2DYNAMIXEL:BUART:pollcount_0\[199]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODIN2_0\[217] = \UART2DYNAMIXEL:BUART:pollcount_0\[199]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[218] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[219] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[220] = \UART2DYNAMIXEL:BUART:pollcount_1\[196]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[221] = \UART2DYNAMIXEL:BUART:pollcount_0\[199]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[222] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[223] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[228] = \UART2DYNAMIXEL:BUART:pollcount_1\[196]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODIN3_1\[229] = \UART2DYNAMIXEL:BUART:pollcount_1\[196]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[230] = \UART2DYNAMIXEL:BUART:pollcount_0\[199]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODIN3_0\[231] = \UART2DYNAMIXEL:BUART:pollcount_0\[199]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[232] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[233] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[234] = \UART2DYNAMIXEL:BUART:pollcount_1\[196]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[235] = \UART2DYNAMIXEL:BUART:pollcount_0\[199]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[236] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[237] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:rx_status_1\[244] = zero[2]
Removing Rhs of wire \UART2DYNAMIXEL:BUART:rx_status_2\[245] = \UART2DYNAMIXEL:BUART:rx_parity_error_status\[246]
Removing Rhs of wire \UART2DYNAMIXEL:BUART:rx_status_3\[247] = \UART2DYNAMIXEL:BUART:rx_stop_bit_error\[248]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:cmp_vv_vv_MODGEN_4\[258] = \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:lta_0\[307]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:cmp_vv_vv_MODGEN_5\[262] = \UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:xneq\[329]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newa_6\[263] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newa_5\[264] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newa_4\[265] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newa_3\[266] = \UART2DYNAMIXEL:BUART:sRX:MODIN4_6\[267]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODIN4_6\[267] = \UART2DYNAMIXEL:BUART:rx_count_6\[185]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newa_2\[268] = \UART2DYNAMIXEL:BUART:sRX:MODIN4_5\[269]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODIN4_5\[269] = \UART2DYNAMIXEL:BUART:rx_count_5\[186]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newa_1\[270] = \UART2DYNAMIXEL:BUART:sRX:MODIN4_4\[271]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODIN4_4\[271] = \UART2DYNAMIXEL:BUART:rx_count_4\[187]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newa_0\[272] = \UART2DYNAMIXEL:BUART:sRX:MODIN4_3\[273]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODIN4_3\[273] = \UART2DYNAMIXEL:BUART:rx_count_3\[188]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newb_6\[274] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newb_5\[275] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newb_4\[276] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newb_3\[277] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newb_2\[278] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newb_1\[279] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:newb_0\[280] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:dataa_6\[281] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:dataa_5\[282] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:dataa_4\[283] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:dataa_3\[284] = \UART2DYNAMIXEL:BUART:rx_count_6\[185]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:dataa_2\[285] = \UART2DYNAMIXEL:BUART:rx_count_5\[186]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:dataa_1\[286] = \UART2DYNAMIXEL:BUART:rx_count_4\[187]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:dataa_0\[287] = \UART2DYNAMIXEL:BUART:rx_count_3\[188]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:datab_6\[288] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:datab_5\[289] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:datab_4\[290] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:datab_3\[291] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:datab_2\[292] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:datab_1\[293] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:datab_0\[294] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:newa_0\[309] = \UART2DYNAMIXEL:BUART:rx_postpoll\[144]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:newb_0\[310] = \UART2DYNAMIXEL:BUART:rx_parity_bit\[261]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:dataa_0\[311] = \UART2DYNAMIXEL:BUART:rx_postpoll\[144]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:datab_0\[312] = \UART2DYNAMIXEL:BUART:rx_parity_bit\[261]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[313] = \UART2DYNAMIXEL:BUART:rx_postpoll\[144]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[314] = \UART2DYNAMIXEL:BUART:rx_parity_bit\[261]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[316] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[317] = \UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[315]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[318] = \UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[315]
Removing Lhs of wire tmpOE__Pin_GreenLed_net_0[340] = tmpOE__RXCAN_net_0[1]
Removing Rhs of wire Net_1406[347] = \ControlReg:control_out_0\[354]
Removing Rhs of wire Net_1406[347] = \ControlReg:control_0\[377]
Removing Lhs of wire \ControlReg:clk\[352] = zero[2]
Removing Lhs of wire \ControlReg:rst\[353] = zero[2]
Removing Lhs of wire tmpOE__Pin_RedLed_net_0[379] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \Counter_CanReader:Net_82\[386] = zero[2]
Removing Lhs of wire \Counter_CanReader:Net_91\[387] = zero[2]
Removing Lhs of wire Net_1751[388] = zero[2]
Removing Rhs of wire Net_1733[393] = \Counter_CanReader:Net_48\[389]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:ctrl_enable\[414] = \Z_Motor_Speed:PWMUDB:control_7\[406]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:ctrl_cmpmode1_2\[418] = \Z_Motor_Speed:PWMUDB:control_2\[411]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:ctrl_cmpmode1_1\[419] = \Z_Motor_Speed:PWMUDB:control_1\[412]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:ctrl_cmpmode1_0\[420] = \Z_Motor_Speed:PWMUDB:control_0\[413]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:hwCapture\[424] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:hwEnable\[425] = \Z_Motor_Speed:PWMUDB:control_7\[406]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:trig_out\[429] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:runmode_enable\\R\[431] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:runmode_enable\\S\[432] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:final_enable\[433] = \Z_Motor_Speed:PWMUDB:runmode_enable\[430]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:ltch_kill_reg\\R\[437] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:ltch_kill_reg\\S\[438] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:min_kill_reg\\R\[439] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:min_kill_reg\\S\[440] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:final_kill\[443] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_1\[447] = \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_1\[713]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_6_0\[449] = \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_0\[714]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:dith_count_1\\R\[450] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:dith_count_1\\S\[451] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:dith_count_0\\R\[452] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:dith_count_0\\S\[453] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:cs_addr_2\[455] = \Z_Motor_Speed:PWMUDB:tc_i\[435]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:cs_addr_1\[456] = \Z_Motor_Speed:PWMUDB:runmode_enable\[430]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:cs_addr_0\[457] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:pwm1_i\[544] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:pwm2_i\[546] = zero[2]
Removing Rhs of wire \Z_Motor_Speed:Net_96\[549] = \Z_Motor_Speed:PWMUDB:pwm_i_reg\[541]
Removing Rhs of wire \Z_Motor_Speed:PWMUDB:pwm_temp\[552] = \Z_Motor_Speed:PWMUDB:cmp1\[553]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_23\[595] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_22\[596] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_21\[597] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_20\[598] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_19\[599] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_18\[600] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_17\[601] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_16\[602] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_15\[603] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_14\[604] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_13\[605] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_12\[606] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_11\[607] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_10\[608] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_9\[609] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_8\[610] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_7\[611] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_6\[612] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_5\[613] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_4\[614] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_3\[615] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_2\[616] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_1\[617] = \Z_Motor_Speed:PWMUDB:MODIN5_1\[618]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODIN5_1\[618] = \Z_Motor_Speed:PWMUDB:dith_count_1\[446]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:a_0\[619] = \Z_Motor_Speed:PWMUDB:MODIN5_0\[620]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODIN5_0\[620] = \Z_Motor_Speed:PWMUDB:dith_count_0\[448]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[752] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[753] = tmpOE__RXCAN_net_0[1]
Removing Rhs of wire Net_2462[754] = \Z_Motor_Speed:Net_96\[549]
Removing Lhs of wire \Z_Axis_Power:Net_83\[762] = zero[2]
Removing Lhs of wire \Z_Axis_Power:Net_81\[763] = zero[2]
Removing Lhs of wire \Z_Axis_Power:Net_82\[764] = zero[2]
Removing Lhs of wire tmpOE__Z_Axis_CurrentRef_net_0[769] = tmpOE__RXCAN_net_0[1]
Removing Rhs of wire Net_3022[774] = \Z_Step_Dist:Net_43\[775]
Removing Lhs of wire \Z_Step_Dist:Net_89\[779] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:ctrl_capmode_1\[788] = zero[2]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:ctrl_capmode_0\[789] = zero[2]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:ctrl_enable\[801] = \Z_Step_Dist:CounterUDB:control_7\[793]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:capt_rising\[803] = zero[2]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:capt_falling\[804] = \Z_Step_Dist:CounterUDB:prevCapture\[802]
Removing Rhs of wire Net_2179[808] = \Z_GO:control_out_0\[1021]
Removing Rhs of wire Net_2179[808] = \Z_GO:control_0\[1044]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:final_enable\[810] = \Z_Step_Dist:CounterUDB:control_7\[793]
Removing Rhs of wire \Z_Step_Dist:CounterUDB:status_0\[815] = \Z_Step_Dist:CounterUDB:cmp_out_status\[816]
Removing Rhs of wire \Z_Step_Dist:CounterUDB:status_1\[817] = \Z_Step_Dist:CounterUDB:per_zero\[818]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:status_2\[819] = \Z_Step_Dist:CounterUDB:overflow_status\[812]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:status_3\[820] = \Z_Step_Dist:CounterUDB:underflow_status\[813]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:status_4\[821] = \Z_Step_Dist:CounterUDB:hwCapture\[806]
Removing Rhs of wire \Z_Step_Dist:CounterUDB:status_5\[822] = \Z_Step_Dist:CounterUDB:fifo_full\[823]
Removing Rhs of wire \Z_Step_Dist:CounterUDB:status_6\[824] = \Z_Step_Dist:CounterUDB:fifo_nempty\[825]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:dp_dir\[828] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:tc_i\[833] = \Z_Step_Dist:CounterUDB:reload_tc\[809]
Removing Rhs of wire Net_2177[839] = \Z_Step_Dist:CounterUDB:cmp_out_reg_i\[838]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:cs_addr_2\[842] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:cs_addr_1\[843] = \Z_Step_Dist:CounterUDB:count_enable\[841]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:cs_addr_0\[844] = \Z_Step_Dist:CounterUDB:reload\[807]
Removing Lhs of wire \Z_GO:clk\[1019] = Net_2417[400]
Removing Lhs of wire \Z_GO:rst\[1020] = zero[2]
Removing Lhs of wire tmpOE__Z_Axis_Bumper_Port_net_1[1046] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire tmpOE__Z_Axis_Bumper_Port_net_0[1047] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire tmpOE__Z_Axis_Step_net_0[1056] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire tmpOE__Z_Axis_StepSizeA_net_0[1062] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire tmpOE__Z_Axis_StepSizeB_net_0[1068] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire tmpOE__Z_Axis_Direction_net_0[1074] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire tmpOE__Z_Axis_Enable_net_0[1080] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:reset_reg\\D\[1087] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:rx_bitclk\\D\[1101] = \UART2DYNAMIXEL:BUART:rx_bitclk_pre\[179]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:rx_parity_error_pre\\D\[1110] = \UART2DYNAMIXEL:BUART:rx_parity_error_pre\[256]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:rx_break_status\\D\[1111] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:min_kill_reg\\D\[1115] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:prevCapture\\D\[1116] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:trig_last\\D\[1117] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:ltch_kill_reg\\D\[1120] = tmpOE__RXCAN_net_0[1]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:pwm_i_reg\\D\[1123] = \Z_Motor_Speed:PWMUDB:pwm_i\[542]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:pwm1_i_reg\\D\[1124] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:pwm2_i_reg\\D\[1125] = zero[2]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:prevCapture\\D\[1127] = zero[2]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:overflow_reg_i\\D\[1129] = \Z_Step_Dist:CounterUDB:overflow\[827]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:underflow_reg_i\\D\[1130] = \Z_Step_Dist:CounterUDB:underflow\[830]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:tc_reg_i\\D\[1131] = \Z_Step_Dist:CounterUDB:reload_tc\[809]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:prevCompare\\D\[1132] = \Z_Step_Dist:CounterUDB:cmp_out_i\[835]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:cmp_out_reg_i\\D\[1133] = \Z_Step_Dist:CounterUDB:cmp_out_i\[835]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:count_stored_i\\D\[1134] = Net_2462[754]

------------------------------------------------------
Aliased 0 equations, 223 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__RXCAN_net_0' (cost = 0):
tmpOE__RXCAN_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1426' (cost = 1):
Net_1426 <= ((Net_1660 and Net_1406));

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:rx_addressmatch\' (cost = 0):
\UART2DYNAMIXEL:BUART:rx_addressmatch\ <= (\UART2DYNAMIXEL:BUART:rx_addressmatch2\
	OR \UART2DYNAMIXEL:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:rx_bitclk_pre\' (cost = 1):
\UART2DYNAMIXEL:BUART:rx_bitclk_pre\ <= ((not \UART2DYNAMIXEL:BUART:rx_count_2\ and not \UART2DYNAMIXEL:BUART:rx_count_1\ and not \UART2DYNAMIXEL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART2DYNAMIXEL:BUART:rx_bitclk_pre16x\ <= ((not \UART2DYNAMIXEL:BUART:rx_count_2\ and \UART2DYNAMIXEL:BUART:rx_count_1\ and \UART2DYNAMIXEL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:rx_poll_bit1\' (cost = 1):
\UART2DYNAMIXEL:BUART:rx_poll_bit1\ <= ((not \UART2DYNAMIXEL:BUART:rx_count_2\ and not \UART2DYNAMIXEL:BUART:rx_count_1\ and \UART2DYNAMIXEL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:rx_poll_bit2\' (cost = 1):
\UART2DYNAMIXEL:BUART:rx_poll_bit2\ <= ((not \UART2DYNAMIXEL:BUART:rx_count_2\ and not \UART2DYNAMIXEL:BUART:rx_count_1\ and not \UART2DYNAMIXEL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:pollingrange\' (cost = 4):
\UART2DYNAMIXEL:BUART:pollingrange\ <= ((not \UART2DYNAMIXEL:BUART:rx_count_2\ and not \UART2DYNAMIXEL:BUART:rx_count_1\));

Note:  Expanding virtual equation for 'Net_1377' (cost = 0):
Net_1377 <= (not tmpOE__Tx_DYN_net_0);

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART2DYNAMIXEL:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART2DYNAMIXEL:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART2DYNAMIXEL:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART2DYNAMIXEL:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART2DYNAMIXEL:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART2DYNAMIXEL:BUART:rx_count_6\ and not \UART2DYNAMIXEL:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART2DYNAMIXEL:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART2DYNAMIXEL:BUART:rx_count_6\ and not \UART2DYNAMIXEL:BUART:rx_count_4\)
	OR (not \UART2DYNAMIXEL:BUART:rx_count_6\ and not \UART2DYNAMIXEL:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART2DYNAMIXEL:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART2DYNAMIXEL:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART2DYNAMIXEL:BUART:rx_count_6\ and not \UART2DYNAMIXEL:BUART:rx_count_4\)
	OR (not \UART2DYNAMIXEL:BUART:rx_count_6\ and not \UART2DYNAMIXEL:BUART:rx_count_5\));

Note:  Expanding virtual equation for 'Net_1476' (cost = 0):
Net_1476 <= (not Net_1406);

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:compare1\' (cost = 5):
\Z_Motor_Speed:PWMUDB:compare1\ <= ((not \Z_Motor_Speed:PWMUDB:control_2\ and not \Z_Motor_Speed:PWMUDB:control_0\ and \Z_Motor_Speed:PWMUDB:cmp1_eq\)
	OR (not \Z_Motor_Speed:PWMUDB:cmp1_eq\ and not \Z_Motor_Speed:PWMUDB:cmp1_less\ and \Z_Motor_Speed:PWMUDB:control_1\ and \Z_Motor_Speed:PWMUDB:control_0\)
	OR (not \Z_Motor_Speed:PWMUDB:control_2\ and not \Z_Motor_Speed:PWMUDB:control_1\ and \Z_Motor_Speed:PWMUDB:control_0\ and \Z_Motor_Speed:PWMUDB:cmp1_less\)
	OR (not \Z_Motor_Speed:PWMUDB:control_2\ and not \Z_Motor_Speed:PWMUDB:control_0\ and \Z_Motor_Speed:PWMUDB:control_1\ and \Z_Motor_Speed:PWMUDB:cmp1_less\)
	OR (not \Z_Motor_Speed:PWMUDB:cmp1_less\ and \Z_Motor_Speed:PWMUDB:control_2\));

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:pwm_temp\' (cost = 5):
\Z_Motor_Speed:PWMUDB:pwm_temp\ <= ((not \Z_Motor_Speed:PWMUDB:control_2\ and not \Z_Motor_Speed:PWMUDB:control_0\ and \Z_Motor_Speed:PWMUDB:cmp1_eq\)
	OR (not \Z_Motor_Speed:PWMUDB:cmp1_eq\ and not \Z_Motor_Speed:PWMUDB:cmp1_less\ and \Z_Motor_Speed:PWMUDB:control_1\ and \Z_Motor_Speed:PWMUDB:control_0\)
	OR (not \Z_Motor_Speed:PWMUDB:control_2\ and not \Z_Motor_Speed:PWMUDB:control_1\ and \Z_Motor_Speed:PWMUDB:control_0\ and \Z_Motor_Speed:PWMUDB:cmp1_less\)
	OR (not \Z_Motor_Speed:PWMUDB:control_2\ and not \Z_Motor_Speed:PWMUDB:control_0\ and \Z_Motor_Speed:PWMUDB:control_1\ and \Z_Motor_Speed:PWMUDB:cmp1_less\)
	OR (not \Z_Motor_Speed:PWMUDB:cmp1_less\ and \Z_Motor_Speed:PWMUDB:control_2\));

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Z_Motor_Speed:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \Z_Motor_Speed:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Z_Motor_Speed:PWMUDB:dith_count_1\ and \Z_Motor_Speed:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Z_Step_Dist:CounterUDB:capt_either_edge\' (cost = 0):
\Z_Step_Dist:CounterUDB:capt_either_edge\ <= (\Z_Step_Dist:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Z_Step_Dist:CounterUDB:overflow\' (cost = 0):
\Z_Step_Dist:CounterUDB:overflow\ <= (\Z_Step_Dist:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Z_Step_Dist:CounterUDB:underflow\' (cost = 0):
\Z_Step_Dist:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Step_Dist:CounterUDB:overflow_status\' (cost = 1):
\Z_Step_Dist:CounterUDB:overflow_status\ <= ((not \Z_Step_Dist:CounterUDB:overflow_reg_i\ and \Z_Step_Dist:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\Z_Step_Dist:CounterUDB:underflow_status\' (cost = 0):
\Z_Step_Dist:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Step_Dist:CounterUDB:counter_enable\' (cost = 1):
\Z_Step_Dist:CounterUDB:counter_enable\ <= ((not \Z_Step_Dist:CounterUDB:disable_run_i\ and \Z_Step_Dist:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\Z_Step_Dist:CounterUDB:cmp_out_i\' (cost = 0):
\Z_Step_Dist:CounterUDB:cmp_out_i\ <= (not \Z_Step_Dist:CounterUDB:cmp_less\);

Note:  Expanding virtual equation for 'Net_2175' (cost = 0):
Net_2175 <= (not Net_2177);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_1417' (cost = 1):
Net_1417 <= ((not Net_1406 and Net_1479));

Note:  Expanding virtual equation for 'Net_1271' (cost = 10):
Net_1271 <= ((not tmpOE__Tx_DYN_net_0 and Net_1403));

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART2DYNAMIXEL:BUART:pollcount_1\ and not \UART2DYNAMIXEL:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART2DYNAMIXEL:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART2DYNAMIXEL:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART2DYNAMIXEL:BUART:pollcount_0\ and \UART2DYNAMIXEL:BUART:pollcount_1\)
	OR (not \UART2DYNAMIXEL:BUART:pollcount_1\ and \UART2DYNAMIXEL:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \Z_Motor_Speed:PWMUDB:dith_count_0\ and \Z_Motor_Speed:PWMUDB:dith_count_1\)
	OR (not \Z_Motor_Speed:PWMUDB:dith_count_1\ and \Z_Motor_Speed:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Step_Dist:CounterUDB:reload_tc\' (cost = 0):
\Z_Step_Dist:CounterUDB:reload_tc\ <= (\Z_Step_Dist:CounterUDB:per_equal\);


Substituting virtuals - pass 3:

Note:  Virtual signal \UART2DYNAMIXEL:BUART:rx_postpoll\ with ( cost: 96 or cost_inv: 3)  > 90 or with size: 2 > 102 has been made a (soft) node.
\UART2DYNAMIXEL:BUART:rx_postpoll\ <= (\UART2DYNAMIXEL:BUART:pollcount_1\
	OR (not tmpOE__Tx_DYN_net_0 and Net_1403 and \UART2DYNAMIXEL:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART2DYNAMIXEL:BUART:rx_postpoll\ and not \UART2DYNAMIXEL:BUART:rx_parity_bit\)
	OR (\UART2DYNAMIXEL:BUART:rx_postpoll\ and \UART2DYNAMIXEL:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART2DYNAMIXEL:BUART:rx_postpoll\ and not \UART2DYNAMIXEL:BUART:rx_parity_bit\)
	OR (\UART2DYNAMIXEL:BUART:rx_postpoll\ and \UART2DYNAMIXEL:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 71 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART2DYNAMIXEL:BUART:rx_status_0\ to zero
Aliasing \UART2DYNAMIXEL:BUART:rx_status_6\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:final_capture\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Z_Step_Dist:CounterUDB:hwCapture\ to zero
Aliasing \Z_Step_Dist:CounterUDB:underflow_status\ to zero
Aliasing \Z_Step_Dist:CounterUDB:underflow\ to zero
Aliasing \UART2DYNAMIXEL:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART2DYNAMIXEL:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART2DYNAMIXEL:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART2DYNAMIXEL:BUART:rx_bitclk_enable\[143] = \UART2DYNAMIXEL:BUART:rx_bitclk\[191]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:rx_status_0\[242] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:rx_status_6\[251] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:final_capture\[459] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[723] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[733] = zero[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[743] = zero[2]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:hwCapture\[806] = zero[2]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:underflow_status\[813] = zero[2]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:underflow\[830] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\\D\[1093] = \UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\[134]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:rx_markspace_status\\D\[1105] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:rx_parity_error_status\\D\[1106] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:rx_addr_match_status\\D\[1108] = zero[2]
Removing Lhs of wire \UART2DYNAMIXEL:BUART:rx_markspace_pre\\D\[1109] = \UART2DYNAMIXEL:BUART:rx_markspace_pre\[255]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:runmode_enable\\D\[1118] = \Z_Motor_Speed:PWMUDB:control_7\[406]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART2DYNAMIXEL:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART2DYNAMIXEL:BUART:rx_parity_bit\ and \UART2DYNAMIXEL:BUART:rx_postpoll\)
	OR (not \UART2DYNAMIXEL:BUART:rx_postpoll\ and \UART2DYNAMIXEL:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\plod1602\Desktop\GripperPSoC5_CAN\GripperDynamixelPSoC5.cydsn\GripperDynamixelPSoC5.cyprj -dcpsoc3 GripperDynamixelPSoC5.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.202ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Tuesday, 01 December 2015 22:21:12
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\plod1602\Desktop\GripperPSoC5_CAN\GripperDynamixelPSoC5.cydsn\GripperDynamixelPSoC5.cyprj -d CY8C5868AXI-LP035 GripperDynamixelPSoC5.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Z_Motor_Speed:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART2DYNAMIXEL:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART2DYNAMIXEL:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART2DYNAMIXEL:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART2DYNAMIXEL:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART2DYNAMIXEL:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Z_Motor_Speed:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Z_Motor_Speed:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Z_Motor_Speed:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Z_Motor_Speed:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Z_Step_Dist:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Z_Step_Dist:CounterUDB:underflow_reg_i\ from registered to combinatorial
Assigning clock CAN_1_Clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_1479
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_1660
    Digital Clock 2: Automatic-assigning  clock 'Z_Axis_Clock'. Fanout=4, Signal=Net_2417
    Digital Clock 3: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_1735
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART2DYNAMIXEL:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Net_1612:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_1612__SYNC:synccell.out
    UDB Clk/Enable \Z_Motor_Speed:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Z_Axis_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Z_Axis_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Z_Step_Dist:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Z_Axis_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Z_Axis_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Z_Step_Dist:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Z_Axis_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Z_Axis_Clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_2177, Duplicate of \Z_Step_Dist:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_2177, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Z_Step_Dist:CounterUDB:cmp_less\
        );
        Output = Net_2177 (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART2DYNAMIXEL:BUART:rx_parity_bit\, Duplicate of \UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART2DYNAMIXEL:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART2DYNAMIXEL:BUART:rx_address_detected\, Duplicate of \UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART2DYNAMIXEL:BUART:rx_address_detected\ (fanout=0)

    Removing \UART2DYNAMIXEL:BUART:rx_parity_error_pre\, Duplicate of \UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART2DYNAMIXEL:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART2DYNAMIXEL:BUART:rx_markspace_pre\, Duplicate of \UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART2DYNAMIXEL:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART2DYNAMIXEL:BUART:rx_state_1\, Duplicate of \UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART2DYNAMIXEL:BUART:rx_state_1\ (fanout=8)

    Removing \UART2DYNAMIXEL:BUART:tx_parity_bit\, Duplicate of \UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART2DYNAMIXEL:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART2DYNAMIXEL:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART2DYNAMIXEL:BUART:tx_mark\, Duplicate of \UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART2DYNAMIXEL:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART2DYNAMIXEL:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RXCAN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RXCAN(0)__PA ,
            fb => Net_11 ,
            pad => RXCAN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_DYN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_DYN(0)__PA ,
            fb => Net_1403 ,
            pad => Rx_DYN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_DYN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_DYN(0)__PA ,
            oe => tmpOE__Tx_DYN_net_0 ,
            input => Net_315 ,
            pad => Tx_DYN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TXCAN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TXCAN(0)__PA ,
            input => Net_6106 ,
            pad => TXCAN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAN_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_Enable(0)__PA ,
            input => Net_1295 ,
            pad => CAN_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAN_Standby(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_Standby(0)__PA ,
            pad => CAN_Standby(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_GreenLed(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_GreenLed(0)__PA ,
            input => tmpOE__Tx_DYN_net_0 ,
            pad => Pin_GreenLed(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_RedLed(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RedLed(0)__PA ,
            pad => Pin_RedLed(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Z_Axis_CurrentRef(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Z_Axis_CurrentRef(0)__PA ,
            analog_term => Net_776 ,
            pad => Z_Axis_CurrentRef(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Z_Axis_Bumper_Port(0)
        Attributes:
            Alias: Up_Limit
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Z_Axis_Bumper_Port(0)__PA ,
            pad => Z_Axis_Bumper_Port(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Z_Axis_Bumper_Port(1)
        Attributes:
            Alias: Down_Limit
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Z_Axis_Bumper_Port(1)__PA ,
            pad => Z_Axis_Bumper_Port(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Z_Axis_Step(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Z_Axis_Step(0)__PA ,
            input => Net_2451 ,
            pad => Z_Axis_Step(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Z_Axis_StepSizeA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Z_Axis_StepSizeA(0)__PA ,
            pad => Z_Axis_StepSizeA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Z_Axis_StepSizeB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Z_Axis_StepSizeB(0)__PA ,
            pad => Z_Axis_StepSizeB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Z_Axis_Direction(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Z_Axis_Direction(0)__PA ,
            pad => Z_Axis_Direction(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Z_Axis_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Z_Axis_Enable(0)__PA ,
            pad => Z_Axis_Enable(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_315, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART2DYNAMIXEL:BUART:txn\
        );
        Output = Net_315 (fanout=1)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_0\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\
            + !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\
        );
        Output = \UART2DYNAMIXEL:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_0\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\ * 
              \UART2DYNAMIXEL:BUART:tx_fifo_empty\ * 
              \UART2DYNAMIXEL:BUART:tx_state_2\
        );
        Output = \UART2DYNAMIXEL:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART2DYNAMIXEL:BUART:tx_fifo_notfull\
        );
        Output = \UART2DYNAMIXEL:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1403 * !tmpOE__Tx_DYN_net_0 * 
              \UART2DYNAMIXEL:BUART:pollcount_0\
            + \UART2DYNAMIXEL:BUART:pollcount_1\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_postpoll\ (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART2DYNAMIXEL:BUART:rx_load_fifo\ * 
              \UART2DYNAMIXEL:BUART:rx_fifofull\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART2DYNAMIXEL:BUART:rx_fifonotempty\ * 
              \UART2DYNAMIXEL:BUART:rx_state_stop1_reg\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_1612, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1406 * Net_1479_local
            + Net_1406 * Net_1660_local
        );
        Output = Net_1612 (fanout=1)

    MacroCell: Name=\Z_Step_Dist:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2179 * !\Z_Step_Dist:CounterUDB:per_equal\
        );
        Output = \Z_Step_Dist:CounterUDB:reload\ (fanout=4)

    MacroCell: Name=\Z_Step_Dist:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Z_Step_Dist:CounterUDB:cmp_less\ * 
              !\Z_Step_Dist:CounterUDB:prevCompare\
        );
        Output = \Z_Step_Dist:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Z_Step_Dist:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_Step_Dist:CounterUDB:per_equal\ * 
              !\Z_Step_Dist:CounterUDB:overflow_reg_i\
        );
        Output = \Z_Step_Dist:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\Z_Step_Dist:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2462 * \Z_Step_Dist:CounterUDB:control_7\ * 
              !\Z_Step_Dist:CounterUDB:disable_run_i\ * 
              !\Z_Step_Dist:CounterUDB:count_stored_i\
        );
        Output = \Z_Step_Dist:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=Net_2451, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2462 * !\Z_Step_Dist:CounterUDB:prevCompare\
        );
        Output = Net_2451 (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=tmpOE__Tx_DYN_net_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 1 pterm
        !(
              !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\
        );
        Output = tmpOE__Tx_DYN_net_0 (fanout=7)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 5 pterms
        (
              \UART2DYNAMIXEL:BUART:txn\ * \UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_bitclk\
            + \UART2DYNAMIXEL:BUART:txn\ * \UART2DYNAMIXEL:BUART:tx_state_2\
            + !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              \UART2DYNAMIXEL:BUART:tx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:tx_shift_out\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\
            + !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              \UART2DYNAMIXEL:BUART:tx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:tx_bitclk\
            + \UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:tx_shift_out\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:tx_counter_dp\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk\
        );
        Output = \UART2DYNAMIXEL:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              \UART2DYNAMIXEL:BUART:tx_state_1\ * 
              \UART2DYNAMIXEL:BUART:tx_state_0\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\ * 
              \UART2DYNAMIXEL:BUART:tx_state_2\
            + \UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\ * 
              \UART2DYNAMIXEL:BUART:tx_counter_dp\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk\
            + \UART2DYNAMIXEL:BUART:tx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk\
        );
        Output = \UART2DYNAMIXEL:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 4 pterms
        (
              !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_0\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\ * 
              !\UART2DYNAMIXEL:BUART:tx_fifo_empty\
            + !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:tx_fifo_empty\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\
            + \UART2DYNAMIXEL:BUART:tx_state_1\ * 
              \UART2DYNAMIXEL:BUART:tx_state_0\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\ * 
              \UART2DYNAMIXEL:BUART:tx_fifo_empty\ * 
              \UART2DYNAMIXEL:BUART:tx_state_2\
            + \UART2DYNAMIXEL:BUART:tx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk\
        );
        Output = \UART2DYNAMIXEL:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 4 pterms
        (
              !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_0\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\ * 
              \UART2DYNAMIXEL:BUART:tx_state_2\
            + \UART2DYNAMIXEL:BUART:tx_state_1\ * 
              \UART2DYNAMIXEL:BUART:tx_state_0\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\ * 
              \UART2DYNAMIXEL:BUART:tx_state_2\
            + \UART2DYNAMIXEL:BUART:tx_state_1\ * 
              \UART2DYNAMIXEL:BUART:tx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk\
            + \UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\ * 
              \UART2DYNAMIXEL:BUART:tx_counter_dp\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk\
        );
        Output = \UART2DYNAMIXEL:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 2 pterms
        !(
              !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_0\ * 
              \UART2DYNAMIXEL:BUART:tx_state_2\
            + !\UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART2DYNAMIXEL:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              \UART2DYNAMIXEL:BUART:rx_bitclk_enable\ * 
              !\UART2DYNAMIXEL:BUART:rx_postpoll\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              \UART2DYNAMIXEL:BUART:rx_state_2\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              \UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_6\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_5\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              \UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_6\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_4\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              \UART2DYNAMIXEL:BUART:rx_bitclk_enable\ * 
              \UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              \UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_6\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_5\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              \UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_6\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_4\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              \UART2DYNAMIXEL:BUART:rx_bitclk_enable\ * 
              \UART2DYNAMIXEL:BUART:rx_state_3\ * 
              \UART2DYNAMIXEL:BUART:rx_state_2\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              \UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_6\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_5\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              \UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_6\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_4\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 6 pterms
        (
              !Net_1403 * !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              \UART2DYNAMIXEL:BUART:rx_last\
            + tmpOE__Tx_DYN_net_0 * !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              \UART2DYNAMIXEL:BUART:rx_last\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              \UART2DYNAMIXEL:BUART:rx_bitclk_enable\ * 
              \UART2DYNAMIXEL:BUART:rx_state_3\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              \UART2DYNAMIXEL:BUART:rx_bitclk_enable\ * 
              \UART2DYNAMIXEL:BUART:rx_state_2\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              \UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_6\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_5\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              \UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_6\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_4\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\UART2DYNAMIXEL:BUART:rx_count_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_1\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_0\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 1 pterm
        !(
              !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              \UART2DYNAMIXEL:BUART:rx_state_3\ * 
              \UART2DYNAMIXEL:BUART:rx_state_2\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:pollcount_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              Net_1403 * !tmpOE__Tx_DYN_net_0 * 
              !\UART2DYNAMIXEL:BUART:rx_count_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_1\ * 
              \UART2DYNAMIXEL:BUART:pollcount_0\
            + \UART2DYNAMIXEL:BUART:rx_count_2\ * 
              \UART2DYNAMIXEL:BUART:pollcount_1\
            + \UART2DYNAMIXEL:BUART:rx_count_1\ * 
              \UART2DYNAMIXEL:BUART:pollcount_1\
        );
        Output = \UART2DYNAMIXEL:BUART:pollcount_1\ (fanout=2)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !Net_1403 * !\UART2DYNAMIXEL:BUART:rx_count_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_1\ * 
              \UART2DYNAMIXEL:BUART:pollcount_0\
            + Net_1403 * !tmpOE__Tx_DYN_net_0 * 
              !\UART2DYNAMIXEL:BUART:rx_count_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_1\ * 
              !\UART2DYNAMIXEL:BUART:pollcount_0\
            + tmpOE__Tx_DYN_net_0 * !\UART2DYNAMIXEL:BUART:rx_count_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_1\ * 
              \UART2DYNAMIXEL:BUART:pollcount_0\
        );
        Output = \UART2DYNAMIXEL:BUART:pollcount_0\ (fanout=3)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              \UART2DYNAMIXEL:BUART:rx_bitclk_enable\ * 
              !\UART2DYNAMIXEL:BUART:rx_postpoll\ * 
              \UART2DYNAMIXEL:BUART:rx_state_3\ * 
              \UART2DYNAMIXEL:BUART:rx_state_2\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              Net_1403 * !tmpOE__Tx_DYN_net_0
        );
        Output = \UART2DYNAMIXEL:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Z_Motor_Speed:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_Motor_Speed:PWMUDB:control_7\
        );
        Output = \Z_Motor_Speed:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_2462, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Z_Motor_Speed:PWMUDB:control_2\ * 
              !\Z_Motor_Speed:PWMUDB:control_1\ * 
              \Z_Motor_Speed:PWMUDB:control_0\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Z_Motor_Speed:PWMUDB:cmp1_less\
            + !\Z_Motor_Speed:PWMUDB:control_2\ * 
              \Z_Motor_Speed:PWMUDB:control_1\ * 
              !\Z_Motor_Speed:PWMUDB:control_0\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Z_Motor_Speed:PWMUDB:cmp1_less\
            + !\Z_Motor_Speed:PWMUDB:control_2\ * 
              !\Z_Motor_Speed:PWMUDB:control_0\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Z_Motor_Speed:PWMUDB:cmp1_eq\
            + \Z_Motor_Speed:PWMUDB:control_2\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              !\Z_Motor_Speed:PWMUDB:cmp1_less\
            + \Z_Motor_Speed:PWMUDB:control_1\ * 
              \Z_Motor_Speed:PWMUDB:control_0\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              !\Z_Motor_Speed:PWMUDB:cmp1_eq\ * 
              !\Z_Motor_Speed:PWMUDB:cmp1_less\
        );
        Output = Net_2462 (fanout=3)

    MacroCell: Name=\Z_Step_Dist:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2179 * \Z_Step_Dist:CounterUDB:disable_run_i\
            + !Net_2179 * \Z_Step_Dist:CounterUDB:per_equal\ * 
              !\Z_Step_Dist:CounterUDB:overflow_reg_i\
        );
        Output = \Z_Step_Dist:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Z_Step_Dist:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_Step_Dist:CounterUDB:per_equal\
        );
        Output = \Z_Step_Dist:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\Z_Step_Dist:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Z_Step_Dist:CounterUDB:cmp_less\
        );
        Output = \Z_Step_Dist:CounterUDB:prevCompare\ (fanout=2)

    MacroCell: Name=\Z_Step_Dist:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2462
        );
        Output = \Z_Step_Dist:CounterUDB:count_stored_i\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART2DYNAMIXEL:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \UART2DYNAMIXEL:BUART:tx_state_1\ ,
            cs_addr_1 => \UART2DYNAMIXEL:BUART:tx_state_0\ ,
            cs_addr_0 => \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART2DYNAMIXEL:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART2DYNAMIXEL:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART2DYNAMIXEL:BUART:tx_fifo_empty\ ,
            clk_en => Net_1612__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1612__SYNC_OUT)

    datapathcell: Name =\UART2DYNAMIXEL:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_0 => \UART2DYNAMIXEL:BUART:counter_load_not\ ,
            ce0_reg => \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART2DYNAMIXEL:BUART:tx_counter_dp\ ,
            clk_en => Net_1612__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1612__SYNC_OUT)

    datapathcell: Name =\UART2DYNAMIXEL:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART2DYNAMIXEL:BUART:rx_state_0\ ,
            cs_addr_0 => \UART2DYNAMIXEL:BUART:rx_bitclk_enable\ ,
            route_si => \UART2DYNAMIXEL:BUART:rx_postpoll\ ,
            f0_load => \UART2DYNAMIXEL:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART2DYNAMIXEL:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART2DYNAMIXEL:BUART:rx_fifofull\ ,
            clk_en => Net_1612__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1612__SYNC_OUT)

    datapathcell: Name =\Z_Motor_Speed:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2417 ,
            cs_addr_2 => \Z_Motor_Speed:PWMUDB:tc_i\ ,
            cs_addr_1 => \Z_Motor_Speed:PWMUDB:runmode_enable\ ,
            chain_out => \Z_Motor_Speed:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Z_Motor_Speed:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Z_Motor_Speed:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2417 ,
            cs_addr_2 => \Z_Motor_Speed:PWMUDB:tc_i\ ,
            cs_addr_1 => \Z_Motor_Speed:PWMUDB:runmode_enable\ ,
            ce0_comb => \Z_Motor_Speed:PWMUDB:cmp1_eq\ ,
            cl0_comb => \Z_Motor_Speed:PWMUDB:cmp1_less\ ,
            z0_comb => \Z_Motor_Speed:PWMUDB:tc_i\ ,
            chain_in => \Z_Motor_Speed:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Z_Motor_Speed:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Z_Step_Dist:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_2417 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Z_Step_Dist:CounterUDB:count_enable\ ,
            cs_addr_0 => \Z_Step_Dist:CounterUDB:reload\ ,
            chain_out => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Z_Step_Dist:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_2417 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Z_Step_Dist:CounterUDB:count_enable\ ,
            cs_addr_0 => \Z_Step_Dist:CounterUDB:reload\ ,
            chain_in => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Z_Step_Dist:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_2417 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Z_Step_Dist:CounterUDB:count_enable\ ,
            cs_addr_0 => \Z_Step_Dist:CounterUDB:reload\ ,
            chain_in => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Z_Step_Dist:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_2417 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Z_Step_Dist:CounterUDB:count_enable\ ,
            cs_addr_0 => \Z_Step_Dist:CounterUDB:reload\ ,
            ce0_comb => \Z_Step_Dist:CounterUDB:per_equal\ ,
            z0_comb => \Z_Step_Dist:CounterUDB:status_1\ ,
            cl1_comb => \Z_Step_Dist:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \Z_Step_Dist:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Z_Step_Dist:CounterUDB:status_5\ ,
            chain_in => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART2DYNAMIXEL:BUART:sTX:TxSts\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \UART2DYNAMIXEL:BUART:tx_fifo_notfull\ ,
            status_2 => \UART2DYNAMIXEL:BUART:tx_status_2\ ,
            status_1 => \UART2DYNAMIXEL:BUART:tx_fifo_empty\ ,
            status_0 => \UART2DYNAMIXEL:BUART:tx_status_0\ ,
            interrupt => Net_1279 ,
            clk_en => Net_1612__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1612__SYNC_OUT)

    statusicell: Name =\UART2DYNAMIXEL:BUART:sRX:RxSts\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_5 => \UART2DYNAMIXEL:BUART:rx_status_5\ ,
            status_4 => \UART2DYNAMIXEL:BUART:rx_status_4\ ,
            status_3 => \UART2DYNAMIXEL:BUART:rx_status_3\ ,
            interrupt => Net_296 ,
            clk_en => Net_1612__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1612__SYNC_OUT)

    statusicell: Name =\Z_Step_Dist:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_2179 ,
            clock => Net_2417 ,
            status_6 => \Z_Step_Dist:CounterUDB:status_6\ ,
            status_5 => \Z_Step_Dist:CounterUDB:status_5\ ,
            status_2 => \Z_Step_Dist:CounterUDB:overflow_status\ ,
            status_1 => \Z_Step_Dist:CounterUDB:status_1\ ,
            status_0 => \Z_Step_Dist:CounterUDB:status_0\ ,
            interrupt => Net_3022 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Net_1612__SYNC
        PORT MAP (
            in => Net_1612 ,
            out => Net_1612__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ControlReg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ControlReg:control_7\ ,
            control_6 => \ControlReg:control_6\ ,
            control_5 => \ControlReg:control_5\ ,
            control_4 => \ControlReg:control_4\ ,
            control_3 => \ControlReg:control_3\ ,
            control_2 => \ControlReg:control_2\ ,
            control_1 => \ControlReg:control_1\ ,
            control_0 => Net_1406 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\Z_Motor_Speed:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2417 ,
            control_7 => \Z_Motor_Speed:PWMUDB:control_7\ ,
            control_6 => \Z_Motor_Speed:PWMUDB:control_6\ ,
            control_5 => \Z_Motor_Speed:PWMUDB:control_5\ ,
            control_4 => \Z_Motor_Speed:PWMUDB:control_4\ ,
            control_3 => \Z_Motor_Speed:PWMUDB:control_3\ ,
            control_2 => \Z_Motor_Speed:PWMUDB:control_2\ ,
            control_1 => \Z_Motor_Speed:PWMUDB:control_1\ ,
            control_0 => \Z_Motor_Speed:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Z_Step_Dist:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_2417 ,
            control_7 => \Z_Step_Dist:CounterUDB:control_7\ ,
            control_6 => \Z_Step_Dist:CounterUDB:control_6\ ,
            control_5 => \Z_Step_Dist:CounterUDB:control_5\ ,
            control_4 => \Z_Step_Dist:CounterUDB:control_4\ ,
            control_3 => \Z_Step_Dist:CounterUDB:control_3\ ,
            control_2 => \Z_Step_Dist:CounterUDB:control_2\ ,
            control_1 => \Z_Step_Dist:CounterUDB:control_1\ ,
            control_0 => \Z_Step_Dist:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Z_GO:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_2417 ,
            control_7 => \Z_GO:control_7\ ,
            control_6 => \Z_GO:control_6\ ,
            control_5 => \Z_GO:control_5\ ,
            control_4 => \Z_GO:control_4\ ,
            control_3 => \Z_GO:control_3\ ,
            control_2 => \Z_GO:control_2\ ,
            control_1 => \Z_GO:control_1\ ,
            control_0 => Net_2179 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART2DYNAMIXEL:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            load => \UART2DYNAMIXEL:BUART:rx_counter_load\ ,
            count_6 => \UART2DYNAMIXEL:BUART:rx_count_6\ ,
            count_5 => \UART2DYNAMIXEL:BUART:rx_count_5\ ,
            count_4 => \UART2DYNAMIXEL:BUART:rx_count_4\ ,
            count_3 => \UART2DYNAMIXEL:BUART:rx_count_3\ ,
            count_2 => \UART2DYNAMIXEL:BUART:rx_count_2\ ,
            count_1 => \UART2DYNAMIXEL:BUART:rx_count_1\ ,
            count_0 => \UART2DYNAMIXEL:BUART:rx_count_0\ ,
            tc => \UART2DYNAMIXEL:BUART:rx_count7_tc\ ,
            clk_en => Net_1612__SYNC_OUT );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1612__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_rx_interrupt
        PORT MAP (
            interrupt => Net_296 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_tx_interrupt
        PORT MAP (
            interrupt => Net_1279 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_1299 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART2DYNAMIXEL:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_296 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =CanReaderISR
        PORT MAP (
            interrupt => Net_1733 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Z_Axis_Bumper_ISR
        PORT MAP (
            interrupt => Net_2372 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =Z_Axis_Move_ISR
        PORT MAP (
            interrupt => Net_3022 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    7 :   25 :   32 : 21.88 %
IO                            :   19 :   53 :   72 : 26.39 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    0 :    1 : 100.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   39 :  153 :  192 : 20.31 %
  Unique P-terms              :   62 :  322 :  384 : 16.15 %
  Total P-terms               :   72 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    3 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.057ms
Tech mapping phase: Elapsed time ==> 0s.205ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(1)][IoId=(2)] : CAN_Enable(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : CAN_Standby(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Pin_GreenLed(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Pin_RedLed(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RXCAN(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Rx_DYN(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : TXCAN(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : Tx_DYN(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Z_Axis_Bumper_Port(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Z_Axis_Bumper_Port(1) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Z_Axis_CurrentRef(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Z_Axis_Direction(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Z_Axis_Enable(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Z_Axis_Step(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Z_Axis_StepSizeA(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Z_Axis_StepSizeB(0) (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \Z_Axis_Power:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 32% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 55% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 80% done. (App=cydsfit)
Analog Placement Results:
IO_2@[IOP=(1)][IoId=(2)] : CAN_Enable(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : CAN_Standby(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Pin_GreenLed(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Pin_RedLed(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RXCAN(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Rx_DYN(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : TXCAN(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : Tx_DYN(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Z_Axis_Bumper_Port(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Z_Axis_Bumper_Port(1) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Z_Axis_CurrentRef(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Z_Axis_Direction(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Z_Axis_Enable(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Z_Axis_Step(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Z_Axis_StepSizeA(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Z_Axis_StepSizeB(0) (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \Z_Axis_Power:viDAC8\

Analog Placement phase: Elapsed time ==> 1s.486ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_776 {
    vidac_3_vout
    amuxbusr_x_vidac_3_vout
    amuxbusr
    amuxbusr_x_p15_3
    p15_3
  }
  Net: \Z_Axis_Power:Net_77\ {
  }
}
Map of item to net {
  vidac_3_vout                                     -> Net_776
  amuxbusr_x_vidac_3_vout                          -> Net_776
  amuxbusr                                         -> Net_776
  amuxbusr_x_p15_3                                 -> Net_776
  p15_3                                            -> Net_776
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.579ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   15 :   33 :   48 :  31.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.67
                   Pterms :            4.53
               Macrocells :            2.60
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.096ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 339, final cost is 339 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :       6.40 :       3.90
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 5 pterms
        (
              \UART2DYNAMIXEL:BUART:txn\ * \UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_bitclk\
            + \UART2DYNAMIXEL:BUART:txn\ * \UART2DYNAMIXEL:BUART:tx_state_2\
            + !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              \UART2DYNAMIXEL:BUART:tx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:tx_shift_out\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\
            + !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              \UART2DYNAMIXEL:BUART:tx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:tx_bitclk\
            + \UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:tx_shift_out\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:tx_counter_dp\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk\
        );
        Output = \UART2DYNAMIXEL:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              \UART2DYNAMIXEL:BUART:tx_state_1\ * 
              \UART2DYNAMIXEL:BUART:tx_state_0\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\ * 
              \UART2DYNAMIXEL:BUART:tx_state_2\
            + \UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\ * 
              \UART2DYNAMIXEL:BUART:tx_counter_dp\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk\
            + \UART2DYNAMIXEL:BUART:tx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk\
        );
        Output = \UART2DYNAMIXEL:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 4 pterms
        (
              !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_0\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\ * 
              \UART2DYNAMIXEL:BUART:tx_state_2\
            + \UART2DYNAMIXEL:BUART:tx_state_1\ * 
              \UART2DYNAMIXEL:BUART:tx_state_0\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\ * 
              \UART2DYNAMIXEL:BUART:tx_state_2\
            + \UART2DYNAMIXEL:BUART:tx_state_1\ * 
              \UART2DYNAMIXEL:BUART:tx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk\
            + \UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\ * 
              \UART2DYNAMIXEL:BUART:tx_counter_dp\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk\
        );
        Output = \UART2DYNAMIXEL:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_0\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\
            + !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\
        );
        Output = \UART2DYNAMIXEL:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_315, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART2DYNAMIXEL:BUART:txn\
        );
        Output = Net_315 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART2DYNAMIXEL:BUART:rx_fifonotempty\ * 
              \UART2DYNAMIXEL:BUART:rx_state_stop1_reg\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART2DYNAMIXEL:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_0 => \UART2DYNAMIXEL:BUART:counter_load_not\ ,
        ce0_reg => \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART2DYNAMIXEL:BUART:tx_counter_dp\ ,
        clk_en => Net_1612__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1612__SYNC_OUT)

statusicell: Name =\UART2DYNAMIXEL:BUART:sRX:RxSts\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_5 => \UART2DYNAMIXEL:BUART:rx_status_5\ ,
        status_4 => \UART2DYNAMIXEL:BUART:rx_status_4\ ,
        status_3 => \UART2DYNAMIXEL:BUART:rx_status_3\ ,
        interrupt => Net_296 ,
        clk_en => Net_1612__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1612__SYNC_OUT)

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 6 pterms
        (
              !Net_1403 * !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              \UART2DYNAMIXEL:BUART:rx_last\
            + tmpOE__Tx_DYN_net_0 * !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              \UART2DYNAMIXEL:BUART:rx_last\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              \UART2DYNAMIXEL:BUART:rx_bitclk_enable\ * 
              \UART2DYNAMIXEL:BUART:rx_state_3\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              \UART2DYNAMIXEL:BUART:rx_bitclk_enable\ * 
              \UART2DYNAMIXEL:BUART:rx_state_2\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              \UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_6\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_5\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              \UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_6\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_4\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              \UART2DYNAMIXEL:BUART:rx_bitclk_enable\ * 
              \UART2DYNAMIXEL:BUART:rx_state_3\ * 
              \UART2DYNAMIXEL:BUART:rx_state_2\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              \UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_6\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_5\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              \UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_6\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_4\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              \UART2DYNAMIXEL:BUART:rx_bitclk_enable\ * 
              !\UART2DYNAMIXEL:BUART:rx_postpoll\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              \UART2DYNAMIXEL:BUART:rx_state_2\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              \UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_6\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_5\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              \UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_6\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_4\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              \UART2DYNAMIXEL:BUART:rx_bitclk_enable\ * 
              \UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              \UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_6\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_5\
            + !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              \UART2DYNAMIXEL:BUART:rx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_3\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_6\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_4\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              \UART2DYNAMIXEL:BUART:rx_bitclk_enable\ * 
              !\UART2DYNAMIXEL:BUART:rx_postpoll\ * 
              \UART2DYNAMIXEL:BUART:rx_state_3\ * 
              \UART2DYNAMIXEL:BUART:rx_state_2\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 1 pterm
        !(
              !\UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ * 
              !\UART2DYNAMIXEL:BUART:rx_state_0\ * 
              \UART2DYNAMIXEL:BUART:rx_state_3\ * 
              \UART2DYNAMIXEL:BUART:rx_state_2\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART2DYNAMIXEL:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \UART2DYNAMIXEL:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART2DYNAMIXEL:BUART:rx_state_0\ ,
        cs_addr_0 => \UART2DYNAMIXEL:BUART:rx_bitclk_enable\ ,
        route_si => \UART2DYNAMIXEL:BUART:rx_postpoll\ ,
        f0_load => \UART2DYNAMIXEL:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART2DYNAMIXEL:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART2DYNAMIXEL:BUART:rx_fifofull\ ,
        clk_en => Net_1612__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1612__SYNC_OUT)

count7cell: Name =\UART2DYNAMIXEL:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        load => \UART2DYNAMIXEL:BUART:rx_counter_load\ ,
        count_6 => \UART2DYNAMIXEL:BUART:rx_count_6\ ,
        count_5 => \UART2DYNAMIXEL:BUART:rx_count_5\ ,
        count_4 => \UART2DYNAMIXEL:BUART:rx_count_4\ ,
        count_3 => \UART2DYNAMIXEL:BUART:rx_count_3\ ,
        count_2 => \UART2DYNAMIXEL:BUART:rx_count_2\ ,
        count_1 => \UART2DYNAMIXEL:BUART:rx_count_1\ ,
        count_0 => \UART2DYNAMIXEL:BUART:rx_count_0\ ,
        tc => \UART2DYNAMIXEL:BUART:rx_count7_tc\ ,
        clk_en => Net_1612__SYNC_OUT );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1612__SYNC_OUT)

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:pollcount_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              Net_1403 * !tmpOE__Tx_DYN_net_0 * 
              !\UART2DYNAMIXEL:BUART:rx_count_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_1\ * 
              \UART2DYNAMIXEL:BUART:pollcount_0\
            + \UART2DYNAMIXEL:BUART:rx_count_2\ * 
              \UART2DYNAMIXEL:BUART:pollcount_1\
            + \UART2DYNAMIXEL:BUART:rx_count_1\ * 
              \UART2DYNAMIXEL:BUART:pollcount_1\
        );
        Output = \UART2DYNAMIXEL:BUART:pollcount_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1403 * !tmpOE__Tx_DYN_net_0 * 
              \UART2DYNAMIXEL:BUART:pollcount_0\
            + \UART2DYNAMIXEL:BUART:pollcount_1\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_postpoll\ (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !Net_1403 * !\UART2DYNAMIXEL:BUART:rx_count_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_1\ * 
              \UART2DYNAMIXEL:BUART:pollcount_0\
            + Net_1403 * !tmpOE__Tx_DYN_net_0 * 
              !\UART2DYNAMIXEL:BUART:rx_count_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_1\ * 
              !\UART2DYNAMIXEL:BUART:pollcount_0\
            + tmpOE__Tx_DYN_net_0 * !\UART2DYNAMIXEL:BUART:rx_count_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_1\ * 
              \UART2DYNAMIXEL:BUART:pollcount_0\
        );
        Output = \UART2DYNAMIXEL:BUART:pollcount_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 2 pterms
        !(
              !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_0\ * 
              \UART2DYNAMIXEL:BUART:tx_state_2\
            + !\UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART2DYNAMIXEL:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 4 pterms
        (
              !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_0\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\ * 
              !\UART2DYNAMIXEL:BUART:tx_fifo_empty\
            + !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:tx_fifo_empty\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\
            + \UART2DYNAMIXEL:BUART:tx_state_1\ * 
              \UART2DYNAMIXEL:BUART:tx_state_0\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\ * 
              \UART2DYNAMIXEL:BUART:tx_fifo_empty\ * 
              \UART2DYNAMIXEL:BUART:tx_state_2\
            + \UART2DYNAMIXEL:BUART:tx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk\
        );
        Output = \UART2DYNAMIXEL:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_0\ * 
              \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\ * 
              \UART2DYNAMIXEL:BUART:tx_fifo_empty\ * 
              \UART2DYNAMIXEL:BUART:tx_state_2\
        );
        Output = \UART2DYNAMIXEL:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=tmpOE__Tx_DYN_net_0, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 1 pterm
        !(
              !\UART2DYNAMIXEL:BUART:tx_state_1\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_0\ * 
              !\UART2DYNAMIXEL:BUART:tx_state_2\
        );
        Output = tmpOE__Tx_DYN_net_0 (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART2DYNAMIXEL:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \UART2DYNAMIXEL:BUART:tx_state_1\ ,
        cs_addr_1 => \UART2DYNAMIXEL:BUART:tx_state_0\ ,
        cs_addr_0 => \UART2DYNAMIXEL:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART2DYNAMIXEL:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART2DYNAMIXEL:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART2DYNAMIXEL:BUART:tx_fifo_empty\ ,
        clk_en => Net_1612__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1612__SYNC_OUT)

statusicell: Name =\UART2DYNAMIXEL:BUART:sTX:TxSts\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \UART2DYNAMIXEL:BUART:tx_fifo_notfull\ ,
        status_2 => \UART2DYNAMIXEL:BUART:tx_status_2\ ,
        status_1 => \UART2DYNAMIXEL:BUART:tx_fifo_empty\ ,
        status_0 => \UART2DYNAMIXEL:BUART:tx_status_0\ ,
        interrupt => Net_1279 ,
        clk_en => Net_1612__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1612__SYNC_OUT)

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_1612, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1406 * Net_1479_local
            + Net_1406 * Net_1660_local
        );
        Output = Net_1612 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              Net_1403 * !tmpOE__Tx_DYN_net_0
        );
        Output = \UART2DYNAMIXEL:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1612__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\UART2DYNAMIXEL:BUART:rx_count_2\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_1\ * 
              !\UART2DYNAMIXEL:BUART:rx_count_0\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART2DYNAMIXEL:BUART:rx_load_fifo\ * 
              \UART2DYNAMIXEL:BUART:rx_fifofull\
        );
        Output = \UART2DYNAMIXEL:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART2DYNAMIXEL:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART2DYNAMIXEL:BUART:tx_fifo_notfull\
        );
        Output = \UART2DYNAMIXEL:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\ControlReg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ControlReg:control_7\ ,
        control_6 => \ControlReg:control_6\ ,
        control_5 => \ControlReg:control_5\ ,
        control_4 => \ControlReg:control_4\ ,
        control_3 => \ControlReg:control_3\ ,
        control_2 => \ControlReg:control_2\ ,
        control_1 => \ControlReg:control_1\ ,
        control_0 => Net_1406 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

synccell: Name =Net_1612__SYNC
    PORT MAP (
        in => Net_1612 ,
        out => Net_1612__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Z_Motor_Speed:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_Motor_Speed:PWMUDB:control_7\
        );
        Output = \Z_Motor_Speed:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2462, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Z_Motor_Speed:PWMUDB:control_2\ * 
              !\Z_Motor_Speed:PWMUDB:control_1\ * 
              \Z_Motor_Speed:PWMUDB:control_0\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Z_Motor_Speed:PWMUDB:cmp1_less\
            + !\Z_Motor_Speed:PWMUDB:control_2\ * 
              \Z_Motor_Speed:PWMUDB:control_1\ * 
              !\Z_Motor_Speed:PWMUDB:control_0\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Z_Motor_Speed:PWMUDB:cmp1_less\
            + !\Z_Motor_Speed:PWMUDB:control_2\ * 
              !\Z_Motor_Speed:PWMUDB:control_0\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Z_Motor_Speed:PWMUDB:cmp1_eq\
            + \Z_Motor_Speed:PWMUDB:control_2\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              !\Z_Motor_Speed:PWMUDB:cmp1_less\
            + \Z_Motor_Speed:PWMUDB:control_1\ * 
              \Z_Motor_Speed:PWMUDB:control_0\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              !\Z_Motor_Speed:PWMUDB:cmp1_eq\ * 
              !\Z_Motor_Speed:PWMUDB:cmp1_less\
        );
        Output = Net_2462 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Z_Motor_Speed:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2417 ,
        cs_addr_2 => \Z_Motor_Speed:PWMUDB:tc_i\ ,
        cs_addr_1 => \Z_Motor_Speed:PWMUDB:runmode_enable\ ,
        ce0_comb => \Z_Motor_Speed:PWMUDB:cmp1_eq\ ,
        cl0_comb => \Z_Motor_Speed:PWMUDB:cmp1_less\ ,
        z0_comb => \Z_Motor_Speed:PWMUDB:tc_i\ ,
        chain_in => \Z_Motor_Speed:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Z_Motor_Speed:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\Z_Motor_Speed:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2417 ,
        control_7 => \Z_Motor_Speed:PWMUDB:control_7\ ,
        control_6 => \Z_Motor_Speed:PWMUDB:control_6\ ,
        control_5 => \Z_Motor_Speed:PWMUDB:control_5\ ,
        control_4 => \Z_Motor_Speed:PWMUDB:control_4\ ,
        control_3 => \Z_Motor_Speed:PWMUDB:control_3\ ,
        control_2 => \Z_Motor_Speed:PWMUDB:control_2\ ,
        control_1 => \Z_Motor_Speed:PWMUDB:control_1\ ,
        control_0 => \Z_Motor_Speed:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
datapathcell: Name =\Z_Step_Dist:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_2417 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Z_Step_Dist:CounterUDB:count_enable\ ,
        cs_addr_0 => \Z_Step_Dist:CounterUDB:reload\ ,
        chain_in => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Z_Step_Dist:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_2417 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Z_Step_Dist:CounterUDB:count_enable\ ,
        cs_addr_0 => \Z_Step_Dist:CounterUDB:reload\ ,
        chain_in => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u2\

controlcell: Name =\Z_GO:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_2417 ,
        control_7 => \Z_GO:control_7\ ,
        control_6 => \Z_GO:control_6\ ,
        control_5 => \Z_GO:control_5\ ,
        control_4 => \Z_GO:control_4\ ,
        control_3 => \Z_GO:control_3\ ,
        control_2 => \Z_GO:control_2\ ,
        control_1 => \Z_GO:control_1\ ,
        control_0 => Net_2179 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Z_Motor_Speed:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2417 ,
        cs_addr_2 => \Z_Motor_Speed:PWMUDB:tc_i\ ,
        cs_addr_1 => \Z_Motor_Speed:PWMUDB:runmode_enable\ ,
        chain_out => \Z_Motor_Speed:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Z_Motor_Speed:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Z_Step_Dist:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Z_Step_Dist:CounterUDB:cmp_less\ * 
              !\Z_Step_Dist:CounterUDB:prevCompare\
        );
        Output = \Z_Step_Dist:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Z_Step_Dist:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Z_Step_Dist:CounterUDB:cmp_less\
        );
        Output = \Z_Step_Dist:CounterUDB:prevCompare\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Z_Step_Dist:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_Step_Dist:CounterUDB:per_equal\
        );
        Output = \Z_Step_Dist:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_2451, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2462 * !\Z_Step_Dist:CounterUDB:prevCompare\
        );
        Output = Net_2451 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Z_Step_Dist:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_Step_Dist:CounterUDB:per_equal\ * 
              !\Z_Step_Dist:CounterUDB:overflow_reg_i\
        );
        Output = \Z_Step_Dist:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Z_Step_Dist:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_2417 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Z_Step_Dist:CounterUDB:count_enable\ ,
        cs_addr_0 => \Z_Step_Dist:CounterUDB:reload\ ,
        ce0_comb => \Z_Step_Dist:CounterUDB:per_equal\ ,
        z0_comb => \Z_Step_Dist:CounterUDB:status_1\ ,
        cl1_comb => \Z_Step_Dist:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \Z_Step_Dist:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Z_Step_Dist:CounterUDB:status_5\ ,
        chain_in => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\Z_Step_Dist:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_2179 ,
        clock => Net_2417 ,
        status_6 => \Z_Step_Dist:CounterUDB:status_6\ ,
        status_5 => \Z_Step_Dist:CounterUDB:status_5\ ,
        status_2 => \Z_Step_Dist:CounterUDB:overflow_status\ ,
        status_1 => \Z_Step_Dist:CounterUDB:status_1\ ,
        status_0 => \Z_Step_Dist:CounterUDB:status_0\ ,
        interrupt => Net_3022 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Z_Step_Dist:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2179 * \Z_Step_Dist:CounterUDB:disable_run_i\
            + !Net_2179 * \Z_Step_Dist:CounterUDB:per_equal\ * 
              !\Z_Step_Dist:CounterUDB:overflow_reg_i\
        );
        Output = \Z_Step_Dist:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Z_Step_Dist:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2462
        );
        Output = \Z_Step_Dist:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Z_Step_Dist:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2179 * !\Z_Step_Dist:CounterUDB:per_equal\
        );
        Output = \Z_Step_Dist:CounterUDB:reload\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Z_Step_Dist:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2462 * \Z_Step_Dist:CounterUDB:control_7\ * 
              !\Z_Step_Dist:CounterUDB:disable_run_i\ * 
              !\Z_Step_Dist:CounterUDB:count_stored_i\
        );
        Output = \Z_Step_Dist:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Z_Step_Dist:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_2417 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Z_Step_Dist:CounterUDB:count_enable\ ,
        cs_addr_0 => \Z_Step_Dist:CounterUDB:reload\ ,
        chain_out => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u1\

controlcell: Name =\Z_Step_Dist:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_2417 ,
        control_7 => \Z_Step_Dist:CounterUDB:control_7\ ,
        control_6 => \Z_Step_Dist:CounterUDB:control_6\ ,
        control_5 => \Z_Step_Dist:CounterUDB:control_5\ ,
        control_4 => \Z_Step_Dist:CounterUDB:control_4\ ,
        control_3 => \Z_Step_Dist:CounterUDB:control_3\ ,
        control_2 => \Z_Step_Dist:CounterUDB:control_2\ ,
        control_1 => \Z_Step_Dist:CounterUDB:control_1\ ,
        control_0 => \Z_Step_Dist:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =CanReaderISR
        PORT MAP (
            interrupt => Net_1733 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Z_Axis_Bumper_ISR
        PORT MAP (
            interrupt => Net_2372 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =Z_Axis_Move_ISR
        PORT MAP (
            interrupt => Net_3022 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\UART2DYNAMIXEL:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_296 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_rx_interrupt
        PORT MAP (
            interrupt => Net_296 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_tx_interrupt
        PORT MAP (
            interrupt => Net_1279 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_1299 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = CAN_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CAN_Enable(0)__PA ,
        input => Net_1295 ,
        pad => CAN_Enable(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 generates interrupt for logical port:
    logicalport: Name =Z_Axis_Bumper_Port
        PORT MAP (
            in_clock_en => tmpOE__RXCAN_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__RXCAN_net_0 ,
            out_reset => zero ,
            interrupt => Net_2372 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "001001"
            ibuf_enabled = "11"
            id = "04c3c666-c18a-4a7b-ae7c-04ff34f13be2"
            init_dr_st = "00"
            input_buffer_sel = "0000"
            input_clk_en = 0
            input_sync = "11"
            input_sync_mode = "00"
            intr_mode = "0101"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ","
            layout_mode = "CONTIGUOUS"
            oe_conn = "00"
            oe_reset = 0
            oe_sync = "00"
            output_clk_en = 0
            output_clock_mode = "00"
            output_conn = "00"
            output_mode = "00"
            output_reset = 0
            output_sync = "00"
            ovt_hyst_trim = "00"
            ovt_needed = "00"
            ovt_slew_control = "0000"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = "Up_Limit,Down_Limit"
            pin_mode = "II"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "11"
            sio_ibuf = "00000000"
            sio_info = "0000"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = ""
            sio_vtrip = "00000000"
            slew_rate = "00"
            spanning = 0
            sw_only = 0
            use_annotation = "00"
            vtrip = "0000"
            width = 2
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Z_Axis_Bumper_Port(0)
    Attributes:
        Alias: Up_Limit
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Z_Axis_Bumper_Port(0)__PA ,
        pad => Z_Axis_Bumper_Port(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Z_Axis_Bumper_Port(1)
    Attributes:
        Alias: Down_Limit
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Z_Axis_Bumper_Port(1)__PA ,
        pad => Z_Axis_Bumper_Port(1)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_DYN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_DYN(0)__PA ,
        fb => Net_1403 ,
        pad => Rx_DYN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_DYN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_DYN(0)__PA ,
        oe => tmpOE__Tx_DYN_net_0 ,
        input => Net_315 ,
        pad => Tx_DYN(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=4]: 
Pin : Name = CAN_Standby(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAN_Standby(0)__PA ,
        pad => CAN_Standby(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Z_Axis_StepSizeB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Z_Axis_StepSizeB(0)__PA ,
        pad => Z_Axis_StepSizeB(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Z_Axis_StepSizeA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Z_Axis_StepSizeA(0)__PA ,
        pad => Z_Axis_StepSizeA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Z_Axis_Step(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Z_Axis_Step(0)__PA ,
        input => Net_2451 ,
        pad => Z_Axis_Step(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Z_Axis_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Z_Axis_Enable(0)__PA ,
        pad => Z_Axis_Enable(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RXCAN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RXCAN(0)__PA ,
        fb => Net_11 ,
        pad => RXCAN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TXCAN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TXCAN(0)__PA ,
        input => Net_6106 ,
        pad => TXCAN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_GreenLed(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_GreenLed(0)__PA ,
        input => tmpOE__Tx_DYN_net_0 ,
        pad => Pin_GreenLed(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_RedLed(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RedLed(0)__PA ,
        pad => Pin_RedLed(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=2]: 
Pin : Name = Z_Axis_Direction(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Z_Axis_Direction(0)__PA ,
        pad => Z_Axis_Direction(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Z_Axis_CurrentRef(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Z_Axis_CurrentRef(0)__PA ,
        analog_term => Net_776 ,
        pad => Z_Axis_CurrentRef(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: 
    CAN Block @ F(CAN,0): 
    cancell: Name =\CAN_1:CanIP\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            can_rx => Net_11 ,
            can_tx => Net_6106 ,
            can_tx_en => Net_1295 ,
            interrupt => Net_1299 );
        Properties:
        {
            cy_registers = ""
        }
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1479 ,
            dclk_0 => Net_1479_local ,
            dclk_glb_1 => Net_1660 ,
            dclk_1 => Net_1660_local ,
            dclk_glb_2 => Net_2417 ,
            dclk_2 => Net_2417_local ,
            dclk_glb_3 => Net_1735 ,
            dclk_3 => Net_1735_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Counter_CanReader:CounterHW\
        PORT MAP (
            clock => Net_1735 ,
            enable => __ZERO__ ,
            tc => Net_1733 ,
            cmp => \Counter_CanReader:Net_47\ ,
            irq => \Counter_CanReader:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\Z_Axis_Power:viDAC8\
        PORT MAP (
            vout => Net_776 ,
            iout => \Z_Axis_Power:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+-------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |         CAN_Enable(0) | In(Net_1295)
-----+-----+-------+-----------+------------------+-----------------------+-------------------------------------
   3 |   0 |     * |    RISING |     HI_Z_DIGITAL | Z_Axis_Bumper_Port(0) | 
     |   1 |     * |    RISING |     HI_Z_DIGITAL | Z_Axis_Bumper_Port(1) | 
-----+-----+-------+-----------+------------------+-----------------------+-------------------------------------
   5 |   6 |     * |      NONE |     HI_Z_DIGITAL |             Rx_DYN(0) | FB(Net_1403)
     |   7 |     * |      NONE |         CMOS_OUT |             Tx_DYN(0) | In(Net_315), OE(tmpOE__Tx_DYN_net_0)
-----+-----+-------+-----------+------------------+-----------------------+-------------------------------------
   6 |   4 |     * |      NONE |         CMOS_OUT |        CAN_Standby(0) | 
-----+-----+-------+-----------+------------------+-----------------------+-------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_HI |   Z_Axis_StepSizeB(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_HI |   Z_Axis_StepSizeA(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |        Z_Axis_Step(0) | In(Net_2451)
     |   3 |     * |      NONE |         CMOS_OUT |      Z_Axis_Enable(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |              RXCAN(0) | FB(Net_11)
     |   5 |     * |      NONE |         CMOS_OUT |              TXCAN(0) | In(Net_6106)
     |   6 |     * |      NONE |         CMOS_OUT |       Pin_GreenLed(0) | In(tmpOE__Tx_DYN_net_0)
     |   7 |     * |      NONE |         CMOS_OUT |         Pin_RedLed(0) | 
-----+-----+-------+-----------+------------------+-----------------------+-------------------------------------
  15 |   2 |     * |      NONE |         CMOS_OUT |   Z_Axis_Direction(0) | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |  Z_Axis_CurrentRef(0) | Analog(Net_776)
----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.004ms
Digital Placement phase: Elapsed time ==> 2s.423ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.152ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.278ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.054ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in GripperDynamixelPSoC5_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.865ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.318ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.425ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.473ms
API generation phase: Elapsed time ==> 2s.883ms
Dependency generation phase: Elapsed time ==> 0s.016ms
Cleanup phase: Elapsed time ==> 0s.001ms
