TimeQuest Timing Analyzer report for DDS
Sun Mar 03 16:52:19 2013
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_system'
 12. Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'clk_25'
 14. Slow Model Setup: 'dds_ram_wrclock'
 15. Slow Model Setup: 'bus_in_step_to_next_value'
 16. Slow Model Hold: 'clk_25'
 17. Slow Model Hold: 'clk_system'
 18. Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'
 19. Slow Model Hold: 'bus_in_step_to_next_value'
 20. Slow Model Hold: 'dds_ram_wrclock'
 21. Slow Model Minimum Pulse Width: 'dds_ram_wrclock'
 22. Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value'
 23. Slow Model Minimum Pulse Width: 'clk_system'
 24. Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'clk_25'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'dds_ram_wrclock'
 38. Fast Model Setup: 'clk_system'
 39. Fast Model Setup: 'clk_25'
 40. Fast Model Setup: 'bus_in_step_to_next_value'
 41. Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'
 42. Fast Model Hold: 'clk_25'
 43. Fast Model Hold: 'clk_system'
 44. Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'
 45. Fast Model Hold: 'bus_in_step_to_next_value'
 46. Fast Model Hold: 'dds_ram_wrclock'
 47. Fast Model Minimum Pulse Width: 'dds_ram_wrclock'
 48. Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value'
 49. Fast Model Minimum Pulse Width: 'clk_system'
 50. Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 51. Fast Model Minimum Pulse Width: 'clk_25'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DDS                                                             ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C5T144C6                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; bus_in_step_to_next_value       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { bus_in_step_to_next_value }       ;
; clk_25                          ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_25 }                          ;
; clk_system                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_system }                      ;
; dds_ram_wrclock                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { dds_ram_wrclock }                 ;
; PLL|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_25 ; PLL|altpll_component|pll|inclk[0] ; { PLL|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                        ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 72.66 MHz  ; 72.66 MHz       ; clk_25                          ;                                                               ;
; 189.68 MHz ; 189.68 MHz      ; PLL|altpll_component|pll|clk[0] ;                                                               ;
; 331.46 MHz ; 331.46 MHz      ; clk_system                      ;                                                               ;
; 343.05 MHz ; 210.08 MHz      ; dds_ram_wrclock                 ; limit due to low minimum pulse width violation (tcl)          ;
; 485.67 MHz ; 450.05 MHz      ; bus_in_step_to_next_value       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -2.561 ; -68.381       ;
; PLL|altpll_component|pll|clk[0] ; -2.481 ; -74.162       ;
; clk_25                          ; -2.039 ; -267.484      ;
; dds_ram_wrclock                 ; -1.915 ; -177.345      ;
; bus_in_step_to_next_value       ; -1.059 ; -6.395        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -2.209 ; -2.209        ;
; clk_system                      ; -1.694 ; -1.694        ;
; PLL|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; bus_in_step_to_next_value       ; 0.391  ; 0.000         ;
; dds_ram_wrclock                 ; 0.660  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; dds_ram_wrclock                 ; -1.880 ; -902.400      ;
; bus_in_step_to_next_value       ; -1.222 ; -11.222       ;
; clk_system                      ; -0.500 ; -56.000       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 17.620 ; 0.000         ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_system'                                                                                                           ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; -2.561 ; dds_step_count[3]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.456     ; 2.141      ;
; -2.475 ; dds_step_count[1]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.456     ; 2.055      ;
; -2.439 ; dds_step_count[0]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.456     ; 2.019      ;
; -2.338 ; dds_step_count[2]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.456     ; 1.918      ;
; -2.017 ; ram_process_count[0] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 3.038      ;
; -1.928 ; ram_process_count[1] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.949      ;
; -1.798 ; ram_process_count[2] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.819      ;
; -1.764 ; ram_process_count[0] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; -0.012     ; 2.788      ;
; -1.756 ; ram_process_count[0] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 2.786      ;
; -1.751 ; ram_process_count[0] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 2.779      ;
; -1.675 ; ram_process_count[1] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; -0.012     ; 2.699      ;
; -1.667 ; ram_process_count[1] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 2.697      ;
; -1.662 ; ram_process_count[1] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 2.690      ;
; -1.653 ; count_serial[0]      ; LED_CLK~reg0          ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.689      ;
; -1.620 ; count_serial[1]      ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 2.654      ;
; -1.545 ; ram_process_count[2] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; -0.012     ; 2.569      ;
; -1.537 ; ram_process_count[2] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 2.567      ;
; -1.532 ; ram_process_count[2] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 2.560      ;
; -1.517 ; ram_process_count[0] ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 2.555      ;
; -1.517 ; ram_process_count[0] ; dds_ram_wraddress[6]  ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 2.555      ;
; -1.517 ; ram_process_count[0] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 2.555      ;
; -1.441 ; ram_process_count[0] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.476      ;
; -1.428 ; ram_process_count[1] ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 2.466      ;
; -1.428 ; ram_process_count[1] ; dds_ram_wraddress[6]  ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 2.466      ;
; -1.428 ; ram_process_count[1] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 2.466      ;
; -1.425 ; count_serial[3]      ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; -0.002     ; 2.459      ;
; -1.402 ; ram_process_count[0] ; dds_ram_wrclock       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.438      ;
; -1.352 ; ram_process_count[0] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; -0.016     ; 2.372      ;
; -1.343 ; ram_process_count[0] ; dds_ram_data_in[2]    ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 2.380      ;
; -1.343 ; ram_process_count[0] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 2.380      ;
; -1.341 ; ram_process_count[0] ; dds_ram_data_in[1]    ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.374      ;
; -1.326 ; ram_process_count[0] ; dds_ram_wraddress[11] ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.347      ;
; -1.326 ; ram_process_count[0] ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.347      ;
; -1.326 ; ram_process_count[0] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.347      ;
; -1.326 ; ram_process_count[0] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.347      ;
; -1.326 ; ram_process_count[0] ; dds_ram_wraddress[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.347      ;
; -1.326 ; ram_process_count[0] ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.347      ;
; -1.326 ; ram_process_count[0] ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.347      ;
; -1.326 ; ram_process_count[0] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.347      ;
; -1.308 ; ram_process_count[0] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 2.361      ;
; -1.308 ; ram_process_count[0] ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 2.361      ;
; -1.305 ; ram_process_count[0] ; dds_ram_data_in[3]    ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 2.356      ;
; -1.298 ; ram_process_count[2] ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 2.336      ;
; -1.298 ; ram_process_count[2] ; dds_ram_wraddress[6]  ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 2.336      ;
; -1.298 ; ram_process_count[2] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 2.336      ;
; -1.293 ; ram_process_count[0] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.011      ; 2.340      ;
; -1.288 ; count_serial[3]      ; LED_CLK~reg0          ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.324      ;
; -1.283 ; ram_process_count[0] ; dds_ram_data_in[14]   ; clk_system                ; clk_system  ; 1.000        ; 0.006      ; 2.325      ;
; -1.277 ; count_serial[1]      ; LED_CLK~reg0          ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.313      ;
; -1.264 ; ram_process_count[0] ; dds_ram_data_in[9]    ; clk_system                ; clk_system  ; 1.000        ; 0.005      ; 2.305      ;
; -1.263 ; ram_process_count[1] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; -0.016     ; 2.283      ;
; -1.254 ; ram_process_count[1] ; dds_ram_data_in[2]    ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 2.291      ;
; -1.254 ; ram_process_count[1] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 2.291      ;
; -1.252 ; write_ram_address[0] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.288      ;
; -1.252 ; ram_process_count[1] ; dds_ram_data_in[1]    ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.285      ;
; -1.237 ; ram_process_count[1] ; dds_ram_wraddress[11] ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.258      ;
; -1.237 ; ram_process_count[1] ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.258      ;
; -1.237 ; ram_process_count[1] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.258      ;
; -1.237 ; ram_process_count[1] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.258      ;
; -1.237 ; ram_process_count[1] ; dds_ram_wraddress[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.258      ;
; -1.237 ; ram_process_count[1] ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.258      ;
; -1.237 ; ram_process_count[1] ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.258      ;
; -1.237 ; ram_process_count[1] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.258      ;
; -1.229 ; ram_process_count[1] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.264      ;
; -1.219 ; ram_process_count[1] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 2.272      ;
; -1.219 ; ram_process_count[1] ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 2.272      ;
; -1.216 ; ram_process_count[1] ; dds_ram_data_in[3]    ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 2.267      ;
; -1.204 ; ram_process_count[1] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.011      ; 2.251      ;
; -1.194 ; ram_process_count[1] ; dds_ram_data_in[14]   ; clk_system                ; clk_system  ; 1.000        ; 0.006      ; 2.236      ;
; -1.190 ; ram_process_count[1] ; dds_ram_wrclock       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.226      ;
; -1.182 ; ram_process_count[1] ; fifo_dds_rd_clk       ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.217      ;
; -1.181 ; write_ram_address[0] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.217      ;
; -1.175 ; ram_process_count[1] ; dds_ram_data_in[9]    ; clk_system                ; clk_system  ; 1.000        ; 0.005      ; 2.216      ;
; -1.159 ; ram_process_count[0] ; dds_ram_wren          ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.195      ;
; -1.152 ; ram_process_count[0] ; write_ram_address[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.185      ;
; -1.152 ; ram_process_count[0] ; write_ram_address[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.185      ;
; -1.152 ; ram_process_count[0] ; write_ram_address[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.185      ;
; -1.152 ; ram_process_count[0] ; write_ram_address[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.185      ;
; -1.152 ; ram_process_count[0] ; write_ram_address[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.185      ;
; -1.152 ; ram_process_count[0] ; write_ram_address[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.185      ;
; -1.152 ; ram_process_count[0] ; write_ram_address[6]  ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.185      ;
; -1.152 ; ram_process_count[0] ; write_ram_address[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.185      ;
; -1.152 ; ram_process_count[0] ; write_ram_address[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.185      ;
; -1.152 ; ram_process_count[0] ; write_ram_address[9]  ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.185      ;
; -1.152 ; ram_process_count[0] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.185      ;
; -1.152 ; ram_process_count[0] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.185      ;
; -1.150 ; count_serial[1]      ; count_serial[1]       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.186      ;
; -1.142 ; write_ram_address[1] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.178      ;
; -1.133 ; ram_process_count[2] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; -0.016     ; 2.153      ;
; -1.124 ; ram_process_count[2] ; dds_ram_data_in[2]    ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 2.161      ;
; -1.124 ; ram_process_count[2] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 2.161      ;
; -1.122 ; ram_process_count[2] ; dds_ram_data_in[1]    ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.155      ;
; -1.111 ; write_ram_address[2] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.147      ;
; -1.110 ; write_ram_address[0] ; write_ram_address[9]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.146      ;
; -1.107 ; ram_process_count[2] ; dds_ram_wraddress[11] ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.128      ;
; -1.107 ; ram_process_count[2] ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.128      ;
; -1.107 ; ram_process_count[2] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.128      ;
; -1.107 ; ram_process_count[2] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.128      ;
; -1.107 ; ram_process_count[2] ; dds_ram_wraddress[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.128      ;
; -1.107 ; ram_process_count[2] ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.128      ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; -2.481 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.242      ;
; -2.481 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.242      ;
; -2.481 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.242      ;
; -2.481 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.242      ;
; -2.481 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.242      ;
; -2.481 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.242      ;
; -2.481 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.242      ;
; -2.481 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.242      ;
; -2.481 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.242      ;
; -2.481 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.242      ;
; -2.440 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 5.176      ;
; -2.440 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 5.176      ;
; -2.440 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 5.176      ;
; -2.440 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 5.176      ;
; -2.440 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 5.176      ;
; -2.440 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 5.176      ;
; -2.440 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 5.176      ;
; -2.440 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 5.176      ;
; -2.440 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 5.176      ;
; -2.440 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 5.176      ;
; -2.424 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.165      ;
; -2.424 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.165      ;
; -2.424 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.165      ;
; -2.424 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.165      ;
; -2.424 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.165      ;
; -2.424 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.165      ;
; -2.424 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.165      ;
; -2.424 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.165      ;
; -2.424 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.165      ;
; -2.424 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.165      ;
; -2.381 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.142      ;
; -2.381 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.142      ;
; -2.381 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.142      ;
; -2.381 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.142      ;
; -2.381 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.142      ;
; -2.381 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.142      ;
; -2.381 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.142      ;
; -2.381 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.142      ;
; -2.381 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.142      ;
; -2.381 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.275     ; 5.142      ;
; -2.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.075      ;
; -2.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.075      ;
; -2.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.075      ;
; -2.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.075      ;
; -2.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.075      ;
; -2.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.075      ;
; -2.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.075      ;
; -2.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.075      ;
; -2.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.075      ;
; -2.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 5.075      ;
; -2.281 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.022      ;
; -2.281 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.022      ;
; -2.281 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.022      ;
; -2.281 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.022      ;
; -2.281 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.022      ;
; -2.281 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.022      ;
; -2.281 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.022      ;
; -2.281 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.022      ;
; -2.281 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.022      ;
; -2.281 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.295     ; 5.022      ;
; -2.267 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.988      ;
; -2.267 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.988      ;
; -2.267 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.988      ;
; -2.267 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.988      ;
; -2.267 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.988      ;
; -2.267 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.988      ;
; -2.267 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.988      ;
; -2.267 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.988      ;
; -2.267 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.988      ;
; -2.267 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.988      ;
; -2.252 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.280     ; 5.008      ;
; -2.252 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.280     ; 5.008      ;
; -2.252 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.280     ; 5.008      ;
; -2.252 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.280     ; 5.008      ;
; -2.252 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.280     ; 5.008      ;
; -2.252 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.280     ; 5.008      ;
; -2.252 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.280     ; 5.008      ;
; -2.252 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.280     ; 5.008      ;
; -2.252 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.280     ; 5.008      ;
; -2.252 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.280     ; 5.008      ;
; -2.247 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.278     ; 5.005      ;
; -2.247 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.278     ; 5.005      ;
; -2.247 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.278     ; 5.005      ;
; -2.247 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.278     ; 5.005      ;
; -2.247 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.278     ; 5.005      ;
; -2.247 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.278     ; 5.005      ;
; -2.247 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.278     ; 5.005      ;
; -2.247 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.278     ; 5.005      ;
; -2.247 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.278     ; 5.005      ;
; -2.233 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.954      ;
; -2.233 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.954      ;
; -2.233 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.954      ;
; -2.233 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.954      ;
; -2.233 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.954      ;
; -2.233 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.954      ;
; -2.233 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.954      ;
; -2.233 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.954      ;
; -2.233 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.954      ;
; -2.233 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.315     ; 4.954      ;
; -2.209 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 4.926      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_25'                                                                                                                                                                                                                               ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                                                                                                  ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -2.039 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.863     ; 2.141      ;
; -2.006 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.873     ; 2.098      ;
; -1.978 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.829     ; 2.114      ;
; -1.975 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.833     ; 2.107      ;
; -1.967 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.829     ; 2.103      ;
; -1.964 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 2.088      ;
; -1.963 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.829     ; 2.099      ;
; -1.961 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.831     ; 2.095      ;
; -1.943 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 2.067      ;
; -1.941 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.829     ; 2.077      ;
; -1.939 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 2.063      ;
; -1.939 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.831     ; 2.073      ;
; -1.931 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.831     ; 2.065      ;
; -1.929 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.831     ; 2.063      ;
; -1.926 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 2.038      ;
; -1.925 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.831     ; 2.059      ;
; -1.918 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.859     ; 2.024      ;
; -1.825 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.943      ;
; -1.820 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.844     ; 1.941      ;
; -1.809 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.851     ; 1.923      ;
; -1.808 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.920      ;
; -1.808 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.864     ; 1.909      ;
; -1.794 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.837     ; 1.922      ;
; -1.788 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.833     ; 1.920      ;
; -1.782 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.864     ; 1.883      ;
; -1.774 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.842     ; 1.897      ;
; -1.772 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.869      ;
; -1.772 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.890      ;
; -1.770 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.829     ; 1.906      ;
; -1.766 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.848     ; 1.883      ;
; -1.762 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 1.886      ;
; -1.759 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 1.883      ;
; -1.753 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.842     ; 1.876      ;
; -1.748 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.831     ; 1.882      ;
; -1.748 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.831     ; 1.882      ;
; -1.742 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.859     ; 1.848      ;
; -1.741 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.853      ;
; -1.739 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.829     ; 1.875      ;
; -1.739 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 1.863      ;
; -1.735 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.844     ; 1.856      ;
; -1.733 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 1.857      ;
; -1.731 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.843      ;
; -1.731 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.829     ; 1.867      ;
; -1.730 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.844     ; 1.851      ;
; -1.729 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 1.853      ;
; -1.728 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 1.852      ;
; -1.728 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.844     ; 1.849      ;
; -1.727 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.829     ; 1.863      ;
; -1.727 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.844     ; 1.848      ;
; -1.726 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.851     ; 1.840      ;
; -1.723 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.859     ; 1.829      ;
; -1.723 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.829     ; 1.859      ;
; -1.721 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.844     ; 1.842      ;
; -1.721 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.831     ; 1.855      ;
; -1.720 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.817      ;
; -1.720 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.817      ;
; -1.719 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.837      ;
; -1.718 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.815      ;
; -1.718 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.841     ; 1.842      ;
; -1.717 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.859     ; 1.823      ;
; -1.717 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.829      ;
; -1.717 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.835      ;
; -1.716 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.859     ; 1.822      ;
; -1.716 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.837     ; 1.844      ;
; -1.715 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.859     ; 1.821      ;
; -1.713 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.859     ; 1.819      ;
; -1.713 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.825      ;
; -1.712 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.844     ; 1.833      ;
; -1.710 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.807      ;
; -1.710 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.831     ; 1.844      ;
; -1.708 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.805      ;
; -1.708 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.805      ;
; -1.708 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.833     ; 1.840      ;
; -1.705 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.817      ;
; -1.705 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.817      ;
; -1.704 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.801      ;
; -1.704 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.801      ;
; -1.704 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.822      ;
; -1.703 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.815      ;
; -1.703 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.837     ; 1.831      ;
; -1.703 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.873     ; 1.795      ;
; -1.703 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.831     ; 1.837      ;
; -1.701 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.819      ;
; -1.700 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.868     ; 1.797      ;
; -1.700 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.837     ; 1.828      ;
; -1.700 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.842     ; 1.823      ;
; -1.699 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.833     ; 1.831      ;
; -1.699 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.848     ; 1.816      ;
; -1.698 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.859     ; 1.804      ;
; -1.698 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.859     ; 1.804      ;
; -1.698 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.829     ; 1.834      ;
; -1.698 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.851     ; 1.812      ;
; -1.697 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.851     ; 1.811      ;
; -1.696 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.853     ; 1.808      ;
; -1.695 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.851     ; 1.809      ;
; -1.694 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.844     ; 1.815      ;
; -1.690 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.833     ; 1.822      ;
; -1.686 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.833     ; 1.818      ;
; -1.686 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.864     ; 1.787      ;
; -1.683 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.847     ; 1.801      ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.140 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.528      ; 2.133      ;
; -1.123 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 2.140      ;
; -1.122 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.523      ; 2.110      ;
; -1.110 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.523      ; 2.098      ;
; -1.109 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.533      ; 2.107      ;
; -1.094 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.553      ; 2.112      ;
; -1.093 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.543      ; 2.101      ;
; -1.086 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.580      ; 2.131      ;
; -1.084 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.548      ; 2.097      ;
; -1.073 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.546      ; 2.084      ;
; -1.072 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.526      ; 2.063      ;
; -1.064 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.553      ; 2.082      ;
; -1.052 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.549      ; 2.066      ;
; -1.048 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.528      ; 2.041      ;
; -1.042 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.528      ; 2.035      ;
; -1.037 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.555      ; 2.057      ;
; -1.034 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.543      ; 2.042      ;
; -1.034 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.543      ; 2.042      ;
; -1.034 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 2.051      ;
; -1.032 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.543      ; 2.040      ;
; -1.028 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.543      ; 2.036      ;
; -1.023 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.543      ; 2.031      ;
; -1.023 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.549      ; 2.037      ;
; -1.021 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.523      ; 2.009      ;
; -1.020 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 2.037      ;
; -1.020 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.558      ; 2.043      ;
; -1.019 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.558      ; 2.042      ;
; -1.019 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.528      ; 2.012      ;
; -1.017 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.558      ; 2.040      ;
; -1.012 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.543      ; 2.020      ;
; -1.010 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.523      ; 1.998      ;
; -1.009 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.558      ; 2.032      ;
; -1.005 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.543      ; 2.013      ;
; -1.003 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.537      ; 2.005      ;
; -1.001 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 2.018      ;
; -0.995 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.558      ; 2.018      ;
; -0.993 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.543      ; 2.001      ;
; -0.986 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 2.003      ;
; -0.980 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.543      ; 1.988      ;
; -0.973 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.558      ; 1.996      ;
; -0.969 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.567      ; 2.001      ;
; -0.967 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 1.984      ;
; -0.939 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.537      ; 1.941      ;
; -0.922 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 1.939      ;
; -0.919 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 1.905      ;
; -0.898 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.538      ; 1.901      ;
; -0.897 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.532      ; 1.894      ;
; -0.895 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.537      ; 1.897      ;
; -0.894 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 1.911      ;
; -0.883 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.570      ; 1.918      ;
; -0.882 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.535      ; 1.882      ;
; -0.881 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.555      ; 1.901      ;
; -0.873 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.555      ; 1.893      ;
; -0.871 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.545      ; 1.881      ;
; -0.870 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.553      ; 1.888      ;
; -0.868 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.550      ; 1.883      ;
; -0.867 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.547      ; 1.879      ;
; -0.864 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.550      ; 1.879      ;
; -0.862 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.567      ; 1.894      ;
; -0.857 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.547      ; 1.869      ;
; -0.852 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.570      ; 1.887      ;
; -0.851 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.547      ; 1.863      ;
; -0.850 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.565      ; 1.880      ;
; -0.847 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.530      ; 1.842      ;
; -0.847 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.550      ; 1.862      ;
; -0.840 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.531      ; 1.836      ;
; -0.834 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 1.820      ;
; -0.832 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.526      ; 1.823      ;
; -0.830 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.582      ; 1.877      ;
; -0.830 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.570      ; 1.865      ;
; -0.827 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.549      ; 1.841      ;
; -0.824 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.582      ; 1.871      ;
; -0.824 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 1.810      ;
; -0.820 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.526      ; 1.811      ;
; -0.820 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.538      ; 1.823      ;
; -0.820 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.580      ; 1.865      ;
; -0.814 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.530      ; 1.809      ;
; -0.809 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.580      ; 1.854      ;
; -0.807 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.580      ; 1.852      ;
; -0.804 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.547      ; 1.816      ;
; -0.799 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.546      ; 1.810      ;
; -0.799 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.531      ; 1.795      ;
; -0.797 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.554      ; 1.816      ;
; -0.796 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 1.813      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'bus_in_step_to_next_value'                                                                                                   ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; -1.059 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.095      ;
; -1.020 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.056      ;
; -0.988 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.024      ;
; -0.987 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.023      ;
; -0.949 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.985      ;
; -0.917 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.953      ;
; -0.916 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.952      ;
; -0.878 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.914      ;
; -0.877 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.913      ;
; -0.846 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.882      ;
; -0.845 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.881      ;
; -0.807 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.843      ;
; -0.806 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.842      ;
; -0.775 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.811      ;
; -0.774 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.810      ;
; -0.746 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.782      ;
; -0.736 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.772      ;
; -0.735 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.771      ;
; -0.704 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.740      ;
; -0.703 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.739      ;
; -0.675 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.711      ;
; -0.665 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.701      ;
; -0.664 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.700      ;
; -0.635 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.671      ;
; -0.632 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.668      ;
; -0.604 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.640      ;
; -0.604 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.640      ;
; -0.593 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.629      ;
; -0.564 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.600      ;
; -0.545 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.581      ;
; -0.533 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.569      ;
; -0.533 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.569      ;
; -0.522 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.558      ;
; -0.506 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.542      ;
; -0.494 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.530      ;
; -0.493 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.529      ;
; -0.474 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.510      ;
; -0.473 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.509      ;
; -0.462 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.498      ;
; -0.462 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.498      ;
; -0.462 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.498      ;
; -0.435 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.471      ;
; -0.423 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.459      ;
; -0.422 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.458      ;
; -0.087 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.123      ;
; -0.087 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.123      ;
; -0.076 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.112      ;
; -0.076 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.112      ;
; -0.076 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.112      ;
; -0.052 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.088      ;
; -0.047 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.083      ;
; -0.040 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.076      ;
; -0.039 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.075      ;
; 0.228  ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.808      ;
; 0.379  ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_25'                                                                                                          ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -2.209 ; clk_system               ; clk_system               ; clk_system   ; clk_25      ; 0.000        ; 2.350      ; 0.657      ;
; -1.709 ; clk_system               ; clk_system               ; clk_system   ; clk_25      ; -0.500       ; 2.350      ; 0.657      ;
; 0.391  ; count[0]                 ; count[0]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[2]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[4]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[2] ; \process_5:main_count[2] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[0]         ; int_bit_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[1]         ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[2]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[3] ; \process_5:main_count[3] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sub_count                ; sub_count                ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sdio_pin~reg0            ; sdio_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioreset_pin~reg0         ; ioreset_pin~reg0         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioup_pin~reg0            ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.522  ; main_frequency_var[29]   ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.788      ;
; 0.526  ; main_frequency_var[17]   ; data_to_write[17]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.792      ;
; 0.527  ; main_frequency_var[0]    ; data_to_write[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; main_frequency_var[23]   ; data_to_write[23]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.793      ;
; 0.528  ; main_frequency_var[18]   ; data_to_write[18]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.794      ;
; 0.530  ; main_frequency_var[31]   ; data_to_write[31]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.796      ;
; 0.530  ; main_frequency_var[21]   ; data_to_write[21]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.796      ;
; 0.532  ; main_frequency_var[4]    ; data_to_write[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.798      ;
; 0.532  ; main_frequency_var[20]   ; data_to_write[20]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.798      ;
; 0.533  ; main_frequency_var[14]   ; data_to_write[14]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.799      ;
; 0.534  ; main_frequency_var[2]    ; data_to_write[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.800      ;
; 0.535  ; sub_count                ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.801      ;
; 0.549  ; int_bit_count[0]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.815      ;
; 0.552  ; int_bit_count[0]         ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.818      ;
; 0.568  ; count[0]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.834      ;
; 0.574  ; \process_5:main_count[4] ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.840      ;
; 0.707  ; main_frequency_var[7]    ; data_to_write[7]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.973      ;
; 0.709  ; main_frequency_var[30]   ; data_to_write[30]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.975      ;
; 0.713  ; main_frequency_var[1]    ; data_to_write[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.979      ;
; 0.716  ; main_frequency_var[25]   ; data_to_write[25]        ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 0.981      ;
; 0.803  ; \process_5:main_count[0] ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 1.071      ;
; 0.832  ; main_frequency_var[15]   ; data_to_write[15]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.098      ;
; 0.834  ; main_frequency_var[22]   ; data_to_write[22]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.100      ;
; 0.835  ; main_frequency_var[6]    ; data_to_write[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.101      ;
; 0.837  ; main_frequency_var[19]   ; data_to_write[19]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.103      ;
; 0.844  ; int_bit_count[1]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.110      ;
; 0.846  ; count[0]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.112      ;
; 0.848  ; main_frequency_var[5]    ; data_to_write[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.114      ;
; 0.879  ; count[1]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.145      ;
; 0.919  ; main_frequency_var[16]   ; data_to_write[16]        ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 1.184      ;
; 0.922  ; main_frequency_var[28]   ; data_to_write[28]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.188      ;
; 0.960  ; main_frequency_var[24]   ; data_to_write[24]        ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 1.225      ;
; 0.978  ; count[0]                 ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.244      ;
; 0.983  ; main_frequency_var[13]   ; data_to_write[13]        ; clk_25       ; clk_25      ; 0.000        ; 0.015      ; 1.264      ;
; 0.987  ; main_frequency_var[27]   ; data_to_write[27]        ; clk_25       ; clk_25      ; 0.000        ; 0.012      ; 1.265      ;
; 0.996  ; main_frequency_var[9]    ; data_to_write[9]         ; clk_25       ; clk_25      ; 0.000        ; 0.015      ; 1.277      ;
; 1.020  ; main_frequency_var[8]    ; data_to_write[8]         ; clk_25       ; clk_25      ; 0.000        ; 0.015      ; 1.301      ;
; 1.074  ; main_frequency_var[3]    ; data_to_write[3]         ; clk_25       ; clk_25      ; 0.000        ; -0.007     ; 1.333      ;
; 1.105  ; main_frequency_var[12]   ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; 0.015      ; 1.386      ;
; 1.110  ; count[4]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.376      ;
; 1.111  ; count[1]                 ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.377      ;
; 1.131  ; count[2]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.397      ;
; 1.143  ; \process_5:main_count[3] ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; -0.011     ; 1.398      ;
; 1.145  ; main_frequency_var[26]   ; data_to_write[26]        ; clk_25       ; clk_25      ; 0.000        ; 0.012      ; 1.423      ;
; 1.146  ; \process_5:main_count[3] ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; -0.011     ; 1.401      ;
; 1.146  ; \process_5:main_count[3] ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; -0.011     ; 1.401      ;
; 1.203  ; main_frequency_var[10]   ; data_to_write[10]        ; clk_25       ; clk_25      ; 0.000        ; 0.015      ; 1.484      ;
; 1.209  ; data_bit_count[5]        ; data_bit_count[5]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.475      ;
; 1.234  ; \process_5:main_count[1] ; \process_5:main_count[1] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.500      ;
; 1.239  ; \process_5:main_count[3] ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; -0.011     ; 1.494      ;
; 1.239  ; \process_5:main_count[3] ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; -0.011     ; 1.494      ;
; 1.240  ; \process_5:main_count[3] ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; -0.011     ; 1.495      ;
; 1.244  ; count[3]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.510      ;
; 1.254  ; count[2]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.520      ;
; 1.260  ; count[2]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.526      ;
; 1.336  ; command_count[2]         ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; 0.023      ; 1.625      ;
; 1.338  ; data_bit_count[3]        ; data_bit_count[3]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.604      ;
; 1.339  ; sclk_pin~reg0            ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.605      ;
; 1.341  ; command_count[4]         ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.607      ;
; 1.345  ; command_count[0]         ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.611      ;
; 1.367  ; count[3]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.633      ;
; 1.373  ; count[3]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.639      ;
; 1.377  ; command_count[2]         ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.643      ;
; 1.414  ; count[0]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.680      ;
; 1.420  ; \process_5:main_count[1] ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.015      ; 1.701      ;
; 1.421  ; data_bit_count[0]        ; data_bit_count[0]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.687      ;
; 1.432  ; int_bit_count[2]         ; sdio_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.007      ; 1.705      ;
; 1.436  ; data_bit_count[4]        ; data_bit_count[4]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.702      ;
; 1.448  ; count[1]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.714      ;
; 1.457  ; command_count[2]         ; data_to_write[30]        ; clk_25       ; clk_25      ; 0.000        ; 0.021      ; 1.744      ;
; 1.457  ; command_count[2]         ; data_to_write[28]        ; clk_25       ; clk_25      ; 0.000        ; 0.021      ; 1.744      ;
; 1.460  ; command_count[2]         ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; 0.021      ; 1.747      ;
; 1.461  ; command_count[2]         ; data_to_write[17]        ; clk_25       ; clk_25      ; 0.000        ; 0.021      ; 1.748      ;
; 1.463  ; command_count[2]         ; data_to_write[31]        ; clk_25       ; clk_25      ; 0.000        ; 0.021      ; 1.750      ;
; 1.477  ; data_bit_count[2]        ; data_bit_count[2]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.743      ;
; 1.481  ; command_count[3]         ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.747      ;
; 1.487  ; command_count[6]         ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.753      ;
; 1.517  ; \process_5:main_count[2] ; \process_5:main_count[1] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.783      ;
; 1.520  ; command_count[1]         ; command_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.786      ;
; 1.521  ; command_count[5]         ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.787      ;
; 1.525  ; count[4]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.791      ;
; 1.526  ; count[4]                 ; count[0]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.792      ;
; 1.540  ; count[2]                 ; count[0]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.806      ;
; 1.544  ; count[0]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.810      ;
; 1.544  ; command_count[1]         ; data_to_write[7]         ; clk_25       ; clk_25      ; 0.000        ; 0.023      ; 1.833      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_system'                                                                                                   ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; -1.694 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.835      ; 0.657      ;
; -1.194 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.835      ; 0.657      ;
; 0.391  ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dds_ram_wren          ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[0]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[2]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[3]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[4]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[1]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.527  ; write_ram_address[11] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.793      ;
; 0.599  ; count_serial[1]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.865      ;
; 0.802  ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; write_ram_address[10] ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.072      ;
; 0.821  ; count_serial[0]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.087      ;
; 0.838  ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.105      ;
; 0.855  ; count_serial[2]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.121      ;
; 0.869  ; count_serial[1]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.135      ;
; 0.876  ; count_serial[4]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.142      ;
; 0.943  ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.212      ;
; 0.946  ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.215      ;
; 0.966  ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.235      ;
; 0.976  ; count_serial[0]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.242      ;
; 0.996  ; count_serial[2]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.262      ;
; 1.005  ; ram_process_count[3]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.274      ;
; 1.013  ; count_serial[4]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.279      ;
; 1.026  ; count_serial[4]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 1.290      ;
; 1.027  ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.293      ;
; 1.055  ; count_serial[3]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.321      ;
; 1.085  ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.351      ;
; 1.094  ; count_serial[0]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.360      ;
; 1.110  ; write_ram_address[5]  ; dds_ram_wraddress[5]  ; clk_system      ; clk_system  ; 0.000        ; -0.012     ; 1.364      ;
; 1.125  ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.005      ; 1.396      ;
; 1.183  ; count_serial[3]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.449      ;
; 1.185  ; write_ram_address[10] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.451      ;
; 1.185  ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.451      ;
; 1.188  ; write_ram_address[6]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.454      ;
; 1.189  ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.455      ;
; 1.205  ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.005      ; 1.476      ;
; 1.221  ; write_ram_address[0]  ; dds_ram_wraddress[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.005      ; 1.492      ;
; 1.223  ; count_serial[1]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.489      ;
; 1.224  ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; write_ram_address[9]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.491      ;
; 1.228  ; count_serial[0]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 1.492      ;
; 1.233  ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.499      ;
; 1.237  ; count_serial[1]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.503      ;
; 1.248  ; ram_process_count[2]  ; dds_ram_wrclock       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.514      ;
; 1.256  ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.522      ;
; 1.258  ; count_serial[4]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.524      ;
; 1.259  ; write_ram_address[6]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.525      ;
; 1.260  ; write_ram_address[8]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.526      ;
; 1.263  ; write_ram_address[7]  ; dds_ram_wraddress[7]  ; clk_system      ; clk_system  ; 0.000        ; -0.012     ; 1.517      ;
; 1.277  ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.543      ;
; 1.284  ; count_serial[0]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.550      ;
; 1.287  ; write_ram_address[2]  ; dds_ram_wraddress[2]  ; clk_system      ; clk_system  ; 0.000        ; -0.012     ; 1.541      ;
; 1.295  ; write_ram_address[9]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; write_ram_address[5]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.296  ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.562      ;
; 1.298  ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.564      ;
; 1.305  ; ram_process_count[3]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.574      ;
; 1.307  ; ram_process_count[3]  ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.576      ;
; 1.327  ; write_ram_address[1]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.593      ;
; 1.330  ; ram_process_count[3]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.596      ;
; 1.330  ; ram_process_count[3]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.596      ;
; 1.330  ; ram_process_count[3]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.596      ;
; 1.330  ; ram_process_count[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.596      ;
; 1.330  ; ram_process_count[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.596      ;
; 1.330  ; ram_process_count[3]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.596      ;
; 1.330  ; ram_process_count[3]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.596      ;
; 1.330  ; ram_process_count[3]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.596      ;
; 1.330  ; ram_process_count[3]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.596      ;
; 1.330  ; ram_process_count[3]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.596      ;
; 1.330  ; ram_process_count[3]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.596      ;
; 1.330  ; ram_process_count[3]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.596      ;
; 1.330  ; write_ram_address[6]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.596      ;
; 1.331  ; write_ram_address[8]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.597      ;
; 1.348  ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.614      ;
; 1.350  ; ram_process_count[2]  ; dds_ram_wraddress[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.616      ;
; 1.350  ; ram_process_count[2]  ; dds_ram_wraddress[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.616      ;
; 1.350  ; ram_process_count[2]  ; dds_ram_wraddress[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.616      ;
; 1.366  ; write_ram_address[0]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; write_ram_address[5]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; write_ram_address[7]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.632      ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                   ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.391 ; main_count[0]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[1]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[2]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txen_pin~reg0          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dac_wr_pin~reg0        ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.711 ; main_amplitude_var[7]  ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.979      ;
; 0.734 ; main_count[0]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.000      ;
; 0.801 ; main_phase_var[10]     ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; main_count[1]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.804 ; main_count[1]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.070      ;
; 0.828 ; main_amplitude_var[1]  ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.097      ;
; 0.844 ; main_phase_var[14]     ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; main_amplitude_var[3]  ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.113      ;
; 0.849 ; main_phase_var[13]     ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.115      ;
; 0.946 ; main_amplitude_var[11] ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.218      ;
; 0.973 ; main_amplitude_var[9]  ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.246      ;
; 0.977 ; main_phase_var[12]     ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.244      ;
; 0.977 ; main_count[0]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.253      ;
; 0.990 ; main_amplitude_var[6]  ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.258      ;
; 1.008 ; main_count[0]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.274      ;
; 1.011 ; main_amplitude_var[5]  ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.279      ;
; 1.012 ; main_count[1]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.285      ;
; 1.020 ; main_amplitude_var[2]  ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.288      ;
; 1.025 ; main_phase_var[11]     ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.291      ;
; 1.028 ; main_count[2]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.297      ;
; 1.106 ; aux_amplitude_var[0]   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.379      ;
; 1.107 ; aux_amplitude_var[0]   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.380      ;
; 1.219 ; main_amplitude_var[10] ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.489      ;
; 1.224 ; parallel_data[14]~reg0 ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.246 ; main_phase_var[8]      ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.515      ;
; 1.249 ; main_phase_var[15]     ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.515      ;
; 1.255 ; main_amplitude_var[4]  ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.524      ;
; 1.273 ; main_amplitude_var[13] ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.541      ;
; 1.278 ; main_amplitude_var[0]  ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.547      ;
; 1.284 ; main_count[1]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.557      ;
; 1.285 ; aux_amplitude_var[0]   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.558      ;
; 1.285 ; main_count[1]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.558      ;
; 1.297 ; main_amplitude_var[8]  ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.570      ;
; 1.332 ; main_count[2]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.591      ;
; 1.334 ; main_count[2]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.593      ;
; 1.335 ; main_count[2]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.594      ;
; 1.361 ; aux_amplitude_var[0]   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.632      ;
; 1.362 ; aux_amplitude_var[0]   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.633      ;
; 1.363 ; aux_amplitude_var[0]   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.634      ;
; 1.381 ; main_count[1]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.651      ;
; 1.382 ; main_count[1]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.652      ;
; 1.417 ; main_count[1]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.690      ;
; 1.514 ; main_phase_var[9]      ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.784      ;
; 1.520 ; main_count[1]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.796      ;
; 1.524 ; main_count[2]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.788      ;
; 1.525 ; main_count[1]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.795      ;
; 1.538 ; main_count[0]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.811      ;
; 1.541 ; aux_amplitude_var[0]   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.812      ;
; 1.562 ; main_count[1]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.833      ;
; 1.563 ; main_count[1]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.834      ;
; 1.565 ; main_count[1]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.834      ;
; 1.566 ; main_count[1]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.837      ;
; 1.567 ; main_count[1]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.836      ;
; 1.568 ; main_count[1]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.839      ;
; 1.572 ; main_count[1]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.841      ;
; 1.682 ; main_amplitude_var[12] ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.953      ;
; 1.689 ; main_count[0]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.960      ;
; 1.771 ; main_phase_var[5]      ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.036      ;
; 1.771 ; main_phase_var[5]      ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.036      ;
; 1.823 ; main_count[1]          ; main_phase_var[5]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.090      ;
; 1.823 ; main_count[1]          ; main_phase_var[8]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.090      ;
; 1.823 ; main_count[1]          ; main_amplitude_var[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.090      ;
; 1.823 ; main_count[1]          ; main_amplitude_var[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.090      ;
; 1.823 ; main_count[1]          ; main_amplitude_var[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.090      ;
; 1.823 ; main_count[1]          ; main_amplitude_var[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.090      ;
; 1.823 ; main_count[1]          ; main_amplitude_var[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.090      ;
; 1.823 ; main_count[1]          ; main_amplitude_var[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.090      ;
; 1.823 ; main_count[1]          ; main_amplitude_var[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.090      ;
; 1.823 ; main_count[1]          ; main_amplitude_var[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.090      ;
; 1.823 ; main_count[1]          ; main_amplitude_var[11] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.090      ;
; 1.823 ; main_count[1]          ; main_amplitude_var[10] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.090      ;
; 1.838 ; main_count[1]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.107      ;
; 1.843 ; main_count[1]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.112      ;
; 1.904 ; main_amplitude_var[3]  ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.169      ;
; 1.904 ; main_amplitude_var[3]  ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.169      ;
; 1.939 ; main_count[2]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.203      ;
; 1.939 ; main_count[2]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.203      ;
; 1.939 ; main_count[2]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.203      ;
; 2.019 ; main_count[1]          ; main_phase_var[4]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.285      ;
; 2.019 ; main_count[1]          ; main_phase_var[6]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.285      ;
; 2.019 ; main_count[1]          ; main_phase_var[7]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.285      ;
; 2.019 ; main_count[1]          ; main_phase_var[2]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.285      ;
; 2.019 ; main_count[1]          ; main_phase_var[9]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.285      ;
; 2.019 ; main_count[1]          ; main_amplitude_var[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.285      ;
; 2.019 ; main_count[1]          ; main_amplitude_var[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.285      ;
; 2.019 ; main_count[1]          ; main_amplitude_var[12] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.285      ;
; 2.019 ; main_count[1]          ; aux_amplitude_var[0]   ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.285      ;
; 2.037 ; main_phase_var[5]      ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.309      ;
; 2.039 ; main_amplitude_var[5]  ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.304      ;
; 2.039 ; main_amplitude_var[5]  ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.304      ;
; 2.046 ; main_phase_var[6]      ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.312      ;
; 2.046 ; main_phase_var[6]      ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.312      ;
; 2.106 ; main_count[0]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.377      ;
; 2.106 ; main_count[0]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.377      ;
; 2.106 ; main_count[0]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.377      ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'bus_in_step_to_next_value'                                                                                                   ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.391 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.657      ;
; 0.542 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.808      ;
; 0.809 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.076      ;
; 0.817 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.083      ;
; 0.822 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.088      ;
; 0.846 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.112      ;
; 0.857 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.123      ;
; 0.857 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.123      ;
; 1.192 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.458      ;
; 1.193 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.459      ;
; 1.205 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.471      ;
; 1.232 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.498      ;
; 1.243 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.509      ;
; 1.244 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.510      ;
; 1.263 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.529      ;
; 1.264 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.530      ;
; 1.276 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.542      ;
; 1.292 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.558      ;
; 1.303 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.569      ;
; 1.303 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.569      ;
; 1.315 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.581      ;
; 1.334 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.600      ;
; 1.363 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.629      ;
; 1.374 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.640      ;
; 1.374 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.640      ;
; 1.402 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.668      ;
; 1.405 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.671      ;
; 1.434 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.700      ;
; 1.435 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.701      ;
; 1.445 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.711      ;
; 1.473 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.739      ;
; 1.474 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.740      ;
; 1.505 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.771      ;
; 1.506 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.772      ;
; 1.516 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.782      ;
; 1.544 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.810      ;
; 1.545 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.811      ;
; 1.576 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.842      ;
; 1.577 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.843      ;
; 1.615 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.881      ;
; 1.616 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.882      ;
; 1.647 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.913      ;
; 1.648 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.914      ;
; 1.686 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.952      ;
; 1.687 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.953      ;
; 1.719 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.985      ;
; 1.757 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.023      ;
; 1.758 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.024      ;
; 1.790 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.056      ;
; 1.829 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.095      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.660 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.532      ; 0.926      ;
; 0.660 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.532      ; 0.926      ;
; 0.667 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.532      ; 0.933      ;
; 0.669 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.532      ; 0.935      ;
; 0.669 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.532      ; 0.935      ;
; 0.669 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.532      ; 0.935      ;
; 0.671 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.532      ; 0.937      ;
; 0.683 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.532      ; 0.949      ;
; 0.701 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.548      ; 0.983      ;
; 0.708 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.548      ; 0.990      ;
; 0.709 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.548      ; 0.991      ;
; 0.711 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.548      ; 0.993      ;
; 0.909 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.529      ; 1.172      ;
; 0.910 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.527      ; 1.171      ;
; 0.912 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.534      ; 1.180      ;
; 0.923 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.527      ; 1.184      ;
; 0.943 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.519      ; 1.196      ;
; 0.946 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.533      ; 1.213      ;
; 0.960 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.538      ; 1.232      ;
; 0.966 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.548      ; 1.248      ;
; 0.973 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 1.259      ;
; 0.975 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.548      ; 1.257      ;
; 0.981 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 1.267      ;
; 0.986 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.548      ; 1.268      ;
; 0.986 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.551      ; 1.271      ;
; 0.999 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.563      ; 1.296      ;
; 1.010 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.563      ; 1.307      ;
; 1.018 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.574      ; 1.326      ;
; 1.018 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.574      ; 1.326      ;
; 1.020 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.569      ; 1.323      ;
; 1.023 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.547      ; 1.304      ;
; 1.024 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.547      ; 1.305      ;
; 1.025 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.560      ; 1.319      ;
; 1.026 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.574      ; 1.334      ;
; 1.028 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.559      ; 1.321      ;
; 1.029 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.578      ; 1.341      ;
; 1.030 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.578      ; 1.342      ;
; 1.031 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.554      ; 1.319      ;
; 1.031 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.547      ; 1.312      ;
; 1.032 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.564      ; 1.330      ;
; 1.033 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.569      ; 1.336      ;
; 1.034 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.560      ; 1.328      ;
; 1.041 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.564      ; 1.339      ;
; 1.041 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.560      ; 1.335      ;
; 1.044 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.567      ; 1.345      ;
; 1.046 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.567      ; 1.347      ;
; 1.048 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.563      ; 1.345      ;
; 1.052 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.565      ; 1.351      ;
; 1.093 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.532      ; 1.359      ;
; 1.095 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.545      ; 1.374      ;
; 1.100 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.549      ; 1.383      ;
; 1.174 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.548      ; 1.456      ;
; 1.238 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.563      ; 1.535      ;
; 1.252 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.557      ; 1.543      ;
; 1.254 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.561      ; 1.549      ;
; 1.255 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.559      ; 1.548      ;
; 1.259 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.559      ; 1.552      ;
; 1.262 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.565      ; 1.561      ;
; 1.264 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.563      ; 1.561      ;
; 1.266 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.563      ; 1.563      ;
; 1.268 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.563      ; 1.565      ;
; 1.268 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.554      ; 1.556      ;
; 1.271 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.563      ; 1.568      ;
; 1.273 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.567      ; 1.574      ;
; 1.276 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.574      ; 1.584      ;
; 1.277 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.580      ; 1.591      ;
; 1.278 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.578      ; 1.590      ;
; 1.279 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.563      ; 1.576      ;
; 1.279 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.574      ; 1.587      ;
; 1.281 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.570      ; 1.585      ;
; 1.282 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.569      ; 1.585      ;
; 1.283 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.570      ; 1.587      ;
; 1.283 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.547      ; 1.564      ;
; 1.285 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.531      ; 1.550      ;
; 1.286 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.574      ; 1.594      ;
; 1.288 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.569      ; 1.591      ;
; 1.288 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.560      ; 1.582      ;
; 1.290 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.569      ; 1.593      ;
; 1.291 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.582      ; 1.607      ;
; 1.291 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.564      ; 1.589      ;
; 1.291 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.578      ; 1.603      ;
; 1.291 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.570      ; 1.595      ;
; 1.294 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.560      ; 1.588      ;
; 1.295 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.543      ; 1.572      ;
; 1.296 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.560      ; 1.590      ;
; 1.297 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.578      ; 1.609      ;
; 1.299 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.578      ; 1.611      ;
; 1.299 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.533      ; 1.566      ;
; 1.299 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.580      ; 1.613      ;
; 1.302 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.543      ; 1.579      ;
; 1.303 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.547      ; 1.584      ;
; 1.304 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.567      ; 1.605      ;
; 1.304 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.564      ; 1.602      ;
; 1.304 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.532      ; 1.570      ;
; 1.304 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.567      ; 1.605      ;
; 1.309 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.533      ; 1.576      ;
; 1.310 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.567      ; 1.611      ;
; 1.314 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.564      ; 1.612      ;
; 1.315 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.582      ; 1.631      ;
; 1.319 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.582      ; 1.635      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_system'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[3]  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_25'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[56] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[56] ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; 7.648 ; 7.648 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; 7.780 ; 7.780 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 7.780 ; 7.780 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 7.494 ; 7.494 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 7.112 ; 7.112 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 5.174 ; 5.174 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 4.158 ; 4.158 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 4.644 ; 4.644 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 4.451 ; 4.451 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 4.276 ; 4.276 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 4.841 ; 4.841 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 4.880 ; 4.880 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 4.965 ; 4.965 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 4.238 ; 4.238 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 4.237 ; 4.237 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 4.380 ; 4.380 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 4.741 ; 4.741 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 4.676 ; 4.676 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 5.174 ; 5.174 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 4.391 ; 4.391 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 4.749 ; 4.749 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 4.842 ; 4.842 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 7.112 ; 7.112 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 7.511 ; 7.511 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 7.390 ; 7.390 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 7.390 ; 7.390 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 7.255 ; 7.255 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 6.229 ; 6.229 ; Rise       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; -4.524 ; -4.524 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; -5.657 ; -5.657 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -6.484 ; -6.484 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -5.838 ; -5.838 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -5.657 ; -5.657 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -3.928 ; -3.928 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -3.928 ; -3.928 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -4.414 ; -4.414 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -4.221 ; -4.221 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -4.046 ; -4.046 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -4.611 ; -4.611 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -4.650 ; -4.650 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -4.735 ; -4.735 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -4.008 ; -4.008 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -4.007 ; -4.007 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -4.150 ; -4.150 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -4.511 ; -4.511 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -4.446 ; -4.446 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -4.944 ; -4.944 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -4.161 ; -4.161 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -4.519 ; -4.519 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -4.612 ; -4.612 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -5.020 ; -5.020 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -4.731 ; -4.731 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -5.539 ; -5.539 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -6.700 ; -6.700 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -6.565 ; -6.565 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -5.539 ; -5.539 ; Rise       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 3.703 ; 3.703 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 4.783 ; 4.783 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 4.775 ; 4.775 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.487 ; 4.487 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.783 ; 4.783 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.770 ; 4.770 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.283 ; 4.283 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.454 ; 4.454 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.274 ; 4.274 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.266 ; 4.266 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.083 ; 4.083 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.077 ; 4.077 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 3.797 ; 3.797 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 3.815 ; 3.815 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.050 ; 4.050 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.062 ; 4.062 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.276 ; 4.276 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.266 ; 4.266 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.557 ; 4.557 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 6.906 ; 6.906 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 6.895 ; 6.895 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 6.849 ; 6.849 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 6.681 ; 6.681 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 6.960 ; 6.960 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 5.955 ; 5.955 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 5.947 ; 5.947 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.239 ; 6.239 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.239 ; 6.239 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.050 ; 6.050 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.679 ; 5.679 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 3.703 ; 3.703 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 3.797 ; 3.797 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 4.775 ; 4.775 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.487 ; 4.487 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.783 ; 4.783 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.770 ; 4.770 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.283 ; 4.283 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.454 ; 4.454 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.274 ; 4.274 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.266 ; 4.266 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.083 ; 4.083 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.077 ; 4.077 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 3.797 ; 3.797 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 3.815 ; 3.815 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.050 ; 4.050 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.062 ; 4.062 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.276 ; 4.276 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.266 ; 4.266 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.557 ; 4.557 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 6.906 ; 6.906 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 6.895 ; 6.895 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 6.849 ; 6.849 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 6.681 ; 6.681 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 6.960 ; 6.960 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 5.955 ; 5.955 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 5.947 ; 5.947 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.239 ; 6.239 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.239 ; 6.239 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.050 ; 6.050 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.679 ; 5.679 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------+
; Propagation Delay                                                             ;
+-------------------+-----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port           ; RR     ; RF     ; FR     ; FF     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 11.994 ; 11.994 ; 11.994 ; 11.994 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 11.725 ; 11.725 ; 11.725 ; 11.725 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 11.775 ; 11.775 ; 11.775 ; 11.775 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 12.067 ; 12.067 ; 12.067 ; 12.067 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 11.708 ; 11.708 ; 11.708 ; 11.708 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 11.439 ; 11.439 ; 11.439 ; 11.439 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 11.489 ; 11.489 ; 11.489 ; 11.489 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 11.781 ; 11.781 ; 11.781 ; 11.781 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 10.428 ; 10.428 ; 10.428 ; 10.428 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 10.159 ; 10.159 ; 10.159 ; 10.159 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 10.209 ; 10.209 ; 10.209 ; 10.209 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 10.501 ; 10.501 ; 10.501 ; 10.501 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 11.604 ; 11.604 ; 11.604 ; 11.604 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 11.335 ; 11.335 ; 11.335 ; 11.335 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 11.385 ; 11.385 ; 11.385 ; 11.385 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 11.677 ; 11.677 ; 11.677 ; 11.677 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 11.469 ; 11.469 ; 11.469 ; 11.469 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 11.200 ; 11.200 ; 11.200 ; 11.200 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 11.250 ; 11.250 ; 11.250 ; 11.250 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 11.542 ; 11.542 ; 11.542 ; 11.542 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 10.192 ; 10.192 ; 10.192 ; 10.192 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 9.923  ; 9.923  ; 9.923  ; 9.923  ;
; dip_in[2]         ; bus_transmitter_en[0] ; 9.973  ; 9.973  ; 9.973  ; 9.973  ;
; dip_in[2]         ; bus_transmitter_en[1] ; 10.265 ; 10.265 ; 10.265 ; 10.265 ;
+-------------------+-----------------------+--------+--------+--------+--------+


+-------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port           ; RR     ; RF     ; FR     ; FF     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 11.994 ; 11.994 ; 11.994 ; 11.994 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 11.725 ; 11.725 ; 11.725 ; 11.725 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 11.775 ; 11.775 ; 11.775 ; 11.775 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 12.067 ; 12.067 ; 12.067 ; 12.067 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 11.708 ; 11.708 ; 11.708 ; 11.708 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 11.439 ; 11.439 ; 11.439 ; 11.439 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 11.489 ; 11.489 ; 11.489 ; 11.489 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 11.781 ; 11.781 ; 11.781 ; 11.781 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 10.428 ; 10.428 ; 10.428 ; 10.428 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 10.159 ; 10.159 ; 10.159 ; 10.159 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 10.209 ; 10.209 ; 10.209 ; 10.209 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 10.501 ; 10.501 ; 10.501 ; 10.501 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 11.604 ; 11.604 ; 11.604 ; 11.604 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 11.335 ; 11.335 ; 11.335 ; 11.335 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 11.385 ; 11.385 ; 11.385 ; 11.385 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 11.677 ; 11.677 ; 11.677 ; 11.677 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 11.469 ; 11.469 ; 11.469 ; 11.469 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 11.200 ; 11.200 ; 11.200 ; 11.200 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 11.250 ; 11.250 ; 11.250 ; 11.250 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 11.542 ; 11.542 ; 11.542 ; 11.542 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 10.192 ; 10.192 ; 10.192 ; 10.192 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 9.923  ; 9.923  ; 9.923  ; 9.923  ;
; dip_in[2]         ; bus_transmitter_en[0] ; 9.973  ; 9.973  ; 9.973  ; 9.973  ;
; dip_in[2]         ; bus_transmitter_en[1] ; 10.265 ; 10.265 ; 10.265 ; 10.265 ;
+-------------------+-----------------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; dds_ram_wrclock                 ; -1.457 ; -41.129       ;
; clk_system                      ; -0.591 ; -6.986        ;
; clk_25                          ; -0.341 ; -25.614       ;
; bus_in_step_to_next_value       ; 0.055  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 0.974  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -1.346 ; -1.346        ;
; clk_system                      ; -1.048 ; -1.048        ;
; PLL|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; bus_in_step_to_next_value       ; 0.215  ; 0.000         ;
; dds_ram_wrclock                 ; 0.540  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; dds_ram_wrclock                 ; -1.880 ; -902.400      ;
; bus_in_step_to_next_value       ; -1.222 ; -11.222       ;
; clk_system                      ; -0.500 ; -56.000       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 17.620 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -0.290 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.258      ; 1.047      ;
; -0.274 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.254      ; 1.027      ;
; -0.269 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.254      ; 1.022      ;
; -0.263 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.282      ; 1.044      ;
; -0.258 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.262      ; 1.019      ;
; -0.250 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.274      ; 1.023      ;
; -0.250 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.281      ; 1.030      ;
; -0.247 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.255      ; 1.001      ;
; -0.243 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.268      ; 1.010      ;
; -0.239 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.273      ; 1.011      ;
; -0.234 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.307      ; 1.040      ;
; -0.232 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.277      ; 1.008      ;
; -0.231 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.278      ; 1.008      ;
; -0.229 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.258      ; 0.986      ;
; -0.228 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.281      ; 1.008      ;
; -0.223 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.258      ; 0.980      ;
; -0.223 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.284      ; 1.006      ;
; -0.219 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.282      ; 1.000      ;
; -0.215 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.274      ; 0.988      ;
; -0.213 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.274      ; 0.986      ;
; -0.212 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.274      ; 0.985      ;
; -0.211 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.278      ; 0.988      ;
; -0.208 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.254      ; 0.961      ;
; -0.207 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.258      ; 0.964      ;
; -0.207 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.273      ; 0.979      ;
; -0.205 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.273      ; 0.977      ;
; -0.202 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.273      ; 0.974      ;
; -0.201 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.283      ; 0.983      ;
; -0.201 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.289      ; 0.989      ;
; -0.199 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.251      ; 0.949      ;
; -0.198 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.289      ; 0.986      ;
; -0.198 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.289      ; 0.986      ;
; -0.198 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.254      ; 0.951      ;
; -0.196 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.289      ; 0.984      ;
; -0.192 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.283      ; 0.974      ;
; -0.189 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.273      ; 0.961      ;
; -0.183 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.273      ; 0.955      ;
; -0.182 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.283      ; 0.964      ;
; -0.179 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.289      ; 0.967      ;
; -0.177 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.273      ; 0.949      ;
; -0.174 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.294      ; 0.967      ;
; -0.173 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.269      ; 0.941      ;
; -0.168 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.289      ; 0.956      ;
; -0.166 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.268      ; 0.933      ;
; -0.165 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.283      ; 0.947      ;
; -0.163 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.283      ; 0.945      ;
; -0.163 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.265      ; 0.927      ;
; -0.163 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.261      ; 0.923      ;
; -0.161 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.282      ; 0.942      ;
; -0.156 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.284      ; 0.939      ;
; -0.152 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.281      ; 0.932      ;
; -0.149 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.284      ; 0.932      ;
; -0.149 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.299      ; 0.947      ;
; -0.149 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.279      ; 0.927      ;
; -0.148 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.268      ; 0.915      ;
; -0.148 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.275      ; 0.922      ;
; -0.148 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.279      ; 0.926      ;
; -0.143 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.275      ; 0.917      ;
; -0.143 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.258      ; 0.900      ;
; -0.142 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.274      ; 0.915      ;
; -0.138 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.275      ; 0.912      ;
; -0.137 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.279      ; 0.915      ;
; -0.136 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.255      ; 0.890      ;
; -0.136 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.269      ; 0.904      ;
; -0.135 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.259      ; 0.893      ;
; -0.134 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.251      ; 0.884      ;
; -0.133 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.255      ; 0.887      ;
; -0.131 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.294      ; 0.924      ;
; -0.131 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.278      ; 0.908      ;
; -0.130 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.299      ; 0.928      ;
; -0.124 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.251      ; 0.874      ;
; -0.122 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.292      ; 0.913      ;
; -0.121 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.258      ; 0.878      ;
; -0.118 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.299      ; 0.916      ;
; -0.115 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.309      ; 0.923      ;
; -0.110 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.309      ; 0.918      ;
; -0.108 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.276      ; 0.883      ;
; -0.108 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.259      ; 0.866      ;
; -0.108 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.271      ; 0.878      ;
; -0.107 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.258      ; 0.864      ;
; -0.106 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.307      ; 0.912      ;
; -0.105 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.290      ; 0.894      ;
; -0.104 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.282      ; 0.885      ;
; -0.101 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.265      ; 0.865      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_system'                                                                                                           ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; -0.591 ; dds_step_count[3]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.672     ; 0.951      ;
; -0.560 ; dds_step_count[1]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.672     ; 0.920      ;
; -0.548 ; dds_step_count[0]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.672     ; 0.908      ;
; -0.506 ; dds_step_count[2]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.672     ; 0.866      ;
; -0.479 ; ram_process_count[0] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.497      ;
; -0.438 ; ram_process_count[1] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.456      ;
; -0.370 ; ram_process_count[0] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 1.395      ;
; -0.363 ; ram_process_count[2] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.381      ;
; -0.353 ; ram_process_count[0] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 1.381      ;
; -0.343 ; ram_process_count[0] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 1.371      ;
; -0.329 ; ram_process_count[1] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 1.354      ;
; -0.312 ; ram_process_count[1] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 1.340      ;
; -0.302 ; ram_process_count[1] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 1.330      ;
; -0.254 ; ram_process_count[2] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 1.279      ;
; -0.237 ; ram_process_count[2] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 1.265      ;
; -0.236 ; ram_process_count[0] ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.271      ;
; -0.236 ; ram_process_count[0] ; dds_ram_wraddress[6]  ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.271      ;
; -0.236 ; ram_process_count[0] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.271      ;
; -0.227 ; ram_process_count[2] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 1.255      ;
; -0.205 ; count_serial[0]      ; LED_CLK~reg0          ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.237      ;
; -0.195 ; ram_process_count[1] ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.230      ;
; -0.195 ; ram_process_count[1] ; dds_ram_wraddress[6]  ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.230      ;
; -0.195 ; ram_process_count[1] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.230      ;
; -0.183 ; ram_process_count[0] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.201      ;
; -0.177 ; ram_process_count[0] ; dds_ram_data_in[2]    ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 1.211      ;
; -0.177 ; ram_process_count[0] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 1.211      ;
; -0.177 ; ram_process_count[0] ; dds_ram_data_in[1]    ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 1.206      ;
; -0.161 ; ram_process_count[0] ; dds_ram_wraddress[11] ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.178      ;
; -0.161 ; ram_process_count[0] ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.178      ;
; -0.161 ; ram_process_count[0] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.178      ;
; -0.161 ; ram_process_count[0] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.178      ;
; -0.161 ; ram_process_count[0] ; dds_ram_wraddress[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.178      ;
; -0.161 ; ram_process_count[0] ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.178      ;
; -0.161 ; ram_process_count[0] ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.178      ;
; -0.161 ; ram_process_count[0] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.178      ;
; -0.156 ; count_serial[1]      ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.187      ;
; -0.148 ; ram_process_count[0] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.197      ;
; -0.148 ; ram_process_count[0] ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.197      ;
; -0.145 ; ram_process_count[0] ; dds_ram_data_in[3]    ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 1.192      ;
; -0.142 ; ram_process_count[1] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.160      ;
; -0.141 ; ram_process_count[0] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.010      ; 1.183      ;
; -0.136 ; ram_process_count[1] ; dds_ram_data_in[2]    ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 1.170      ;
; -0.136 ; ram_process_count[1] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 1.170      ;
; -0.136 ; ram_process_count[1] ; dds_ram_data_in[1]    ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 1.165      ;
; -0.130 ; ram_process_count[0] ; dds_ram_data_in[9]    ; clk_system                ; clk_system  ; 1.000        ; 0.004      ; 1.166      ;
; -0.130 ; ram_process_count[0] ; dds_ram_data_in[14]   ; clk_system                ; clk_system  ; 1.000        ; 0.006      ; 1.168      ;
; -0.120 ; ram_process_count[2] ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.155      ;
; -0.120 ; ram_process_count[2] ; dds_ram_wraddress[6]  ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.155      ;
; -0.120 ; ram_process_count[2] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.155      ;
; -0.120 ; ram_process_count[1] ; dds_ram_wraddress[11] ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.137      ;
; -0.120 ; ram_process_count[1] ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.137      ;
; -0.120 ; ram_process_count[1] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.137      ;
; -0.120 ; ram_process_count[1] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.137      ;
; -0.120 ; ram_process_count[1] ; dds_ram_wraddress[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.137      ;
; -0.120 ; ram_process_count[1] ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.137      ;
; -0.120 ; ram_process_count[1] ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.137      ;
; -0.120 ; ram_process_count[1] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.137      ;
; -0.119 ; ram_process_count[0] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.150      ;
; -0.110 ; ram_process_count[0] ; dds_ram_wrclock       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.142      ;
; -0.107 ; ram_process_count[1] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.156      ;
; -0.107 ; ram_process_count[1] ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.156      ;
; -0.104 ; ram_process_count[1] ; dds_ram_data_in[3]    ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 1.151      ;
; -0.100 ; ram_process_count[1] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.010      ; 1.142      ;
; -0.089 ; ram_process_count[1] ; dds_ram_data_in[9]    ; clk_system                ; clk_system  ; 1.000        ; 0.004      ; 1.125      ;
; -0.089 ; ram_process_count[1] ; dds_ram_data_in[14]   ; clk_system                ; clk_system  ; 1.000        ; 0.006      ; 1.127      ;
; -0.073 ; count_serial[3]      ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.104      ;
; -0.070 ; ram_process_count[0] ; write_ram_address[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.101      ;
; -0.070 ; ram_process_count[0] ; write_ram_address[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.101      ;
; -0.070 ; ram_process_count[0] ; write_ram_address[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.101      ;
; -0.070 ; ram_process_count[0] ; write_ram_address[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.101      ;
; -0.070 ; ram_process_count[0] ; write_ram_address[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.101      ;
; -0.070 ; ram_process_count[0] ; write_ram_address[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.101      ;
; -0.070 ; ram_process_count[0] ; write_ram_address[6]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.101      ;
; -0.070 ; ram_process_count[0] ; write_ram_address[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.101      ;
; -0.070 ; ram_process_count[0] ; write_ram_address[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.101      ;
; -0.070 ; ram_process_count[0] ; write_ram_address[9]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.101      ;
; -0.070 ; ram_process_count[0] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.101      ;
; -0.070 ; ram_process_count[0] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 1.101      ;
; -0.067 ; ram_process_count[2] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.085      ;
; -0.061 ; ram_process_count[2] ; dds_ram_data_in[2]    ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 1.095      ;
; -0.061 ; ram_process_count[2] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.002      ; 1.095      ;
; -0.061 ; ram_process_count[2] ; dds_ram_data_in[1]    ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 1.090      ;
; -0.045 ; ram_process_count[2] ; dds_ram_wraddress[11] ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.062      ;
; -0.045 ; ram_process_count[2] ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.062      ;
; -0.045 ; ram_process_count[2] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.062      ;
; -0.045 ; ram_process_count[2] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.062      ;
; -0.045 ; ram_process_count[2] ; dds_ram_wraddress[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.062      ;
; -0.045 ; ram_process_count[2] ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.062      ;
; -0.045 ; ram_process_count[2] ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.062      ;
; -0.045 ; ram_process_count[2] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.062      ;
; -0.040 ; write_ram_address[0] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.072      ;
; -0.032 ; ram_process_count[2] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.081      ;
; -0.032 ; ram_process_count[2] ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.081      ;
; -0.029 ; ram_process_count[2] ; dds_ram_data_in[3]    ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 1.076      ;
; -0.028 ; count_serial[1]      ; LED_CLK~reg0          ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.060      ;
; -0.027 ; count_serial[3]      ; LED_CLK~reg0          ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.059      ;
; -0.025 ; ram_process_count[2] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.010      ; 1.067      ;
; -0.024 ; ram_process_count[0] ; dds_ram_wren          ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.056      ;
; -0.014 ; ram_process_count[2] ; dds_ram_data_in[9]    ; clk_system                ; clk_system  ; 1.000        ; 0.004      ; 1.050      ;
; -0.014 ; ram_process_count[2] ; dds_ram_data_in[14]   ; clk_system                ; clk_system  ; 1.000        ; 0.006      ; 1.052      ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_25'                                                                                                                                                                                                                               ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                                                                                                  ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -0.341 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.299     ; 1.041      ;
; -0.319 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.307     ; 1.011      ;
; -0.297 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 1.009      ;
; -0.294 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 1.026      ;
; -0.291 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.293     ; 0.997      ;
; -0.287 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 1.019      ;
; -0.287 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.271     ; 1.015      ;
; -0.286 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 1.008      ;
; -0.285 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 1.017      ;
; -0.280 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 1.010      ;
; -0.274 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.996      ;
; -0.273 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 1.005      ;
; -0.272 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.994      ;
; -0.269 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 0.999      ;
; -0.266 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 0.996      ;
; -0.262 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 0.992      ;
; -0.259 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 0.989      ;
; -0.250 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.966      ;
; -0.247 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.967      ;
; -0.240 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.952      ;
; -0.238 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.300     ; 0.937      ;
; -0.237 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.949      ;
; -0.227 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.275     ; 0.951      ;
; -0.225 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.271     ; 0.953      ;
; -0.220 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.300     ; 0.919      ;
; -0.216 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.912      ;
; -0.215 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.931      ;
; -0.213 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.933      ;
; -0.208 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 0.940      ;
; -0.208 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.285     ; 0.922      ;
; -0.205 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.927      ;
; -0.204 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.926      ;
; -0.199 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.919      ;
; -0.194 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.293     ; 0.900      ;
; -0.194 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.906      ;
; -0.194 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 0.924      ;
; -0.192 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.888      ;
; -0.192 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 0.922      ;
; -0.190 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.886      ;
; -0.190 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.910      ;
; -0.189 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 0.921      ;
; -0.189 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.885      ;
; -0.188 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.910      ;
; -0.187 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.899      ;
; -0.187 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.307     ; 0.879      ;
; -0.187 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.907      ;
; -0.186 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.882      ;
; -0.186 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.908      ;
; -0.186 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.908      ;
; -0.184 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.293     ; 0.890      ;
; -0.184 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.880      ;
; -0.184 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.904      ;
; -0.183 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.293     ; 0.889      ;
; -0.183 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.879      ;
; -0.183 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.905      ;
; -0.182 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 0.914      ;
; -0.182 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.902      ;
; -0.181 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.293     ; 0.887      ;
; -0.181 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.293     ; 0.887      ;
; -0.181 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.893      ;
; -0.181 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 0.913      ;
; -0.181 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.897      ;
; -0.181 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.897      ;
; -0.180 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.293     ; 0.886      ;
; -0.179 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.891      ;
; -0.179 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.899      ;
; -0.178 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.890      ;
; -0.178 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 0.910      ;
; -0.177 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.277     ; 0.899      ;
; -0.177 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.889      ;
; -0.175 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.275     ; 0.899      ;
; -0.174 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.886      ;
; -0.174 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.870      ;
; -0.172 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.868      ;
; -0.172 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.892      ;
; -0.172 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 0.902      ;
; -0.171 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.293     ; 0.877      ;
; -0.171 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.883      ;
; -0.171 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.303     ; 0.867      ;
; -0.171 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.271     ; 0.899      ;
; -0.169 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.275     ; 0.893      ;
; -0.168 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.880      ;
; -0.167 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.879      ;
; -0.167 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.883      ;
; -0.167 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.275     ; 0.891      ;
; -0.166 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.882      ;
; -0.164 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 0.894      ;
; -0.163 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.293     ; 0.869      ;
; -0.163 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 0.895      ;
; -0.163 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.883      ;
; -0.163 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.279     ; 0.883      ;
; -0.163 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.875      ;
; -0.162 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.271     ; 0.890      ;
; -0.161 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.287     ; 0.873      ;
; -0.161 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 0.891      ;
; -0.160 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.307     ; 0.852      ;
; -0.158 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.874      ;
; -0.158 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.285     ; 0.872      ;
; -0.158 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.300     ; 0.857      ;
; -0.154 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.271     ; 0.882      ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'bus_in_step_to_next_value'                                                                                                  ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.055 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.977      ;
; 0.069 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.963      ;
; 0.090 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.942      ;
; 0.090 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.942      ;
; 0.104 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.928      ;
; 0.125 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.907      ;
; 0.125 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.907      ;
; 0.139 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.893      ;
; 0.146 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.886      ;
; 0.160 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.872      ;
; 0.160 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.872      ;
; 0.174 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.858      ;
; 0.181 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.851      ;
; 0.195 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.837      ;
; 0.195 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.837      ;
; 0.209 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.823      ;
; 0.216 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.816      ;
; 0.226 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.806      ;
; 0.230 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.802      ;
; 0.230 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.802      ;
; 0.244 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.788      ;
; 0.251 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.781      ;
; 0.261 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.771      ;
; 0.265 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.767      ;
; 0.276 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.756      ;
; 0.286 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.746      ;
; 0.296 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.736      ;
; 0.296 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.736      ;
; 0.311 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.721      ;
; 0.321 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.711      ;
; 0.324 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.708      ;
; 0.331 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.701      ;
; 0.331 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.701      ;
; 0.338 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.694      ;
; 0.346 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.686      ;
; 0.346 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.686      ;
; 0.359 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.673      ;
; 0.359 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.673      ;
; 0.365 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.667      ;
; 0.366 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.666      ;
; 0.366 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.666      ;
; 0.373 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.659      ;
; 0.381 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.651      ;
; 0.381 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.651      ;
; 0.499 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.533      ;
; 0.499 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.533      ;
; 0.505 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.527      ;
; 0.506 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.526      ;
; 0.506 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.526      ;
; 0.508 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.524      ;
; 0.514 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.518      ;
; 0.519 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.513      ;
; 0.519 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.513      ;
; 0.632 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.400      ;
; 0.665 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; 0.974 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.486      ;
; 0.974 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.486      ;
; 0.974 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.486      ;
; 0.974 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.486      ;
; 0.974 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.486      ;
; 0.974 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.486      ;
; 0.974 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.486      ;
; 0.974 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.486      ;
; 0.974 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.486      ;
; 0.974 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.486      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.594     ; 2.441      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.594     ; 2.441      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.594     ; 2.441      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.594     ; 2.441      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.594     ; 2.441      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.594     ; 2.441      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.594     ; 2.441      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.594     ; 2.441      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.594     ; 2.441      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.594     ; 2.441      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.443      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.443      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.443      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.443      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.443      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.443      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.443      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.443      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.443      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.443      ;
; 1.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.393      ;
; 1.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.393      ;
; 1.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.393      ;
; 1.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.393      ;
; 1.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.393      ;
; 1.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.393      ;
; 1.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.393      ;
; 1.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.393      ;
; 1.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.393      ;
; 1.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.610     ; 2.393      ;
; 1.030 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.430      ;
; 1.030 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.430      ;
; 1.030 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.430      ;
; 1.030 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.430      ;
; 1.030 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.430      ;
; 1.030 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.430      ;
; 1.030 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.430      ;
; 1.030 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.430      ;
; 1.030 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.430      ;
; 1.030 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.572     ; 2.430      ;
; 1.056 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.612     ; 2.364      ;
; 1.056 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.612     ; 2.364      ;
; 1.056 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.612     ; 2.364      ;
; 1.056 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.612     ; 2.364      ;
; 1.056 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.612     ; 2.364      ;
; 1.056 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.612     ; 2.364      ;
; 1.056 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.612     ; 2.364      ;
; 1.056 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.612     ; 2.364      ;
; 1.056 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.612     ; 2.364      ;
; 1.056 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.612     ; 2.364      ;
; 1.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.356      ;
; 1.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.356      ;
; 1.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.356      ;
; 1.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.356      ;
; 1.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.356      ;
; 1.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.356      ;
; 1.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.356      ;
; 1.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.356      ;
; 1.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.356      ;
; 1.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.356      ;
; 1.078 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.573     ; 2.381      ;
; 1.078 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.573     ; 2.381      ;
; 1.078 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.573     ; 2.381      ;
; 1.078 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.573     ; 2.381      ;
; 1.078 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.573     ; 2.381      ;
; 1.078 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.573     ; 2.381      ;
; 1.078 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.573     ; 2.381      ;
; 1.078 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.573     ; 2.381      ;
; 1.078 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.573     ; 2.381      ;
; 1.079 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.361      ;
; 1.079 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.361      ;
; 1.079 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.361      ;
; 1.079 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.361      ;
; 1.079 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.361      ;
; 1.079 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.361      ;
; 1.079 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.361      ;
; 1.079 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.361      ;
; 1.079 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.361      ;
; 1.079 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.592     ; 2.361      ;
; 1.085 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.576     ; 2.371      ;
; 1.085 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.576     ; 2.371      ;
; 1.085 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.576     ; 2.371      ;
; 1.085 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.576     ; 2.371      ;
; 1.085 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.576     ; 2.371      ;
; 1.085 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.576     ; 2.371      ;
; 1.085 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.576     ; 2.371      ;
; 1.085 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.576     ; 2.371      ;
; 1.085 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.576     ; 2.371      ;
; 1.085 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.576     ; 2.371      ;
; 1.092 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.332      ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_25'                                                                                                          ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -1.346 ; clk_system               ; clk_system               ; clk_system   ; clk_25      ; 0.000        ; 1.420      ; 0.367      ;
; -0.846 ; clk_system               ; clk_system               ; clk_system   ; clk_25      ; -0.500       ; 1.420      ; 0.367      ;
; 0.215  ; count[0]                 ; count[0]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[2]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[4]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[2] ; \process_5:main_count[2] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[0]         ; int_bit_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[1]         ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[2]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[3] ; \process_5:main_count[3] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sub_count                ; sub_count                ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdio_pin~reg0            ; sdio_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioreset_pin~reg0         ; ioreset_pin~reg0         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioup_pin~reg0            ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; main_frequency_var[29]   ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; main_frequency_var[23]   ; data_to_write[23]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; main_frequency_var[17]   ; data_to_write[17]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; main_frequency_var[0]    ; data_to_write[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; main_frequency_var[18]   ; data_to_write[18]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; main_frequency_var[21]   ; data_to_write[21]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; main_frequency_var[31]   ; data_to_write[31]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.398      ;
; 0.247  ; main_frequency_var[4]    ; data_to_write[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; main_frequency_var[14]   ; data_to_write[14]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; main_frequency_var[20]   ; data_to_write[20]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; sub_count                ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.400      ;
; 0.250  ; main_frequency_var[2]    ; data_to_write[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.402      ;
; 0.255  ; int_bit_count[0]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.407      ;
; 0.257  ; int_bit_count[0]         ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.409      ;
; 0.265  ; count[0]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.417      ;
; 0.267  ; \process_5:main_count[4] ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.419      ;
; 0.325  ; main_frequency_var[7]    ; data_to_write[7]         ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 0.476      ;
; 0.325  ; main_frequency_var[30]   ; data_to_write[30]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.477      ;
; 0.326  ; main_frequency_var[25]   ; data_to_write[25]        ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 0.477      ;
; 0.327  ; main_frequency_var[1]    ; data_to_write[1]         ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 0.478      ;
; 0.364  ; main_frequency_var[22]   ; data_to_write[22]        ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 0.518      ;
; 0.370  ; main_frequency_var[15]   ; data_to_write[15]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.522      ;
; 0.374  ; main_frequency_var[19]   ; data_to_write[19]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; int_bit_count[1]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; \process_5:main_count[0] ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 0.530      ;
; 0.379  ; main_frequency_var[6]    ; data_to_write[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.531      ;
; 0.381  ; main_frequency_var[5]    ; data_to_write[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.533      ;
; 0.392  ; count[0]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.544      ;
; 0.400  ; count[1]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.552      ;
; 0.414  ; main_frequency_var[28]   ; data_to_write[28]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.566      ;
; 0.428  ; main_frequency_var[16]   ; data_to_write[16]        ; clk_25       ; clk_25      ; 0.000        ; -0.003     ; 0.577      ;
; 0.437  ; main_frequency_var[13]   ; data_to_write[13]        ; clk_25       ; clk_25      ; 0.000        ; 0.015      ; 0.604      ;
; 0.440  ; main_frequency_var[24]   ; data_to_write[24]        ; clk_25       ; clk_25      ; 0.000        ; -0.003     ; 0.589      ;
; 0.443  ; count[0]                 ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.595      ;
; 0.443  ; main_frequency_var[9]    ; data_to_write[9]         ; clk_25       ; clk_25      ; 0.000        ; 0.015      ; 0.610      ;
; 0.447  ; main_frequency_var[27]   ; data_to_write[27]        ; clk_25       ; clk_25      ; 0.000        ; 0.012      ; 0.611      ;
; 0.460  ; main_frequency_var[8]    ; data_to_write[8]         ; clk_25       ; clk_25      ; 0.000        ; 0.015      ; 0.627      ;
; 0.483  ; main_frequency_var[3]    ; data_to_write[3]         ; clk_25       ; clk_25      ; 0.000        ; -0.006     ; 0.629      ;
; 0.492  ; count[4]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.644      ;
; 0.495  ; count[1]                 ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.647      ;
; 0.509  ; main_frequency_var[12]   ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; 0.015      ; 0.676      ;
; 0.516  ; main_frequency_var[26]   ; data_to_write[26]        ; clk_25       ; clk_25      ; 0.000        ; 0.012      ; 0.680      ;
; 0.525  ; \process_5:main_count[3] ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; -0.011     ; 0.666      ;
; 0.528  ; \process_5:main_count[3] ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; -0.011     ; 0.669      ;
; 0.529  ; \process_5:main_count[3] ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; -0.011     ; 0.670      ;
; 0.530  ; main_frequency_var[10]   ; data_to_write[10]        ; clk_25       ; clk_25      ; 0.000        ; 0.015      ; 0.697      ;
; 0.536  ; count[2]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.688      ;
; 0.537  ; data_bit_count[5]        ; data_bit_count[5]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.689      ;
; 0.543  ; \process_5:main_count[1] ; \process_5:main_count[1] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.695      ;
; 0.560  ; count[2]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.712      ;
; 0.565  ; count[2]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.717      ;
; 0.578  ; data_bit_count[3]        ; data_bit_count[3]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.730      ;
; 0.579  ; count[3]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.731      ;
; 0.590  ; \process_5:main_count[3] ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; -0.011     ; 0.731      ;
; 0.590  ; \process_5:main_count[3] ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; -0.011     ; 0.731      ;
; 0.591  ; \process_5:main_count[3] ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; -0.011     ; 0.732      ;
; 0.605  ; count[3]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.757      ;
; 0.609  ; command_count[4]         ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.761      ;
; 0.610  ; sclk_pin~reg0            ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.762      ;
; 0.612  ; command_count[0]         ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.764      ;
; 0.619  ; command_count[2]         ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; 0.020      ; 0.791      ;
; 0.619  ; command_count[2]         ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.771      ;
; 0.624  ; int_bit_count[2]         ; sdio_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.008      ; 0.784      ;
; 0.628  ; count[3]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.780      ;
; 0.644  ; \process_5:main_count[1] ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.013      ; 0.809      ;
; 0.650  ; data_bit_count[4]        ; data_bit_count[4]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.802      ;
; 0.652  ; command_count[3]         ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.804      ;
; 0.659  ; count[0]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.811      ;
; 0.659  ; command_count[6]         ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.811      ;
; 0.660  ; command_count[2]         ; data_to_write[30]        ; clk_25       ; clk_25      ; 0.000        ; 0.020      ; 0.832      ;
; 0.660  ; command_count[2]         ; data_to_write[28]        ; clk_25       ; clk_25      ; 0.000        ; 0.020      ; 0.832      ;
; 0.662  ; data_bit_count[0]        ; data_bit_count[0]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.814      ;
; 0.664  ; command_count[2]         ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; 0.020      ; 0.836      ;
; 0.665  ; command_count[2]         ; data_to_write[17]        ; clk_25       ; clk_25      ; 0.000        ; 0.020      ; 0.837      ;
; 0.666  ; command_count[1]         ; command_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.818      ;
; 0.666  ; data_bit_count[2]        ; data_bit_count[2]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.818      ;
; 0.666  ; command_count[2]         ; data_to_write[31]        ; clk_25       ; clk_25      ; 0.000        ; 0.020      ; 0.838      ;
; 0.670  ; command_count[5]         ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.822      ;
; 0.671  ; count[4]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.823      ;
; 0.671  ; count[1]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.823      ;
; 0.672  ; count[4]                 ; count[0]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.824      ;
; 0.679  ; count[2]                 ; count[0]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.831      ;
; 0.686  ; data_bit_count[1]        ; data_bit_count[1]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.838      ;
; 0.688  ; count[0]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.840      ;
; 0.688  ; \process_5:main_count[2] ; \process_5:main_count[1] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.840      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_system'                                                                                                   ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; -1.048 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.122      ; 0.367      ;
; -0.548 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.122      ; 0.367      ;
; 0.215  ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dds_ram_wren          ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[0]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[2]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[3]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[4]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[1]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; write_ram_address[11] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.393      ;
; 0.280  ; count_serial[1]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.432      ;
; 0.358  ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; write_ram_address[10] ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.513      ;
; 0.371  ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.377  ; count_serial[0]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.529      ;
; 0.390  ; count_serial[2]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.542      ;
; 0.396  ; count_serial[1]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.548      ;
; 0.397  ; count_serial[4]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.549      ;
; 0.427  ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.580      ;
; 0.428  ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.581      ;
; 0.440  ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.593      ;
; 0.445  ; count_serial[0]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.597      ;
; 0.450  ; count_serial[2]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.602      ;
; 0.458  ; count_serial[4]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.609      ;
; 0.462  ; ram_process_count[3]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.615      ;
; 0.465  ; count_serial[4]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.617      ;
; 0.481  ; count_serial[3]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.633      ;
; 0.489  ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.641      ;
; 0.489  ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.641      ;
; 0.496  ; write_ram_address[10] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.648      ;
; 0.498  ; write_ram_address[6]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.651      ;
; 0.511  ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; count_serial[0]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; write_ram_address[9]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.529  ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.004      ; 0.685      ;
; 0.531  ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.683      ;
; 0.533  ; write_ram_address[6]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; write_ram_address[8]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.686      ;
; 0.536  ; write_ram_address[5]  ; dds_ram_wraddress[5]  ; clk_system      ; clk_system  ; 0.000        ; -0.014     ; 0.674      ;
; 0.536  ; count_serial[3]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.688      ;
; 0.538  ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.004      ; 0.694      ;
; 0.546  ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; write_ram_address[5]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; write_ram_address[9]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.699      ;
; 0.547  ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.699      ;
; 0.549  ; write_ram_address[0]  ; dds_ram_wraddress[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.004      ; 0.705      ;
; 0.550  ; count_serial[0]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.701      ;
; 0.551  ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.703      ;
; 0.551  ; count_serial[4]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.703      ;
; 0.553  ; ram_process_count[2]  ; dds_ram_wrclock       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.705      ;
; 0.565  ; count_serial[1]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.717      ;
; 0.566  ; write_ram_address[1]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.718      ;
; 0.567  ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.719      ;
; 0.568  ; write_ram_address[6]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.720      ;
; 0.569  ; write_ram_address[8]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.721      ;
; 0.573  ; count_serial[0]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.725      ;
; 0.580  ; write_ram_address[7]  ; dds_ram_wraddress[7]  ; clk_system      ; clk_system  ; 0.000        ; -0.014     ; 0.718      ;
; 0.580  ; count_serial[1]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.732      ;
; 0.581  ; write_ram_address[0]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; write_ram_address[5]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; write_ram_address[7]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.733      ;
; 0.586  ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.738      ;
; 0.588  ; ram_process_count[3]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.741      ;
; 0.589  ; ram_process_count[3]  ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.742      ;
; 0.597  ; write_ram_address[2]  ; dds_ram_wraddress[2]  ; clk_system      ; clk_system  ; 0.000        ; -0.014     ; 0.735      ;
; 0.603  ; write_ram_address[6]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.755      ;
; 0.605  ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.757      ;
; 0.606  ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.758      ;
; 0.610  ; count_serial[2]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.761      ;
; 0.612  ; count_serial[2]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.764      ;
; 0.614  ; ram_process_count[3]  ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.766      ;
; 0.616  ; write_ram_address[0]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; write_ram_address[5]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; write_ram_address[7]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.768      ;
; 0.621  ; write_ram_address[4]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.773      ;
; 0.636  ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.788      ;
; 0.638  ; write_ram_address[6]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.790      ;
; 0.640  ; count_serial[0]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.792      ;
; 0.641  ; write_ram_address[3]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.793      ;
; 0.641  ; write_ram_address[2]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.793      ;
; 0.643  ; count_serial[2]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.795      ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                   ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; main_count[0]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[1]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[2]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txen_pin~reg0          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dac_wr_pin~reg0        ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.326 ; main_amplitude_var[7]  ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.479      ;
; 0.336 ; main_count[0]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.488      ;
; 0.360 ; main_count[1]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; main_count[1]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.365 ; main_amplitude_var[1]  ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.520      ;
; 0.367 ; main_phase_var[10]     ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.375 ; main_amplitude_var[3]  ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.528      ;
; 0.379 ; main_phase_var[13]     ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.381 ; main_phase_var[14]     ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.432 ; main_amplitude_var[11] ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.589      ;
; 0.439 ; main_phase_var[12]     ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.593      ;
; 0.444 ; main_amplitude_var[6]  ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.597      ;
; 0.449 ; main_amplitude_var[9]  ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.606      ;
; 0.450 ; main_count[0]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.609      ;
; 0.450 ; main_amplitude_var[5]  ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.603      ;
; 0.453 ; main_count[0]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.605      ;
; 0.454 ; main_amplitude_var[2]  ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.607      ;
; 0.457 ; main_count[2]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.611      ;
; 0.465 ; main_phase_var[11]     ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.617      ;
; 0.470 ; main_count[1]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.627      ;
; 0.503 ; aux_amplitude_var[0]   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.660      ;
; 0.505 ; aux_amplitude_var[0]   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.662      ;
; 0.529 ; parallel_data[14]~reg0 ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.546 ; main_amplitude_var[10] ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.702      ;
; 0.556 ; main_phase_var[15]     ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.708      ;
; 0.557 ; main_amplitude_var[4]  ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.712      ;
; 0.558 ; main_phase_var[8]      ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.713      ;
; 0.564 ; main_amplitude_var[0]  ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.719      ;
; 0.577 ; main_amplitude_var[13] ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.732      ;
; 0.582 ; aux_amplitude_var[0]   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.739      ;
; 0.587 ; main_count[1]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.744      ;
; 0.587 ; main_count[1]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.744      ;
; 0.589 ; main_amplitude_var[8]  ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.746      ;
; 0.606 ; main_count[2]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.753      ;
; 0.606 ; main_count[2]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.753      ;
; 0.607 ; main_count[2]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.754      ;
; 0.611 ; aux_amplitude_var[0]   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.767      ;
; 0.611 ; aux_amplitude_var[0]   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.767      ;
; 0.613 ; aux_amplitude_var[0]   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.769      ;
; 0.618 ; main_count[1]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.773      ;
; 0.621 ; main_count[1]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.776      ;
; 0.668 ; main_phase_var[9]      ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.823      ;
; 0.672 ; main_count[2]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.823      ;
; 0.687 ; main_count[1]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.842      ;
; 0.688 ; main_count[1]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.847      ;
; 0.692 ; aux_amplitude_var[0]   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.848      ;
; 0.699 ; main_count[0]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.856      ;
; 0.703 ; main_count[1]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.860      ;
; 0.707 ; main_count[1]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.863      ;
; 0.707 ; main_count[1]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.863      ;
; 0.710 ; main_count[1]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.863      ;
; 0.713 ; main_count[1]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.866      ;
; 0.714 ; main_count[1]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.870      ;
; 0.714 ; main_count[1]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.870      ;
; 0.718 ; main_count[1]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.871      ;
; 0.743 ; main_count[0]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.899      ;
; 0.770 ; main_amplitude_var[12] ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.926      ;
; 0.804 ; main_phase_var[5]      ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.956      ;
; 0.804 ; main_phase_var[5]      ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.956      ;
; 0.828 ; main_count[1]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.981      ;
; 0.838 ; main_count[1]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.991      ;
; 0.882 ; main_amplitude_var[3]  ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.034      ;
; 0.882 ; main_amplitude_var[3]  ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.034      ;
; 0.898 ; main_count[1]          ; main_phase_var[5]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.050      ;
; 0.898 ; main_count[1]          ; main_phase_var[8]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.050      ;
; 0.898 ; main_count[1]          ; main_amplitude_var[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.050      ;
; 0.898 ; main_count[1]          ; main_amplitude_var[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.050      ;
; 0.898 ; main_count[1]          ; main_amplitude_var[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.050      ;
; 0.898 ; main_count[1]          ; main_amplitude_var[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.050      ;
; 0.898 ; main_count[1]          ; main_amplitude_var[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.050      ;
; 0.898 ; main_count[1]          ; main_amplitude_var[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.050      ;
; 0.898 ; main_count[1]          ; main_amplitude_var[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.050      ;
; 0.898 ; main_count[1]          ; main_amplitude_var[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.050      ;
; 0.898 ; main_count[1]          ; main_amplitude_var[11] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.050      ;
; 0.898 ; main_count[1]          ; main_amplitude_var[10] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.050      ;
; 0.916 ; main_phase_var[5]      ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.073      ;
; 0.943 ; main_count[2]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.094      ;
; 0.943 ; main_count[2]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.094      ;
; 0.943 ; main_count[2]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.094      ;
; 0.950 ; main_phase_var[6]      ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.950 ; main_phase_var[6]      ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.959 ; main_amplitude_var[5]  ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.111      ;
; 0.959 ; main_amplitude_var[5]  ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.111      ;
; 0.985 ; main_count[1]          ; main_phase_var[4]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.137      ;
; 0.985 ; main_count[1]          ; main_phase_var[6]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.137      ;
; 0.985 ; main_count[1]          ; main_phase_var[7]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.137      ;
; 0.985 ; main_count[1]          ; main_phase_var[2]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.137      ;
; 0.985 ; main_count[1]          ; main_phase_var[9]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.137      ;
; 0.985 ; main_count[1]          ; main_amplitude_var[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.137      ;
; 0.985 ; main_count[1]          ; main_amplitude_var[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.137      ;
; 0.985 ; main_count[1]          ; main_amplitude_var[12] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.137      ;
; 0.985 ; main_count[1]          ; aux_amplitude_var[0]   ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.137      ;
; 0.994 ; main_amplitude_var[3]  ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.151      ;
; 1.000 ; main_phase_var[13]     ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.151      ;
; 1.000 ; main_phase_var[13]     ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.151      ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'bus_in_step_to_next_value'                                                                                                   ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.215 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.367      ;
; 0.248 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.400      ;
; 0.361 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.513      ;
; 0.366 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.518      ;
; 0.372 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.527      ;
; 0.381 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.533      ;
; 0.499 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.651      ;
; 0.507 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.659      ;
; 0.514 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.667      ;
; 0.521 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.673      ;
; 0.521 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.673      ;
; 0.534 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.686      ;
; 0.542 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.694      ;
; 0.549 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.701      ;
; 0.549 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.701      ;
; 0.556 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.708      ;
; 0.559 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.711      ;
; 0.569 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.721      ;
; 0.584 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.736      ;
; 0.594 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.746      ;
; 0.604 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.756      ;
; 0.615 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.767      ;
; 0.619 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.771      ;
; 0.629 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.781      ;
; 0.636 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.788      ;
; 0.650 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.802      ;
; 0.650 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.802      ;
; 0.654 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.806      ;
; 0.664 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.816      ;
; 0.671 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.823      ;
; 0.685 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.837      ;
; 0.685 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.837      ;
; 0.699 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.851      ;
; 0.706 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.858      ;
; 0.720 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.872      ;
; 0.720 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.872      ;
; 0.734 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.886      ;
; 0.741 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.893      ;
; 0.755 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.907      ;
; 0.755 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.907      ;
; 0.776 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.928      ;
; 0.790 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.942      ;
; 0.790 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.942      ;
; 0.811 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.963      ;
; 0.825 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.977      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.540 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.274      ; 0.452      ;
; 0.541 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.273      ; 0.452      ;
; 0.543 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.275      ; 0.456      ;
; 0.544 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.275      ; 0.457      ;
; 0.545 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.274      ; 0.457      ;
; 0.546 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.273      ; 0.457      ;
; 0.547 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.273      ; 0.458      ;
; 0.553 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.274      ; 0.465      ;
; 0.576 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.277      ; 0.491      ;
; 0.578 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.277      ; 0.493      ;
; 0.580 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.276      ; 0.494      ;
; 0.582 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.277      ; 0.497      ;
; 0.652 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.275      ; 0.565      ;
; 0.657 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.270      ; 0.565      ;
; 0.659 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.270      ; 0.567      ;
; 0.669 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.270      ; 0.577      ;
; 0.679 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.280      ; 0.597      ;
; 0.682 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.276      ; 0.596      ;
; 0.685 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.259      ; 0.582      ;
; 0.691 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.295      ; 0.624      ;
; 0.703 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 0.632      ;
; 0.703 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.277      ; 0.618      ;
; 0.708 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.276      ; 0.622      ;
; 0.708 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.279      ; 0.625      ;
; 0.712 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 0.641      ;
; 0.712 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.279      ; 0.629      ;
; 0.714 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.277      ; 0.629      ;
; 0.718 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.297      ; 0.653      ;
; 0.720 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.301      ; 0.659      ;
; 0.721 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.301      ; 0.660      ;
; 0.724 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.276      ; 0.638      ;
; 0.725 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.276      ; 0.639      ;
; 0.727 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.301      ; 0.666      ;
; 0.727 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.282      ; 0.647      ;
; 0.727 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.289      ; 0.654      ;
; 0.728 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.297      ; 0.663      ;
; 0.729 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.305      ; 0.672      ;
; 0.729 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.286      ; 0.653      ;
; 0.730 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.305      ; 0.673      ;
; 0.730 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.276      ; 0.644      ;
; 0.732 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.289      ; 0.659      ;
; 0.734 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.293      ; 0.665      ;
; 0.737 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.289      ; 0.664      ;
; 0.739 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.293      ; 0.670      ;
; 0.741 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.297      ; 0.676      ;
; 0.742 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.297      ; 0.677      ;
; 0.744 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.290      ; 0.672      ;
; 0.747 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.292      ; 0.677      ;
; 0.781 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.261      ; 0.680      ;
; 0.781 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.274      ; 0.693      ;
; 0.785 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.278      ; 0.701      ;
; 0.801 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.276      ; 0.715      ;
; 0.815 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 0.744      ;
; 0.829 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.283      ; 0.750      ;
; 0.830 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 0.759      ;
; 0.832 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.286      ; 0.756      ;
; 0.832 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 0.761      ;
; 0.833 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 0.762      ;
; 0.834 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.287      ; 0.759      ;
; 0.836 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.286      ; 0.760      ;
; 0.838 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.282      ; 0.758      ;
; 0.838 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 0.783      ;
; 0.840 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.292      ; 0.770      ;
; 0.841 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.289      ; 0.768      ;
; 0.843 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.301      ; 0.782      ;
; 0.843 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.297      ; 0.778      ;
; 0.844 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.305      ; 0.787      ;
; 0.845 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.301      ; 0.784      ;
; 0.845 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.299      ; 0.782      ;
; 0.845 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.297      ; 0.780      ;
; 0.845 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.297      ; 0.780      ;
; 0.846 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.290      ; 0.774      ;
; 0.846 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.299      ; 0.783      ;
; 0.847 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.305      ; 0.790      ;
; 0.847 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.297      ; 0.782      ;
; 0.848 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.309      ; 0.795      ;
; 0.848 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.301      ; 0.787      ;
; 0.848 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.276      ; 0.762      ;
; 0.851 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.305      ; 0.794      ;
; 0.852 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.299      ; 0.789      ;
; 0.853 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.289      ; 0.780      ;
; 0.854 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.294      ; 0.786      ;
; 0.854 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.262      ; 0.754      ;
; 0.854 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.289      ; 0.781      ;
; 0.855 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.305      ; 0.798      ;
; 0.855 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 0.800      ;
; 0.856 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.293      ; 0.787      ;
; 0.859 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.289      ; 0.786      ;
; 0.861 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.276      ; 0.775      ;
; 0.862 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.259      ; 0.759      ;
; 0.863 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.309      ; 0.810      ;
; 0.863 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.297      ; 0.798      ;
; 0.864 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.262      ; 0.764      ;
; 0.866 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.309      ; 0.813      ;
; 0.866 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.293      ; 0.797      ;
; 0.867 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.297      ; 0.802      ;
; 0.868 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.271      ; 0.777      ;
; 0.870 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.293      ; 0.801      ;
; 0.875 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.261      ; 0.774      ;
; 0.876 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.271      ; 0.785      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_system'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[3]  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_25'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[56] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[56] ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; 3.911 ; 3.911 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; 4.010 ; 4.010 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 4.010 ; 4.010 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 3.886 ; 3.886 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 3.680 ; 3.680 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 2.908 ; 2.908 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 2.335 ; 2.335 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 2.569 ; 2.569 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 2.498 ; 2.498 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 2.377 ; 2.377 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 2.691 ; 2.691 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 2.703 ; 2.703 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 2.763 ; 2.763 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 2.349 ; 2.349 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 2.357 ; 2.357 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 2.447 ; 2.447 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 2.615 ; 2.615 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 2.600 ; 2.600 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 2.908 ; 2.908 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 2.448 ; 2.448 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 2.645 ; 2.645 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 2.696 ; 2.696 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 3.725 ; 3.725 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 3.993 ; 3.993 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 3.836 ; 3.836 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 3.836 ; 3.836 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 3.778 ; 3.778 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 3.346 ; 3.346 ; Rise       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; -2.542 ; -2.542 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; -3.033 ; -3.033 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.374 ; -3.374 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.144 ; -3.144 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.033 ; -3.033 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -2.215 ; -2.215 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -2.215 ; -2.215 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -2.449 ; -2.449 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -2.378 ; -2.378 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -2.257 ; -2.257 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -2.571 ; -2.571 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -2.583 ; -2.583 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -2.643 ; -2.643 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -2.229 ; -2.229 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -2.237 ; -2.237 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -2.327 ; -2.327 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -2.495 ; -2.495 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -2.480 ; -2.480 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -2.788 ; -2.788 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -2.328 ; -2.328 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -2.525 ; -2.525 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -2.576 ; -2.576 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.749 ; -2.749 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -2.642 ; -2.642 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -2.998 ; -2.998 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -3.488 ; -3.488 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -3.430 ; -3.430 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -2.998 ; -2.998 ; Rise       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 1.796 ; 1.796 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.342 ; 2.342 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.342 ; 2.342 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.230 ; 2.230 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.339 ; 2.339 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.336 ; 2.336 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.106 ; 2.106 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.217 ; 2.217 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.102 ; 2.102 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.097 ; 2.097 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.026 ; 2.026 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.021 ; 2.021 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 1.883 ; 1.883 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 1.892 ; 1.892 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.004 ; 2.004 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.015 ; 2.015 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.113 ; 2.113 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.103 ; 2.103 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.244 ; 2.244 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.768 ; 3.768 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 3.781 ; 3.781 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 3.809 ; 3.809 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 3.665 ; 3.665 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 3.818 ; 3.818 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.261 ; 3.261 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.258 ; 3.258 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.402 ; 3.402 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.402 ; 3.402 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.328 ; 3.328 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.148 ; 3.148 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 1.796 ; 1.796 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 1.883 ; 1.883 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.342 ; 2.342 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.230 ; 2.230 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.339 ; 2.339 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.336 ; 2.336 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.106 ; 2.106 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.217 ; 2.217 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.102 ; 2.102 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.097 ; 2.097 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.026 ; 2.026 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.021 ; 2.021 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 1.883 ; 1.883 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 1.892 ; 1.892 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.004 ; 2.004 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.015 ; 2.015 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.113 ; 2.113 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.103 ; 2.103 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.244 ; 2.244 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.768 ; 3.768 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 3.781 ; 3.781 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 3.809 ; 3.809 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 3.665 ; 3.665 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 3.818 ; 3.818 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.261 ; 3.261 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.258 ; 3.258 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.402 ; 3.402 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.402 ; 3.402 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.328 ; 3.328 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.148 ; 3.148 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+---------------------------------------------------------------------------+
; Propagation Delay                                                         ;
+-------------------+-----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port           ; RR    ; RF    ; FR    ; FF    ;
+-------------------+-----------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 6.409 ; 6.409 ; 6.409 ; 6.409 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 6.294 ; 6.294 ; 6.294 ; 6.294 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 6.347 ; 6.347 ; 6.347 ; 6.347 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 6.480 ; 6.480 ; 6.480 ; 6.480 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 6.285 ; 6.285 ; 6.285 ; 6.285 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 6.170 ; 6.170 ; 6.170 ; 6.170 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 6.223 ; 6.223 ; 6.223 ; 6.223 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 6.356 ; 6.356 ; 6.356 ; 6.356 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 5.741 ; 5.741 ; 5.741 ; 5.741 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 5.626 ; 5.626 ; 5.626 ; 5.626 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 5.679 ; 5.679 ; 5.679 ; 5.679 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 5.812 ; 5.812 ; 5.812 ; 5.812 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 6.235 ; 6.235 ; 6.235 ; 6.235 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 6.120 ; 6.120 ; 6.120 ; 6.120 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 6.173 ; 6.173 ; 6.173 ; 6.173 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 6.306 ; 6.306 ; 6.306 ; 6.306 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 6.177 ; 6.177 ; 6.177 ; 6.177 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 6.062 ; 6.062 ; 6.062 ; 6.062 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 6.115 ; 6.115 ; 6.115 ; 6.115 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 6.248 ; 6.248 ; 6.248 ; 6.248 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 5.628 ; 5.628 ; 5.628 ; 5.628 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 5.513 ; 5.513 ; 5.513 ; 5.513 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 5.566 ; 5.566 ; 5.566 ; 5.566 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 5.699 ; 5.699 ; 5.699 ; 5.699 ;
+-------------------+-----------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------+
; Minimum Propagation Delay                                                 ;
+-------------------+-----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port           ; RR    ; RF    ; FR    ; FF    ;
+-------------------+-----------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 6.409 ; 6.409 ; 6.409 ; 6.409 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 6.294 ; 6.294 ; 6.294 ; 6.294 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 6.347 ; 6.347 ; 6.347 ; 6.347 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 6.480 ; 6.480 ; 6.480 ; 6.480 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 6.285 ; 6.285 ; 6.285 ; 6.285 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 6.170 ; 6.170 ; 6.170 ; 6.170 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 6.223 ; 6.223 ; 6.223 ; 6.223 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 6.356 ; 6.356 ; 6.356 ; 6.356 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 5.741 ; 5.741 ; 5.741 ; 5.741 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 5.626 ; 5.626 ; 5.626 ; 5.626 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 5.679 ; 5.679 ; 5.679 ; 5.679 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 5.812 ; 5.812 ; 5.812 ; 5.812 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 6.235 ; 6.235 ; 6.235 ; 6.235 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 6.120 ; 6.120 ; 6.120 ; 6.120 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 6.173 ; 6.173 ; 6.173 ; 6.173 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 6.306 ; 6.306 ; 6.306 ; 6.306 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 6.177 ; 6.177 ; 6.177 ; 6.177 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 6.062 ; 6.062 ; 6.062 ; 6.062 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 6.115 ; 6.115 ; 6.115 ; 6.115 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 6.248 ; 6.248 ; 6.248 ; 6.248 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 5.628 ; 5.628 ; 5.628 ; 5.628 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 5.513 ; 5.513 ; 5.513 ; 5.513 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 5.566 ; 5.566 ; 5.566 ; 5.566 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 5.699 ; 5.699 ; 5.699 ; 5.699 ;
+-------------------+-----------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -2.561   ; -2.209 ; N/A      ; N/A     ; -1.880              ;
;  PLL|altpll_component|pll|clk[0] ; -2.481   ; 0.215  ; N/A      ; N/A     ; 4.000               ;
;  bus_in_step_to_next_value       ; -1.059   ; 0.215  ; N/A      ; N/A     ; -1.222              ;
;  clk_25                          ; -2.039   ; -2.209 ; N/A      ; N/A     ; 17.620              ;
;  clk_system                      ; -2.561   ; -1.694 ; N/A      ; N/A     ; -0.500              ;
;  dds_ram_wrclock                 ; -1.915   ; 0.540  ; N/A      ; N/A     ; -1.880              ;
; Design-wide TNS                  ; -593.767 ; -3.903 ; 0.0      ; 0.0     ; -969.622            ;
;  PLL|altpll_component|pll|clk[0] ; -74.162  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  bus_in_step_to_next_value       ; -6.395   ; 0.000  ; N/A      ; N/A     ; -11.222             ;
;  clk_25                          ; -267.484 ; -2.209 ; N/A      ; N/A     ; 0.000               ;
;  clk_system                      ; -68.381  ; -1.694 ; N/A      ; N/A     ; -56.000             ;
;  dds_ram_wrclock                 ; -177.345 ; 0.000  ; N/A      ; N/A     ; -902.400            ;
+----------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; 7.648 ; 7.648 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; 7.780 ; 7.780 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 7.780 ; 7.780 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 7.494 ; 7.494 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 7.112 ; 7.112 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 5.174 ; 5.174 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 4.158 ; 4.158 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 4.644 ; 4.644 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 4.451 ; 4.451 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 4.276 ; 4.276 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 4.841 ; 4.841 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 4.880 ; 4.880 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 4.965 ; 4.965 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 4.238 ; 4.238 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 4.237 ; 4.237 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 4.380 ; 4.380 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 4.741 ; 4.741 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 4.676 ; 4.676 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 5.174 ; 5.174 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 4.391 ; 4.391 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 4.749 ; 4.749 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 4.842 ; 4.842 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 7.112 ; 7.112 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 7.511 ; 7.511 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 7.390 ; 7.390 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 7.390 ; 7.390 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 7.255 ; 7.255 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 6.229 ; 6.229 ; Rise       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; -2.542 ; -2.542 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; -3.033 ; -3.033 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.374 ; -3.374 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.144 ; -3.144 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.033 ; -3.033 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -2.215 ; -2.215 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -2.215 ; -2.215 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -2.449 ; -2.449 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -2.378 ; -2.378 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -2.257 ; -2.257 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -2.571 ; -2.571 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -2.583 ; -2.583 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -2.643 ; -2.643 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -2.229 ; -2.229 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -2.237 ; -2.237 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -2.327 ; -2.327 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -2.495 ; -2.495 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -2.480 ; -2.480 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -2.788 ; -2.788 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -2.328 ; -2.328 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -2.525 ; -2.525 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -2.576 ; -2.576 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.749 ; -2.749 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -2.642 ; -2.642 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -2.998 ; -2.998 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -3.488 ; -3.488 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -3.430 ; -3.430 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -2.998 ; -2.998 ; Rise       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 3.703 ; 3.703 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 4.783 ; 4.783 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 4.775 ; 4.775 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.487 ; 4.487 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.783 ; 4.783 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.770 ; 4.770 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.283 ; 4.283 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.454 ; 4.454 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.274 ; 4.274 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.266 ; 4.266 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.083 ; 4.083 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.077 ; 4.077 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 3.797 ; 3.797 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 3.815 ; 3.815 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.050 ; 4.050 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.062 ; 4.062 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.276 ; 4.276 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.266 ; 4.266 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.557 ; 4.557 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 6.906 ; 6.906 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 6.895 ; 6.895 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 6.849 ; 6.849 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 6.681 ; 6.681 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 6.960 ; 6.960 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 5.955 ; 5.955 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 5.947 ; 5.947 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.239 ; 6.239 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.239 ; 6.239 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.050 ; 6.050 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.679 ; 5.679 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 1.796 ; 1.796 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 1.883 ; 1.883 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.342 ; 2.342 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.230 ; 2.230 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.339 ; 2.339 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.336 ; 2.336 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.106 ; 2.106 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.217 ; 2.217 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.102 ; 2.102 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.097 ; 2.097 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.026 ; 2.026 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.021 ; 2.021 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 1.883 ; 1.883 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 1.892 ; 1.892 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.004 ; 2.004 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.015 ; 2.015 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.113 ; 2.113 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.103 ; 2.103 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.244 ; 2.244 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.768 ; 3.768 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 3.781 ; 3.781 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 3.809 ; 3.809 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 3.665 ; 3.665 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 3.818 ; 3.818 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.261 ; 3.261 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.258 ; 3.258 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.402 ; 3.402 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.402 ; 3.402 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.328 ; 3.328 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.148 ; 3.148 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------+
; Progagation Delay                                                             ;
+-------------------+-----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port           ; RR     ; RF     ; FR     ; FF     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 11.994 ; 11.994 ; 11.994 ; 11.994 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 11.725 ; 11.725 ; 11.725 ; 11.725 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 11.775 ; 11.775 ; 11.775 ; 11.775 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 12.067 ; 12.067 ; 12.067 ; 12.067 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 11.708 ; 11.708 ; 11.708 ; 11.708 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 11.439 ; 11.439 ; 11.439 ; 11.439 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 11.489 ; 11.489 ; 11.489 ; 11.489 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 11.781 ; 11.781 ; 11.781 ; 11.781 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 10.428 ; 10.428 ; 10.428 ; 10.428 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 10.159 ; 10.159 ; 10.159 ; 10.159 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 10.209 ; 10.209 ; 10.209 ; 10.209 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 10.501 ; 10.501 ; 10.501 ; 10.501 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 11.604 ; 11.604 ; 11.604 ; 11.604 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 11.335 ; 11.335 ; 11.335 ; 11.335 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 11.385 ; 11.385 ; 11.385 ; 11.385 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 11.677 ; 11.677 ; 11.677 ; 11.677 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 11.469 ; 11.469 ; 11.469 ; 11.469 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 11.200 ; 11.200 ; 11.200 ; 11.200 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 11.250 ; 11.250 ; 11.250 ; 11.250 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 11.542 ; 11.542 ; 11.542 ; 11.542 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 10.192 ; 10.192 ; 10.192 ; 10.192 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 9.923  ; 9.923  ; 9.923  ; 9.923  ;
; dip_in[2]         ; bus_transmitter_en[0] ; 9.973  ; 9.973  ; 9.973  ; 9.973  ;
; dip_in[2]         ; bus_transmitter_en[1] ; 10.265 ; 10.265 ; 10.265 ; 10.265 ;
+-------------------+-----------------------+--------+--------+--------+--------+


+---------------------------------------------------------------------------+
; Minimum Progagation Delay                                                 ;
+-------------------+-----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port           ; RR    ; RF    ; FR    ; FF    ;
+-------------------+-----------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 6.409 ; 6.409 ; 6.409 ; 6.409 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 6.294 ; 6.294 ; 6.294 ; 6.294 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 6.347 ; 6.347 ; 6.347 ; 6.347 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 6.480 ; 6.480 ; 6.480 ; 6.480 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 6.285 ; 6.285 ; 6.285 ; 6.285 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 6.170 ; 6.170 ; 6.170 ; 6.170 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 6.223 ; 6.223 ; 6.223 ; 6.223 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 6.356 ; 6.356 ; 6.356 ; 6.356 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 5.741 ; 5.741 ; 5.741 ; 5.741 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 5.626 ; 5.626 ; 5.626 ; 5.626 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 5.679 ; 5.679 ; 5.679 ; 5.679 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 5.812 ; 5.812 ; 5.812 ; 5.812 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 6.235 ; 6.235 ; 6.235 ; 6.235 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 6.120 ; 6.120 ; 6.120 ; 6.120 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 6.173 ; 6.173 ; 6.173 ; 6.173 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 6.306 ; 6.306 ; 6.306 ; 6.306 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 6.177 ; 6.177 ; 6.177 ; 6.177 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 6.062 ; 6.062 ; 6.062 ; 6.062 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 6.115 ; 6.115 ; 6.115 ; 6.115 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 6.248 ; 6.248 ; 6.248 ; 6.248 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 5.628 ; 5.628 ; 5.628 ; 5.628 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 5.513 ; 5.513 ; 5.513 ; 5.513 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 5.566 ; 5.566 ; 5.566 ; 5.566 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 5.699 ; 5.699 ; 5.699 ; 5.699 ;
+-------------------+-----------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value       ; bus_in_step_to_next_value       ; 55       ; 0        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_25                          ; 160      ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 691      ; 0        ; 1440     ; 3369     ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_system                      ; 4        ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_system                      ; 298      ; 0        ; 0        ; 0        ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 224      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_25                          ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 1064     ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 1193     ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value       ; bus_in_step_to_next_value       ; 55       ; 0        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_25                          ; 160      ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 691      ; 0        ; 1440     ; 3369     ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_system                      ; 4        ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_system                      ; 298      ; 0        ; 0        ; 0        ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 224      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_25                          ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 1064     ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 1193     ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 209   ; 209  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 52    ; 52   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 03 16:52:16 2013
Info: Command: quartus_sta DDS -c DDS
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "dds_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dds_controller -section_id Top was ignored
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25 clk_25
    Info (332110): create_generated_clock -source {PLL|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {PLL|altpll_component|pll|clk[0]} {PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name bus_in_step_to_next_value bus_in_step_to_next_value
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.561
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.561       -68.381 clk_system 
    Info (332119):    -2.481       -74.162 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -2.039      -267.484 clk_25 
    Info (332119):    -1.915      -177.345 dds_ram_wrclock 
    Info (332119):    -1.059        -6.395 bus_in_step_to_next_value 
Info (332146): Worst-case hold slack is -2.209
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.209        -2.209 clk_25 
    Info (332119):    -1.694        -1.694 clk_system 
    Info (332119):     0.391         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 bus_in_step_to_next_value 
    Info (332119):     0.660         0.000 dds_ram_wrclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -902.400 dds_ram_wrclock 
    Info (332119):    -1.222       -11.222 bus_in_step_to_next_value 
    Info (332119):    -0.500       -56.000 clk_system 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    17.620         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.457       -41.129 dds_ram_wrclock 
    Info (332119):    -0.591        -6.986 clk_system 
    Info (332119):    -0.341       -25.614 clk_25 
    Info (332119):     0.055         0.000 bus_in_step_to_next_value 
    Info (332119):     0.974         0.000 PLL|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.346        -1.346 clk_25 
    Info (332119):    -1.048        -1.048 clk_system 
    Info (332119):     0.215         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 bus_in_step_to_next_value 
    Info (332119):     0.540         0.000 dds_ram_wrclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -902.400 dds_ram_wrclock 
    Info (332119):    -1.222       -11.222 bus_in_step_to_next_value 
    Info (332119):    -0.500       -56.000 clk_system 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    17.620         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 363 megabytes
    Info: Processing ended: Sun Mar 03 16:52:19 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


