*-- pdngen: spice deck generated for chip 'chiplet2' PDN
*-- die chiplet2:  W/H: 0.003/0.003


.subckt chiplet2
+nd_pad_port_0_1
+nd_pad_port_0_3
+nd_pad_port_0_5
+nd_pad_port_0_7
+nd_pad_port_0_9
+nd_pad_port_1_0
+nd_pad_port_1_2
+nd_pad_port_1_4
+nd_pad_port_1_6
+nd_pad_port_1_8
+nd_pad_port_2_1
+nd_pad_port_2_3
+nd_pad_port_2_5
+nd_pad_port_2_7
+nd_pad_port_2_9
+nd_pad_port_3_0
+nd_pad_port_3_2
+nd_pad_port_3_4
+nd_pad_port_3_6
+nd_pad_port_3_8
+nd_pad_port_4_1
+nd_pad_port_4_3
+nd_pad_port_4_5
+nd_pad_port_4_7
+nd_pad_port_4_9
+nd_pad_port_5_0
+nd_pad_port_5_2
+nd_pad_port_5_4
+nd_pad_port_5_6
+nd_pad_port_5_8
+nd_pad_port_6_1
+nd_pad_port_6_3
+nd_pad_port_6_5
+nd_pad_port_6_7
+nd_pad_port_6_9
+nd_pad_port_7_0
+nd_pad_port_7_2
+nd_pad_port_7_4
+nd_pad_port_7_6
+nd_pad_port_7_8
+nd_pad_port_8_1
+nd_pad_port_8_3
+nd_pad_port_8_5
+nd_pad_port_8_7
+nd_pad_port_8_9
+nd_pad_port_9_0
+nd_pad_port_9_2
+nd_pad_port_9_4
+nd_pad_port_9_6
+nd_pad_port_9_8
*-- p/g port #: 50/50

*-- layer 1: net: 0 [X] VDD net from layer 1-2
rd_1_2_0_0_0 nd_1_0_666_666 nd_1_0_2000_666 0.016324
rd_1_2_0_0_1 nd_1_0_2000_666 nd_1_0_3333_666 0.016324
rd_1_2_0_0_2 nd_1_0_3333_666 nd_1_0_4666_666 0.016324
rd_1_2_0_0_3 nd_1_0_4666_666 nd_1_0_6000_666 0.016324
rd_1_2_0_0_4 nd_1_0_6000_666 nd_1_0_7333_666 0.016324
rd_1_2_0_0_5 nd_1_0_7333_666 nd_1_0_8666_666 0.016324
rd_1_2_0_1_0 nd_1_0_666_2000 nd_1_0_2000_2000 0.016324
rd_1_2_0_1_1 nd_1_0_2000_2000 nd_1_0_3333_2000 0.016324
rd_1_2_0_1_2 nd_1_0_3333_2000 nd_1_0_4666_2000 0.016324
rd_1_2_0_1_3 nd_1_0_4666_2000 nd_1_0_6000_2000 0.016324
rd_1_2_0_1_4 nd_1_0_6000_2000 nd_1_0_7333_2000 0.016324
rd_1_2_0_1_5 nd_1_0_7333_2000 nd_1_0_8666_2000 0.016324
rd_1_2_0_2_0 nd_1_0_666_3333 nd_1_0_2000_3333 0.016324
rd_1_2_0_2_1 nd_1_0_2000_3333 nd_1_0_3333_3333 0.016324
rd_1_2_0_2_2 nd_1_0_3333_3333 nd_1_0_4666_3333 0.016324
rd_1_2_0_2_3 nd_1_0_4666_3333 nd_1_0_6000_3333 0.016324
rd_1_2_0_2_4 nd_1_0_6000_3333 nd_1_0_7333_3333 0.016324
rd_1_2_0_2_5 nd_1_0_7333_3333 nd_1_0_8666_3333 0.016324
rd_1_2_0_3_0 nd_1_0_666_4666 nd_1_0_2000_4666 0.016324
rd_1_2_0_3_1 nd_1_0_2000_4666 nd_1_0_3333_4666 0.016324
rd_1_2_0_3_2 nd_1_0_3333_4666 nd_1_0_4666_4666 0.016324
rd_1_2_0_3_3 nd_1_0_4666_4666 nd_1_0_6000_4666 0.016324
rd_1_2_0_3_4 nd_1_0_6000_4666 nd_1_0_7333_4666 0.016324
rd_1_2_0_3_5 nd_1_0_7333_4666 nd_1_0_8666_4666 0.016324
rd_1_2_0_4_0 nd_1_0_666_6000 nd_1_0_2000_6000 0.016324
rd_1_2_0_4_1 nd_1_0_2000_6000 nd_1_0_3333_6000 0.016324
rd_1_2_0_4_2 nd_1_0_3333_6000 nd_1_0_4666_6000 0.016324
rd_1_2_0_4_3 nd_1_0_4666_6000 nd_1_0_6000_6000 0.016324
rd_1_2_0_4_4 nd_1_0_6000_6000 nd_1_0_7333_6000 0.016324
rd_1_2_0_4_5 nd_1_0_7333_6000 nd_1_0_8666_6000 0.016324
rd_1_2_0_5_0 nd_1_0_666_7333 nd_1_0_2000_7333 0.016324
rd_1_2_0_5_1 nd_1_0_2000_7333 nd_1_0_3333_7333 0.016324
rd_1_2_0_5_2 nd_1_0_3333_7333 nd_1_0_4666_7333 0.016324
rd_1_2_0_5_3 nd_1_0_4666_7333 nd_1_0_6000_7333 0.016324
rd_1_2_0_5_4 nd_1_0_6000_7333 nd_1_0_7333_7333 0.016324
rd_1_2_0_5_5 nd_1_0_7333_7333 nd_1_0_8666_7333 0.016324
rd_1_2_0_6_0 nd_1_0_666_8666 nd_1_0_2000_8666 0.016324
rd_1_2_0_6_1 nd_1_0_2000_8666 nd_1_0_3333_8666 0.016324
rd_1_2_0_6_2 nd_1_0_3333_8666 nd_1_0_4666_8666 0.016324
rd_1_2_0_6_3 nd_1_0_4666_8666 nd_1_0_6000_8666 0.016324
rd_1_2_0_6_4 nd_1_0_6000_8666 nd_1_0_7333_8666 0.016324
rd_1_2_0_6_5 nd_1_0_7333_8666 nd_1_0_8666_8666 0.016324
*-- layer 1: net: 0 [X] VSS net from layer 1-2
*-- layer 2: net: 0 [Y] VDD net from layer 2-1
rd_2_1_0_0_0 nd_2_0_666_666 nd_2_0_666_2000 0.016324
rd_2_1_0_0_1 nd_2_0_666_2000 nd_2_0_666_3333 0.016324
rd_2_1_0_0_2 nd_2_0_666_3333 nd_2_0_666_4666 0.016324
rd_2_1_0_0_3 nd_2_0_666_4666 nd_2_0_666_6000 0.016324
rd_2_1_0_0_4 nd_2_0_666_6000 nd_2_0_666_7333 0.016324
rd_2_1_0_0_5 nd_2_0_666_7333 nd_2_0_666_8666 0.016324
rd_2_1_0_1_0 nd_2_0_2000_666 nd_2_0_2000_2000 0.016324
rd_2_1_0_1_1 nd_2_0_2000_2000 nd_2_0_2000_3333 0.016324
rd_2_1_0_1_2 nd_2_0_2000_3333 nd_2_0_2000_4666 0.016324
rd_2_1_0_1_3 nd_2_0_2000_4666 nd_2_0_2000_6000 0.016324
rd_2_1_0_1_4 nd_2_0_2000_6000 nd_2_0_2000_7333 0.016324
rd_2_1_0_1_5 nd_2_0_2000_7333 nd_2_0_2000_8666 0.016324
rd_2_1_0_2_0 nd_2_0_3333_666 nd_2_0_3333_2000 0.016324
rd_2_1_0_2_1 nd_2_0_3333_2000 nd_2_0_3333_3333 0.016324
rd_2_1_0_2_2 nd_2_0_3333_3333 nd_2_0_3333_4666 0.016324
rd_2_1_0_2_3 nd_2_0_3333_4666 nd_2_0_3333_6000 0.016324
rd_2_1_0_2_4 nd_2_0_3333_6000 nd_2_0_3333_7333 0.016324
rd_2_1_0_2_5 nd_2_0_3333_7333 nd_2_0_3333_8666 0.016324
rd_2_1_0_3_0 nd_2_0_4666_666 nd_2_0_4666_2000 0.016324
rd_2_1_0_3_1 nd_2_0_4666_2000 nd_2_0_4666_3333 0.016324
rd_2_1_0_3_2 nd_2_0_4666_3333 nd_2_0_4666_4666 0.016324
rd_2_1_0_3_3 nd_2_0_4666_4666 nd_2_0_4666_6000 0.016324
rd_2_1_0_3_4 nd_2_0_4666_6000 nd_2_0_4666_7333 0.016324
rd_2_1_0_3_5 nd_2_0_4666_7333 nd_2_0_4666_8666 0.016324
rd_2_1_0_4_0 nd_2_0_6000_666 nd_2_0_6000_2000 0.016324
rd_2_1_0_4_1 nd_2_0_6000_2000 nd_2_0_6000_3333 0.016324
rd_2_1_0_4_2 nd_2_0_6000_3333 nd_2_0_6000_4666 0.016324
rd_2_1_0_4_3 nd_2_0_6000_4666 nd_2_0_6000_6000 0.016324
rd_2_1_0_4_4 nd_2_0_6000_6000 nd_2_0_6000_7333 0.016324
rd_2_1_0_4_5 nd_2_0_6000_7333 nd_2_0_6000_8666 0.016324
rd_2_1_0_5_0 nd_2_0_7333_666 nd_2_0_7333_2000 0.016324
rd_2_1_0_5_1 nd_2_0_7333_2000 nd_2_0_7333_3333 0.016324
rd_2_1_0_5_2 nd_2_0_7333_3333 nd_2_0_7333_4666 0.016324
rd_2_1_0_5_3 nd_2_0_7333_4666 nd_2_0_7333_6000 0.016324
rd_2_1_0_5_4 nd_2_0_7333_6000 nd_2_0_7333_7333 0.016324
rd_2_1_0_5_5 nd_2_0_7333_7333 nd_2_0_7333_8666 0.016324
rd_2_1_0_6_0 nd_2_0_8666_666 nd_2_0_8666_2000 0.016324
rd_2_1_0_6_1 nd_2_0_8666_2000 nd_2_0_8666_3333 0.016324
rd_2_1_0_6_2 nd_2_0_8666_3333 nd_2_0_8666_4666 0.016324
rd_2_1_0_6_3 nd_2_0_8666_4666 nd_2_0_8666_6000 0.016324
rd_2_1_0_6_4 nd_2_0_8666_6000 nd_2_0_8666_7333 0.016324
rd_2_1_0_6_5 nd_2_0_8666_7333 nd_2_0_8666_8666 0.016324
*-- layer 2: net: 0 [Y] VSS net from layer 2-1
*-- via layer 1-2: net: 0 VDD net
rvd_1_0_0_0 nd_1_0_666_666 nd_2_0_666_666 0.005
rvd_1_0_0_1 nd_1_0_2000_666 nd_2_0_2000_666 0.005
rvd_1_0_0_2 nd_1_0_3333_666 nd_2_0_3333_666 0.005
rvd_1_0_0_3 nd_1_0_4666_666 nd_2_0_4666_666 0.005
rvd_1_0_0_4 nd_1_0_6000_666 nd_2_0_6000_666 0.005
rvd_1_0_0_5 nd_1_0_7333_666 nd_2_0_7333_666 0.005
rvd_1_0_0_6 nd_1_0_8666_666 nd_2_0_8666_666 0.005
rvd_1_0_1_0 nd_1_0_666_2000 nd_2_0_666_2000 0.005
rvd_1_0_1_1 nd_1_0_2000_2000 nd_2_0_2000_2000 0.005
rvd_1_0_1_2 nd_1_0_3333_2000 nd_2_0_3333_2000 0.005
rvd_1_0_1_3 nd_1_0_4666_2000 nd_2_0_4666_2000 0.005
rvd_1_0_1_4 nd_1_0_6000_2000 nd_2_0_6000_2000 0.005
rvd_1_0_1_5 nd_1_0_7333_2000 nd_2_0_7333_2000 0.005
rvd_1_0_1_6 nd_1_0_8666_2000 nd_2_0_8666_2000 0.005
rvd_1_0_2_0 nd_1_0_666_3333 nd_2_0_666_3333 0.005
rvd_1_0_2_1 nd_1_0_2000_3333 nd_2_0_2000_3333 0.005
rvd_1_0_2_2 nd_1_0_3333_3333 nd_2_0_3333_3333 0.005
rvd_1_0_2_3 nd_1_0_4666_3333 nd_2_0_4666_3333 0.005
rvd_1_0_2_4 nd_1_0_6000_3333 nd_2_0_6000_3333 0.005
rvd_1_0_2_5 nd_1_0_7333_3333 nd_2_0_7333_3333 0.005
rvd_1_0_2_6 nd_1_0_8666_3333 nd_2_0_8666_3333 0.005
rvd_1_0_3_0 nd_1_0_666_4666 nd_2_0_666_4666 0.005
rvd_1_0_3_1 nd_1_0_2000_4666 nd_2_0_2000_4666 0.005
rvd_1_0_3_2 nd_1_0_3333_4666 nd_2_0_3333_4666 0.005
rvd_1_0_3_3 nd_1_0_4666_4666 nd_2_0_4666_4666 0.005
rvd_1_0_3_4 nd_1_0_6000_4666 nd_2_0_6000_4666 0.005
rvd_1_0_3_5 nd_1_0_7333_4666 nd_2_0_7333_4666 0.005
rvd_1_0_3_6 nd_1_0_8666_4666 nd_2_0_8666_4666 0.005
rvd_1_0_4_0 nd_1_0_666_6000 nd_2_0_666_6000 0.005
rvd_1_0_4_1 nd_1_0_2000_6000 nd_2_0_2000_6000 0.005
rvd_1_0_4_2 nd_1_0_3333_6000 nd_2_0_3333_6000 0.005
rvd_1_0_4_3 nd_1_0_4666_6000 nd_2_0_4666_6000 0.005
rvd_1_0_4_4 nd_1_0_6000_6000 nd_2_0_6000_6000 0.005
rvd_1_0_4_5 nd_1_0_7333_6000 nd_2_0_7333_6000 0.005
rvd_1_0_4_6 nd_1_0_8666_6000 nd_2_0_8666_6000 0.005
rvd_1_0_5_0 nd_1_0_666_7333 nd_2_0_666_7333 0.005
rvd_1_0_5_1 nd_1_0_2000_7333 nd_2_0_2000_7333 0.005
rvd_1_0_5_2 nd_1_0_3333_7333 nd_2_0_3333_7333 0.005
rvd_1_0_5_3 nd_1_0_4666_7333 nd_2_0_4666_7333 0.005
rvd_1_0_5_4 nd_1_0_6000_7333 nd_2_0_6000_7333 0.005
rvd_1_0_5_5 nd_1_0_7333_7333 nd_2_0_7333_7333 0.005
rvd_1_0_5_6 nd_1_0_8666_7333 nd_2_0_8666_7333 0.005
rvd_1_0_6_0 nd_1_0_666_8666 nd_2_0_666_8666 0.005
rvd_1_0_6_1 nd_1_0_2000_8666 nd_2_0_2000_8666 0.005
rvd_1_0_6_2 nd_1_0_3333_8666 nd_2_0_3333_8666 0.005
rvd_1_0_6_3 nd_1_0_4666_8666 nd_2_0_4666_8666 0.005
rvd_1_0_6_4 nd_1_0_6000_8666 nd_2_0_6000_8666 0.005
rvd_1_0_6_5 nd_1_0_7333_8666 nd_2_0_7333_8666 0.005
rvd_1_0_6_6 nd_1_0_8666_8666 nd_2_0_8666_8666 0.005
*-- via layer 1-2: net: 0 VSS net
id_0_0_0_0 nd_1_0_666_666 0 pwl(0 0.0 5.542e-01ns 0.0  6.042e-01ns 2.0e-01  6.693e-01ns 2.0e-01  7.193e-01ns 0.0)
rdesr_0_0_0_0 nd_1_0_666_666 nd_1_0_666_666_ci 3.91927
cd_0_0_0_0 nd_1_0_666_666_ci 0 2.09659e-11
id_0_0_0_1 nd_1_0_2000_666 0 pwl(0 0.0 3.818e-01ns 0.0  4.318e-01ns 2.2e-02  9.491e-01ns 2.2e-02  9.991e-01ns 0.0)
rdesr_0_0_0_1 nd_1_0_2000_666 nd_1_0_2000_666_ci 7.19774
cd_0_0_0_1 nd_1_0_2000_666_ci 0 1.4083e-11
id_0_0_0_2 nd_1_0_3333_666 0 pwl(0 0.0 2.681e-01ns 0.0  3.181e-01ns 5.1e-02  5.533e-01ns 5.1e-02  6.033e-01ns 0.0)
rdesr_0_0_0_2 nd_1_0_3333_666 nd_1_0_3333_666_ci 6.23454
cd_0_0_0_2 nd_1_0_3333_666_ci 0 1.67325e-11
id_0_0_0_3 nd_1_0_4666_666 0 pwl(0 0.0 2.876e-01ns 0.0  3.376e-01ns 6.8e-03  8.820e-01ns 6.8e-03  9.320e-01ns 0.0)
rdesr_0_0_0_3 nd_1_0_4666_666 nd_1_0_4666_666_ci 22.1666
cd_0_0_0_3 nd_1_0_4666_666_ci 0 3.595e-12
id_0_0_0_4 nd_1_0_6000_666 0 pwl(0 0.0 4.924e-01ns 0.0  5.424e-01ns 5.9e-02  7.961e-01ns 5.9e-02  8.461e-01ns 0.0)
rdesr_0_0_0_4 nd_1_0_6000_666 nd_1_0_6000_666_ci 4.98386
cd_0_0_0_4 nd_1_0_6000_666_ci 0 3.11066e-11
id_0_0_0_5 nd_1_0_7333_666 0 pwl(0 0.0 6.015e-02ns 0.0  1.102e-01ns 1.9e-02  6.494e-01ns 1.9e-02  6.994e-01ns 0.0)
rdesr_0_0_0_5 nd_1_0_7333_666 nd_1_0_7333_666_ci 8.03456
cd_0_0_0_5 nd_1_0_7333_666_ci 0 3.6839e-12
id_0_0_0_6 nd_1_0_8666_666 0 pwl(0 0.0 3.933e-01ns 0.0  4.433e-01ns 2.3e-03  7.051e-01ns 2.3e-03  7.551e-01ns 0.0)
rdesr_0_0_0_6 nd_1_0_8666_666 nd_1_0_8666_666_ci 122.899
cd_0_0_0_6 nd_1_0_8666_666_ci 0 1.08459e-12
id_0_0_0_7 nd_1_0_666_2000 0 pwl(0 0.0 8.659e-01ns 0.0  9.159e-01ns 2.2e-01  9.341e-01ns 2.2e-01  9.841e-01ns 0.0)
rdesr_0_0_0_7 nd_1_0_666_2000 nd_1_0_666_2000_ci 6.05383
cd_0_0_0_7 nd_1_0_666_2000_ci 0 2.26416e-11
id_0_0_0_8 nd_1_0_2000_2000 0 pwl(0 0.0 7.499e-01ns 0.0  7.999e-01ns 7.6e-02  8.078e-01ns 7.6e-02  8.578e-01ns 0.0)
rdesr_0_0_0_8 nd_1_0_2000_2000 nd_1_0_2000_2000_ci 20.402
cd_0_0_0_8 nd_1_0_2000_2000_ci 0 5.52289e-12
id_0_0_0_9 nd_1_0_3333_2000 0 pwl(0 0.0 7.661e-01ns 0.0  8.161e-01ns 1.1e-01  9.400e-01ns 1.1e-01  9.900e-01ns 0.0)
rdesr_0_0_0_9 nd_1_0_3333_2000 nd_1_0_3333_2000_ci 4.86164
cd_0_0_0_9 nd_1_0_3333_2000_ci 0 2.36556e-11
id_0_0_0_10 nd_1_0_4666_2000 0 pwl(0 0.0 7.855e-01ns 0.0  8.355e-01ns 7.3e-02  9.437e-01ns 7.3e-02  9.937e-01ns 0.0)
rdesr_0_0_0_10 nd_1_0_4666_2000 nd_1_0_4666_2000_ci 7.75456
cd_0_0_0_10 nd_1_0_4666_2000_ci 0 1.54271e-11
id_0_0_0_11 nd_1_0_6000_2000 0 pwl(0 0.0 3.449e-01ns 0.0  3.949e-01ns 3.5e-02  7.283e-01ns 3.5e-02  7.783e-01ns 0.0)
rdesr_0_0_0_11 nd_1_0_6000_2000 nd_1_0_6000_2000_ci 6.71852
cd_0_0_0_11 nd_1_0_6000_2000_ci 0 7.68058e-12
id_0_0_0_12 nd_1_0_7333_2000 0 pwl(0 0.0 4.288e-02ns 0.0  9.288e-02ns 1.0e-01  1.938e-01ns 1.0e-01  2.438e-01ns 0.0)
rdesr_0_0_0_12 nd_1_0_7333_2000 nd_1_0_7333_2000_ci 5.88293
cd_0_0_0_12 nd_1_0_7333_2000_ci 0 2.6156e-11
id_0_0_0_13 nd_1_0_8666_2000 0 pwl(0 0.0 5.884e-02ns 0.0  1.088e-01ns 8.2e-03  6.468e-01ns 8.2e-03  6.968e-01ns 0.0)
rdesr_0_0_0_13 nd_1_0_8666_2000 nd_1_0_8666_2000_ci 18.6538
cd_0_0_0_13 nd_1_0_8666_2000_ci 0 3.07594e-12
id_0_0_0_14 nd_1_0_666_3333 0 pwl(0 0.0 5.226e-01ns 0.0  5.726e-01ns 1.8e-01  6.311e-01ns 1.8e-01  6.811e-01ns 0.0)
rdesr_0_0_0_14 nd_1_0_666_3333 nd_1_0_666_3333_ci 4.73784
cd_0_0_0_14 nd_1_0_666_3333_ci 0 3.40741e-11
id_0_0_0_15 nd_1_0_2000_3333 0 pwl(0 0.0 5.378e-01ns 0.0  5.878e-01ns 4.1e-02  8.318e-01ns 4.1e-02  8.818e-01ns 0.0)
rdesr_0_0_0_15 nd_1_0_2000_3333 nd_1_0_2000_3333_ci 7.47076
cd_0_0_0_15 nd_1_0_2000_3333_ci 0 2.57876e-11
id_0_0_0_16 nd_1_0_3333_3333 0 pwl(0 0.0 2.322e-01ns 0.0  2.822e-01ns 2.3e-02  8.369e-01ns 2.3e-02  8.869e-01ns 0.0)
rdesr_0_0_0_16 nd_1_0_3333_3333 nd_1_0_3333_3333_ci 6.5166
cd_0_0_0_16 nd_1_0_3333_3333_ci 0 3.01118e-11
id_0_0_0_17 nd_1_0_4666_3333 0 pwl(0 0.0 6.997e-01ns 0.0  7.497e-01ns 1.3e-01  8.194e-01ns 1.3e-01  8.694e-01ns 0.0)
rdesr_0_0_0_17 nd_1_0_4666_3333 nd_1_0_4666_3333_ci 5.75517
cd_0_0_0_17 nd_1_0_4666_3333_ci 0 2.5281e-14
id_0_0_0_18 nd_1_0_6000_3333 0 pwl(0 0.0 2.609e-01ns 0.0  3.109e-01ns 9.6e-02  3.163e-01ns 9.6e-02  3.663e-01ns 0.0)
rdesr_0_0_0_18 nd_1_0_6000_3333 nd_1_0_6000_3333_ci 16.857
cd_0_0_0_18 nd_1_0_6000_3333_ci 0 9.71757e-12
id_0_0_0_19 nd_1_0_7333_3333 0 pwl(0 0.0 4.209e-01ns 0.0  4.709e-01ns 5.3e-02  5.574e-01ns 5.3e-02  6.074e-01ns 0.0)
rdesr_0_0_0_19 nd_1_0_7333_3333 nd_1_0_7333_3333_ci 12.5284
cd_0_0_0_19 nd_1_0_7333_3333_ci 0 1.3354e-11
id_0_0_0_20 nd_1_0_8666_3333 0 pwl(0 0.0 4.347e-01ns 0.0  4.847e-01ns 8.6e-02  5.791e-01ns 8.6e-02  6.291e-01ns 0.0)
rdesr_0_0_0_20 nd_1_0_8666_3333 nd_1_0_8666_3333_ci 7.24381
cd_0_0_0_20 nd_1_0_8666_3333_ci 0 9.68017e-12
id_0_0_0_21 nd_1_0_666_4666 0 pwl(0 0.0 5.808e-01ns 0.0  6.308e-01ns 7.7e-03  8.601e-01ns 7.7e-03  9.101e-01ns 0.0)
rdesr_0_0_0_21 nd_1_0_666_4666 nd_1_0_666_4666_ci 41.852
cd_0_0_0_21 nd_1_0_666_4666_ci 0 4.16268e-12
id_0_0_0_22 nd_1_0_2000_4666 0 pwl(0 0.0 5.940e-01ns 0.0  6.440e-01ns 3.1e-02  7.169e-01ns 3.1e-02  7.669e-01ns 0.0)
rdesr_0_0_0_22 nd_1_0_2000_4666 nd_1_0_2000_4666_ci 23.5352
cd_0_0_0_22 nd_1_0_2000_4666_ci 0 7.52487e-12
id_0_0_0_23 nd_1_0_3333_4666 0 pwl(0 0.0 1.624e-01ns 0.0  2.124e-01ns 7.5e-02  4.028e-01ns 7.5e-02  4.528e-01ns 0.0)
rdesr_0_0_0_23 nd_1_0_3333_4666 nd_1_0_3333_4666_ci 5.01158
cd_0_0_0_23 nd_1_0_3333_4666_ci 0 1.59905e-11
id_0_0_0_24 nd_1_0_4666_4666 0 pwl(0 0.0 6.273e-01ns 0.0  6.773e-01ns 2.5e-02  9.255e-01ns 2.5e-02  9.755e-01ns 0.0)
rdesr_0_0_0_24 nd_1_0_4666_4666 nd_1_0_4666_4666_ci 11.8643
cd_0_0_0_24 nd_1_0_4666_4666_ci 0 9.48197e-12
id_0_0_0_25 nd_1_0_6000_4666 0 pwl(0 0.0 7.713e-01ns 0.0  8.213e-01ns 7.6e-02  9.408e-01ns 7.6e-02  9.908e-01ns 0.0)
rdesr_0_0_0_25 nd_1_0_6000_4666 nd_1_0_6000_4666_ci 6.96086
cd_0_0_0_25 nd_1_0_6000_4666_ci 0 2.25364e-12
id_0_0_0_26 nd_1_0_7333_4666 0 pwl(0 0.0 3.321e-01ns 0.0  3.821e-01ns 4.8e-02  6.369e-01ns 4.8e-02  6.869e-01ns 0.0)
rdesr_0_0_0_26 nd_1_0_7333_4666 nd_1_0_7333_4666_ci 6.14891
cd_0_0_0_26 nd_1_0_7333_4666_ci 0 7.88276e-12
id_0_0_0_27 nd_1_0_8666_4666 0 pwl(0 0.0 2.567e-02ns 0.0  7.567e-02ns 1.2e-01  1.661e-01ns 1.2e-01  2.161e-01ns 0.0)
rdesr_0_0_0_27 nd_1_0_8666_4666 nd_1_0_8666_4666_ci 5.42018
cd_0_0_0_27 nd_1_0_8666_4666_ci 0 2.79795e-11
id_0_0_0_28 nd_1_0_666_6000 0 pwl(0 0.0 4.399e-02ns 0.0  9.399e-02ns 3.2e-02  6.268e-01ns 3.2e-02  6.768e-01ns 0.0)
rdesr_0_0_0_28 nd_1_0_666_6000 nd_1_0_666_6000_ci 4.9013
cd_0_0_0_28 nd_1_0_666_6000_ci 0 1.12004e-11
id_0_0_0_29 nd_1_0_2000_6000 0 pwl(0 0.0 5.086e-01ns 0.0  5.586e-01ns 1.9e-01  6.153e-01ns 1.9e-01  6.653e-01ns 0.0)
rdesr_0_0_0_29 nd_1_0_2000_6000 nd_1_0_2000_6000_ci 4.44254
cd_0_0_0_29 nd_1_0_2000_6000_ci 0 4.19673e-11
id_0_0_0_30 nd_1_0_3333_6000 0 pwl(0 0.0 2.031e-01ns 0.0  2.531e-01ns 2.2e-02  8.086e-01ns 2.2e-02  8.586e-01ns 0.0)
rdesr_0_0_0_30 nd_1_0_3333_6000 nd_1_0_3333_6000_ci 6.71723
cd_0_0_0_30 nd_1_0_3333_6000_ci 0 1.34171e-11
id_0_0_0_31 nd_1_0_4666_6000 0 pwl(0 0.0 2.225e-01ns 0.0  2.725e-01ns 2.5e-02  8.252e-01ns 2.5e-02  8.752e-01ns 0.0)
rdesr_0_0_0_31 nd_1_0_4666_6000 nd_1_0_4666_6000_ci 5.9585
cd_0_0_0_31 nd_1_0_4666_6000_ci 0 3.24258e-11
id_0_0_0_32 nd_1_0_6000_6000 0 pwl(0 0.0 3.604e-01ns 0.0  4.104e-01ns 8.1e-03  9.396e-01ns 8.1e-03  9.896e-01ns 0.0)
rdesr_0_0_0_32 nd_1_0_6000_6000 nd_1_0_6000_6000_ci 19.1711
cd_0_0_0_32 nd_1_0_6000_6000_ci 0 1.33536e-12
id_0_0_0_33 nd_1_0_7333_6000 0 pwl(0 0.0 8.274e-01ns 0.0  8.774e-01ns 5.4e-02  9.494e-01ns 5.4e-02  9.994e-01ns 0.0)
rdesr_0_0_0_33 nd_1_0_7333_6000 nd_1_0_7333_6000_ci 13.6829
cd_0_0_0_33 nd_1_0_7333_6000_ci 0 9.41553e-12
id_0_0_0_34 nd_1_0_8666_6000 0 pwl(0 0.0 3.928e-01ns 0.0  4.428e-01ns 3.8e-01  4.474e-01ns 3.8e-01  4.974e-01ns 0.0)
rdesr_0_0_0_34 nd_1_0_8666_6000 nd_1_0_8666_6000_ci 4.36836
cd_0_0_0_34 nd_1_0_8666_6000_ci 0 7.20416e-12
id_0_0_0_35 nd_1_0_666_7333 0 pwl(0 0.0 4.090e-01ns 0.0  4.590e-01ns 1.1e-02  5.430e-01ns 1.1e-02  5.930e-01ns 0.0)
rdesr_0_0_0_35 nd_1_0_666_7333 nd_1_0_666_7333_ci 61.5112
cd_0_0_0_35 nd_1_0_666_7333_ci 0 5.78129e-13
id_0_0_0_36 nd_1_0_2000_7333 0 pwl(0 0.0 8.721e-01ns 0.0  9.221e-01ns 2.8e-01  9.273e-01ns 2.8e-01  9.773e-01ns 0.0)
rdesr_0_0_0_36 nd_1_0_2000_7333 nd_1_0_2000_7333_ci 5.81842
cd_0_0_0_36 nd_1_0_2000_7333_ci 0 2.89838e-11
id_0_0_0_37 nd_1_0_3333_7333 0 pwl(0 0.0 1.237e-01ns 0.0  1.737e-01ns 2.9e-02  7.299e-01ns 2.9e-02  7.799e-01ns 0.0)
rdesr_0_0_0_37 nd_1_0_3333_7333 nd_1_0_3333_7333_ci 5.1719
cd_0_0_0_37 nd_1_0_3333_7333_ci 0 8.59795e-12
id_0_0_0_38 nd_1_0_4666_7333 0 pwl(0 0.0 4.616e-01ns 0.0  5.116e-01ns 2.2e-01  5.512e-01ns 2.2e-01  6.012e-01ns 0.0)
rdesr_0_0_0_38 nd_1_0_4666_7333 nd_1_0_4666_7333_ci 4.66798
cd_0_0_0_38 nd_1_0_4666_7333_ci 0 3.15708e-11
id_0_0_0_39 nd_1_0_6000_7333 0 pwl(0 0.0 4.786e-01ns 0.0  5.286e-01ns 6.9e-02  7.838e-01ns 6.9e-02  8.338e-01ns 0.0)
rdesr_0_0_0_39 nd_1_0_6000_7333 nd_1_0_6000_7333_ci 4.28268
cd_0_0_0_39 nd_1_0_6000_7333_ci 0 3.5426e-11
id_0_0_0_40 nd_1_0_7333_7333 0 pwl(0 0.0 4.122e-02ns 0.0  9.122e-02ns 1.3e-02  1.939e-01ns 1.3e-02  2.439e-01ns 0.0)
rdesr_0_0_0_40 nd_1_0_7333_7333 nd_1_0_7333_7333_ci 45.9362
cd_0_0_0_40 nd_1_0_7333_7333_ci 0 3.36128e-12
id_0_0_0_41 nd_1_0_8666_7333 0 pwl(0 0.0 5.097e-01ns 0.0  5.597e-01ns 5.3e-02  8.091e-01ns 5.3e-02  8.591e-01ns 0.0)
rdesr_0_0_0_41 nd_1_0_8666_7333 nd_1_0_8666_7333_ci 5.63911
cd_0_0_0_41 nd_1_0_8666_7333_ci 0 1.53176e-11
id_0_0_0_42 nd_1_0_666_8666 0 pwl(0 0.0 7.508e-02ns 0.0  1.251e-01ns 6.1e-02  3.696e-01ns 6.1e-02  4.196e-01ns 0.0)
rdesr_0_0_0_42 nd_1_0_666_8666 nd_1_0_666_8666_ci 5.04974
cd_0_0_0_42 nd_1_0_666_8666_ci 0 1.79435e-11
id_0_0_0_43 nd_1_0_2000_8666 0 pwl(0 0.0 6.650e-01ns 0.0  7.150e-01ns 6.0e-02  7.900e-01ns 6.0e-02  8.400e-01ns 0.0)
rdesr_0_0_0_43 nd_1_0_2000_8666 nd_1_0_2000_8666_ci 12.0867
cd_0_0_0_43 nd_1_0_2000_8666_ci 0 7.75798e-12
id_0_0_0_44 nd_1_0_3333_8666 0 pwl(0 0.0 2.303e-01ns 0.0  2.803e-01ns 7.9e-02  5.022e-01ns 7.9e-02  5.522e-01ns 0.0)
rdesr_0_0_0_44 nd_1_0_3333_8666 nd_1_0_3333_8666_ci 4.18695
cd_0_0_0_44 nd_1_0_3333_8666_ci 0 4.68447e-11
id_0_0_0_45 nd_1_0_4666_8666 0 pwl(0 0.0 2.507e-01ns 0.0  3.007e-01ns 8.2e-03  5.268e-01ns 8.2e-03  5.768e-01ns 0.0)
rdesr_0_0_0_45 nd_1_0_4666_8666 nd_1_0_4666_8666_ci 39.9776
cd_0_0_0_45 nd_1_0_4666_8666_ci 0 2.5228e-12
id_0_0_0_46 nd_1_0_6000_8666 0 pwl(0 0.0 2.639e-01ns 0.0  3.139e-01ns 2.9e-01  3.207e-01ns 2.9e-01  3.707e-01ns 0.0)
rdesr_0_0_0_46 nd_1_0_6000_8666 nd_1_0_6000_8666_ci 5.46613
cd_0_0_0_46 nd_1_0_6000_8666_ci 0 5.98377e-12
id_0_0_0_47 nd_1_0_7333_8666 0 pwl(0 0.0 4.106e-01ns 0.0  4.606e-01ns 2.0e-02  7.193e-01ns 2.0e-02  7.693e-01ns 0.0)
rdesr_0_0_0_47 nd_1_0_7333_8666 nd_1_0_7333_8666_ci 14.9331
cd_0_0_0_47 nd_1_0_7333_8666_ci 0 2.37301e-12
id_0_0_0_48 nd_1_0_8666_8666 0 pwl(0 0.0 8.747e-01ns 0.0  9.247e-01ns 3.9e-01  9.258e-01ns 3.9e-01  9.758e-01ns 0.0)
rdesr_0_0_0_48 nd_1_0_8666_8666 nd_1_0_8666_8666_ci 4.48697
cd_0_0_0_48 nd_1_0_8666_8666_ci 0 1.49407e-11

*-- intentional decap

id_add_0 nd_1_0_666_8666 0 pwl(0 0 0.1ns 0.053 0.2ns -0.034 0.3ns 0.033 0.4ns -0.052 0.5ns -0.091 0.6ns 0.066 0.7ns 0.032 0.8ns 0.062 0.9ns -0.001 1.0ns -0.068)
id_add_1 nd_1_0_2000_8666 0 pwl(0 0 0.1ns 0.091 0.2ns -0.069 0.3ns 0.048 0.4ns -0.050 0.5ns -0.053 0.6ns 0.067 0.7ns -0.021 0.8ns 0.025 0.9ns -0.048 1.0ns 0.010)
id_add_2 nd_1_0_3333_8666 0 pwl(0 0 0.1ns 0.033 0.2ns -0.054 0.3ns 0.091 0.4ns -0.056 0.5ns -0.084 0.6ns 0.049 0.7ns -0.022 0.8ns 0.029 0.9ns -0.011 1.0ns 0.023)
id_add_3 nd_1_0_4666_8666 0 pwl(0 0 0.1ns 0.072 0.2ns -0.050 0.3ns 0.041 0.4ns -0.082 0.5ns -0.091 0.6ns 0.051 0.7ns 0.036 0.8ns 0.063 0.9ns 0.003 1.0ns -0.042)
id_add_4 nd_1_0_6000_8666 0 pwl(0 0 0.1ns 0.028 0.2ns -0.008 0.3ns 0.074 0.4ns -0.031 0.5ns -0.091 0.6ns 0.050 0.7ns 0.036 0.8ns 0.034 0.9ns -0.026 1.0ns -0.065)
id_add_5 nd_1_0_7333_8666 0 pwl(0 0 0.1ns 0.074 0.2ns -0.057 0.3ns 0.045 0.4ns -0.091 0.5ns -0.083 0.6ns 0.075 0.7ns -0.002 0.8ns 0.050 0.9ns -0.026 1.0ns 0.016)
id_add_6 nd_1_0_8666_8666 0 pwl(0 0 0.1ns 0.077 0.2ns -0.023 0.3ns 0.005 0.4ns -0.057 0.5ns -0.091 0.6ns 0.058 0.7ns 0.038 0.8ns 0.004 0.9ns -0.008 1.0ns -0.003)
id_add_7 nd_1_0_8666_666 0 pwl(0 0 0.1ns 0.015 0.2ns -0.034 0.3ns 0.040 0.4ns -0.058 0.5ns -0.091 0.6ns 0.065 0.7ns 0.030 0.8ns 0.029 0.9ns -0.014 1.0ns 0.018)
id_add_8 nd_1_0_8666_2000 0 pwl(0 0 0.1ns 0.024 0.2ns -0.091 0.3ns 0.068 0.4ns -0.070 0.5ns -0.076 0.6ns 0.073 0.7ns 0.049 0.8ns 0.026 0.9ns -0.025 1.0ns 0.020)
id_add_9 nd_1_0_8666_3333 0 pwl(0 0 0.1ns 0.055 0.2ns -0.004 0.3ns 0.042 0.4ns -0.046 0.5ns -0.091 0.6ns 0.052 0.7ns 0.024 0.8ns 0.009 0.9ns -0.029 1.0ns -0.013)
id_add_10 nd_1_0_8666_4666 0 pwl(0 0 0.1ns 0.013 0.2ns -0.091 0.3ns 0.038 0.4ns -0.029 0.5ns -0.060 0.6ns 0.040 0.7ns 0.060 0.8ns 0.052 0.9ns -0.046 1.0ns 0.023)
id_add_11 nd_1_0_8666_6000 0 pwl(0 0 0.1ns 0.080 0.2ns -0.068 0.3ns 0.031 0.4ns -0.028 0.5ns -0.091 0.6ns 0.061 0.7ns 0.011 0.8ns 0.021 0.9ns -0.048 1.0ns 0.030)
id_add_12 nd_1_0_8666_7333 0 pwl(0 0 0.1ns 0.049 0.2ns -0.004 0.3ns 0.056 0.4ns -0.063 0.5ns -0.091 0.6ns 0.038 0.7ns -0.019 0.8ns 0.059 0.9ns 0.012 1.0ns -0.037)

cd_add_cap10 nd_1_0_2000_2000 nd1 'dcap_int_val118'
cd_add_cap11 nd_1_0_4666_2000 nd2 'dcap_int_val119' 
cd_add_cap12 nd_1_0_7333_2000 nd3 'dcap_int_val120' 
cd_add_cap23 nd_1_0_2000_4666 nd4 'dcap_int_val121' 
cd_add_cap25 nd_1_0_4666_4666 nd5 'dcap_int_val122' 
cd_add_cap27 nd_1_0_7333_4666 nd6 'dcap_int_val123' 
cd_add_cap37 nd_1_0_2000_7333 nd7 'dcap_int_val124' 
cd_add_cap39 nd_1_0_4666_7333 nd8 'dcap_int_val125' 
cd_add_cap41 nd_1_0_7333_7333 nd9 'dcap_int_val126' 

rd_add1 nd1 0 'esr10'
rd_add2 nd2 0 'esr11'
rd_add3 nd3 0 'esr12'
rd_add4 nd4 0 'esr13'
rd_add5 nd5 0 'esr14'
rd_add6 nd6 0 'esr15'
rd_add7 nd7 0 'esr16'
rd_add8 nd8 0 'esr17'
rd_add9 nd9 0 'esr18'

.include 'moscap_esr.txt'
.include 'int_param_dcap.txt'

*-- p/g pad array
xd_pad_0_1 nd_pad_port_0_1 nd_pad_0_1 ubump_subckt
xd_pad_0_3 nd_pad_port_0_3 nd_pad_0_3 ubump_subckt
xd_pad_0_5 nd_pad_port_0_5 nd_pad_0_5 ubump_subckt
xd_pad_0_7 nd_pad_port_0_7 nd_pad_0_7 ubump_subckt
xd_pad_0_9 nd_pad_port_0_9 nd_pad_0_9 ubump_subckt
xd_pad_1_0 nd_pad_port_1_0 nd_pad_1_0 ubump_subckt
xd_pad_1_2 nd_pad_port_1_2 nd_pad_1_2 ubump_subckt
xd_pad_1_4 nd_pad_port_1_4 nd_pad_1_4 ubump_subckt
xd_pad_1_6 nd_pad_port_1_6 nd_pad_1_6 ubump_subckt
xd_pad_1_8 nd_pad_port_1_8 nd_pad_1_8 ubump_subckt
xd_pad_2_1 nd_pad_port_2_1 nd_pad_2_1 ubump_subckt
xd_pad_2_3 nd_pad_port_2_3 nd_pad_2_3 ubump_subckt
xd_pad_2_5 nd_pad_port_2_5 nd_pad_2_5 ubump_subckt
xd_pad_2_7 nd_pad_port_2_7 nd_pad_2_7 ubump_subckt
xd_pad_2_9 nd_pad_port_2_9 nd_pad_2_9 ubump_subckt
xd_pad_3_0 nd_pad_port_3_0 nd_pad_3_0 ubump_subckt
xd_pad_3_2 nd_pad_port_3_2 nd_pad_3_2 ubump_subckt
xd_pad_3_4 nd_pad_port_3_4 nd_pad_3_4 ubump_subckt
xd_pad_3_6 nd_pad_port_3_6 nd_pad_3_6 ubump_subckt
xd_pad_3_8 nd_pad_port_3_8 nd_pad_3_8 ubump_subckt
xd_pad_4_1 nd_pad_port_4_1 nd_pad_4_1 ubump_subckt
xd_pad_4_3 nd_pad_port_4_3 nd_pad_4_3 ubump_subckt
xd_pad_4_5 nd_pad_port_4_5 nd_pad_4_5 ubump_subckt
xd_pad_4_7 nd_pad_port_4_7 nd_pad_4_7 ubump_subckt
xd_pad_4_9 nd_pad_port_4_9 nd_pad_4_9 ubump_subckt
xd_pad_5_0 nd_pad_port_5_0 nd_pad_5_0 ubump_subckt
xd_pad_5_2 nd_pad_port_5_2 nd_pad_5_2 ubump_subckt
xd_pad_5_4 nd_pad_port_5_4 nd_pad_5_4 ubump_subckt
xd_pad_5_6 nd_pad_port_5_6 nd_pad_5_6 ubump_subckt
xd_pad_5_8 nd_pad_port_5_8 nd_pad_5_8 ubump_subckt
xd_pad_6_1 nd_pad_port_6_1 nd_pad_6_1 ubump_subckt
xd_pad_6_3 nd_pad_port_6_3 nd_pad_6_3 ubump_subckt
xd_pad_6_5 nd_pad_port_6_5 nd_pad_6_5 ubump_subckt
xd_pad_6_7 nd_pad_port_6_7 nd_pad_6_7 ubump_subckt
xd_pad_6_9 nd_pad_port_6_9 nd_pad_6_9 ubump_subckt
xd_pad_7_0 nd_pad_port_7_0 nd_pad_7_0 ubump_subckt
xd_pad_7_2 nd_pad_port_7_2 nd_pad_7_2 ubump_subckt
xd_pad_7_4 nd_pad_port_7_4 nd_pad_7_4 ubump_subckt
xd_pad_7_6 nd_pad_port_7_6 nd_pad_7_6 ubump_subckt
xd_pad_7_8 nd_pad_port_7_8 nd_pad_7_8 ubump_subckt
xd_pad_8_1 nd_pad_port_8_1 nd_pad_8_1 ubump_subckt
xd_pad_8_3 nd_pad_port_8_3 nd_pad_8_3 ubump_subckt
xd_pad_8_5 nd_pad_port_8_5 nd_pad_8_5 ubump_subckt
xd_pad_8_7 nd_pad_port_8_7 nd_pad_8_7 ubump_subckt
xd_pad_8_9 nd_pad_port_8_9 nd_pad_8_9 ubump_subckt
xd_pad_9_0 nd_pad_port_9_0 nd_pad_9_0 ubump_subckt
xd_pad_9_2 nd_pad_port_9_2 nd_pad_9_2 ubump_subckt
xd_pad_9_4 nd_pad_port_9_4 nd_pad_9_4 ubump_subckt
xd_pad_9_6 nd_pad_port_9_6 nd_pad_9_6 ubump_subckt
xd_pad_9_8 nd_pad_port_9_8 nd_pad_9_8 ubump_subckt
.include 'ubump.subckt'

*-- pad to via
rd_pad2via_0_1 nd_pad_0_1 nd_2_0_666_2000  0.001
rd_pad2via_0_3 nd_pad_0_3 nd_2_0_666_3333  0.001
rd_pad2via_0_5 nd_pad_0_5 nd_2_0_666_6000  0.001
rd_pad2via_0_7 nd_pad_0_7 nd_2_0_666_7333  0.001
rd_pad2via_0_9 nd_pad_0_9 nd_2_0_666_8666  0.001
rd_pad2via_1_0 nd_pad_1_0 nd_2_0_2000_666  0.001
rd_pad2via_1_2 nd_pad_1_2 nd_2_0_2000_3333  0.001
rd_pad2via_1_4 nd_pad_1_4 nd_2_0_2000_4666  0.001
rd_pad2via_1_6 nd_pad_1_6 nd_2_0_2000_6000  0.001
rd_pad2via_1_8 nd_pad_1_8 nd_2_0_2000_8666  0.001
rd_pad2via_2_1 nd_pad_2_1 nd_2_0_3333_2000  0.001
rd_pad2via_2_3 nd_pad_2_3 nd_2_0_3333_3333  0.001
rd_pad2via_2_5 nd_pad_2_5 nd_2_0_3333_6000  0.001
rd_pad2via_2_7 nd_pad_2_7 nd_2_0_3333_7333  0.001
rd_pad2via_2_9 nd_pad_2_9 nd_2_0_3333_8666  0.001
rd_pad2via_3_0 nd_pad_3_0 nd_2_0_3333_666  0.001
rd_pad2via_3_2 nd_pad_3_2 nd_2_0_3333_3333  0.001
rd_pad2via_3_4 nd_pad_3_4 nd_2_0_3333_4666  0.001
rd_pad2via_3_6 nd_pad_3_6 nd_2_0_3333_6000  0.001
rd_pad2via_3_8 nd_pad_3_8 nd_2_0_3333_8666  0.001
rd_pad2via_4_1 nd_pad_4_1 nd_2_0_4666_2000  0.001
rd_pad2via_4_3 nd_pad_4_3 nd_2_0_4666_3333  0.001
rd_pad2via_4_5 nd_pad_4_5 nd_2_0_4666_6000  0.001
rd_pad2via_4_7 nd_pad_4_7 nd_2_0_4666_7333  0.001
rd_pad2via_4_9 nd_pad_4_9 nd_2_0_4666_8666  0.001
rd_pad2via_5_0 nd_pad_5_0 nd_2_0_6000_666  0.001
rd_pad2via_5_2 nd_pad_5_2 nd_2_0_6000_3333  0.001
rd_pad2via_5_4 nd_pad_5_4 nd_2_0_6000_4666  0.001
rd_pad2via_5_6 nd_pad_5_6 nd_2_0_6000_6000  0.001
rd_pad2via_5_8 nd_pad_5_8 nd_2_0_6000_8666  0.001
rd_pad2via_6_1 nd_pad_6_1 nd_2_0_6000_2000  0.001
rd_pad2via_6_3 nd_pad_6_3 nd_2_0_6000_3333  0.001
rd_pad2via_6_5 nd_pad_6_5 nd_2_0_6000_6000  0.001
rd_pad2via_6_7 nd_pad_6_7 nd_2_0_6000_7333  0.001
rd_pad2via_6_9 nd_pad_6_9 nd_2_0_6000_8666  0.001
rd_pad2via_7_0 nd_pad_7_0 nd_2_0_7333_666  0.001
rd_pad2via_7_2 nd_pad_7_2 nd_2_0_7333_3333  0.001
rd_pad2via_7_4 nd_pad_7_4 nd_2_0_7333_4666  0.001
rd_pad2via_7_6 nd_pad_7_6 nd_2_0_7333_6000  0.001
rd_pad2via_7_8 nd_pad_7_8 nd_2_0_7333_8666  0.001
rd_pad2via_8_1 nd_pad_8_1 nd_2_0_8666_2000  0.001
rd_pad2via_8_3 nd_pad_8_3 nd_2_0_8666_3333  0.001
rd_pad2via_8_5 nd_pad_8_5 nd_2_0_8666_6000  0.001
rd_pad2via_8_7 nd_pad_8_7 nd_2_0_8666_7333  0.001
rd_pad2via_8_9 nd_pad_8_9 nd_2_0_8666_8666  0.001
rd_pad2via_9_0 nd_pad_9_0 nd_2_0_8666_666  0.001
rd_pad2via_9_2 nd_pad_9_2 nd_2_0_8666_3333  0.001
rd_pad2via_9_4 nd_pad_9_4 nd_2_0_8666_4666  0.001
rd_pad2via_9_6 nd_pad_9_6 nd_2_0_8666_6000  0.001
rd_pad2via_9_8 nd_pad_9_8 nd_2_0_8666_8666  0.001

.ends chiplet2
