// Seed: 3532297023
module module_0 ();
endmodule
module module_1 (
    output tri1 id_0,
    output wor  id_1
);
  tri1 id_3;
  assign id_1 = 1'h0;
  assign id_1 = id_3;
  assign id_3 = 1'h0;
  module_0();
  assign id_3 = id_3;
  id_4 :
  assert property (@(posedge 1) 1)
  else;
  assign id_1 = 1 & id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_7 = id_4;
  module_0();
endmodule
