xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../minisys1a.srcs/sources_1/ip/cuclock"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../minisys1a.srcs/sources_1/ip/cuclock"
cuclock_sim_netlist.v,verilog,xil_defaultlib,../../../../minisys1a.srcs/sources_1/ip/cuclock/cuclock_sim_netlist.v,incdir="../../../../minisys1a.srcs/sources_1/ip/cuclock"
glbl.v,Verilog,xil_defaultlib,glbl.v
