#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d65417e2d0 .scope module, "ALU_TOP" "ALU_TOP" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 4 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /OUTPUT 32 "Arith_OUT";
    .port_info 6 /OUTPUT 16 "Logic_OUT";
    .port_info 7 /OUTPUT 16 "Shift_OUT";
    .port_info 8 /OUTPUT 16 "CMP_OUT";
    .port_info 9 /OUTPUT 1 "Arith_Flag";
    .port_info 10 /OUTPUT 1 "Logic_Flag";
    .port_info 11 /OUTPUT 1 "Shift_Flag";
    .port_info 12 /OUTPUT 1 "CMP_Flag";
P_000001d65416a930 .param/l "Width" 0 2 6, C4<00000000000000000000000000010000>;
o000001d65419af88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001d6541f3e30_0 .net/s "A", 15 0, o000001d65419af88;  0 drivers
o000001d65419ba68 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001d6541f28f0_0 .net "ALU_FUN", 3 0, o000001d65419ba68;  0 drivers
v000001d6541f3a70_0 .net "Arith_Enable_internal", 0 0, v000001d6541f1340_0;  1 drivers
v000001d6541f3390_0 .net "Arith_Flag", 0 0, v000001d6541709e0_0;  1 drivers
v000001d6541f2ad0_0 .net "Arith_OUT", 31 0, v000001d654170a80_0;  1 drivers
o000001d65419b078 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001d6541f2a30_0 .net/s "B", 15 0, o000001d65419b078;  0 drivers
o000001d65419b0a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d6541f3610_0 .net "CLK", 0 0, o000001d65419b0a8;  0 drivers
v000001d6541f2490_0 .net "CMP_Enable_internal", 0 0, v000001d6541f1e80_0;  1 drivers
v000001d6541f2cb0_0 .net "CMP_Flag", 0 0, v000001d6541f1160_0;  1 drivers
v000001d6541f2fd0_0 .net "CMP_OUT", 15 0, v000001d6541f1d40_0;  1 drivers
v000001d6541f3cf0_0 .net "Logic_Enable_internal", 0 0, v000001d6541f15c0_0;  1 drivers
v000001d6541f39d0_0 .net "Logic_Flag", 0 0, v000001d6541f1480_0;  1 drivers
v000001d6541f2b70_0 .net "Logic_OUT", 15 0, v000001d6541f1520_0;  1 drivers
o000001d65419b0d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d6541f2710_0 .net "RST", 0 0, o000001d65419b0d8;  0 drivers
v000001d6541f3110_0 .net "Shift_Enable_internal", 0 0, v000001d6541f1f20_0;  1 drivers
v000001d6541f27b0_0 .net "Shift_Flag", 0 0, v000001d6541f2c10_0;  1 drivers
v000001d6541f3930_0 .net "Shift_OUT", 15 0, v000001d6541f23f0_0;  1 drivers
L_000001d6541f3ed0 .part o000001d65419ba68, 2, 2;
L_000001d6541f2990 .part o000001d65419ba68, 0, 2;
L_000001d6541f3b10 .part o000001d65419ba68, 0, 2;
L_000001d6541f3430 .part o000001d65419ba68, 0, 2;
L_000001d6541f2170 .part o000001d65419ba68, 0, 2;
S_000001d65417e460 .scope module, "ARU1" "ARITHMATIC_UNIT" 2 46, 3 1 0, S_000001d65417e2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Arith_Enable";
    .port_info 6 /OUTPUT 32 "Arith_OUT";
    .port_info 7 /OUTPUT 1 "Arith_Flag";
P_000001d6541687d0 .param/l "ADD" 1 3 19, C4<00>;
P_000001d654168808 .param/l "DIV" 1 3 22, C4<11>;
P_000001d654168840 .param/l "MUL" 1 3 21, C4<10>;
P_000001d654168878 .param/l "SUB" 1 3 20, C4<01>;
P_000001d6541688b0 .param/l "Width" 0 3 2, C4<00000000000000000000000000010000>;
v000001d654143120_0 .net/s "A", 15 0, o000001d65419af88;  alias, 0 drivers
v000001d65416f7f0_0 .net "ALU_FUN", 1 0, L_000001d6541f2990;  1 drivers
v000001d65416f890_0 .net "Arith_Enable", 0 0, v000001d6541f1340_0;  alias, 1 drivers
v000001d6541709e0_0 .var "Arith_Flag", 0 0;
v000001d654170a80_0 .var/s "Arith_OUT", 31 0;
v000001d65417e5f0_0 .net/s "B", 15 0, o000001d65419b078;  alias, 0 drivers
v000001d65417e690_0 .net "CLK", 0 0, o000001d65419b0a8;  alias, 0 drivers
v000001d654178290_0 .net "RST", 0 0, o000001d65419b0d8;  alias, 0 drivers
E_000001d65416b4f0/0 .event negedge, v000001d654178290_0;
E_000001d65416b4f0/1 .event posedge, v000001d65417e690_0;
E_000001d65416b4f0 .event/or E_000001d65416b4f0/0, E_000001d65416b4f0/1;
S_000001d654178330 .scope module, "CMPU1" "CMP_UNIT" 2 72, 4 1 0, S_000001d65417e2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "CMP_Enable";
    .port_info 6 /OUTPUT 16 "CMP_OUT";
    .port_info 7 /OUTPUT 1 "CMP_Flag";
P_000001d654167930 .param/l "CMPEQ" 1 4 19, C4<01>;
P_000001d654167968 .param/l "CMPG" 1 4 20, C4<10>;
P_000001d6541679a0 .param/l "CMPL" 1 4 21, C4<11>;
P_000001d6541679d8 .param/l "NOP" 1 4 18, C4<00>;
P_000001d654167a10 .param/l "Width" 0 4 1, C4<00000000000000000000000000010000>;
v000001d6541784c0_0 .net "A", 15 0, o000001d65419af88;  alias, 0 drivers
v000001d6541f10c0_0 .net "ALU_FUN", 1 0, L_000001d6541f3430;  1 drivers
v000001d6541f1c00_0 .net "B", 15 0, o000001d65419b078;  alias, 0 drivers
v000001d6541f1ca0_0 .net "CLK", 0 0, o000001d65419b0a8;  alias, 0 drivers
v000001d6541f1de0_0 .net "CMP_Enable", 0 0, v000001d6541f1e80_0;  alias, 1 drivers
v000001d6541f1160_0 .var "CMP_Flag", 0 0;
v000001d6541f1d40_0 .var "CMP_OUT", 15 0;
v000001d6541f17a0_0 .net "RST", 0 0, o000001d65419b0d8;  alias, 0 drivers
S_000001d654178560 .scope module, "D1" "Decoder" 2 36, 5 1 0, S_000001d65417e2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_FUN";
    .port_info 1 /OUTPUT 1 "Arith_Enable";
    .port_info 2 /OUTPUT 1 "Logic_Enable";
    .port_info 3 /OUTPUT 1 "CMP_Enable";
    .port_info 4 /OUTPUT 1 "Shift_Enable";
P_000001d654183cc0 .param/l "Arith" 1 5 15, C4<00>;
P_000001d654183cf8 .param/l "CMP" 1 5 17, C4<10>;
P_000001d654183d30 .param/l "Logic" 1 5 16, C4<01>;
P_000001d654183d68 .param/l "Shift" 1 5 18, C4<11>;
v000001d6541f1fc0_0 .net "ALU_FUN", 1 0, L_000001d6541f3ed0;  1 drivers
v000001d6541f1340_0 .var "Arith_Enable", 0 0;
v000001d6541f1e80_0 .var "CMP_Enable", 0 0;
v000001d6541f15c0_0 .var "Logic_Enable", 0 0;
v000001d6541f1f20_0 .var "Shift_Enable", 0 0;
E_000001d65416acb0 .event anyedge, v000001d6541f1fc0_0;
S_000001d654183db0 .scope module, "LU1" "LOGIC_UNIT" 2 59, 6 1 0, S_000001d65417e2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Logic_Enable";
    .port_info 6 /OUTPUT 16 "Logic_OUT";
    .port_info 7 /OUTPUT 1 "Logic_Flag";
P_000001d654167b70 .param/l "AND" 1 6 18, C4<00>;
P_000001d654167ba8 .param/l "NAND" 1 6 20, C4<10>;
P_000001d654167be0 .param/l "NOR" 1 6 21, C4<11>;
P_000001d654167c18 .param/l "OR" 1 6 19, C4<01>;
P_000001d654167c50 .param/l "Width" 0 6 1, C4<00000000000000000000000000010000>;
v000001d6541f1660_0 .net "A", 15 0, o000001d65419af88;  alias, 0 drivers
v000001d6541f1200_0 .net "ALU_FUN", 1 0, L_000001d6541f3b10;  1 drivers
v000001d6541f12a0_0 .net "B", 15 0, o000001d65419b078;  alias, 0 drivers
v000001d6541f1840_0 .net "CLK", 0 0, o000001d65419b0a8;  alias, 0 drivers
v000001d6541f13e0_0 .net "Logic_Enable", 0 0, v000001d6541f15c0_0;  alias, 1 drivers
v000001d6541f1480_0 .var "Logic_Flag", 0 0;
v000001d6541f1520_0 .var "Logic_OUT", 15 0;
v000001d6541f1700_0 .net "RST", 0 0, o000001d65419b0d8;  alias, 0 drivers
S_000001d654183f40 .scope module, "SHU1" "SHIFT_UNIT" 2 85, 7 1 0, S_000001d65417e2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Shift_Enable";
    .port_info 6 /OUTPUT 16 "Shift_OUT";
    .port_info 7 /OUTPUT 1 "Shift_Flag";
P_000001d654167ed0 .param/l "SHLA" 1 7 19, C4<01>;
P_000001d654167f08 .param/l "SHLB" 1 7 21, C4<11>;
P_000001d654167f40 .param/l "SHRA" 1 7 18, C4<00>;
P_000001d654167f78 .param/l "SHRB" 1 7 20, C4<10>;
P_000001d654167fb0 .param/l "Width" 0 7 1, C4<00000000000000000000000000010000>;
v000001d6541f18e0_0 .net "A", 15 0, o000001d65419af88;  alias, 0 drivers
v000001d6541f1980_0 .net "ALU_FUN", 1 0, L_000001d6541f2170;  1 drivers
v000001d6541f1a20_0 .net "B", 15 0, o000001d65419b078;  alias, 0 drivers
v000001d6541f1ac0_0 .net "CLK", 0 0, o000001d65419b0a8;  alias, 0 drivers
v000001d6541f1b60_0 .net "RST", 0 0, o000001d65419b0d8;  alias, 0 drivers
v000001d6541f2d50_0 .net "Shift_Enable", 0 0, v000001d6541f1f20_0;  alias, 1 drivers
v000001d6541f2c10_0 .var "Shift_Flag", 0 0;
v000001d6541f23f0_0 .var "Shift_OUT", 15 0;
    .scope S_000001d654178560;
T_0 ;
    %wait E_000001d65416acb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6541f1340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6541f15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6541f1e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6541f1f20_0, 0, 1;
    %load/vec4 v000001d6541f1fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6541f1340_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6541f15c0_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6541f1e80_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6541f1f20_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d65417e460;
T_1 ;
    %wait E_000001d65416b4f0;
    %load/vec4 v000001d654178290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d654170a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6541709e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d65416f890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001d65416f7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v000001d654143120_0;
    %pad/s 32;
    %load/vec4 v000001d65417e5f0_0;
    %pad/s 32;
    %add;
    %assign/vec4 v000001d654170a80_0, 0;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v000001d654143120_0;
    %pad/s 32;
    %load/vec4 v000001d65417e5f0_0;
    %pad/s 32;
    %sub;
    %assign/vec4 v000001d654170a80_0, 0;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v000001d654143120_0;
    %pad/s 32;
    %load/vec4 v000001d65417e5f0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v000001d654170a80_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v000001d654143120_0;
    %pad/s 32;
    %load/vec4 v000001d65417e5f0_0;
    %pad/s 32;
    %div/s;
    %assign/vec4 v000001d654170a80_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6541709e0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d654170a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6541709e0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d654183db0;
T_2 ;
    %wait E_000001d65416b4f0;
    %load/vec4 v000001d6541f1700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d6541f1520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6541f1480_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d6541f13e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001d6541f1200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v000001d6541f1660_0;
    %load/vec4 v000001d6541f12a0_0;
    %and;
    %assign/vec4 v000001d6541f1520_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v000001d6541f1660_0;
    %load/vec4 v000001d6541f12a0_0;
    %or;
    %assign/vec4 v000001d6541f1520_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v000001d6541f1660_0;
    %load/vec4 v000001d6541f12a0_0;
    %and;
    %inv;
    %assign/vec4 v000001d6541f1520_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v000001d6541f1660_0;
    %load/vec4 v000001d6541f12a0_0;
    %or;
    %inv;
    %assign/vec4 v000001d6541f1520_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6541f1480_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d6541f1520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6541f1480_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d654178330;
T_3 ;
    %wait E_000001d65416b4f0;
    %load/vec4 v000001d6541f17a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d6541f1d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6541f1160_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d6541f1de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001d6541f10c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d6541f1d40_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v000001d6541784c0_0;
    %load/vec4 v000001d6541f1c00_0;
    %cmp/e;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v000001d6541f1d40_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d6541f1d40_0, 0;
T_3.10 ;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v000001d6541f1c00_0;
    %load/vec4 v000001d6541784c0_0;
    %cmp/u;
    %jmp/0xz  T_3.11, 5;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v000001d6541f1d40_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d6541f1d40_0, 0;
T_3.12 ;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v000001d6541784c0_0;
    %load/vec4 v000001d6541f1c00_0;
    %cmp/u;
    %jmp/0xz  T_3.13, 5;
    %pushi/vec4 3, 0, 16;
    %assign/vec4 v000001d6541f1d40_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d6541f1d40_0, 0;
T_3.14 ;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6541f1160_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d6541f1d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6541f1160_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d654183f40;
T_4 ;
    %wait E_000001d65416b4f0;
    %load/vec4 v000001d6541f1b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d6541f23f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6541f2c10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d6541f2d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001d6541f1980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v000001d6541f18e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001d6541f23f0_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v000001d6541f18e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001d6541f23f0_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v000001d6541f1a20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001d6541f23f0_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v000001d6541f1a20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001d6541f23f0_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6541f2c10_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d6541f23f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6541f2c10_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "ALU_TOP.v";
    "./ARITHMATIC_UNIT.v";
    "./CMP_UNIT.v";
    "./Decoder.v";
    "./LOGIC_UNIT.v";
    "./SHIFT_UNIT.v";
