Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Oct 13 17:47:47 2025
| Host         : TUF15 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/fmm_reduce_kernel_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                            Path #1                                                           |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 100.000                                                                                                                      |
| Path Delay                | 21.179                                                                                                                       |
| Logic Delay               | 4.016(19%)                                                                                                                   |
| Net Delay                 | 17.163(81%)                                                                                                                  |
| Clock Skew                | -0.035                                                                                                                       |
| Slack                     | 78.313                                                                                                                       |
| Clock Uncertainty         | 0.035                                                                                                                        |
| Clock Pair Classification | Timed                                                                                                                        |
| Clock Delay Group         | Same Clock                                                                                                                   |
| Logic Levels              | 10                                                                                                                           |
| Routes                    | 10                                                                                                                           |
| Logical Path              | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT3-(20)-LUT6-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(52)-LUT6-(3)-RAMB36E1/WEA[0] |
| Start Point Clock         | ap_clk                                                                                                                       |
| End Point Clock           | ap_clk                                                                                                                       |
| DSP Block                 | None                                                                                                                         |
| RAM Registers             | DO_REG(0)-None                                                                                                               |
| IO Crossings              | 0                                                                                                                            |
| Config Crossings          | 0                                                                                                                            |
| SLR Crossings             | 0                                                                                                                            |
| PBlocks                   | 0                                                                                                                            |
| High Fanout               | 52                                                                                                                           |
| ASYNC REG                 | 0                                                                                                                            |
| Dont Touch                | 0                                                                                                                            |
| Mark Debug                | 0                                                                                                                            |
| Start Point Pin Primitive | RAMB36E1/CLKBWRCLK                                                                                                           |
| End Point Pin Primitive   | RAMB36E1/WEA[0]                                                                                                              |
| Start Point Pin           | ram_reg_2_8/CLKBWRCLK                                                                                                        |
| End Point Pin             | ram_reg_1_28/WEA[0]                                                                                                          |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+-----+----+---+-----+-----+
| End Point Clock | Requirement |  3  |  5 |  6  |  7 | 8 |  9  |  10 |
+-----------------+-------------+-----+----+-----+----+---+-----+-----+
| ap_clk          | 100.000ns   | 525 | 23 | 112 | 24 | 4 | 165 | 147 |
+-----------------+-------------+-----+----+-----+----+---+-----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


