Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Feb  5 01:34:31 2025
| Host         : OCP001 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xczu3eg-sfvc784-1-e
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 205
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 3          |
| TIMING-18 | Warning          | Missing input or output delay                      | 198        |
| CLKC-40   | Advisory         | Substitute PLLE4 for MMCME4 check                  | 1          |
| CLKC-56   | Advisory         | MMCME4 with global clock driver has no LOC         | 1          |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock design_1_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_pl_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock design_1_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin design_1_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[10] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[11] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[12] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[13] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[14] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[15] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[16] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[17] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[18] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[19] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[1] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[20] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[21] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[2] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[3] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[4] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[5] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[6] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[7] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[8] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_n[9] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[10] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[11] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[12] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[13] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[14] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[15] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[16] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[17] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[18] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[19] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[1] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[20] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[21] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[2] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[3] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[4] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[5] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[6] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[7] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[8] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on IOBUF_DS_0_21_p[9] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SCL_0[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SDA_0[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[10] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[11] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[12] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[13] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[14] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[15] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[16] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[17] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[18] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[19] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[1] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[20] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[21] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[22] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[23] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[24] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[25] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[26] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[27] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[28] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[29] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[2] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[30] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[31] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[3] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[4] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[5] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[6] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[7] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[8] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_0_31[9] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_32_37[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_32_37[1] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_32_37[2] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_32_37[3] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_32_37[4] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on IOBUF_SE_32_37[5] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on MISO_0 relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on MISO_1 relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[10] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[11] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[12] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[13] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[14] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[15] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[16] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[17] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[18] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[19] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[1] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[20] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[21] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[2] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[3] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[4] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[5] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[6] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[7] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[8] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_n[9] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[10] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[11] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[12] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[13] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[14] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[15] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[16] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[17] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[18] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[19] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[1] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[20] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[21] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[2] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[3] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[4] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[5] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[6] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[7] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[8] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An output delay is missing on IOBUF_DS_0_21_p[9] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SCL_0[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SDA_0[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[10] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[11] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#136 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[12] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#137 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[13] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#138 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[14] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#139 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[15] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#140 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[16] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#141 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[17] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#142 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[18] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#143 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[19] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#144 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[1] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#145 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[20] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#146 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[21] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#147 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[22] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#148 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[23] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#149 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[24] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#150 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[25] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#151 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[26] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#152 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[27] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#153 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[28] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#154 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[29] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#155 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[2] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#156 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[30] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#157 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[31] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#158 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[3] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#159 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[4] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#160 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[5] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#161 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[6] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#162 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[7] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#163 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[8] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#164 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_0_31[9] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#165 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_32_37[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#166 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_32_37[1] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#167 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_32_37[2] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#168 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_32_37[3] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#169 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_32_37[4] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#170 Warning
Missing input or output delay  
An output delay is missing on IOBUF_SE_32_37[5] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#171 Warning
Missing input or output delay  
An output delay is missing on MOSI_0 relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#172 Warning
Missing input or output delay  
An output delay is missing on MOSI_1 relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#173 Warning
Missing input or output delay  
An output delay is missing on SCK_0 relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#174 Warning
Missing input or output delay  
An output delay is missing on SCK_1 relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#175 Warning
Missing input or output delay  
An output delay is missing on SS_0_4bits[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#176 Warning
Missing input or output delay  
An output delay is missing on SS_0_4bits[1] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#177 Warning
Missing input or output delay  
An output delay is missing on SS_0_4bits[2] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#178 Warning
Missing input or output delay  
An output delay is missing on SS_0_4bits[3] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#179 Warning
Missing input or output delay  
An output delay is missing on SS_1_2bits[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#180 Warning
Missing input or output delay  
An output delay is missing on SS_1_2bits[1] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#181 Warning
Missing input or output delay  
An output delay is missing on ctrl_4bits_tri_o[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#182 Warning
Missing input or output delay  
An output delay is missing on ctrl_4bits_tri_o[1] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#183 Warning
Missing input or output delay  
An output delay is missing on ctrl_4bits_tri_o[2] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#184 Warning
Missing input or output delay  
An output delay is missing on ctrl_4bits_tri_o[3] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#185 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#186 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[1] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#187 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[2] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#188 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[3] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#189 Warning
Missing input or output delay  
An output delay is missing on spdt_10bits_tri_o[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#190 Warning
Missing input or output delay  
An output delay is missing on spdt_10bits_tri_o[1] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#191 Warning
Missing input or output delay  
An output delay is missing on spdt_10bits_tri_o[2] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#192 Warning
Missing input or output delay  
An output delay is missing on spdt_10bits_tri_o[3] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#193 Warning
Missing input or output delay  
An output delay is missing on spdt_10bits_tri_o[4] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#194 Warning
Missing input or output delay  
An output delay is missing on spdt_10bits_tri_o[5] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#195 Warning
Missing input or output delay  
An output delay is missing on spdt_10bits_tri_o[6] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#196 Warning
Missing input or output delay  
An output delay is missing on spdt_10bits_tri_o[7] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#197 Warning
Missing input or output delay  
An output delay is missing on spdt_10bits_tri_o[8] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#198 Warning
Missing input or output delay  
An output delay is missing on spdt_10bits_tri_o[9] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

CLKC-40#1 Advisory
Substitute PLLE4 for MMCME4 check  
The MMCME4 cell design_1_i/clk_wiz_0/inst/mmcme4_adv_inst has a single input clock whose source driver, UNKNOWN, is not optimally located and the MMCM has a configuration which could be accommodated by a PLL.  Consider changing the MMCM to a PLL which could align better with the input clock driver.
Related violations: <none>

CLKC-56#1 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell design_1_i/clk_wiz_0/inst/mmcme4_adv_inst CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>


