

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,F:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3ea51ee5200eab1ccf8f22797b4d83ed  /root/rodinia/LUD/lud-rodinia-3.1
Extracting PTX file and ptxas options    1: lud-rodinia-3.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: lud-rodinia-3.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: lud-rodinia-3.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: lud-rodinia-3.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: lud-rodinia-3.5.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    6: lud-rodinia-3.6.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    7: lud-rodinia-3.7.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    8: lud-rodinia-3.8.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    9: lud-rodinia-3.9.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options   10: lud-rodinia-3.10.sm_62.ptx -arch=sm_62
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /root/rodinia/LUD/lud-rodinia-3.1
self exe links to: /root/rodinia/LUD/lud-rodinia-3.1
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/rodinia/LUD/lud-rodinia-3.1
Running md5sum using "md5sum /root/rodinia/LUD/lud-rodinia-3.1 "
self exe links to: /root/rodinia/LUD/lud-rodinia-3.1
Extracting specific PTX file named lud-rodinia-3.1.sm_30.ptx 
Extracting specific PTX file named lud-rodinia-3.2.sm_35.ptx 
Extracting specific PTX file named lud-rodinia-3.3.sm_50.ptx 
Extracting specific PTX file named lud-rodinia-3.4.sm_60.ptx 
Extracting specific PTX file named lud-rodinia-3.5.sm_62.ptx 
Extracting specific PTX file named lud-rodinia-3.6.sm_30.ptx 
Extracting specific PTX file named lud-rodinia-3.7.sm_35.ptx 
Extracting specific PTX file named lud-rodinia-3.8.sm_50.ptx 
Extracting specific PTX file named lud-rodinia-3.9.sm_60.ptx 
Extracting specific PTX file named lud-rodinia-3.10.sm_62.ptx 
self exe links to: /root/rodinia/LUD/lud-rodinia-3.1
self exe links to: /root/rodinia/LUD/lud-rodinia-3.1
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x401e50, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lud-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.6.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_diagonalPfiiE6shadow" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE3dia" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_row" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_col" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_row" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_col" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.6.sm_30.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.7.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-3.6.sm_30.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f849 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f850 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f851 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f852 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f853 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f854 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f855 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f856 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f857 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f858 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f859 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f860 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f861 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f862 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f863 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-3.6.sm_30.ptx:292 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:1535 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:1537 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.7.sm_35.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.8.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-3.6.sm_30.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f849 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f850 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f851 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f852 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f853 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f854 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f855 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f856 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f857 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f858 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f859 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f860 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f861 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f862 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f863 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-3.6.sm_30.ptx:292 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:1535 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:1537 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.8.sm_50.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.9.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-3.6.sm_30.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f849 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f850 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f851 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f852 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f853 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f854 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f855 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f856 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f857 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f858 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f859 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f860 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f861 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f862 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f863 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-3.6.sm_30.ptx:292 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:1535 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:1537 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.9.sm_60.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.10.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-3.6.sm_30.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f849 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f850 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f851 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f852 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f853 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f854 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f855 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f856 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f857 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f858 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f859 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f860 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f861 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f862 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f863 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-3.6.sm_30.ptx:292 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:1535 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:1537 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.10.sm_62.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.6.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=61, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.7.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=64, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.8.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=23, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=68, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.9.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=23, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=68, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.10.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=23, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=68, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x401d70, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x401f30, fat_cubin_handle = 2
WG size of kernel = 16 X 16
Generate input matrix internally, size =256
Creating matrix internally size=256
Before LUD
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe297755f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775600..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc1d0 (lud-rodinia-3.10.sm_62.ptx:130) @%p2 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc2a0 (lud-rodinia-3.10.sm_62.ptx:164) setp.gt.u32%p1, %r1, %r87;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc200 (lud-rodinia-3.10.sm_62.ptx:137) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc270 (lud-rodinia-3.10.sm_62.ptx:156) shl.b32 %r58, %r87, 6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc268 (lud-rodinia-3.10.sm_62.ptx:153) @%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc270 (lud-rodinia-3.10.sm_62.ptx:156) shl.b32 %r58, %r87, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc2d0 (lud-rodinia-3.10.sm_62.ptx:170) @%p7 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc370 (lud-rodinia-3.10.sm_62.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xc368 (lud-rodinia-3.10.sm_62.ptx:192) @%p8 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc370 (lud-rodinia-3.10.sm_62.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xc388 (lud-rodinia-3.10.sm_62.ptx:198) @%p9 bra BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc390 (lud-rodinia-3.10.sm_62.ptx:200) add.s32 %r70, %r27, 1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 1: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
gpu_sim_cycle = 29185
gpu_sim_insn = 20505
gpu_ipc =       0.7026
gpu_tot_sim_cycle = 29185
gpu_tot_sim_insn = 20505
gpu_tot_ipc =       0.7026
gpu_tot_issued_cta = 1
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.0016
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.1197 GB/Sec
L2_BW_total  =       0.1197 GB/Sec
gpu_total_sim_rate=10252

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1690
	L1I_total_cache_misses = 15
	L1I_total_cache_miss_rate = 0.0089
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 31, Miss = 16, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31
	L1D_total_cache_misses = 16
	L1D_total_cache_miss_rate = 0.5161
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 3
	L1C_total_cache_misses = 3
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1675
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1690

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2973, 
gpgpu_n_tot_thrd_icount = 95136
gpgpu_n_tot_w_icount = 2973
gpgpu_n_stall_shd_mem = 504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 4696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 48
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:35180	W0_Scoreboard:20215	W1:314	W2:294	W3:274	W4:254	W5:234	W6:214	W7:194	W8:174	W9:154	W10:134	W11:114	W12:94	W13:74	W14:54	W15:31	W16:366	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:2973	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1080 {72:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 120 {8:15,}
traffic_breakdown_memtocore[CONST_ACC_R] = 80 {40:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 240 {8:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 2400 {40:60,}
maxmflatency = 254 
max_icnt2mem_latency = 44 
maxmrqlatency = 12 
max_icnt2sh_latency = 7 
averagemflatency = 133 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:25 	12 	0 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15 	1 	0 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 62/8 = 7.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        254         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       132         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        132         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38523 n_nop=38511 n_act=2 n_pre=0 n_ref_event=98262624 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005192
n_activity=101 dram_eff=0.198
bk0: 2a 38509i bk1: 0a 38523i bk2: 8a 38499i bk3: 0a 38523i bk4: 0a 38523i bk5: 0a 38523i bk6: 0a 38523i bk7: 0a 38523i bk8: 0a 38523i bk9: 0a 38523i bk10: 0a 38523i bk11: 0a 38523i bk12: 0a 38523i bk13: 0a 38523i bk14: 0a 38523i bk15: 0a 38523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000519 
total_CMD = 38523 
util_bw = 20 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 38472 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38523 
n_nop = 38511 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 98262624 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00147964
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38523 n_nop=38514 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004153
n_activity=61 dram_eff=0.2623
bk0: 0a 38523i bk1: 0a 38524i bk2: 8a 38499i bk3: 0a 38522i bk4: 0a 38522i bk5: 0a 38523i bk6: 0a 38523i bk7: 0a 38523i bk8: 0a 38523i bk9: 0a 38523i bk10: 0a 38523i bk11: 0a 38523i bk12: 0a 38523i bk13: 0a 38523i bk14: 0a 38523i bk15: 0a 38523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000415 
total_CMD = 38523 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 38489 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38523 
n_nop = 38514 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000208 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119409
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38523 n_nop=38514 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004153
n_activity=61 dram_eff=0.2623
bk0: 0a 38523i bk1: 0a 38524i bk2: 8a 38499i bk3: 0a 38522i bk4: 0a 38522i bk5: 0a 38523i bk6: 0a 38523i bk7: 0a 38523i bk8: 0a 38523i bk9: 0a 38523i bk10: 0a 38523i bk11: 0a 38523i bk12: 0a 38523i bk13: 0a 38523i bk14: 0a 38523i bk15: 0a 38523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000415 
total_CMD = 38523 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 38489 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38523 
n_nop = 38514 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000208 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111622
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38523 n_nop=38514 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004153
n_activity=61 dram_eff=0.2623
bk0: 0a 38523i bk1: 0a 38524i bk2: 8a 38499i bk3: 0a 38522i bk4: 0a 38522i bk5: 0a 38523i bk6: 0a 38523i bk7: 0a 38523i bk8: 0a 38523i bk9: 0a 38523i bk10: 0a 38523i bk11: 0a 38523i bk12: 0a 38523i bk13: 0a 38523i bk14: 0a 38523i bk15: 0a 38523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000415 
total_CMD = 38523 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 38489 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38523 
n_nop = 38514 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000208 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00116813
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38523 n_nop=38509 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000623
n_activity=101 dram_eff=0.2376
bk0: 0a 38524i bk1: 4a 38506i bk2: 8a 38499i bk3: 0a 38522i bk4: 0a 38522i bk5: 0a 38522i bk6: 0a 38523i bk7: 0a 38523i bk8: 0a 38523i bk9: 0a 38523i bk10: 0a 38523i bk11: 0a 38523i bk12: 0a 38523i bk13: 0a 38523i bk14: 0a 38523i bk15: 0a 38523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000623 
total_CMD = 38523 
util_bw = 24 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 38466 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38523 
n_nop = 38509 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000312 
Either_Row_CoL_Bus_Util = 0.000363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00218052
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38523 n_nop=38505 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008307
n_activity=122 dram_eff=0.2623
bk0: 0a 38524i bk1: 8a 38501i bk2: 8a 38498i bk3: 0a 38522i bk4: 0a 38522i bk5: 0a 38522i bk6: 0a 38522i bk7: 0a 38522i bk8: 0a 38522i bk9: 0a 38522i bk10: 0a 38523i bk11: 0a 38523i bk12: 0a 38524i bk13: 0a 38524i bk14: 0a 38524i bk15: 0a 38524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000831 
total_CMD = 38523 
util_bw = 32 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 38455 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38523 
n_nop = 38505 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00228435

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 10, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 30, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 156
L2_total_cache_misses = 62
L2_total_cache_miss_rate = 0.3974
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=156
icnt_total_pkts_simt_to_mem=62
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07389
	minimum = 5
	maximum = 6
Network latency average = 5.07389
	minimum = 5
	maximum = 6
Slowest packet = 143
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 0
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000257616
	minimum = 0 (at node 1)
	maximum = 0.00161042 (at node 0)
Accepted packet rate average = 0.000257616
	minimum = 0 (at node 1)
	maximum = 0.00534521 (at node 0)
Injected flit rate average = 0.000276652
	minimum = 0 (at node 1)
	maximum = 0.00212438 (at node 0)
Accepted flit rate average= 0.000276652
	minimum = 0 (at node 1)
	maximum = 0.00534521 (at node 0)
Injected packet length average = 1.07389
Accepted packet length average = 1.07389
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.07389 (1 samples)
	minimum = 5 (1 samples)
	maximum = 6 (1 samples)
Network latency average = 5.07389 (1 samples)
	minimum = 5 (1 samples)
	maximum = 6 (1 samples)
Flit latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000257616 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00161042 (1 samples)
Accepted packet rate average = 0.000257616 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00534521 (1 samples)
Injected flit rate average = 0.000276652 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00212438 (1 samples)
Accepted flit rate average = 0.000276652 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00534521 (1 samples)
Injected packet size average = 1.07389 (1 samples)
Accepted packet size average = 1.07389 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 10252 (inst/sec)
gpgpu_simulation_rate = 14592 (cycle/sec)
gpgpu_silicon_slowdown = 47971x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775620..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc688 (lud-rodinia-3.10.sm_62.ptx:315) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xccc0 (lud-rodinia-3.10.sm_62.ptx:520) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc690 (lud-rodinia-3.10.sm_62.ptx:316) bra.uni BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca38 (lud-rodinia-3.10.sm_62.ptx:437) add.s32 %r17, %r9, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xca30 (lud-rodinia-3.10.sm_62.ptx:434) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xccc0 (lud-rodinia-3.10.sm_62.ptx:520) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xccd8 (lud-rodinia-3.10.sm_62.ptx:523) @%p4 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6a8 (lud-rodinia-3.10.sm_62.ptx:1355) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xcce0 (lud-rodinia-3.10.sm_62.ptx:524) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd948 (lud-rodinia-3.10.sm_62.ptx:925) mov.u32 %r75, _ZZ13lud_perimeterPfiiE8peri_col;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xd940 (lud-rodinia-3.10.sm_62.ptx:922) bra.uni BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6a8 (lud-rodinia-3.10.sm_62.ptx:1355) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xe6c0 (lud-rodinia-3.10.sm_62.ptx:1358) @%p5 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeba8 (lud-rodinia-3.10.sm_62.ptx:1521) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xe6c8 (lud-rodinia-3.10.sm_62.ptx:1359) bra.uni BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9a0 (lud-rodinia-3.10.sm_62.ptx:1454) mov.u32 %r85, %tid.x;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe998 (lud-rodinia-3.10.sm_62.ptx:1451) bra.uni BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeba8 (lud-rodinia-3.10.sm_62.ptx:1521) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (15,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13lud_perimeterPfii'
Destroy streams for kernel 2: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
gpu_sim_cycle = 31932
gpu_sim_insn = 295200
gpu_ipc =       9.2446
gpu_tot_sim_cycle = 61117
gpu_tot_sim_insn = 315705
gpu_tot_ipc =       5.1656
gpu_tot_issued_cta = 16
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0732
partiton_level_parallism_total  =       0.0390
partiton_level_parallism_util =       1.0522
partiton_level_parallism_util_total  =       1.0511
L2_BW  =       5.8883 GB/Sec
L2_BW_total  =       3.1337 GB/Sec
gpu_total_sim_rate=63141

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10840
	L1I_total_cache_misses = 1170
	L1I_total_cache_miss_rate = 0.1079
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 110, Miss = 64, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 79, Miss = 32, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1216
	L1D_total_cache_misses = 720
	L1D_total_cache_miss_rate = 0.5921
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 138
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.3261
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 93
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9670
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1170
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 736
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10840

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4179, 
gpgpu_n_tot_thrd_icount = 674016
gpgpu_n_tot_w_icount = 21063
gpgpu_n_stall_shd_mem = 3864
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 720
gpgpu_n_mem_write_global = 480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 11776
gpgpu_n_store_insn = 7680
gpgpu_n_shmem_insn = 100216
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3864
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:705	W0_Idle:789677	W0_Scoreboard:204105	W1:314	W2:294	W3:274	W4:254	W5:234	W6:214	W7:194	W8:174	W9:154	W10:134	W11:114	W12:94	W13:74	W14:54	W15:31	W16:18051	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:405
single_issue_nums: WS0:21063	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5760 {8:720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34560 {72:480,}
traffic_breakdown_coretomem[INST_ACC_R] = 9360 {8:1170,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 115200 {40:2880,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7680 {8:960,}
traffic_breakdown_memtocore[INST_ACC_R] = 187200 {40:4680,}
maxmflatency = 255 
max_icnt2mem_latency = 48 
maxmrqlatency = 12 
max_icnt2sh_latency = 7 
averagemflatency = 131 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:194 	129 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3870 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1150 	29 	6 	1200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3870 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 366/14 = 26.142857
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        254       132       133         0       133         0       132         0       132         0       132         0         0         0         0         0
dram[1]:        132       132         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        132       134         0       132         0       132         0       132         0       132         0       132         0         0         0         0
dram[3]:        132       139         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        253       132       132         0       132         0       132         0       132         0       132         0         0         0         0         0
dram[5]:        255       132         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80672 n_nop=80603 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001636
n_activity=414 dram_eff=0.3188
bk0: 2a 80659i bk1: 0a 80673i bk2: 32a 80615i bk3: 32a 80613i bk4: 0a 80671i bk5: 0a 80671i bk6: 0a 80671i bk7: 0a 80671i bk8: 0a 80671i bk9: 0a 80671i bk10: 0a 80671i bk11: 0a 80672i bk12: 0a 80672i bk13: 0a 80673i bk14: 0a 80673i bk15: 0a 80673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001636 
total_CMD = 80672 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 80455 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80672 
n_nop = 80603 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000818 
Either_Row_CoL_Bus_Util = 0.000855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189657
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80672 n_nop=80606 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001587
n_activity=374 dram_eff=0.3422
bk0: 0a 80673i bk1: 0a 80674i bk2: 32a 80614i bk3: 32a 80613i bk4: 0a 80670i bk5: 0a 80671i bk6: 0a 80671i bk7: 0a 80671i bk8: 0a 80671i bk9: 0a 80671i bk10: 0a 80671i bk11: 0a 80672i bk12: 0a 80672i bk13: 0a 80673i bk14: 0a 80673i bk15: 0a 80673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001587 
total_CMD = 80672 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 80472 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80672 
n_nop = 80606 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000793 
Either_Row_CoL_Bus_Util = 0.000818 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0017974
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80672 n_nop=80614 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001388
n_activity=332 dram_eff=0.3373
bk0: 0a 80673i bk1: 0a 80674i bk2: 32a 80615i bk3: 24a 80627i bk4: 0a 80670i bk5: 0a 80671i bk6: 0a 80671i bk7: 0a 80671i bk8: 0a 80671i bk9: 0a 80671i bk10: 0a 80671i bk11: 0a 80672i bk12: 0a 80672i bk13: 0a 80673i bk14: 0a 80673i bk15: 0a 80673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001388 
total_CMD = 80672 
util_bw = 112 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 80494 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80672 
n_nop = 80614 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000694 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00161146
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80672 n_nop=80614 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001388
n_activity=332 dram_eff=0.3373
bk0: 0a 80673i bk1: 0a 80674i bk2: 32a 80615i bk3: 24a 80626i bk4: 0a 80670i bk5: 0a 80671i bk6: 0a 80671i bk7: 0a 80671i bk8: 0a 80671i bk9: 0a 80671i bk10: 0a 80671i bk11: 0a 80672i bk12: 0a 80672i bk13: 0a 80673i bk14: 0a 80673i bk15: 0a 80673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001388 
total_CMD = 80672 
util_bw = 112 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 80494 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80672 
n_nop = 80614 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000694 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164865
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80672 n_nop=80609 n_act=3 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001488
n_activity=372 dram_eff=0.3226
bk0: 0a 80674i bk1: 4a 80656i bk2: 32a 80615i bk3: 24a 80623i bk4: 0a 80670i bk5: 0a 80670i bk6: 0a 80671i bk7: 0a 80671i bk8: 0a 80671i bk9: 0a 80671i bk10: 0a 80671i bk11: 0a 80672i bk12: 0a 80672i bk13: 0a 80673i bk14: 0a 80673i bk15: 0a 80673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001488 
total_CMD = 80672 
util_bw = 120 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 80471 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80672 
n_nop = 80609 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 60 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000744 
Either_Row_CoL_Bus_Util = 0.000781 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0021073
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80672 n_nop=80605 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001587
n_activity=393 dram_eff=0.3257
bk0: 0a 80674i bk1: 8a 80651i bk2: 32a 80616i bk3: 24a 80624i bk4: 0a 80670i bk5: 0a 80670i bk6: 0a 80670i bk7: 0a 80670i bk8: 0a 80670i bk9: 0a 80670i bk10: 0a 80671i bk11: 0a 80672i bk12: 0a 80673i bk13: 0a 80674i bk14: 0a 80674i bk15: 0a 80674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001587 
total_CMD = 80672 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 80460 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80672 
n_nop = 80605 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000793 
Either_Row_CoL_Bus_Util = 0.000831 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00215688

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1410, Miss = 34, Miss_rate = 0.024, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 600, Miss = 32, Miss_rate = 0.053, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 504, Miss = 32, Miss_rate = 0.063, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 600, Miss = 32, Miss_rate = 0.053, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 504, Miss = 32, Miss_rate = 0.063, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 1240, Miss = 24, Miss_rate = 0.019, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[6]: Access = 504, Miss = 32, Miss_rate = 0.063, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 480, Miss = 24, Miss_rate = 0.050, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[8]: Access = 1248, Miss = 32, Miss_rate = 0.026, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 484, Miss = 28, Miss_rate = 0.058, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[10]: Access = 488, Miss = 32, Miss_rate = 0.066, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 488, Miss = 32, Miss_rate = 0.066, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 8550
L2_total_cache_misses = 366
L2_total_cache_miss_rate = 0.0428
L2_total_cache_pending_hits = 684
L2_total_cache_reservation_fails = 5397
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3632
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 684
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 91
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5397
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2880
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4680
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5397
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8550
icnt_total_pkts_simt_to_mem=2865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06942
	minimum = 5
	maximum = 19
Network latency average = 5.06942
	minimum = 5
	maximum = 19
Slowest packet = 217
Flit latency average = 5.03965
	minimum = 5
	maximum = 19
Slowest flit = 232
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0124477
	minimum = 0.00441563 (at node 1)
	maximum = 0.0427784 (at node 15)
Accepted packet rate average = 0.0124477
	minimum = 0.00407115 (at node 22)
	maximum = 0.0176625 (at node 2)
Injected flit rate average = 0.0129871
	minimum = 0.00538645 (at node 1)
	maximum = 0.0427784 (at node 15)
Accepted flit rate average= 0.0129871
	minimum = 0.00469748 (at node 22)
	maximum = 0.0176625 (at node 2)
Injected packet length average = 1.04333
Accepted packet length average = 1.04333
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.07166 (2 samples)
	minimum = 5 (2 samples)
	maximum = 12.5 (2 samples)
Network latency average = 5.07166 (2 samples)
	minimum = 5 (2 samples)
	maximum = 12.5 (2 samples)
Flit latency average = 5.01983 (2 samples)
	minimum = 5 (2 samples)
	maximum = 12 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00635268 (2 samples)
	minimum = 0.00220782 (2 samples)
	maximum = 0.0221944 (2 samples)
Accepted packet rate average = 0.00635268 (2 samples)
	minimum = 0.00203558 (2 samples)
	maximum = 0.0115039 (2 samples)
Injected flit rate average = 0.00663187 (2 samples)
	minimum = 0.00269322 (2 samples)
	maximum = 0.0224514 (2 samples)
Accepted flit rate average = 0.00663187 (2 samples)
	minimum = 0.00234874 (2 samples)
	maximum = 0.0115039 (2 samples)
Injected packet size average = 1.04395 (2 samples)
Accepted packet size average = 1.04395 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 63141 (inst/sec)
gpgpu_simulation_rate = 12223 (cycle/sec)
gpgpu_silicon_slowdown = 57269x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775630..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775640..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (15,15,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12lud_internalPfii'
Destroy streams for kernel 3: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
gpu_sim_cycle = 10797
gpu_sim_insn = 5356800
gpu_ipc =     496.1378
gpu_tot_sim_cycle = 71914
gpu_tot_sim_insn = 5672505
gpu_tot_ipc =      78.8790
gpu_tot_issued_cta = 241
gpu_occupancy = 74.8681% 
gpu_tot_occupancy = 19.1498% 
max_total_param_size = 0
gpu_stall_dramfull = 5014
gpu_stall_icnt2sh    = 6286
partiton_level_parallism =       1.1221
partiton_level_parallism_total  =       0.2016
partiton_level_parallism_util =       1.9400
partiton_level_parallism_util_total  =       1.7031
L2_BW  =      85.6001 GB/Sec
L2_BW_total  =      15.5150 GB/Sec
gpu_total_sim_rate=436346

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 95440
	L1I_total_cache_misses = 3100
	L1I_total_cache_miss_rate = 0.0325
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4835
L1D_cache:
	L1D_cache_core[0]: Access = 1070, Miss = 630, Miss_rate = 0.589, Pending_hits = 94, Reservation_fails = 1031
	L1D_cache_core[1]: Access = 1103, Miss = 544, Miss_rate = 0.493, Pending_hits = 91, Reservation_fails = 330
	L1D_cache_core[2]: Access = 975, Miss = 605, Miss_rate = 0.621, Pending_hits = 87, Reservation_fails = 826
	L1D_cache_core[3]: Access = 1103, Miss = 665, Miss_rate = 0.603, Pending_hits = 87, Reservation_fails = 839
	L1D_cache_core[4]: Access = 975, Miss = 592, Miss_rate = 0.607, Pending_hits = 83, Reservation_fails = 508
	L1D_cache_core[5]: Access = 1039, Miss = 618, Miss_rate = 0.595, Pending_hits = 108, Reservation_fails = 541
	L1D_cache_core[6]: Access = 1039, Miss = 535, Miss_rate = 0.515, Pending_hits = 82, Reservation_fails = 315
	L1D_cache_core[7]: Access = 1103, Miss = 656, Miss_rate = 0.595, Pending_hits = 92, Reservation_fails = 94
	L1D_cache_core[8]: Access = 1039, Miss = 624, Miss_rate = 0.601, Pending_hits = 62, Reservation_fails = 286
	L1D_cache_core[9]: Access = 1039, Miss = 640, Miss_rate = 0.616, Pending_hits = 118, Reservation_fails = 627
	L1D_cache_core[10]: Access = 975, Miss = 582, Miss_rate = 0.597, Pending_hits = 88, Reservation_fails = 450
	L1D_cache_core[11]: Access = 1039, Miss = 571, Miss_rate = 0.550, Pending_hits = 100, Reservation_fails = 640
	L1D_cache_core[12]: Access = 1039, Miss = 622, Miss_rate = 0.599, Pending_hits = 96, Reservation_fails = 299
	L1D_cache_core[13]: Access = 1039, Miss = 681, Miss_rate = 0.655, Pending_hits = 80, Reservation_fails = 590
	L1D_cache_core[14]: Access = 1039, Miss = 672, Miss_rate = 0.647, Pending_hits = 90, Reservation_fails = 381
	L1D_total_cache_accesses = 15616
	L1D_total_cache_misses = 9237
	L1D_total_cache_miss_rate = 0.5915
	L1D_total_cache_pending_hits = 1358
	L1D_total_cache_reservation_fails = 7757
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 5538
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1358
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5493
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 92340
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3100
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4835
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11536
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4080
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 95440

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2457
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5275
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 22
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4835
ctas_completed 241, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
4458, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 
gpgpu_n_tot_thrd_icount = 6030816
gpgpu_n_tot_w_icount = 188463
gpgpu_n_stall_shd_mem = 11325
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9145
gpgpu_n_mem_write_global = 4080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 184576
gpgpu_n_store_insn = 65280
gpgpu_n_shmem_insn = 2058616
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 175728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3864
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 261
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37946	W0_Idle:804763	W0_Scoreboard:295460	W1:314	W2:294	W3:274	W4:254	W5:234	W6:214	W7:194	W8:174	W9:154	W10:134	W11:114	W12:94	W13:74	W14:54	W15:31	W16:18051	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:167805
single_issue_nums: WS0:104763	WS1:83700	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73160 {8:9145,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 293760 {72:4080,}
traffic_breakdown_coretomem[INST_ACC_R] = 10080 {8:1260,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1463200 {40:36580,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65280 {8:8160,}
traffic_breakdown_memtocore[INST_ACC_R] = 201600 {40:5040,}
maxmflatency = 1457 
max_icnt2mem_latency = 565 
maxmrqlatency = 12 
max_icnt2sh_latency = 199 
averagemflatency = 298 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 57 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29986 	7990 	5038 	1756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1216 	46 	10 	10778 	677 	1273 	495 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6855 	5573 	5542 	7389 	16359 	3052 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	6 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        941       353      1439       349       672       223       768       227       721       185       742       159         0         0         0         0
dram[1]:        412       299       404       284       266       242       273       273       182       192       165       164         0         0         0         0
dram[2]:        417      1053       414      1457       246       689       241       740       189       683       169       620         0         0         0         0
dram[3]:        403       312       395       311       252       189       259       213       206       160       157       161         0         0         0         0
dram[4]:       1068       382      1448       378       542       242       589       234       353       188       333       163         0         0         0         0
dram[5]:        378       349       378       344       204       260       212       267       173       192       173       147         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94923 n_nop=94854 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001391
n_activity=414 dram_eff=0.3188
bk0: 2a 94910i bk1: 0a 94924i bk2: 32a 94866i bk3: 32a 94864i bk4: 0a 94922i bk5: 0a 94922i bk6: 0a 94922i bk7: 0a 94922i bk8: 0a 94922i bk9: 0a 94922i bk10: 0a 94922i bk11: 0a 94923i bk12: 0a 94923i bk13: 0a 94924i bk14: 0a 94924i bk15: 0a 94924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001391 
total_CMD = 94923 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 94706 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94923 
n_nop = 94854 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000695 
Either_Row_CoL_Bus_Util = 0.000727 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00161183
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94923 n_nop=94857 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001348
n_activity=374 dram_eff=0.3422
bk0: 0a 94924i bk1: 0a 94925i bk2: 32a 94865i bk3: 32a 94864i bk4: 0a 94921i bk5: 0a 94922i bk6: 0a 94922i bk7: 0a 94922i bk8: 0a 94922i bk9: 0a 94922i bk10: 0a 94922i bk11: 0a 94923i bk12: 0a 94923i bk13: 0a 94924i bk14: 0a 94924i bk15: 0a 94924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001348 
total_CMD = 94923 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 94723 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94923 
n_nop = 94857 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000674 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00152755
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94923 n_nop=94857 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001348
n_activity=374 dram_eff=0.3422
bk0: 0a 94924i bk1: 0a 94925i bk2: 32a 94866i bk3: 32a 94867i bk4: 0a 94921i bk5: 0a 94922i bk6: 0a 94922i bk7: 0a 94922i bk8: 0a 94922i bk9: 0a 94922i bk10: 0a 94922i bk11: 0a 94923i bk12: 0a 94923i bk13: 0a 94924i bk14: 0a 94924i bk15: 0a 94924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001348 
total_CMD = 94923 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 94723 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94923 
n_nop = 94857 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000674 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00146434
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94923 n_nop=94857 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001348
n_activity=374 dram_eff=0.3422
bk0: 0a 94924i bk1: 0a 94925i bk2: 32a 94866i bk3: 32a 94866i bk4: 0a 94921i bk5: 0a 94922i bk6: 0a 94922i bk7: 0a 94922i bk8: 0a 94922i bk9: 0a 94922i bk10: 0a 94922i bk11: 0a 94923i bk12: 0a 94923i bk13: 0a 94924i bk14: 0a 94924i bk15: 0a 94924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001348 
total_CMD = 94923 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 94723 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94923 
n_nop = 94857 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000674 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150648
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94923 n_nop=94852 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001433
n_activity=414 dram_eff=0.3285
bk0: 0a 94925i bk1: 4a 94907i bk2: 32a 94866i bk3: 32a 94862i bk4: 0a 94921i bk5: 0a 94921i bk6: 0a 94922i bk7: 0a 94922i bk8: 0a 94922i bk9: 0a 94922i bk10: 0a 94922i bk11: 0a 94923i bk12: 0a 94923i bk13: 0a 94924i bk14: 0a 94924i bk15: 0a 94924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001433 
total_CMD = 94923 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 94700 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94923 
n_nop = 94852 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000716 
Either_Row_CoL_Bus_Util = 0.000748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00188574
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94923 n_nop=94856 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001348
n_activity=393 dram_eff=0.3257
bk0: 0a 94925i bk1: 8a 94902i bk2: 32a 94867i bk3: 24a 94875i bk4: 0a 94921i bk5: 0a 94921i bk6: 0a 94921i bk7: 0a 94921i bk8: 0a 94921i bk9: 0a 94921i bk10: 0a 94922i bk11: 0a 94923i bk12: 0a 94924i bk13: 0a 94925i bk14: 0a 94925i bk15: 0a 94925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001348 
total_CMD = 94923 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 94711 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94923 
n_nop = 94856 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000674 
Either_Row_CoL_Bus_Util = 0.000706 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183306

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7154, Miss = 34, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 3168, Miss = 32, Miss_rate = 0.010, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 3284, Miss = 32, Miss_rate = 0.010, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 3204, Miss = 32, Miss_rate = 0.010, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 3216, Miss = 32, Miss_rate = 0.010, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 7024, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 3236, Miss = 32, Miss_rate = 0.010, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 3236, Miss = 32, Miss_rate = 0.010, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 6908, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 3172, Miss = 36, Miss_rate = 0.011, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 3120, Miss = 32, Miss_rate = 0.010, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 3088, Miss = 32, Miss_rate = 0.010, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 49810
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0078
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36580
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3900
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36580
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5040
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=49810
icnt_total_pkts_simt_to_mem=18580
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.0941
	minimum = 5
	maximum = 372
Network latency average = 47.8217
	minimum = 5
	maximum = 369
Slowest packet = 34225
Flit latency average = 45.2208
	minimum = 5
	maximum = 369
Slowest flit = 35912
Fragmentation average = 0.00228571
	minimum = 0
	maximum = 122
Injected packet rate average = 0.183093
	minimum = 0.0674261 (at node 6)
	maximum = 0.535704 (at node 20)
Accepted packet rate average = 0.183093
	minimum = 0.0742799 (at node 16)
	maximum = 0.277855 (at node 14)
Injected flit rate average = 0.195442
	minimum = 0.0896545 (at node 6)
	maximum = 0.535704 (at node 20)
Accepted flit rate average= 0.195442
	minimum = 0.103918 (at node 16)
	maximum = 0.277855 (at node 14)
Injected packet length average = 1.06745
Accepted packet length average = 1.06745
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4125 (3 samples)
	minimum = 5 (3 samples)
	maximum = 132.333 (3 samples)
Network latency average = 19.3217 (3 samples)
	minimum = 5 (3 samples)
	maximum = 131.333 (3 samples)
Flit latency average = 18.4202 (3 samples)
	minimum = 5 (3 samples)
	maximum = 131 (3 samples)
Fragmentation average = 0.000761905 (3 samples)
	minimum = 0 (3 samples)
	maximum = 40.6667 (3 samples)
Injected packet rate average = 0.065266 (3 samples)
	minimum = 0.0239473 (3 samples)
	maximum = 0.193364 (3 samples)
Accepted packet rate average = 0.065266 (3 samples)
	minimum = 0.026117 (3 samples)
	maximum = 0.100288 (3 samples)
Injected flit rate average = 0.0695685 (3 samples)
	minimum = 0.0316803 (3 samples)
	maximum = 0.193536 (3 samples)
Accepted flit rate average = 0.0695685 (3 samples)
	minimum = 0.0362051 (3 samples)
	maximum = 0.100288 (3 samples)
Injected packet size average = 1.06592 (3 samples)
Accepted packet size average = 1.06592 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 436346 (inst/sec)
gpgpu_simulation_rate = 5531 (cycle/sec)
gpgpu_silicon_slowdown = 126559x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe297755f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775600..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 4: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 99044
gpu_tot_sim_insn = 5693010
gpu_tot_ipc =      57.4796
gpu_tot_issued_cta = 242
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.4792% 
max_total_param_size = 0
gpu_stall_dramfull = 5014
gpu_stall_icnt2sh    = 6286
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1469
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6993
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      11.3000 GB/Sec
gpu_total_sim_rate=406643

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 97130
	L1I_total_cache_misses = 3115
	L1I_total_cache_miss_rate = 0.0321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4835
L1D_cache:
	L1D_cache_core[0]: Access = 1070, Miss = 630, Miss_rate = 0.589, Pending_hits = 94, Reservation_fails = 1031
	L1D_cache_core[1]: Access = 1103, Miss = 544, Miss_rate = 0.493, Pending_hits = 91, Reservation_fails = 330
	L1D_cache_core[2]: Access = 975, Miss = 605, Miss_rate = 0.621, Pending_hits = 87, Reservation_fails = 826
	L1D_cache_core[3]: Access = 1103, Miss = 665, Miss_rate = 0.603, Pending_hits = 87, Reservation_fails = 839
	L1D_cache_core[4]: Access = 1006, Miss = 608, Miss_rate = 0.604, Pending_hits = 83, Reservation_fails = 508
	L1D_cache_core[5]: Access = 1039, Miss = 618, Miss_rate = 0.595, Pending_hits = 108, Reservation_fails = 541
	L1D_cache_core[6]: Access = 1039, Miss = 535, Miss_rate = 0.515, Pending_hits = 82, Reservation_fails = 315
	L1D_cache_core[7]: Access = 1103, Miss = 656, Miss_rate = 0.595, Pending_hits = 92, Reservation_fails = 94
	L1D_cache_core[8]: Access = 1039, Miss = 624, Miss_rate = 0.601, Pending_hits = 62, Reservation_fails = 286
	L1D_cache_core[9]: Access = 1039, Miss = 640, Miss_rate = 0.616, Pending_hits = 118, Reservation_fails = 627
	L1D_cache_core[10]: Access = 975, Miss = 582, Miss_rate = 0.597, Pending_hits = 88, Reservation_fails = 450
	L1D_cache_core[11]: Access = 1039, Miss = 571, Miss_rate = 0.550, Pending_hits = 100, Reservation_fails = 640
	L1D_cache_core[12]: Access = 1039, Miss = 622, Miss_rate = 0.599, Pending_hits = 96, Reservation_fails = 299
	L1D_cache_core[13]: Access = 1039, Miss = 681, Miss_rate = 0.655, Pending_hits = 80, Reservation_fails = 590
	L1D_cache_core[14]: Access = 1039, Miss = 672, Miss_rate = 0.647, Pending_hits = 90, Reservation_fails = 381
	L1D_total_cache_accesses = 15647
	L1D_total_cache_misses = 9253
	L1D_total_cache_miss_rate = 0.5914
	L1D_total_cache_pending_hits = 1358
	L1D_total_cache_reservation_fails = 7757
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 5541
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1358
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 94015
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3115
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4835
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11552
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4095
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 97130

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2457
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5275
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 22
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4835
ctas_completed 242, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
4458, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 
gpgpu_n_tot_thrd_icount = 6125952
gpgpu_n_tot_w_icount = 191436
gpgpu_n_stall_shd_mem = 11829
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9161
gpgpu_n_mem_write_global = 4095
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 184832
gpgpu_n_store_insn = 65520
gpgpu_n_shmem_insn = 2063312
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 175776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4368
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 261
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37946	W0_Idle:836056	W0_Scoreboard:315452	W1:628	W2:588	W3:548	W4:508	W5:468	W6:428	W7:388	W8:348	W9:308	W10:268	W11:228	W12:188	W13:148	W14:108	W15:62	W16:18417	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:167805
single_issue_nums: WS0:107736	WS1:83700	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73288 {8:9161,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 294840 {72:4095,}
traffic_breakdown_coretomem[INST_ACC_R] = 10200 {8:1275,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1465760 {40:36644,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65520 {8:8190,}
traffic_breakdown_memtocore[INST_ACC_R] = 204000 {40:5100,}
maxmflatency = 1457 
max_icnt2mem_latency = 565 
maxmrqlatency = 12 
max_icnt2sh_latency = 199 
averagemflatency = 297 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 56 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30080 	7990 	5038 	1756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1231 	46 	10 	10809 	677 	1273 	495 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6949 	5573 	5542 	7389 	16359 	3052 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	65 	6 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        941       353      1439       349       672       223       768       227       721       185       742       159         0         0         0         0
dram[1]:        412       299       404       284       266       242       273       273       182       192       165       164         0         0         0         0
dram[2]:        417      1053       414      1457       246       689       241       740       189       683       169       620         0         0         0         0
dram[3]:        403       312       395       311       252       189       259       213       206       160       157       161         0         0         0         0
dram[4]:       1068       382      1448       378       542       242       589       234       353       188       333       163         0         0         0         0
dram[5]:        378       349       378       344       204       260       212       267       173       192       173       147         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130734 n_nop=130665 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00101
n_activity=414 dram_eff=0.3188
bk0: 2a 130721i bk1: 0a 130735i bk2: 32a 130677i bk3: 32a 130675i bk4: 0a 130733i bk5: 0a 130733i bk6: 0a 130733i bk7: 0a 130733i bk8: 0a 130733i bk9: 0a 130733i bk10: 0a 130733i bk11: 0a 130734i bk12: 0a 130734i bk13: 0a 130735i bk14: 0a 130735i bk15: 0a 130735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001010 
total_CMD = 130734 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 130517 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130734 
n_nop = 130665 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000505 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00117032
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130734 n_nop=130668 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009791
n_activity=374 dram_eff=0.3422
bk0: 0a 130735i bk1: 0a 130736i bk2: 32a 130676i bk3: 32a 130675i bk4: 0a 130732i bk5: 0a 130733i bk6: 0a 130733i bk7: 0a 130733i bk8: 0a 130733i bk9: 0a 130733i bk10: 0a 130733i bk11: 0a 130734i bk12: 0a 130734i bk13: 0a 130735i bk14: 0a 130735i bk15: 0a 130735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000979 
total_CMD = 130734 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 130534 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130734 
n_nop = 130668 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110912
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130734 n_nop=130668 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009791
n_activity=374 dram_eff=0.3422
bk0: 0a 130735i bk1: 0a 130736i bk2: 32a 130677i bk3: 32a 130678i bk4: 0a 130732i bk5: 0a 130733i bk6: 0a 130733i bk7: 0a 130733i bk8: 0a 130733i bk9: 0a 130733i bk10: 0a 130733i bk11: 0a 130734i bk12: 0a 130734i bk13: 0a 130735i bk14: 0a 130735i bk15: 0a 130735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000979 
total_CMD = 130734 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 130534 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130734 
n_nop = 130668 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106323
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130734 n_nop=130668 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009791
n_activity=374 dram_eff=0.3422
bk0: 0a 130735i bk1: 0a 130736i bk2: 32a 130677i bk3: 32a 130677i bk4: 0a 130732i bk5: 0a 130733i bk6: 0a 130733i bk7: 0a 130733i bk8: 0a 130733i bk9: 0a 130733i bk10: 0a 130733i bk11: 0a 130734i bk12: 0a 130734i bk13: 0a 130735i bk14: 0a 130735i bk15: 0a 130735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000979 
total_CMD = 130734 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 130534 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130734 
n_nop = 130668 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109382
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130734 n_nop=130663 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00104
n_activity=414 dram_eff=0.3285
bk0: 0a 130736i bk1: 4a 130718i bk2: 32a 130677i bk3: 32a 130673i bk4: 0a 130732i bk5: 0a 130732i bk6: 0a 130733i bk7: 0a 130733i bk8: 0a 130733i bk9: 0a 130733i bk10: 0a 130733i bk11: 0a 130734i bk12: 0a 130734i bk13: 0a 130735i bk14: 0a 130735i bk15: 0a 130735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001040 
total_CMD = 130734 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 130511 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130734 
n_nop = 130663 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000520 
Either_Row_CoL_Bus_Util = 0.000543 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00136919
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130734 n_nop=130667 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009791
n_activity=393 dram_eff=0.3257
bk0: 0a 130736i bk1: 8a 130713i bk2: 32a 130678i bk3: 24a 130686i bk4: 0a 130732i bk5: 0a 130732i bk6: 0a 130732i bk7: 0a 130732i bk8: 0a 130732i bk9: 0a 130732i bk10: 0a 130733i bk11: 0a 130734i bk12: 0a 130735i bk13: 0a 130736i bk14: 0a 130736i bk15: 0a 130736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000979 
total_CMD = 130734 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 130522 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130734 
n_nop = 130667 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000512 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133095

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7192, Miss = 34, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 3168, Miss = 32, Miss_rate = 0.010, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 3292, Miss = 32, Miss_rate = 0.010, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 3204, Miss = 32, Miss_rate = 0.010, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 3224, Miss = 32, Miss_rate = 0.010, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 7054, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 3244, Miss = 32, Miss_rate = 0.010, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 3236, Miss = 32, Miss_rate = 0.010, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 6950, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 3176, Miss = 36, Miss_rate = 0.011, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 3128, Miss = 32, Miss_rate = 0.010, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 3096, Miss = 32, Miss_rate = 0.010, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 49964
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0078
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8190
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3960
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36644
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8190
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5100
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=49964
icnt_total_pkts_simt_to_mem=18641
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 64450
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 68390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 4)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 4)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 4)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 4)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5781 (4 samples)
	minimum = 5 (4 samples)
	maximum = 100.75 (4 samples)
Network latency average = 15.76 (4 samples)
	minimum = 5 (4 samples)
	maximum = 100 (4 samples)
Flit latency average = 15.0651 (4 samples)
	minimum = 5 (4 samples)
	maximum = 99.5 (4 samples)
Fragmentation average = 0.000571429 (4 samples)
	minimum = 0 (4 samples)
	maximum = 30.5 (4 samples)
Injected packet rate average = 0.0490178 (4 samples)
	minimum = 0.0179604 (4 samples)
	maximum = 0.145447 (4 samples)
Accepted packet rate average = 0.0490178 (4 samples)
	minimum = 0.0195878 (4 samples)
	maximum = 0.0766348 (4 samples)
Injected flit rate average = 0.0522498 (4 samples)
	minimum = 0.0237602 (4 samples)
	maximum = 0.145714 (4 samples)
Accepted flit rate average = 0.0522498 (4 samples)
	minimum = 0.0271538 (4 samples)
	maximum = 0.0766348 (4 samples)
Injected packet size average = 1.06594 (4 samples)
Accepted packet size average = 1.06594 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 406643 (inst/sec)
gpgpu_simulation_rate = 7074 (cycle/sec)
gpgpu_silicon_slowdown = 98953x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775620..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (14,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13lud_perimeterPfii'
Destroy streams for kernel 5: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
gpu_sim_cycle = 25170
gpu_sim_insn = 275520
gpu_ipc =      10.9464
gpu_tot_sim_cycle = 124214
gpu_tot_sim_insn = 5968530
gpu_tot_ipc =      48.0504
gpu_tot_issued_cta = 256
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 12.9437% 
max_total_param_size = 0
gpu_stall_dramfull = 5014
gpu_stall_icnt2sh    = 6286
partiton_level_parallism =       0.0868
partiton_level_parallism_total  =       0.1347
partiton_level_parallism_util =       1.0415
partiton_level_parallism_util_total  =       1.5699
L2_BW  =       7.0021 GB/Sec
L2_BW_total  =      10.4291 GB/Sec
gpu_total_sim_rate=331585

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 105670
	L1I_total_cache_misses = 4193
	L1I_total_cache_miss_rate = 0.0397
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4835
L1D_cache:
	L1D_cache_core[0]: Access = 1149, Miss = 678, Miss_rate = 0.590, Pending_hits = 94, Reservation_fails = 1031
	L1D_cache_core[1]: Access = 1182, Miss = 592, Miss_rate = 0.501, Pending_hits = 91, Reservation_fails = 330
	L1D_cache_core[2]: Access = 1054, Miss = 653, Miss_rate = 0.620, Pending_hits = 87, Reservation_fails = 826
	L1D_cache_core[3]: Access = 1182, Miss = 713, Miss_rate = 0.603, Pending_hits = 87, Reservation_fails = 839
	L1D_cache_core[4]: Access = 1006, Miss = 608, Miss_rate = 0.604, Pending_hits = 83, Reservation_fails = 508
	L1D_cache_core[5]: Access = 1118, Miss = 666, Miss_rate = 0.596, Pending_hits = 108, Reservation_fails = 541
	L1D_cache_core[6]: Access = 1118, Miss = 583, Miss_rate = 0.521, Pending_hits = 82, Reservation_fails = 315
	L1D_cache_core[7]: Access = 1182, Miss = 704, Miss_rate = 0.596, Pending_hits = 92, Reservation_fails = 94
	L1D_cache_core[8]: Access = 1118, Miss = 672, Miss_rate = 0.601, Pending_hits = 62, Reservation_fails = 286
	L1D_cache_core[9]: Access = 1118, Miss = 688, Miss_rate = 0.615, Pending_hits = 118, Reservation_fails = 627
	L1D_cache_core[10]: Access = 1054, Miss = 630, Miss_rate = 0.598, Pending_hits = 88, Reservation_fails = 450
	L1D_cache_core[11]: Access = 1118, Miss = 619, Miss_rate = 0.554, Pending_hits = 100, Reservation_fails = 640
	L1D_cache_core[12]: Access = 1118, Miss = 670, Miss_rate = 0.599, Pending_hits = 96, Reservation_fails = 299
	L1D_cache_core[13]: Access = 1118, Miss = 729, Miss_rate = 0.652, Pending_hits = 80, Reservation_fails = 590
	L1D_cache_core[14]: Access = 1118, Miss = 720, Miss_rate = 0.644, Pending_hits = 90, Reservation_fails = 381
	L1D_total_cache_accesses = 16753
	L1D_total_cache_misses = 9925
	L1D_total_cache_miss_rate = 0.5924
	L1D_total_cache_pending_hits = 1358
	L1D_total_cache_reservation_fails = 7757
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 5667
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0079
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1358
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5622
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 101477
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4193
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4835
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12224
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4529
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105670

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2457
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5275
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 22
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4835
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5664, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 
gpgpu_n_tot_thrd_icount = 6666240
gpgpu_n_tot_w_icount = 208320
gpgpu_n_stall_shd_mem = 14965
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9833
gpgpu_n_mem_write_global = 4529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 195584
gpgpu_n_store_insn = 72464
gpgpu_n_shmem_insn = 2152464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 178464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 261
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38604	W0_Idle:1349508	W0_Scoreboard:488296	W1:628	W2:588	W3:548	W4:508	W5:468	W6:428	W7:388	W8:348	W9:308	W10:268	W11:228	W12:188	W13:148	W14:108	W15:62	W16:34923	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:168183
single_issue_nums: WS0:124620	WS1:83700	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 78664 {8:9833,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 326088 {72:4529,}
traffic_breakdown_coretomem[INST_ACC_R] = 18824 {8:2353,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1573280 {40:39332,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 72464 {8:9058,}
traffic_breakdown_memtocore[INST_ACC_R] = 376480 {40:9412,}
maxmflatency = 1457 
max_icnt2mem_latency = 565 
maxmrqlatency = 12 
max_icnt2sh_latency = 199 
averagemflatency = 285 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 53 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33636 	7990 	5038 	1756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2291 	59 	15 	11915 	677 	1273 	495 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10498 	5580 	5542 	7389 	16359 	3052 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	92 	6 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        941       353      1439       349       672       223       768       227       721       185       742       159         0         0         0         0
dram[1]:        412       299       404       284       266       242       273       273       182       192       165       164         0         0         0         0
dram[2]:        417      1053       414      1457       246       689       241       740       189       683       169       620         0         0         0         0
dram[3]:        403       312       395       311       252       189       259       213       206       160       157       161         0         0         0         0
dram[4]:       1068       382      1448       378       542       242       589       234       353       188       333       163         0         0         0         0
dram[5]:        378       349       378       344       204       260       212       267       173       192       173       147         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163958 n_nop=163889 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008051
n_activity=414 dram_eff=0.3188
bk0: 2a 163945i bk1: 0a 163959i bk2: 32a 163901i bk3: 32a 163899i bk4: 0a 163957i bk5: 0a 163957i bk6: 0a 163957i bk7: 0a 163957i bk8: 0a 163957i bk9: 0a 163957i bk10: 0a 163957i bk11: 0a 163958i bk12: 0a 163958i bk13: 0a 163959i bk14: 0a 163959i bk15: 0a 163959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000805 
total_CMD = 163958 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 163741 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163958 
n_nop = 163889 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000403 
Either_Row_CoL_Bus_Util = 0.000421 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000933166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163958 n_nop=163892 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007807
n_activity=374 dram_eff=0.3422
bk0: 0a 163959i bk1: 0a 163960i bk2: 32a 163900i bk3: 32a 163899i bk4: 0a 163956i bk5: 0a 163957i bk6: 0a 163957i bk7: 0a 163957i bk8: 0a 163957i bk9: 0a 163957i bk10: 0a 163957i bk11: 0a 163958i bk12: 0a 163958i bk13: 0a 163959i bk14: 0a 163959i bk15: 0a 163959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000781 
total_CMD = 163958 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 163758 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163958 
n_nop = 163892 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000390 
Either_Row_CoL_Bus_Util = 0.000403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000884373
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163958 n_nop=163892 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007807
n_activity=374 dram_eff=0.3422
bk0: 0a 163959i bk1: 0a 163960i bk2: 32a 163901i bk3: 32a 163902i bk4: 0a 163956i bk5: 0a 163957i bk6: 0a 163957i bk7: 0a 163957i bk8: 0a 163957i bk9: 0a 163957i bk10: 0a 163957i bk11: 0a 163958i bk12: 0a 163958i bk13: 0a 163959i bk14: 0a 163959i bk15: 0a 163959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000781 
total_CMD = 163958 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 163758 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163958 
n_nop = 163892 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000390 
Either_Row_CoL_Bus_Util = 0.000403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000847778
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163958 n_nop=163892 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007807
n_activity=374 dram_eff=0.3422
bk0: 0a 163959i bk1: 0a 163960i bk2: 32a 163901i bk3: 32a 163901i bk4: 0a 163956i bk5: 0a 163957i bk6: 0a 163957i bk7: 0a 163957i bk8: 0a 163957i bk9: 0a 163957i bk10: 0a 163957i bk11: 0a 163958i bk12: 0a 163958i bk13: 0a 163959i bk14: 0a 163959i bk15: 0a 163959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000781 
total_CMD = 163958 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 163758 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163958 
n_nop = 163892 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000390 
Either_Row_CoL_Bus_Util = 0.000403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000872175
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163958 n_nop=163887 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008295
n_activity=414 dram_eff=0.3285
bk0: 0a 163960i bk1: 4a 163942i bk2: 32a 163901i bk3: 32a 163897i bk4: 0a 163956i bk5: 0a 163956i bk6: 0a 163957i bk7: 0a 163957i bk8: 0a 163957i bk9: 0a 163957i bk10: 0a 163957i bk11: 0a 163958i bk12: 0a 163958i bk13: 0a 163959i bk14: 0a 163959i bk15: 0a 163959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000829 
total_CMD = 163958 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 163735 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163958 
n_nop = 163887 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000433 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109174
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163958 n_nop=163891 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007807
n_activity=393 dram_eff=0.3257
bk0: 0a 163960i bk1: 8a 163937i bk2: 32a 163902i bk3: 24a 163910i bk4: 0a 163956i bk5: 0a 163956i bk6: 0a 163956i bk7: 0a 163956i bk8: 0a 163956i bk9: 0a 163956i bk10: 0a 163957i bk11: 0a 163958i bk12: 0a 163959i bk13: 0a 163960i bk14: 0a 163960i bk15: 0a 163960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000781 
total_CMD = 163958 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 163746 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163958 
n_nop = 163891 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000390 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106125

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8374, Miss = 34, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 3752, Miss = 32, Miss_rate = 0.009, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 3748, Miss = 32, Miss_rate = 0.009, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 3788, Miss = 32, Miss_rate = 0.008, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 3680, Miss = 32, Miss_rate = 0.009, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 8180, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 3700, Miss = 32, Miss_rate = 0.009, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 3692, Miss = 32, Miss_rate = 0.009, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 8134, Miss = 32, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 3632, Miss = 36, Miss_rate = 0.010, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 3600, Miss = 32, Miss_rate = 0.009, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 3552, Miss = 32, Miss_rate = 0.009, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 57832
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0067
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8272
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39332
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9058
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9412
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=57832
icnt_total_pkts_simt_to_mem=21259
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0773
	minimum = 5
	maximum = 18
Network latency average = 5.0773
	minimum = 5
	maximum = 18
Slowest packet = 64514
Flit latency average = 5.04234
	minimum = 5
	maximum = 18
Slowest flit = 68609
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0147913
	minimum = 0 (at node 4)
	maximum = 0.0470401 (at node 23)
Accepted packet rate average = 0.0147913
	minimum = 0 (at node 4)
	maximum = 0.0223282 (at node 0)
Injected flit rate average = 0.0154299
	minimum = 0 (at node 4)
	maximum = 0.0470401 (at node 23)
Accepted flit rate average= 0.0154299
	minimum = 0 (at node 4)
	maximum = 0.0223282 (at node 0)
Injected packet length average = 1.04318
Accepted packet length average = 1.04318
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.278 (5 samples)
	minimum = 5 (5 samples)
	maximum = 84.2 (5 samples)
Network latency average = 13.6235 (5 samples)
	minimum = 5 (5 samples)
	maximum = 83.6 (5 samples)
Flit latency average = 13.0606 (5 samples)
	minimum = 5 (5 samples)
	maximum = 83.2 (5 samples)
Fragmentation average = 0.000457143 (5 samples)
	minimum = 0 (5 samples)
	maximum = 24.4 (5 samples)
Injected packet rate average = 0.0421725 (5 samples)
	minimum = 0.0143684 (5 samples)
	maximum = 0.125766 (5 samples)
Accepted packet rate average = 0.0421725 (5 samples)
	minimum = 0.0156702 (5 samples)
	maximum = 0.0657734 (5 samples)
Injected flit rate average = 0.0448858 (5 samples)
	minimum = 0.0190082 (5 samples)
	maximum = 0.125979 (5 samples)
Accepted flit rate average = 0.0448858 (5 samples)
	minimum = 0.021723 (5 samples)
	maximum = 0.0657734 (5 samples)
Injected packet size average = 1.06434 (5 samples)
Accepted packet size average = 1.06434 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 331585 (inst/sec)
gpgpu_simulation_rate = 6900 (cycle/sec)
gpgpu_silicon_slowdown = 101449x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775630..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775640..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (14,14,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z12lud_internalPfii'
Destroy streams for kernel 6: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
gpu_sim_cycle = 9355
gpu_sim_insn = 4666368
gpu_ipc =     498.8101
gpu_tot_sim_cycle = 133569
gpu_tot_sim_insn = 10634898
gpu_tot_ipc =      79.6210
gpu_tot_issued_cta = 452
gpu_occupancy = 74.0518% 
gpu_tot_occupancy = 19.9030% 
max_total_param_size = 0
gpu_stall_dramfull = 10925
gpu_stall_icnt2sh    = 14780
partiton_level_parallism =       1.1764
partiton_level_parallism_total  =       0.2076
partiton_level_parallism_util =       1.8777
partiton_level_parallism_util_total  =       1.6791
L2_BW  =      90.3854 GB/Sec
L2_BW_total  =      16.0291 GB/Sec
gpu_total_sim_rate=425395

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 179366
	L1I_total_cache_misses = 5917
	L1I_total_cache_miss_rate = 0.0330
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5736
L1D_cache:
	L1D_cache_core[0]: Access = 1981, Miss = 1206, Miss_rate = 0.609, Pending_hits = 177, Reservation_fails = 1515
	L1D_cache_core[1]: Access = 1950, Miss = 1066, Miss_rate = 0.547, Pending_hits = 147, Reservation_fails = 1390
	L1D_cache_core[2]: Access = 1886, Miss = 1209, Miss_rate = 0.641, Pending_hits = 145, Reservation_fails = 1698
	L1D_cache_core[3]: Access = 2014, Miss = 1217, Miss_rate = 0.604, Pending_hits = 175, Reservation_fails = 1247
	L1D_cache_core[4]: Access = 1838, Miss = 1120, Miss_rate = 0.609, Pending_hits = 216, Reservation_fails = 1444
	L1D_cache_core[5]: Access = 2014, Miss = 1247, Miss_rate = 0.619, Pending_hits = 172, Reservation_fails = 1393
	L1D_cache_core[6]: Access = 1822, Miss = 1022, Miss_rate = 0.561, Pending_hits = 142, Reservation_fails = 1244
	L1D_cache_core[7]: Access = 2078, Miss = 1252, Miss_rate = 0.603, Pending_hits = 140, Reservation_fails = 366
	L1D_cache_core[8]: Access = 2014, Miss = 1256, Miss_rate = 0.624, Pending_hits = 109, Reservation_fails = 689
	L1D_cache_core[9]: Access = 1950, Miss = 1200, Miss_rate = 0.615, Pending_hits = 197, Reservation_fails = 1208
	L1D_cache_core[10]: Access = 1886, Miss = 1157, Miss_rate = 0.613, Pending_hits = 143, Reservation_fails = 773
	L1D_cache_core[11]: Access = 2014, Miss = 1226, Miss_rate = 0.609, Pending_hits = 133, Reservation_fails = 1324
	L1D_cache_core[12]: Access = 1886, Miss = 1134, Miss_rate = 0.601, Pending_hits = 176, Reservation_fails = 1153
	L1D_cache_core[13]: Access = 1950, Miss = 1273, Miss_rate = 0.653, Pending_hits = 141, Reservation_fails = 1233
	L1D_cache_core[14]: Access = 2014, Miss = 1305, Miss_rate = 0.648, Pending_hits = 132, Reservation_fails = 1140
	L1D_total_cache_accesses = 29297
	L1D_total_cache_misses = 17890
	L1D_total_cache_miss_rate = 0.6106
	L1D_total_cache_pending_hits = 2345
	L1D_total_cache_reservation_fails = 17817
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 10371
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10326
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 173449
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5917
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5736
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21632
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7665
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 179366

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 4558
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 13228
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5736
ctas_completed 452, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5943, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 
gpgpu_n_tot_thrd_icount = 11332608
gpgpu_n_tot_w_icount = 354144
gpgpu_n_stall_shd_mem = 21329
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17611
gpgpu_n_mem_write_global = 7665
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 346112
gpgpu_n_store_insn = 122640
gpgpu_n_shmem_insn = 3858448
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 328992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 353
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:70763	W0_Idle:1357196	W0_Scoreboard:570575	W1:628	W2:588	W3:548	W4:508	W5:468	W6:428	W7:388	W8:348	W9:308	W10:268	W11:228	W12:188	W13:148	W14:108	W15:62	W16:34923	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:314007
single_issue_nums: WS0:197532	WS1:156612	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 140888 {8:17611,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 551880 {72:7665,}
traffic_breakdown_coretomem[INST_ACC_R] = 19552 {8:2444,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2817760 {40:70444,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 122640 {8:15330,}
traffic_breakdown_memtocore[INST_ACC_R] = 391040 {40:9776,}
maxmflatency = 1509 
max_icnt2mem_latency = 1505 
maxmrqlatency = 12 
max_icnt2sh_latency = 232 
averagemflatency = 295 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 61 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56625 	17454 	8379 	3346 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2363 	77 	16 	21230 	1269 	2004 	606 	5 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	12764 	9364 	10107 	13807 	31532 	8230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	100 	13 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       408      1488       420      1495       420       768       229       721       199       742       176         0         0         0         0
dram[1]:        412       380       404       378       311       380       273       273       253       226       202       193         0         0         0         0
dram[2]:        417      1053       414      1484       400      1470       243       740       189       683       169       620         0         0         0         0
dram[3]:        403       352       395       340       295       347       259       230       206       233       184       190         0         0         0         0
dram[4]:       1068       441      1509       470      1507       469       683       234       689       207       477       180         0         0         0         0
dram[5]:        429       355       412       360       420       365       242       267       242       259       213       194         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176306 n_nop=176237 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007487
n_activity=414 dram_eff=0.3188
bk0: 2a 176293i bk1: 0a 176307i bk2: 32a 176249i bk3: 32a 176247i bk4: 0a 176305i bk5: 0a 176305i bk6: 0a 176305i bk7: 0a 176305i bk8: 0a 176305i bk9: 0a 176305i bk10: 0a 176305i bk11: 0a 176306i bk12: 0a 176306i bk13: 0a 176307i bk14: 0a 176307i bk15: 0a 176307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000749 
total_CMD = 176306 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 176089 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176306 
n_nop = 176237 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000374 
Either_Row_CoL_Bus_Util = 0.000391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000867809
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176306 n_nop=176240 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000726
n_activity=374 dram_eff=0.3422
bk0: 0a 176307i bk1: 0a 176308i bk2: 32a 176248i bk3: 32a 176247i bk4: 0a 176304i bk5: 0a 176305i bk6: 0a 176305i bk7: 0a 176305i bk8: 0a 176305i bk9: 0a 176305i bk10: 0a 176305i bk11: 0a 176306i bk12: 0a 176306i bk13: 0a 176307i bk14: 0a 176307i bk15: 0a 176307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000726 
total_CMD = 176306 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 176106 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176306 
n_nop = 176240 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000374 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000822434
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176306 n_nop=176240 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000726
n_activity=374 dram_eff=0.3422
bk0: 0a 176307i bk1: 0a 176308i bk2: 32a 176249i bk3: 32a 176250i bk4: 0a 176304i bk5: 0a 176305i bk6: 0a 176305i bk7: 0a 176305i bk8: 0a 176305i bk9: 0a 176305i bk10: 0a 176305i bk11: 0a 176306i bk12: 0a 176306i bk13: 0a 176307i bk14: 0a 176307i bk15: 0a 176307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000726 
total_CMD = 176306 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 176106 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176306 
n_nop = 176240 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000374 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000788402
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176306 n_nop=176240 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000726
n_activity=374 dram_eff=0.3422
bk0: 0a 176307i bk1: 0a 176308i bk2: 32a 176249i bk3: 32a 176249i bk4: 0a 176304i bk5: 0a 176305i bk6: 0a 176305i bk7: 0a 176305i bk8: 0a 176305i bk9: 0a 176305i bk10: 0a 176305i bk11: 0a 176306i bk12: 0a 176306i bk13: 0a 176307i bk14: 0a 176307i bk15: 0a 176307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000726 
total_CMD = 176306 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 176106 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176306 
n_nop = 176240 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000374 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00081109
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176306 n_nop=176235 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007714
n_activity=414 dram_eff=0.3285
bk0: 0a 176308i bk1: 4a 176290i bk2: 32a 176249i bk3: 32a 176245i bk4: 0a 176304i bk5: 0a 176304i bk6: 0a 176305i bk7: 0a 176305i bk8: 0a 176305i bk9: 0a 176305i bk10: 0a 176305i bk11: 0a 176306i bk12: 0a 176306i bk13: 0a 176307i bk14: 0a 176307i bk15: 0a 176307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000771 
total_CMD = 176306 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 176083 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176306 
n_nop = 176235 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00101528
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176306 n_nop=176239 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000726
n_activity=393 dram_eff=0.3257
bk0: 0a 176308i bk1: 8a 176285i bk2: 32a 176250i bk3: 24a 176258i bk4: 0a 176304i bk5: 0a 176304i bk6: 0a 176304i bk7: 0a 176304i bk8: 0a 176304i bk9: 0a 176304i bk10: 0a 176305i bk11: 0a 176306i bk12: 0a 176307i bk13: 0a 176308i bk14: 0a 176308i bk15: 0a 176308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000726 
total_CMD = 176306 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 176094 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176306 
n_nop = 176239 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000380 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00098692

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13046, Miss = 34, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 6348, Miss = 32, Miss_rate = 0.005, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 6292, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 6580, Miss = 32, Miss_rate = 0.005, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 6152, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 12988, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 6340, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 6348, Miss = 32, Miss_rate = 0.005, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 12806, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 6220, Miss = 36, Miss_rate = 0.006, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 6268, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 6192, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 95580
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0041
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8636
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 70444
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15330
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9776
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=95580
icnt_total_pkts_simt_to_mem=35400
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.6103
	minimum = 5
	maximum = 1027
Network latency average = 55.581
	minimum = 5
	maximum = 1027
Slowest packet = 80463
Flit latency average = 52.5683
	minimum = 5
	maximum = 1027
Slowest flit = 84992
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.193016
	minimum = 0.0656334 (at node 6)
	maximum = 0.51395 (at node 20)
Accepted packet rate average = 0.193016
	minimum = 0.0820951 (at node 19)
	maximum = 0.301443 (at node 11)
Injected flit rate average = 0.205432
	minimum = 0.0844468 (at node 6)
	maximum = 0.51395 (at node 20)
Accepted flit rate average= 0.205432
	minimum = 0.114164 (at node 19)
	maximum = 0.301443 (at node 11)
Injected packet length average = 1.06432
Accepted packet length average = 1.06432
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8333 (6 samples)
	minimum = 5 (6 samples)
	maximum = 241.333 (6 samples)
Network latency average = 20.6164 (6 samples)
	minimum = 5 (6 samples)
	maximum = 240.833 (6 samples)
Flit latency average = 19.6452 (6 samples)
	minimum = 5 (6 samples)
	maximum = 240.5 (6 samples)
Fragmentation average = 0.000380952 (6 samples)
	minimum = 0 (6 samples)
	maximum = 20.3333 (6 samples)
Injected packet rate average = 0.0673131 (6 samples)
	minimum = 0.0229125 (6 samples)
	maximum = 0.190463 (6 samples)
Accepted packet rate average = 0.0673131 (6 samples)
	minimum = 0.026741 (6 samples)
	maximum = 0.105052 (6 samples)
Injected flit rate average = 0.0716435 (6 samples)
	minimum = 0.0299146 (6 samples)
	maximum = 0.190641 (6 samples)
Accepted flit rate average = 0.0716435 (6 samples)
	minimum = 0.0371298 (6 samples)
	maximum = 0.105052 (6 samples)
Injected packet size average = 1.06433 (6 samples)
Accepted packet size average = 1.06433 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 425395 (inst/sec)
gpgpu_simulation_rate = 5342 (cycle/sec)
gpgpu_silicon_slowdown = 131037x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe297755f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775600..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 7: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 160699
gpu_tot_sim_insn = 10655403
gpu_tot_ipc =      66.3066
gpu_tot_issued_cta = 453
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 19.5012% 
max_total_param_size = 0
gpu_stall_dramfull = 10925
gpu_stall_icnt2sh    = 14780
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1729
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6772
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      13.3445 GB/Sec
gpu_total_sim_rate=394644

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 181056
	L1I_total_cache_misses = 5932
	L1I_total_cache_miss_rate = 0.0328
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5736
L1D_cache:
	L1D_cache_core[0]: Access = 1981, Miss = 1206, Miss_rate = 0.609, Pending_hits = 177, Reservation_fails = 1515
	L1D_cache_core[1]: Access = 1950, Miss = 1066, Miss_rate = 0.547, Pending_hits = 147, Reservation_fails = 1390
	L1D_cache_core[2]: Access = 1886, Miss = 1209, Miss_rate = 0.641, Pending_hits = 145, Reservation_fails = 1698
	L1D_cache_core[3]: Access = 2014, Miss = 1217, Miss_rate = 0.604, Pending_hits = 175, Reservation_fails = 1247
	L1D_cache_core[4]: Access = 1838, Miss = 1120, Miss_rate = 0.609, Pending_hits = 216, Reservation_fails = 1444
	L1D_cache_core[5]: Access = 2014, Miss = 1247, Miss_rate = 0.619, Pending_hits = 172, Reservation_fails = 1393
	L1D_cache_core[6]: Access = 1822, Miss = 1022, Miss_rate = 0.561, Pending_hits = 142, Reservation_fails = 1244
	L1D_cache_core[7]: Access = 2078, Miss = 1252, Miss_rate = 0.603, Pending_hits = 140, Reservation_fails = 366
	L1D_cache_core[8]: Access = 2014, Miss = 1256, Miss_rate = 0.624, Pending_hits = 109, Reservation_fails = 689
	L1D_cache_core[9]: Access = 1981, Miss = 1216, Miss_rate = 0.614, Pending_hits = 197, Reservation_fails = 1208
	L1D_cache_core[10]: Access = 1886, Miss = 1157, Miss_rate = 0.613, Pending_hits = 143, Reservation_fails = 773
	L1D_cache_core[11]: Access = 2014, Miss = 1226, Miss_rate = 0.609, Pending_hits = 133, Reservation_fails = 1324
	L1D_cache_core[12]: Access = 1886, Miss = 1134, Miss_rate = 0.601, Pending_hits = 176, Reservation_fails = 1153
	L1D_cache_core[13]: Access = 1950, Miss = 1273, Miss_rate = 0.653, Pending_hits = 141, Reservation_fails = 1233
	L1D_cache_core[14]: Access = 2014, Miss = 1305, Miss_rate = 0.648, Pending_hits = 132, Reservation_fails = 1140
	L1D_total_cache_accesses = 29328
	L1D_total_cache_misses = 17906
	L1D_total_cache_miss_rate = 0.6105
	L1D_total_cache_pending_hits = 2345
	L1D_total_cache_reservation_fails = 17817
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 10374
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10329
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 175124
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5932
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5736
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21648
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 181056

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 4558
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 13228
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5736
ctas_completed 453, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5943, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 
gpgpu_n_tot_thrd_icount = 11427744
gpgpu_n_tot_w_icount = 357117
gpgpu_n_stall_shd_mem = 21833
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17627
gpgpu_n_mem_write_global = 7680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 346368
gpgpu_n_store_insn = 122880
gpgpu_n_shmem_insn = 3863144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 329040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8008
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 353
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:70763	W0_Idle:1388489	W0_Scoreboard:590567	W1:942	W2:882	W3:822	W4:762	W5:702	W6:642	W7:582	W8:522	W9:462	W10:402	W11:342	W12:282	W13:222	W14:162	W15:93	W16:35289	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:314007
single_issue_nums: WS0:200505	WS1:156612	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 141016 {8:17627,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 552960 {72:7680,}
traffic_breakdown_coretomem[INST_ACC_R] = 19672 {8:2459,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2820320 {40:70508,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 122880 {8:15360,}
traffic_breakdown_memtocore[INST_ACC_R] = 393440 {40:9836,}
maxmflatency = 1509 
max_icnt2mem_latency = 1505 
maxmrqlatency = 12 
max_icnt2sh_latency = 232 
averagemflatency = 294 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 61 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56719 	17454 	8379 	3346 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2378 	77 	16 	21261 	1269 	2004 	606 	5 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	12858 	9364 	10107 	13807 	31532 	8230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	111 	13 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       408      1488       420      1495       420       768       229       721       199       742       176         0         0         0         0
dram[1]:        412       380       404       378       311       380       273       273       253       226       202       193         0         0         0         0
dram[2]:        417      1053       414      1484       400      1470       243       740       189       683       169       620         0         0         0         0
dram[3]:        403       352       395       340       295       347       259       230       206       233       184       190         0         0         0         0
dram[4]:       1068       441      1509       470      1507       469       683       234       689       207       477       180         0         0         0         0
dram[5]:        429       355       412       360       420       365       242       267       242       259       213       194         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=212117 n_nop=212048 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006223
n_activity=414 dram_eff=0.3188
bk0: 2a 212104i bk1: 0a 212118i bk2: 32a 212060i bk3: 32a 212058i bk4: 0a 212116i bk5: 0a 212116i bk6: 0a 212116i bk7: 0a 212116i bk8: 0a 212116i bk9: 0a 212116i bk10: 0a 212116i bk11: 0a 212117i bk12: 0a 212117i bk13: 0a 212118i bk14: 0a 212118i bk15: 0a 212118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000622 
total_CMD = 212117 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 211900 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212117 
n_nop = 212048 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000311 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0007213
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=212117 n_nop=212051 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006034
n_activity=374 dram_eff=0.3422
bk0: 0a 212118i bk1: 0a 212119i bk2: 32a 212059i bk3: 32a 212058i bk4: 0a 212115i bk5: 0a 212116i bk6: 0a 212116i bk7: 0a 212116i bk8: 0a 212116i bk9: 0a 212116i bk10: 0a 212116i bk11: 0a 212117i bk12: 0a 212117i bk13: 0a 212118i bk14: 0a 212118i bk15: 0a 212118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000603 
total_CMD = 212117 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 211917 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212117 
n_nop = 212051 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000683585
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=212117 n_nop=212051 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006034
n_activity=374 dram_eff=0.3422
bk0: 0a 212118i bk1: 0a 212119i bk2: 32a 212060i bk3: 32a 212061i bk4: 0a 212115i bk5: 0a 212116i bk6: 0a 212116i bk7: 0a 212116i bk8: 0a 212116i bk9: 0a 212116i bk10: 0a 212116i bk11: 0a 212117i bk12: 0a 212117i bk13: 0a 212118i bk14: 0a 212118i bk15: 0a 212118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000603 
total_CMD = 212117 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 211917 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212117 
n_nop = 212051 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000655299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=212117 n_nop=212051 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006034
n_activity=374 dram_eff=0.3422
bk0: 0a 212118i bk1: 0a 212119i bk2: 32a 212060i bk3: 32a 212060i bk4: 0a 212115i bk5: 0a 212116i bk6: 0a 212116i bk7: 0a 212116i bk8: 0a 212116i bk9: 0a 212116i bk10: 0a 212116i bk11: 0a 212117i bk12: 0a 212117i bk13: 0a 212118i bk14: 0a 212118i bk15: 0a 212118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000603 
total_CMD = 212117 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 211917 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212117 
n_nop = 212051 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000674156
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=212117 n_nop=212046 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006412
n_activity=414 dram_eff=0.3285
bk0: 0a 212119i bk1: 4a 212101i bk2: 32a 212060i bk3: 32a 212056i bk4: 0a 212115i bk5: 0a 212115i bk6: 0a 212116i bk7: 0a 212116i bk8: 0a 212116i bk9: 0a 212116i bk10: 0a 212116i bk11: 0a 212117i bk12: 0a 212117i bk13: 0a 212118i bk14: 0a 212118i bk15: 0a 212118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000641 
total_CMD = 212117 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 211894 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212117 
n_nop = 212046 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000321 
Either_Row_CoL_Bus_Util = 0.000335 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000843874
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=212117 n_nop=212050 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006034
n_activity=393 dram_eff=0.3257
bk0: 0a 212119i bk1: 8a 212096i bk2: 32a 212061i bk3: 24a 212069i bk4: 0a 212115i bk5: 0a 212115i bk6: 0a 212115i bk7: 0a 212115i bk8: 0a 212115i bk9: 0a 212115i bk10: 0a 212116i bk11: 0a 212117i bk12: 0a 212118i bk13: 0a 212119i bk14: 0a 212119i bk15: 0a 212119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000603 
total_CMD = 212117 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 211905 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212117 
n_nop = 212050 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000316 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000820302

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13084, Miss = 34, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 6348, Miss = 32, Miss_rate = 0.005, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 6300, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 6580, Miss = 32, Miss_rate = 0.005, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 6160, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 13022, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 6348, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 6348, Miss = 32, Miss_rate = 0.005, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 12844, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 6224, Miss = 36, Miss_rate = 0.006, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 6276, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 6200, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 95734
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0041
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8696
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 70508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9836
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=95734
icnt_total_pkts_simt_to_mem=35461
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 123455
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 130980
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 9)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 9)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 9)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 9)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.4393 (7 samples)
	minimum = 5 (7 samples)
	maximum = 207.714 (7 samples)
Network latency average = 18.3962 (7 samples)
	minimum = 5 (7 samples)
	maximum = 207.286 (7 samples)
Flit latency average = 17.553 (7 samples)
	minimum = 5 (7 samples)
	maximum = 206.857 (7 samples)
Fragmentation average = 0.000326531 (7 samples)
	minimum = 0 (7 samples)
	maximum = 17.4286 (7 samples)
Injected packet rate average = 0.0577359 (7 samples)
	minimum = 0.0196393 (7 samples)
	maximum = 0.163496 (7 samples)
Accepted packet rate average = 0.0577359 (7 samples)
	minimum = 0.0229209 (7 samples)
	maximum = 0.0908552 (7 samples)
Injected flit rate average = 0.0614506 (7 samples)
	minimum = 0.0256411 (7 samples)
	maximum = 0.163728 (7 samples)
Accepted flit rate average = 0.0614506 (7 samples)
	minimum = 0.0318255 (7 samples)
	maximum = 0.0908552 (7 samples)
Injected packet size average = 1.06434 (7 samples)
Accepted packet size average = 1.06434 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 394644 (inst/sec)
gpgpu_simulation_rate = 5951 (cycle/sec)
gpgpu_silicon_slowdown = 117627x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775620..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (13,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z13lud_perimeterPfii'
Destroy streams for kernel 8: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
gpu_sim_cycle = 25157
gpu_sim_insn = 255840
gpu_ipc =      10.1697
gpu_tot_sim_cycle = 185856
gpu_tot_sim_insn = 10911243
gpu_tot_ipc =      58.7080
gpu_tot_issued_cta = 466
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 15.8021% 
max_total_param_size = 0
gpu_stall_dramfull = 10925
gpu_stall_icnt2sh    = 14780
partiton_level_parallism =       0.0800
partiton_level_parallism_total  =       0.1603
partiton_level_parallism_util =       1.0376
partiton_level_parallism_util_total  =       1.6102
L2_BW  =       6.4483 GB/Sec
L2_BW_total  =      12.4110 GB/Sec
gpu_total_sim_rate=363708

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 188986
	L1I_total_cache_misses = 6933
	L1I_total_cache_miss_rate = 0.0367
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5736
L1D_cache:
	L1D_cache_core[0]: Access = 2060, Miss = 1254, Miss_rate = 0.609, Pending_hits = 177, Reservation_fails = 1515
	L1D_cache_core[1]: Access = 2029, Miss = 1114, Miss_rate = 0.549, Pending_hits = 147, Reservation_fails = 1390
	L1D_cache_core[2]: Access = 1965, Miss = 1257, Miss_rate = 0.640, Pending_hits = 145, Reservation_fails = 1698
	L1D_cache_core[3]: Access = 2093, Miss = 1265, Miss_rate = 0.604, Pending_hits = 175, Reservation_fails = 1247
	L1D_cache_core[4]: Access = 1917, Miss = 1168, Miss_rate = 0.609, Pending_hits = 216, Reservation_fails = 1444
	L1D_cache_core[5]: Access = 2093, Miss = 1295, Miss_rate = 0.619, Pending_hits = 172, Reservation_fails = 1393
	L1D_cache_core[6]: Access = 1901, Miss = 1070, Miss_rate = 0.563, Pending_hits = 142, Reservation_fails = 1244
	L1D_cache_core[7]: Access = 2157, Miss = 1300, Miss_rate = 0.603, Pending_hits = 140, Reservation_fails = 366
	L1D_cache_core[8]: Access = 2014, Miss = 1256, Miss_rate = 0.624, Pending_hits = 109, Reservation_fails = 689
	L1D_cache_core[9]: Access = 1981, Miss = 1216, Miss_rate = 0.614, Pending_hits = 197, Reservation_fails = 1208
	L1D_cache_core[10]: Access = 1965, Miss = 1189, Miss_rate = 0.605, Pending_hits = 143, Reservation_fails = 773
	L1D_cache_core[11]: Access = 2093, Miss = 1274, Miss_rate = 0.609, Pending_hits = 133, Reservation_fails = 1324
	L1D_cache_core[12]: Access = 1965, Miss = 1182, Miss_rate = 0.602, Pending_hits = 176, Reservation_fails = 1153
	L1D_cache_core[13]: Access = 2029, Miss = 1321, Miss_rate = 0.651, Pending_hits = 141, Reservation_fails = 1233
	L1D_cache_core[14]: Access = 2093, Miss = 1353, Miss_rate = 0.646, Pending_hits = 132, Reservation_fails = 1140
	L1D_total_cache_accesses = 30355
	L1D_total_cache_misses = 18514
	L1D_total_cache_miss_rate = 0.6099
	L1D_total_cache_pending_hits = 2345
	L1D_total_cache_reservation_fails = 17817
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 10491
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10446
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 182053
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6933
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5736
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22272
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8083
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 188986

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 4558
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 13228
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5736
ctas_completed 466, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7149, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 
gpgpu_n_tot_thrd_icount = 11929440
gpgpu_n_tot_w_icount = 372795
gpgpu_n_stall_shd_mem = 24745
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18235
gpgpu_n_mem_write_global = 8083
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 356352
gpgpu_n_store_insn = 129328
gpgpu_n_shmem_insn = 3945928
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 331536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10920
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 353
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:71374	W0_Idle:1862856	W0_Scoreboard:748913	W1:942	W2:882	W3:822	W4:762	W5:702	W6:642	W7:582	W8:522	W9:462	W10:402	W11:342	W12:282	W13:222	W14:162	W15:93	W16:50616	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:314358
single_issue_nums: WS0:216183	WS1:156612	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 145880 {8:18235,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 581976 {72:8083,}
traffic_breakdown_coretomem[INST_ACC_R] = 27680 {8:3460,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2917600 {40:72940,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 129328 {8:16166,}
traffic_breakdown_memtocore[INST_ACC_R] = 553600 {40:13840,}
maxmflatency = 1509 
max_icnt2mem_latency = 1505 
maxmrqlatency = 12 
max_icnt2sh_latency = 232 
averagemflatency = 288 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 59 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	59957 	17454 	8379 	3346 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3364 	88 	20 	22272 	1269 	2004 	606 	5 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16096 	9364 	10107 	13807 	31532 	8230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	142 	13 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       408      1488       420      1495       420       768       229       721       199       742       176         0         0         0         0
dram[1]:        412       380       404       378       311       380       273       273       253       226       202       193         0         0         0         0
dram[2]:        417      1053       414      1484       400      1470       243       740       189       683       169       620         0         0         0         0
dram[3]:        403       352       395       340       295       347       259       230       206       233       184       190         0         0         0         0
dram[4]:       1068       441      1509       470      1507       469       683       234       689       207       477       180         0         0         0         0
dram[5]:        429       355       412       360       420       365       242       267       242       259       213       194         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245323 n_nop=245254 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005381
n_activity=414 dram_eff=0.3188
bk0: 2a 245310i bk1: 0a 245324i bk2: 32a 245266i bk3: 32a 245264i bk4: 0a 245322i bk5: 0a 245322i bk6: 0a 245322i bk7: 0a 245322i bk8: 0a 245322i bk9: 0a 245322i bk10: 0a 245322i bk11: 0a 245323i bk12: 0a 245323i bk13: 0a 245324i bk14: 0a 245324i bk15: 0a 245324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000538 
total_CMD = 245323 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 245106 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245323 
n_nop = 245254 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000269 
Either_Row_CoL_Bus_Util = 0.000281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000623668
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245323 n_nop=245257 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005218
n_activity=374 dram_eff=0.3422
bk0: 0a 245324i bk1: 0a 245325i bk2: 32a 245265i bk3: 32a 245264i bk4: 0a 245321i bk5: 0a 245322i bk6: 0a 245322i bk7: 0a 245322i bk8: 0a 245322i bk9: 0a 245322i bk10: 0a 245322i bk11: 0a 245323i bk12: 0a 245323i bk13: 0a 245324i bk14: 0a 245324i bk15: 0a 245324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000522 
total_CMD = 245323 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 245123 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245323 
n_nop = 245257 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000591058
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245323 n_nop=245257 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005218
n_activity=374 dram_eff=0.3422
bk0: 0a 245324i bk1: 0a 245325i bk2: 32a 245266i bk3: 32a 245267i bk4: 0a 245321i bk5: 0a 245322i bk6: 0a 245322i bk7: 0a 245322i bk8: 0a 245322i bk9: 0a 245322i bk10: 0a 245322i bk11: 0a 245323i bk12: 0a 245323i bk13: 0a 245324i bk14: 0a 245324i bk15: 0a 245324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000522 
total_CMD = 245323 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 245123 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245323 
n_nop = 245257 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0005666
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245323 n_nop=245257 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005218
n_activity=374 dram_eff=0.3422
bk0: 0a 245324i bk1: 0a 245325i bk2: 32a 245266i bk3: 32a 245266i bk4: 0a 245321i bk5: 0a 245322i bk6: 0a 245322i bk7: 0a 245322i bk8: 0a 245322i bk9: 0a 245322i bk10: 0a 245322i bk11: 0a 245323i bk12: 0a 245323i bk13: 0a 245324i bk14: 0a 245324i bk15: 0a 245324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000522 
total_CMD = 245323 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 245123 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245323 
n_nop = 245257 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000582905
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245323 n_nop=245252 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005544
n_activity=414 dram_eff=0.3285
bk0: 0a 245325i bk1: 4a 245307i bk2: 32a 245266i bk3: 32a 245262i bk4: 0a 245321i bk5: 0a 245321i bk6: 0a 245322i bk7: 0a 245322i bk8: 0a 245322i bk9: 0a 245322i bk10: 0a 245322i bk11: 0a 245323i bk12: 0a 245323i bk13: 0a 245324i bk14: 0a 245324i bk15: 0a 245324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000554 
total_CMD = 245323 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 245100 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245323 
n_nop = 245252 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000277 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00072965
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245323 n_nop=245256 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005218
n_activity=393 dram_eff=0.3257
bk0: 0a 245325i bk1: 8a 245302i bk2: 32a 245267i bk3: 24a 245275i bk4: 0a 245321i bk5: 0a 245321i bk6: 0a 245321i bk7: 0a 245321i bk8: 0a 245321i bk9: 0a 245321i bk10: 0a 245322i bk11: 0a 245323i bk12: 0a 245324i bk13: 0a 245325i bk14: 0a 245325i bk15: 0a 245325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000522 
total_CMD = 245323 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 245111 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245323 
n_nop = 245256 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000709269

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14138, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 6884, Miss = 32, Miss_rate = 0.005, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 6732, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 7116, Miss = 32, Miss_rate = 0.004, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 6592, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 14070, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 6780, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 6796, Miss = 32, Miss_rate = 0.005, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 13840, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 6672, Miss = 36, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 6708, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 6648, Miss = 32, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 102976
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0038
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 72940
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12700
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72940
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16166
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13840
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=102976
icnt_total_pkts_simt_to_mem=37876
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05803
	minimum = 5
	maximum = 17
Network latency average = 5.05803
	minimum = 5
	maximum = 17
Slowest packet = 123520
Flit latency average = 5.01905
	minimum = 5
	maximum = 17
Slowest flit = 131200
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0136241
	minimum = 0 (at node 8)
	maximum = 0.0418969 (at node 15)
Accepted packet rate average = 0.0136241
	minimum = 0 (at node 8)
	maximum = 0.0223397 (at node 0)
Injected flit rate average = 0.0142174
	minimum = 0 (at node 8)
	maximum = 0.0418969 (at node 15)
Accepted flit rate average= 0.0142174
	minimum = 0 (at node 8)
	maximum = 0.0223397 (at node 0)
Injected packet length average = 1.04355
Accepted packet length average = 1.04355
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.6416 (8 samples)
	minimum = 5 (8 samples)
	maximum = 183.875 (8 samples)
Network latency average = 16.7289 (8 samples)
	minimum = 5 (8 samples)
	maximum = 183.5 (8 samples)
Flit latency average = 15.9863 (8 samples)
	minimum = 5 (8 samples)
	maximum = 183.125 (8 samples)
Fragmentation average = 0.000285714 (8 samples)
	minimum = 0 (8 samples)
	maximum = 15.25 (8 samples)
Injected packet rate average = 0.052222 (8 samples)
	minimum = 0.0171844 (8 samples)
	maximum = 0.148296 (8 samples)
Accepted packet rate average = 0.052222 (8 samples)
	minimum = 0.0200558 (8 samples)
	maximum = 0.0822908 (8 samples)
Injected flit rate average = 0.0555465 (8 samples)
	minimum = 0.022436 (8 samples)
	maximum = 0.148499 (8 samples)
Accepted flit rate average = 0.0555465 (8 samples)
	minimum = 0.0278473 (8 samples)
	maximum = 0.0822908 (8 samples)
Injected packet size average = 1.06366 (8 samples)
Accepted packet size average = 1.06366 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 363708 (inst/sec)
gpgpu_simulation_rate = 6195 (cycle/sec)
gpgpu_silicon_slowdown = 112994x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775630..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775640..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (13,13,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z12lud_internalPfii'
Destroy streams for kernel 9: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
gpu_sim_cycle = 8673
gpu_sim_insn = 4023552
gpu_ipc =     463.9170
gpu_tot_sim_cycle = 194529
gpu_tot_sim_insn = 14934795
gpu_tot_ipc =      76.7741
gpu_tot_issued_cta = 635
gpu_occupancy = 73.9224% 
gpu_tot_occupancy = 20.0602% 
max_total_param_size = 0
gpu_stall_dramfull = 15577
gpu_stall_icnt2sh    = 23019
partiton_level_parallism =       1.1294
partiton_level_parallism_total  =       0.2035
partiton_level_parallism_util =       1.8931
partiton_level_parallism_util_total  =       1.6720
L2_BW  =      87.2239 GB/Sec
L2_BW_total  =      15.7465 GB/Sec
gpu_total_sim_rate=403643

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 252530
	L1I_total_cache_misses = 8634
	L1I_total_cache_miss_rate = 0.0342
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6837
L1D_cache:
	L1D_cache_core[0]: Access = 2700, Miss = 1721, Miss_rate = 0.637, Pending_hits = 178, Reservation_fails = 2359
	L1D_cache_core[1]: Access = 2669, Miss = 1546, Miss_rate = 0.579, Pending_hits = 163, Reservation_fails = 2725
	L1D_cache_core[2]: Access = 2605, Miss = 1657, Miss_rate = 0.636, Pending_hits = 145, Reservation_fails = 3126
	L1D_cache_core[3]: Access = 2861, Miss = 1729, Miss_rate = 0.604, Pending_hits = 260, Reservation_fails = 1864
	L1D_cache_core[4]: Access = 2621, Miss = 1616, Miss_rate = 0.617, Pending_hits = 252, Reservation_fails = 1909
	L1D_cache_core[5]: Access = 2733, Miss = 1743, Miss_rate = 0.638, Pending_hits = 182, Reservation_fails = 2183
	L1D_cache_core[6]: Access = 2605, Miss = 1566, Miss_rate = 0.601, Pending_hits = 142, Reservation_fails = 2068
	L1D_cache_core[7]: Access = 2989, Miss = 1836, Miss_rate = 0.614, Pending_hits = 155, Reservation_fails = 742
	L1D_cache_core[8]: Access = 2846, Miss = 1752, Miss_rate = 0.616, Pending_hits = 161, Reservation_fails = 913
	L1D_cache_core[9]: Access = 2621, Miss = 1632, Miss_rate = 0.623, Pending_hits = 239, Reservation_fails = 2841
	L1D_cache_core[10]: Access = 2605, Miss = 1634, Miss_rate = 0.627, Pending_hits = 158, Reservation_fails = 1791
	L1D_cache_core[11]: Access = 2733, Miss = 1706, Miss_rate = 0.624, Pending_hits = 170, Reservation_fails = 2372
	L1D_cache_core[12]: Access = 2733, Miss = 1711, Miss_rate = 0.626, Pending_hits = 190, Reservation_fails = 2214
	L1D_cache_core[13]: Access = 2925, Miss = 1891, Miss_rate = 0.646, Pending_hits = 169, Reservation_fails = 1299
	L1D_cache_core[14]: Access = 2925, Miss = 1881, Miss_rate = 0.643, Pending_hits = 136, Reservation_fails = 1345
	L1D_total_cache_accesses = 41171
	L1D_total_cache_misses = 25621
	L1D_total_cache_miss_rate = 0.6223
	L1D_total_cache_pending_hits = 2700
	L1D_total_cache_reservation_fails = 29751
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 14547
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14502
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 243896
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8634
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6837
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30384
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10787
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 252530

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 7522
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 22198
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6837
ctas_completed 635, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7335, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 
gpgpu_n_tot_thrd_icount = 15952992
gpgpu_n_tot_w_icount = 498531
gpgpu_n_stall_shd_mem = 30804
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25241
gpgpu_n_mem_write_global = 10787
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 486144
gpgpu_n_store_insn = 172592
gpgpu_n_shmem_insn = 5416904
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 461328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10920
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1004
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:99664	W0_Idle:1870998	W0_Scoreboard:828349	W1:942	W2:882	W3:822	W4:762	W5:702	W6:642	W7:582	W8:522	W9:462	W10:402	W11:342	W12:282	W13:222	W14:162	W15:93	W16:50616	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:440094
single_issue_nums: WS0:279051	WS1:219480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 201928 {8:25241,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 776664 {72:10787,}
traffic_breakdown_coretomem[INST_ACC_R] = 28360 {8:3545,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4038560 {40:100964,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172592 {8:21574,}
traffic_breakdown_memtocore[INST_ACC_R] = 567200 {40:14180,}
maxmflatency = 1509 
max_icnt2mem_latency = 1571 
maxmrqlatency = 12 
max_icnt2sh_latency = 232 
averagemflatency = 295 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 64 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	79431 	27243 	11268 	4626 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3428 	102 	21 	30913 	1662 	2245 	672 	121 	424 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	18116 	13053 	14036 	18092 	45778 	13493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	153 	17 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       420      1507       420       768       231       721       199       742       176         0         0         0         0
dram[1]:        511       496       425       378       417       380       435       288       345       292       202       193         0         0         0         0
dram[2]:        507      1053       414      1484       400      1470       284       740       189       683       170       620         0         0         0         0
dram[3]:        507       688       395       408       343       406       299       399       294       401       202       190         0         0         0         0
dram[4]:       1068       627      1509       470      1507       469       683       324       689       207       477       180         0         0         0         0
dram[5]:        598       615       412       360       420       365       368       320       375       322       213       194         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256771 n_nop=256702 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005141
n_activity=414 dram_eff=0.3188
bk0: 2a 256758i bk1: 0a 256772i bk2: 32a 256714i bk3: 32a 256712i bk4: 0a 256770i bk5: 0a 256770i bk6: 0a 256770i bk7: 0a 256770i bk8: 0a 256770i bk9: 0a 256770i bk10: 0a 256770i bk11: 0a 256771i bk12: 0a 256771i bk13: 0a 256772i bk14: 0a 256772i bk15: 0a 256772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000514 
total_CMD = 256771 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 256554 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 256771 
n_nop = 256702 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000257 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000595862
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256771 n_nop=256705 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004985
n_activity=374 dram_eff=0.3422
bk0: 0a 256772i bk1: 0a 256773i bk2: 32a 256713i bk3: 32a 256712i bk4: 0a 256769i bk5: 0a 256770i bk6: 0a 256770i bk7: 0a 256770i bk8: 0a 256770i bk9: 0a 256770i bk10: 0a 256770i bk11: 0a 256771i bk12: 0a 256771i bk13: 0a 256772i bk14: 0a 256772i bk15: 0a 256772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000498 
total_CMD = 256771 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 256571 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 256771 
n_nop = 256705 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000249 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000564706
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256771 n_nop=256705 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004985
n_activity=374 dram_eff=0.3422
bk0: 0a 256772i bk1: 0a 256773i bk2: 32a 256714i bk3: 32a 256715i bk4: 0a 256769i bk5: 0a 256770i bk6: 0a 256770i bk7: 0a 256770i bk8: 0a 256770i bk9: 0a 256770i bk10: 0a 256770i bk11: 0a 256771i bk12: 0a 256771i bk13: 0a 256772i bk14: 0a 256772i bk15: 0a 256772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000498 
total_CMD = 256771 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 256571 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 256771 
n_nop = 256705 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000249 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000541338
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256771 n_nop=256705 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004985
n_activity=374 dram_eff=0.3422
bk0: 0a 256772i bk1: 0a 256773i bk2: 32a 256714i bk3: 32a 256714i bk4: 0a 256769i bk5: 0a 256770i bk6: 0a 256770i bk7: 0a 256770i bk8: 0a 256770i bk9: 0a 256770i bk10: 0a 256770i bk11: 0a 256771i bk12: 0a 256771i bk13: 0a 256772i bk14: 0a 256772i bk15: 0a 256772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000498 
total_CMD = 256771 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 256571 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 256771 
n_nop = 256705 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000249 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000556916
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256771 n_nop=256700 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005297
n_activity=414 dram_eff=0.3285
bk0: 0a 256773i bk1: 4a 256755i bk2: 32a 256714i bk3: 32a 256710i bk4: 0a 256769i bk5: 0a 256769i bk6: 0a 256770i bk7: 0a 256770i bk8: 0a 256770i bk9: 0a 256770i bk10: 0a 256770i bk11: 0a 256771i bk12: 0a 256771i bk13: 0a 256772i bk14: 0a 256772i bk15: 0a 256772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000530 
total_CMD = 256771 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 256548 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 256771 
n_nop = 256700 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000277 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000697119
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256771 n_nop=256704 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004985
n_activity=393 dram_eff=0.3257
bk0: 0a 256773i bk1: 8a 256750i bk2: 32a 256715i bk3: 24a 256723i bk4: 0a 256769i bk5: 0a 256769i bk6: 0a 256769i bk7: 0a 256769i bk8: 0a 256769i bk9: 0a 256769i bk10: 0a 256770i bk11: 0a 256771i bk12: 0a 256772i bk13: 0a 256773i bk14: 0a 256773i bk15: 0a 256773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000498 
total_CMD = 256771 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 256559 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 256771 
n_nop = 256704 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000249 
Either_Row_CoL_Bus_Util = 0.000261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000677647

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17522, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 9420, Miss = 32, Miss_rate = 0.003, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 9264, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 9640, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 9152, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 17580, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 9320, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 9596, Miss = 32, Miss_rate = 0.003, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 17198, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 9496, Miss = 36, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 9208, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 9352, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 136748
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0029
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100964
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13040
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 100964
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21574
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14180
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=136748
icnt_total_pkts_simt_to_mem=50375
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.1029
	minimum = 5
	maximum = 1192
Network latency average = 60.874
	minimum = 5
	maximum = 1192
Slowest packet = 140574
Flit latency average = 58.0363
	minimum = 5
	maximum = 1192
Slowest flit = 148657
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.186048
	minimum = 0.06526 (at node 2)
	maximum = 0.404704 (at node 20)
Accepted packet rate average = 0.186048
	minimum = 0.0879742 (at node 25)
	maximum = 0.317307 (at node 13)
Injected flit rate average = 0.197595
	minimum = 0.0837081 (at node 2)
	maximum = 0.404704 (at node 20)
Accepted flit rate average= 0.197595
	minimum = 0.108728 (at node 23)
	maximum = 0.317307 (at node 13)
Injected packet length average = 1.06207
Accepted packet length average = 1.06207
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9151 (9 samples)
	minimum = 5 (9 samples)
	maximum = 295.889 (9 samples)
Network latency average = 21.6339 (9 samples)
	minimum = 5 (9 samples)
	maximum = 295.556 (9 samples)
Flit latency average = 20.6585 (9 samples)
	minimum = 5 (9 samples)
	maximum = 295.222 (9 samples)
Fragmentation average = 0.000253968 (9 samples)
	minimum = 0 (9 samples)
	maximum = 13.5556 (9 samples)
Injected packet rate average = 0.0670915 (9 samples)
	minimum = 0.0225261 (9 samples)
	maximum = 0.176786 (9 samples)
Accepted packet rate average = 0.0670915 (9 samples)
	minimum = 0.0276023 (9 samples)
	maximum = 0.108404 (9 samples)
Injected flit rate average = 0.0713296 (9 samples)
	minimum = 0.029244 (9 samples)
	maximum = 0.176966 (9 samples)
Accepted flit rate average = 0.0713296 (9 samples)
	minimum = 0.0368341 (9 samples)
	maximum = 0.108404 (9 samples)
Injected packet size average = 1.06317 (9 samples)
Accepted packet size average = 1.06317 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 403643 (inst/sec)
gpgpu_simulation_rate = 5257 (cycle/sec)
gpgpu_silicon_slowdown = 133155x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe297755f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775600..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 10: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 221659
gpu_tot_sim_insn = 14955300
gpu_tot_ipc =      67.4698
gpu_tot_issued_cta = 636
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 19.7691% 
max_total_param_size = 0
gpu_stall_dramfull = 15577
gpu_stall_icnt2sh    = 23019
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1788
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6707
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      13.8348 GB/Sec
gpu_total_sim_rate=393560

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 254220
	L1I_total_cache_misses = 8649
	L1I_total_cache_miss_rate = 0.0340
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6837
L1D_cache:
	L1D_cache_core[0]: Access = 2700, Miss = 1721, Miss_rate = 0.637, Pending_hits = 178, Reservation_fails = 2359
	L1D_cache_core[1]: Access = 2669, Miss = 1546, Miss_rate = 0.579, Pending_hits = 163, Reservation_fails = 2725
	L1D_cache_core[2]: Access = 2605, Miss = 1657, Miss_rate = 0.636, Pending_hits = 145, Reservation_fails = 3126
	L1D_cache_core[3]: Access = 2861, Miss = 1729, Miss_rate = 0.604, Pending_hits = 260, Reservation_fails = 1864
	L1D_cache_core[4]: Access = 2621, Miss = 1616, Miss_rate = 0.617, Pending_hits = 252, Reservation_fails = 1909
	L1D_cache_core[5]: Access = 2733, Miss = 1743, Miss_rate = 0.638, Pending_hits = 182, Reservation_fails = 2183
	L1D_cache_core[6]: Access = 2605, Miss = 1566, Miss_rate = 0.601, Pending_hits = 142, Reservation_fails = 2068
	L1D_cache_core[7]: Access = 2989, Miss = 1836, Miss_rate = 0.614, Pending_hits = 155, Reservation_fails = 742
	L1D_cache_core[8]: Access = 2846, Miss = 1752, Miss_rate = 0.616, Pending_hits = 161, Reservation_fails = 913
	L1D_cache_core[9]: Access = 2621, Miss = 1632, Miss_rate = 0.623, Pending_hits = 239, Reservation_fails = 2841
	L1D_cache_core[10]: Access = 2605, Miss = 1634, Miss_rate = 0.627, Pending_hits = 158, Reservation_fails = 1791
	L1D_cache_core[11]: Access = 2733, Miss = 1706, Miss_rate = 0.624, Pending_hits = 170, Reservation_fails = 2372
	L1D_cache_core[12]: Access = 2733, Miss = 1711, Miss_rate = 0.626, Pending_hits = 190, Reservation_fails = 2214
	L1D_cache_core[13]: Access = 2925, Miss = 1891, Miss_rate = 0.646, Pending_hits = 169, Reservation_fails = 1299
	L1D_cache_core[14]: Access = 2956, Miss = 1897, Miss_rate = 0.642, Pending_hits = 136, Reservation_fails = 1345
	L1D_total_cache_accesses = 41202
	L1D_total_cache_misses = 25637
	L1D_total_cache_miss_rate = 0.6222
	L1D_total_cache_pending_hits = 2700
	L1D_total_cache_reservation_fails = 29751
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 14550
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14505
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 245571
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8649
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6837
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30400
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10802
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 254220

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 7522
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 22198
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6837
ctas_completed 636, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7335, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 
gpgpu_n_tot_thrd_icount = 16048128
gpgpu_n_tot_w_icount = 501504
gpgpu_n_stall_shd_mem = 31308
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25257
gpgpu_n_mem_write_global = 10802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 486400
gpgpu_n_store_insn = 172832
gpgpu_n_shmem_insn = 5421600
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 461376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11424
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1004
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:99664	W0_Idle:1902291	W0_Scoreboard:848341	W1:1256	W2:1176	W3:1096	W4:1016	W5:936	W6:856	W7:776	W8:696	W9:616	W10:536	W11:456	W12:376	W13:296	W14:216	W15:124	W16:50982	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:440094
single_issue_nums: WS0:282024	WS1:219480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202056 {8:25257,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 777744 {72:10802,}
traffic_breakdown_coretomem[INST_ACC_R] = 28480 {8:3560,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4041120 {40:101028,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172832 {8:21604,}
traffic_breakdown_memtocore[INST_ACC_R] = 569600 {40:14240,}
maxmflatency = 1509 
max_icnt2mem_latency = 1571 
maxmrqlatency = 12 
max_icnt2sh_latency = 232 
averagemflatency = 294 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 64 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	79525 	27243 	11268 	4626 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3443 	102 	21 	30944 	1662 	2245 	672 	121 	424 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	18210 	13053 	14036 	18092 	45778 	13493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	164 	17 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       420      1507       420       768       231       721       199       742       176         0         0         0         0
dram[1]:        511       496       425       378       417       380       435       288       345       292       202       193         0         0         0         0
dram[2]:        507      1053       414      1484       400      1470       284       740       189       683       170       620         0         0         0         0
dram[3]:        507       688       395       408       343       406       299       399       294       401       202       190         0         0         0         0
dram[4]:       1068       627      1509       470      1507       469       683       324       689       207       477       180         0         0         0         0
dram[5]:        598       615       412       360       420       365       368       320       375       322       213       194         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292582 n_nop=292513 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004512
n_activity=414 dram_eff=0.3188
bk0: 2a 292569i bk1: 0a 292583i bk2: 32a 292525i bk3: 32a 292523i bk4: 0a 292581i bk5: 0a 292581i bk6: 0a 292581i bk7: 0a 292581i bk8: 0a 292581i bk9: 0a 292581i bk10: 0a 292581i bk11: 0a 292582i bk12: 0a 292582i bk13: 0a 292583i bk14: 0a 292583i bk15: 0a 292583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000451 
total_CMD = 292582 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 292365 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 292582 
n_nop = 292513 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00052293
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292582 n_nop=292516 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004375
n_activity=374 dram_eff=0.3422
bk0: 0a 292583i bk1: 0a 292584i bk2: 32a 292524i bk3: 32a 292523i bk4: 0a 292580i bk5: 0a 292581i bk6: 0a 292581i bk7: 0a 292581i bk8: 0a 292581i bk9: 0a 292581i bk10: 0a 292581i bk11: 0a 292582i bk12: 0a 292582i bk13: 0a 292583i bk14: 0a 292583i bk15: 0a 292583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000437 
total_CMD = 292582 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 292382 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 292582 
n_nop = 292516 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000495588
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292582 n_nop=292516 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004375
n_activity=374 dram_eff=0.3422
bk0: 0a 292583i bk1: 0a 292584i bk2: 32a 292525i bk3: 32a 292526i bk4: 0a 292580i bk5: 0a 292581i bk6: 0a 292581i bk7: 0a 292581i bk8: 0a 292581i bk9: 0a 292581i bk10: 0a 292581i bk11: 0a 292582i bk12: 0a 292582i bk13: 0a 292583i bk14: 0a 292583i bk15: 0a 292583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000437 
total_CMD = 292582 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 292382 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 292582 
n_nop = 292516 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00047508
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292582 n_nop=292516 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004375
n_activity=374 dram_eff=0.3422
bk0: 0a 292583i bk1: 0a 292584i bk2: 32a 292525i bk3: 32a 292525i bk4: 0a 292580i bk5: 0a 292581i bk6: 0a 292581i bk7: 0a 292581i bk8: 0a 292581i bk9: 0a 292581i bk10: 0a 292581i bk11: 0a 292582i bk12: 0a 292582i bk13: 0a 292583i bk14: 0a 292583i bk15: 0a 292583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000437 
total_CMD = 292582 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 292382 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 292582 
n_nop = 292516 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000488752
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292582 n_nop=292511 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004648
n_activity=414 dram_eff=0.3285
bk0: 0a 292584i bk1: 4a 292566i bk2: 32a 292525i bk3: 32a 292521i bk4: 0a 292580i bk5: 0a 292580i bk6: 0a 292581i bk7: 0a 292581i bk8: 0a 292581i bk9: 0a 292581i bk10: 0a 292581i bk11: 0a 292582i bk12: 0a 292582i bk13: 0a 292583i bk14: 0a 292583i bk15: 0a 292583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000465 
total_CMD = 292582 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 292359 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 292582 
n_nop = 292511 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000232 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000611794
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292582 n_nop=292515 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004375
n_activity=393 dram_eff=0.3257
bk0: 0a 292584i bk1: 8a 292561i bk2: 32a 292526i bk3: 24a 292534i bk4: 0a 292580i bk5: 0a 292580i bk6: 0a 292580i bk7: 0a 292580i bk8: 0a 292580i bk9: 0a 292580i bk10: 0a 292581i bk11: 0a 292582i bk12: 0a 292583i bk13: 0a 292584i bk14: 0a 292584i bk15: 0a 292584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000437 
total_CMD = 292582 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 292370 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 292582 
n_nop = 292515 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000594705

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17564, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 9420, Miss = 32, Miss_rate = 0.003, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 9272, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 9640, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 9160, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 17610, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 9328, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 9596, Miss = 32, Miss_rate = 0.003, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 17236, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 9500, Miss = 36, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 9216, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 9360, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 136902
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0028
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21604
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13100
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 101028
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21604
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14240
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=136902
icnt_total_pkts_simt_to_mem=50436
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 176476
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 187123
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 14)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 14)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 14)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 14)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.1311 (10 samples)
	minimum = 5 (10 samples)
	maximum = 266.9 (10 samples)
Network latency average = 19.978 (10 samples)
	minimum = 5 (10 samples)
	maximum = 266.6 (10 samples)
Flit latency average = 19.0926 (10 samples)
	minimum = 5 (10 samples)
	maximum = 266.2 (10 samples)
Fragmentation average = 0.000228571 (10 samples)
	minimum = 0 (10 samples)
	maximum = 12.2 (10 samples)
Injected packet rate average = 0.0604097 (10 samples)
	minimum = 0.0202735 (10 samples)
	maximum = 0.159277 (10 samples)
Accepted packet rate average = 0.0604097 (10 samples)
	minimum = 0.024842 (10 samples)
	maximum = 0.0981309 (10 samples)
Injected flit rate average = 0.064226 (10 samples)
	minimum = 0.0263196 (10 samples)
	maximum = 0.159494 (10 samples)
Accepted flit rate average = 0.064226 (10 samples)
	minimum = 0.0331507 (10 samples)
	maximum = 0.0981309 (10 samples)
Injected packet size average = 1.06317 (10 samples)
Accepted packet size average = 1.06317 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 38 sec (38 sec)
gpgpu_simulation_rate = 393560 (inst/sec)
gpgpu_simulation_rate = 5833 (cycle/sec)
gpgpu_silicon_slowdown = 120006x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775620..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (12,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z13lud_perimeterPfii'
Destroy streams for kernel 11: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 11 
gpu_sim_cycle = 25159
gpu_sim_insn = 236160
gpu_ipc =       9.3867
gpu_tot_sim_cycle = 246818
gpu_tot_sim_insn = 15191460
gpu_tot_ipc =      61.5492
gpu_tot_issued_cta = 648
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 17.0720% 
max_total_param_size = 0
gpu_stall_dramfull = 15577
gpu_stall_icnt2sh    = 23019
partiton_level_parallism =       0.0744
partiton_level_parallism_total  =       0.1682
partiton_level_parallism_util =       1.0394
partiton_level_parallism_util_total  =       1.6262
L2_BW  =       6.0044 GB/Sec
L2_BW_total  =      13.0366 GB/Sec
gpu_total_sim_rate=370523

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 261540
	L1I_total_cache_misses = 9573
	L1I_total_cache_miss_rate = 0.0366
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6837
L1D_cache:
	L1D_cache_core[0]: Access = 2779, Miss = 1769, Miss_rate = 0.637, Pending_hits = 178, Reservation_fails = 2359
	L1D_cache_core[1]: Access = 2748, Miss = 1594, Miss_rate = 0.580, Pending_hits = 163, Reservation_fails = 2725
	L1D_cache_core[2]: Access = 2684, Miss = 1705, Miss_rate = 0.635, Pending_hits = 145, Reservation_fails = 3126
	L1D_cache_core[3]: Access = 2940, Miss = 1777, Miss_rate = 0.604, Pending_hits = 260, Reservation_fails = 1864
	L1D_cache_core[4]: Access = 2700, Miss = 1664, Miss_rate = 0.616, Pending_hits = 252, Reservation_fails = 1909
	L1D_cache_core[5]: Access = 2812, Miss = 1791, Miss_rate = 0.637, Pending_hits = 182, Reservation_fails = 2183
	L1D_cache_core[6]: Access = 2684, Miss = 1614, Miss_rate = 0.601, Pending_hits = 142, Reservation_fails = 2068
	L1D_cache_core[7]: Access = 3068, Miss = 1884, Miss_rate = 0.614, Pending_hits = 155, Reservation_fails = 742
	L1D_cache_core[8]: Access = 2925, Miss = 1800, Miss_rate = 0.615, Pending_hits = 161, Reservation_fails = 913
	L1D_cache_core[9]: Access = 2700, Miss = 1680, Miss_rate = 0.622, Pending_hits = 239, Reservation_fails = 2841
	L1D_cache_core[10]: Access = 2684, Miss = 1682, Miss_rate = 0.627, Pending_hits = 158, Reservation_fails = 1791
	L1D_cache_core[11]: Access = 2812, Miss = 1754, Miss_rate = 0.624, Pending_hits = 170, Reservation_fails = 2372
	L1D_cache_core[12]: Access = 2733, Miss = 1711, Miss_rate = 0.626, Pending_hits = 190, Reservation_fails = 2214
	L1D_cache_core[13]: Access = 2925, Miss = 1891, Miss_rate = 0.646, Pending_hits = 169, Reservation_fails = 1299
	L1D_cache_core[14]: Access = 2956, Miss = 1897, Miss_rate = 0.642, Pending_hits = 136, Reservation_fails = 1345
	L1D_total_cache_accesses = 42150
	L1D_total_cache_misses = 26213
	L1D_total_cache_miss_rate = 0.6219
	L1D_total_cache_pending_hits = 2700
	L1D_total_cache_reservation_fails = 29751
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 14658
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14613
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 251967
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9573
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6837
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30976
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14658
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11174
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 261540

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 7522
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 22198
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6837
ctas_completed 648, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8541, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 
gpgpu_n_tot_thrd_icount = 16511232
gpgpu_n_tot_w_icount = 515976
gpgpu_n_stall_shd_mem = 33996
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25833
gpgpu_n_mem_write_global = 11174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 495616
gpgpu_n_store_insn = 178784
gpgpu_n_shmem_insn = 5498016
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 463680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1004
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100228	W0_Idle:2342247	W0_Scoreboard:996493	W1:1256	W2:1176	W3:1096	W4:1016	W5:936	W6:856	W7:776	W8:696	W9:616	W10:536	W11:456	W12:376	W13:296	W14:216	W15:124	W16:65130	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:440418
single_issue_nums: WS0:296496	WS1:219480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 206664 {8:25833,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 804528 {72:11174,}
traffic_breakdown_coretomem[INST_ACC_R] = 35872 {8:4484,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4133280 {40:103332,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 178784 {8:22348,}
traffic_breakdown_memtocore[INST_ACC_R] = 717440 {40:17936,}
maxmflatency = 1509 
max_icnt2mem_latency = 1571 
maxmrqlatency = 12 
max_icnt2sh_latency = 232 
averagemflatency = 291 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 63 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	82573 	27243 	11268 	4626 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4350 	116 	24 	31892 	1662 	2245 	672 	121 	424 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	21250 	13061 	14036 	18092 	45778 	13493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	191 	17 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       420      1507       420       768       231       721       199       742       176         0         0         0         0
dram[1]:        511       496       425       378       417       380       435       288       345       292       202       193         0         0         0         0
dram[2]:        507      1053       414      1484       400      1470       284       740       189       683       170       620         0         0         0         0
dram[3]:        507       688       395       408       343       406       299       399       294       401       202       190         0         0         0         0
dram[4]:       1068       627      1509       470      1507       469       683       324       689       207       477       180         0         0         0         0
dram[5]:        598       615       412       360       420       365       368       320       375       322       213       194         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=325791 n_nop=325722 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004052
n_activity=414 dram_eff=0.3188
bk0: 2a 325778i bk1: 0a 325792i bk2: 32a 325734i bk3: 32a 325732i bk4: 0a 325790i bk5: 0a 325790i bk6: 0a 325790i bk7: 0a 325790i bk8: 0a 325790i bk9: 0a 325790i bk10: 0a 325790i bk11: 0a 325791i bk12: 0a 325791i bk13: 0a 325792i bk14: 0a 325792i bk15: 0a 325792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000405 
total_CMD = 325791 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 325574 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 325791 
n_nop = 325722 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000469626
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=325791 n_nop=325725 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003929
n_activity=374 dram_eff=0.3422
bk0: 0a 325792i bk1: 0a 325793i bk2: 32a 325733i bk3: 32a 325732i bk4: 0a 325789i bk5: 0a 325790i bk6: 0a 325790i bk7: 0a 325790i bk8: 0a 325790i bk9: 0a 325790i bk10: 0a 325790i bk11: 0a 325791i bk12: 0a 325791i bk13: 0a 325792i bk14: 0a 325792i bk15: 0a 325792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000393 
total_CMD = 325791 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 325591 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 325791 
n_nop = 325725 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000445071
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=325791 n_nop=325725 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003929
n_activity=374 dram_eff=0.3422
bk0: 0a 325792i bk1: 0a 325793i bk2: 32a 325734i bk3: 32a 325735i bk4: 0a 325789i bk5: 0a 325790i bk6: 0a 325790i bk7: 0a 325790i bk8: 0a 325790i bk9: 0a 325790i bk10: 0a 325790i bk11: 0a 325791i bk12: 0a 325791i bk13: 0a 325792i bk14: 0a 325792i bk15: 0a 325792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000393 
total_CMD = 325791 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 325591 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 325791 
n_nop = 325725 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000426654
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=325791 n_nop=325725 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003929
n_activity=374 dram_eff=0.3422
bk0: 0a 325792i bk1: 0a 325793i bk2: 32a 325734i bk3: 32a 325734i bk4: 0a 325789i bk5: 0a 325790i bk6: 0a 325790i bk7: 0a 325790i bk8: 0a 325790i bk9: 0a 325790i bk10: 0a 325790i bk11: 0a 325791i bk12: 0a 325791i bk13: 0a 325792i bk14: 0a 325792i bk15: 0a 325792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000393 
total_CMD = 325791 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 325591 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 325791 
n_nop = 325725 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000438932
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=325791 n_nop=325720 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=414 dram_eff=0.3285
bk0: 0a 325793i bk1: 4a 325775i bk2: 32a 325734i bk3: 32a 325730i bk4: 0a 325789i bk5: 0a 325789i bk6: 0a 325790i bk7: 0a 325790i bk8: 0a 325790i bk9: 0a 325790i bk10: 0a 325790i bk11: 0a 325791i bk12: 0a 325791i bk13: 0a 325792i bk14: 0a 325792i bk15: 0a 325792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000417 
total_CMD = 325791 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 325568 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 325791 
n_nop = 325720 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000209 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000549432
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=325791 n_nop=325724 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003929
n_activity=393 dram_eff=0.3257
bk0: 0a 325793i bk1: 8a 325770i bk2: 32a 325735i bk3: 24a 325743i bk4: 0a 325789i bk5: 0a 325789i bk6: 0a 325789i bk7: 0a 325789i bk8: 0a 325789i bk9: 0a 325789i bk10: 0a 325790i bk11: 0a 325791i bk12: 0a 325792i bk13: 0a 325793i bk14: 0a 325793i bk15: 0a 325793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000393 
total_CMD = 325791 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 325579 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 325791 
n_nop = 325724 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000206 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000534085

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18572, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 9924, Miss = 32, Miss_rate = 0.003, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 9696, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 10144, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 9584, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 18522, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 9752, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 10004, Miss = 32, Miss_rate = 0.003, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 18148, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 9908, Miss = 36, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 9624, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 9768, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 143646
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0027
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 103332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16796
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 103332
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22348
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17936
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=143646
icnt_total_pkts_simt_to_mem=52680
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06987
	minimum = 5
	maximum = 16
Network latency average = 5.06987
	minimum = 5
	maximum = 16
Slowest packet = 176545
Flit latency average = 5.03438
	minimum = 5
	maximum = 16
Slowest flit = 187347
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0126838
	minimum = 0 (at node 12)
	maximum = 0.0400652 (at node 15)
Accepted packet rate average = 0.0126838
	minimum = 0 (at node 12)
	maximum = 0.0223379 (at node 0)
Injected flit rate average = 0.0132314
	minimum = 0 (at node 12)
	maximum = 0.0400652 (at node 15)
Accepted flit rate average= 0.0132314
	minimum = 0 (at node 12)
	maximum = 0.0223379 (at node 0)
Injected packet length average = 1.04318
Accepted packet length average = 1.04318
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.671 (11 samples)
	minimum = 5 (11 samples)
	maximum = 244.091 (11 samples)
Network latency average = 18.6227 (11 samples)
	minimum = 5 (11 samples)
	maximum = 243.818 (11 samples)
Flit latency average = 17.8146 (11 samples)
	minimum = 5 (11 samples)
	maximum = 243.455 (11 samples)
Fragmentation average = 0.000207792 (11 samples)
	minimum = 0 (11 samples)
	maximum = 11.0909 (11 samples)
Injected packet rate average = 0.0560709 (11 samples)
	minimum = 0.0184305 (11 samples)
	maximum = 0.14844 (11 samples)
Accepted packet rate average = 0.0560709 (11 samples)
	minimum = 0.0225837 (11 samples)
	maximum = 0.0912407 (11 samples)
Injected flit rate average = 0.0595901 (11 samples)
	minimum = 0.0239269 (11 samples)
	maximum = 0.148637 (11 samples)
Accepted flit rate average = 0.0595901 (11 samples)
	minimum = 0.030137 (11 samples)
	maximum = 0.0912407 (11 samples)
Injected packet size average = 1.06276 (11 samples)
Accepted packet size average = 1.06276 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 41 sec (41 sec)
gpgpu_simulation_rate = 370523 (inst/sec)
gpgpu_simulation_rate = 6019 (cycle/sec)
gpgpu_silicon_slowdown = 116298x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775630..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775640..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (12,12,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z12lud_internalPfii'
Destroy streams for kernel 12: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 12 
gpu_sim_cycle = 7433
gpu_sim_insn = 3428352
gpu_ipc =     461.2339
gpu_tot_sim_cycle = 254251
gpu_tot_sim_insn = 18619812
gpu_tot_ipc =      73.2340
gpu_tot_issued_cta = 792
gpu_occupancy = 72.6942% 
gpu_tot_occupancy = 19.8647% 
max_total_param_size = 0
gpu_stall_dramfull = 19340
gpu_stall_icnt2sh    = 30309
partiton_level_parallism =       1.1289
partiton_level_parallism_total  =       0.1963
partiton_level_parallism_util =       1.8057
partiton_level_parallism_util_total  =       1.6538
L2_BW  =      87.2615 GB/Sec
L2_BW_total  =      15.2066 GB/Sec
gpu_total_sim_rate=396166

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 315684
	L1I_total_cache_misses = 11057
	L1I_total_cache_miss_rate = 0.0350
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7823
L1D_cache:
	L1D_cache_core[0]: Access = 3419, Miss = 2201, Miss_rate = 0.644, Pending_hits = 194, Reservation_fails = 3201
	L1D_cache_core[1]: Access = 3324, Miss = 1986, Miss_rate = 0.597, Pending_hits = 187, Reservation_fails = 3755
	L1D_cache_core[2]: Access = 3388, Miss = 2180, Miss_rate = 0.643, Pending_hits = 164, Reservation_fails = 3294
	L1D_cache_core[3]: Access = 3580, Miss = 2199, Miss_rate = 0.614, Pending_hits = 284, Reservation_fails = 2364
	L1D_cache_core[4]: Access = 3340, Miss = 2096, Miss_rate = 0.628, Pending_hits = 267, Reservation_fails = 2223
	L1D_cache_core[5]: Access = 3324, Miss = 2155, Miss_rate = 0.648, Pending_hits = 206, Reservation_fails = 3314
	L1D_cache_core[6]: Access = 3196, Miss = 1952, Miss_rate = 0.611, Pending_hits = 206, Reservation_fails = 2955
	L1D_cache_core[7]: Access = 3708, Miss = 2322, Miss_rate = 0.626, Pending_hits = 159, Reservation_fails = 1186
	L1D_cache_core[8]: Access = 3565, Miss = 2216, Miss_rate = 0.622, Pending_hits = 161, Reservation_fails = 1052
	L1D_cache_core[9]: Access = 3340, Miss = 2096, Miss_rate = 0.628, Pending_hits = 257, Reservation_fails = 3293
	L1D_cache_core[10]: Access = 3324, Miss = 2103, Miss_rate = 0.633, Pending_hits = 190, Reservation_fails = 2254
	L1D_cache_core[11]: Access = 3452, Miss = 2210, Miss_rate = 0.640, Pending_hits = 189, Reservation_fails = 3039
	L1D_cache_core[12]: Access = 3437, Miss = 2187, Miss_rate = 0.636, Pending_hits = 216, Reservation_fails = 2289
	L1D_cache_core[13]: Access = 3693, Miss = 2341, Miss_rate = 0.634, Pending_hits = 267, Reservation_fails = 1325
	L1D_cache_core[14]: Access = 3276, Miss = 2121, Miss_rate = 0.647, Pending_hits = 152, Reservation_fails = 2243
	L1D_total_cache_accesses = 51366
	L1D_total_cache_misses = 32365
	L1D_total_cache_miss_rate = 0.6301
	L1D_total_cache_pending_hits = 3099
	L1D_total_cache_reservation_fails = 37787
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 18114
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 37763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18069
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 304627
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11057
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7823
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37888
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 18114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13478
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 315684

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 9655
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 28101
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7823
ctas_completed 792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8727, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 
gpgpu_n_tot_thrd_icount = 19939584
gpgpu_n_tot_w_icount = 623112
gpgpu_n_stall_shd_mem = 38979
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31841
gpgpu_n_mem_write_global = 13478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 606208
gpgpu_n_store_insn = 215648
gpgpu_n_shmem_insn = 6751392
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 574272
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1379
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 23488
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:125027	W0_Idle:2350269	W0_Scoreboard:1065628	W1:1256	W2:1176	W3:1096	W4:1016	W5:936	W6:856	W7:776	W8:696	W9:616	W10:536	W11:456	W12:376	W13:296	W14:216	W15:124	W16:65130	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:547554
single_issue_nums: WS0:350064	WS1:273048	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 254728 {8:31841,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 970416 {72:13478,}
traffic_breakdown_coretomem[INST_ACC_R] = 36504 {8:4563,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5094560 {40:127364,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 215648 {8:26956,}
traffic_breakdown_memtocore[INST_ACC_R] = 730080 {40:18252,}
maxmflatency = 1509 
max_icnt2mem_latency = 1571 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 295 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 66 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	99396 	35210 	14165 	5579 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4412 	130 	24 	39375 	2008 	2461 	715 	208 	564 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22802 	15851 	16991 	21961 	57841 	18904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	198 	23 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       509      1507       461      1191       443       721       199       742       176         0         0         0         0
dram[1]:        511       496       552       620       417       490       435       413       345       292       202       193         0         0         0         0
dram[2]:        507      1053       699      1484       400      1470       294      1258       220       683       170       620         0         0         0         0
dram[3]:        507       688       664       500       459       406       431       399       304       401       202       190         0         0         0         0
dram[4]:       1068       627      1509       526      1507       469      1247       434       689       212       477       180         0         0         0         0
dram[5]:        598       615       460       578       420       469       408       407       375       322       213       194         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=335602 n_nop=335533 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003933
n_activity=414 dram_eff=0.3188
bk0: 2a 335589i bk1: 0a 335603i bk2: 32a 335545i bk3: 32a 335543i bk4: 0a 335601i bk5: 0a 335601i bk6: 0a 335601i bk7: 0a 335601i bk8: 0a 335601i bk9: 0a 335601i bk10: 0a 335601i bk11: 0a 335602i bk12: 0a 335602i bk13: 0a 335603i bk14: 0a 335603i bk15: 0a 335603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000393 
total_CMD = 335602 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 335385 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335602 
n_nop = 335533 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000206 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000455897
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=335602 n_nop=335536 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003814
n_activity=374 dram_eff=0.3422
bk0: 0a 335603i bk1: 0a 335604i bk2: 32a 335544i bk3: 32a 335543i bk4: 0a 335600i bk5: 0a 335601i bk6: 0a 335601i bk7: 0a 335601i bk8: 0a 335601i bk9: 0a 335601i bk10: 0a 335601i bk11: 0a 335602i bk12: 0a 335602i bk13: 0a 335603i bk14: 0a 335603i bk15: 0a 335603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000381 
total_CMD = 335602 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 335402 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335602 
n_nop = 335536 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000432059
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=335602 n_nop=335536 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003814
n_activity=374 dram_eff=0.3422
bk0: 0a 335603i bk1: 0a 335604i bk2: 32a 335545i bk3: 32a 335546i bk4: 0a 335600i bk5: 0a 335601i bk6: 0a 335601i bk7: 0a 335601i bk8: 0a 335601i bk9: 0a 335601i bk10: 0a 335601i bk11: 0a 335602i bk12: 0a 335602i bk13: 0a 335603i bk14: 0a 335603i bk15: 0a 335603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000381 
total_CMD = 335602 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 335402 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335602 
n_nop = 335536 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000414181
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=335602 n_nop=335536 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003814
n_activity=374 dram_eff=0.3422
bk0: 0a 335603i bk1: 0a 335604i bk2: 32a 335545i bk3: 32a 335545i bk4: 0a 335600i bk5: 0a 335601i bk6: 0a 335601i bk7: 0a 335601i bk8: 0a 335601i bk9: 0a 335601i bk10: 0a 335601i bk11: 0a 335602i bk12: 0a 335602i bk13: 0a 335603i bk14: 0a 335603i bk15: 0a 335603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000381 
total_CMD = 335602 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 335402 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335602 
n_nop = 335536 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0004261
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=335602 n_nop=335531 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004052
n_activity=414 dram_eff=0.3285
bk0: 0a 335604i bk1: 4a 335586i bk2: 32a 335545i bk3: 32a 335541i bk4: 0a 335600i bk5: 0a 335600i bk6: 0a 335601i bk7: 0a 335601i bk8: 0a 335601i bk9: 0a 335601i bk10: 0a 335601i bk11: 0a 335602i bk12: 0a 335602i bk13: 0a 335603i bk14: 0a 335603i bk15: 0a 335603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000405 
total_CMD = 335602 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 335379 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335602 
n_nop = 335531 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00053337
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=335602 n_nop=335535 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003814
n_activity=393 dram_eff=0.3257
bk0: 0a 335604i bk1: 8a 335581i bk2: 32a 335546i bk3: 24a 335554i bk4: 0a 335600i bk5: 0a 335600i bk6: 0a 335600i bk7: 0a 335600i bk8: 0a 335600i bk9: 0a 335600i bk10: 0a 335601i bk11: 0a 335602i bk12: 0a 335603i bk13: 0a 335604i bk14: 0a 335604i bk15: 0a 335604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000381 
total_CMD = 335602 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 335390 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 335602 
n_nop = 335535 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000518471

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21124, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 12204, Miss = 32, Miss_rate = 0.003, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 12132, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 12420, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 12028, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 21182, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 12168, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 12396, Miss = 32, Miss_rate = 0.003, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 20704, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 12304, Miss = 36, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 11908, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 12032, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 172602
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0023
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 127364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17112
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 127364
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26956
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18252
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=172602
icnt_total_pkts_simt_to_mem=63375
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.125
	minimum = 5
	maximum = 985
Network latency average = 60.9248
	minimum = 5
	maximum = 985
Slowest packet = 192318
Flit latency average = 57.6239
	minimum = 5
	maximum = 985
Slowest flit = 203492
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.186092
	minimum = 0.0418404 (at node 14)
	maximum = 0.357864 (at node 20)
Accepted packet rate average = 0.186092
	minimum = 0.0858334 (at node 15)
	maximum = 0.300283 (at node 2)
Injected flit rate average = 0.197572
	minimum = 0.0526033 (at node 14)
	maximum = 0.357864 (at node 20)
Accepted flit rate average= 0.197572
	minimum = 0.0858334 (at node 15)
	maximum = 0.300283 (at node 2)
Injected packet length average = 1.06169
Accepted packet length average = 1.06169
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.4588 (12 samples)
	minimum = 5 (12 samples)
	maximum = 305.833 (12 samples)
Network latency average = 22.1479 (12 samples)
	minimum = 5 (12 samples)
	maximum = 305.583 (12 samples)
Flit latency average = 21.1321 (12 samples)
	minimum = 5 (12 samples)
	maximum = 305.25 (12 samples)
Fragmentation average = 0.000190476 (12 samples)
	minimum = 0 (12 samples)
	maximum = 10.1667 (12 samples)
Injected packet rate average = 0.066906 (12 samples)
	minimum = 0.0203813 (12 samples)
	maximum = 0.165892 (12 samples)
Accepted packet rate average = 0.066906 (12 samples)
	minimum = 0.0278545 (12 samples)
	maximum = 0.108661 (12 samples)
Injected flit rate average = 0.0710887 (12 samples)
	minimum = 0.0263166 (12 samples)
	maximum = 0.166073 (12 samples)
Accepted flit rate average = 0.0710887 (12 samples)
	minimum = 0.0347784 (12 samples)
	maximum = 0.108661 (12 samples)
Injected packet size average = 1.06251 (12 samples)
Accepted packet size average = 1.06251 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 396166 (inst/sec)
gpgpu_simulation_rate = 5409 (cycle/sec)
gpgpu_silicon_slowdown = 129413x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe297755f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775600..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 13: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 13 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 281381
gpu_tot_sim_insn = 18640317
gpu_tot_ipc =      66.2458
gpu_tot_issued_cta = 793
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 19.6360% 
max_total_param_size = 0
gpu_stall_dramfull = 19340
gpu_stall_icnt2sh    = 30309
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1775
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6528
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      13.7526 GB/Sec
gpu_total_sim_rate=388339

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 317374
	L1I_total_cache_misses = 11072
	L1I_total_cache_miss_rate = 0.0349
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7823
L1D_cache:
	L1D_cache_core[0]: Access = 3419, Miss = 2201, Miss_rate = 0.644, Pending_hits = 194, Reservation_fails = 3201
	L1D_cache_core[1]: Access = 3324, Miss = 1986, Miss_rate = 0.597, Pending_hits = 187, Reservation_fails = 3755
	L1D_cache_core[2]: Access = 3419, Miss = 2196, Miss_rate = 0.642, Pending_hits = 164, Reservation_fails = 3294
	L1D_cache_core[3]: Access = 3580, Miss = 2199, Miss_rate = 0.614, Pending_hits = 284, Reservation_fails = 2364
	L1D_cache_core[4]: Access = 3340, Miss = 2096, Miss_rate = 0.628, Pending_hits = 267, Reservation_fails = 2223
	L1D_cache_core[5]: Access = 3324, Miss = 2155, Miss_rate = 0.648, Pending_hits = 206, Reservation_fails = 3314
	L1D_cache_core[6]: Access = 3196, Miss = 1952, Miss_rate = 0.611, Pending_hits = 206, Reservation_fails = 2955
	L1D_cache_core[7]: Access = 3708, Miss = 2322, Miss_rate = 0.626, Pending_hits = 159, Reservation_fails = 1186
	L1D_cache_core[8]: Access = 3565, Miss = 2216, Miss_rate = 0.622, Pending_hits = 161, Reservation_fails = 1052
	L1D_cache_core[9]: Access = 3340, Miss = 2096, Miss_rate = 0.628, Pending_hits = 257, Reservation_fails = 3293
	L1D_cache_core[10]: Access = 3324, Miss = 2103, Miss_rate = 0.633, Pending_hits = 190, Reservation_fails = 2254
	L1D_cache_core[11]: Access = 3452, Miss = 2210, Miss_rate = 0.640, Pending_hits = 189, Reservation_fails = 3039
	L1D_cache_core[12]: Access = 3437, Miss = 2187, Miss_rate = 0.636, Pending_hits = 216, Reservation_fails = 2289
	L1D_cache_core[13]: Access = 3693, Miss = 2341, Miss_rate = 0.634, Pending_hits = 267, Reservation_fails = 1325
	L1D_cache_core[14]: Access = 3276, Miss = 2121, Miss_rate = 0.647, Pending_hits = 152, Reservation_fails = 2243
	L1D_total_cache_accesses = 51397
	L1D_total_cache_misses = 32381
	L1D_total_cache_miss_rate = 0.6300
	L1D_total_cache_pending_hits = 3099
	L1D_total_cache_reservation_fails = 37787
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 18117
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 37763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18072
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 306302
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11072
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7823
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37904
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 18117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13493
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 317374

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 9655
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 28101
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7823
ctas_completed 793, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8727, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 
gpgpu_n_tot_thrd_icount = 20034720
gpgpu_n_tot_w_icount = 626085
gpgpu_n_stall_shd_mem = 39483
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31857
gpgpu_n_mem_write_global = 13493
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 606464
gpgpu_n_store_insn = 215888
gpgpu_n_shmem_insn = 6756088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 574320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14616
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1379
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 23488
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:125027	W0_Idle:2381562	W0_Scoreboard:1085620	W1:1570	W2:1470	W3:1370	W4:1270	W5:1170	W6:1070	W7:970	W8:870	W9:770	W10:670	W11:570	W12:470	W13:370	W14:270	W15:155	W16:65496	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:547554
single_issue_nums: WS0:353037	WS1:273048	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 254856 {8:31857,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 971496 {72:13493,}
traffic_breakdown_coretomem[INST_ACC_R] = 36624 {8:4578,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5097120 {40:127428,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 215888 {8:26986,}
traffic_breakdown_memtocore[INST_ACC_R] = 732480 {40:18312,}
maxmflatency = 1509 
max_icnt2mem_latency = 1571 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 294 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 66 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	99490 	35210 	14165 	5579 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4427 	130 	24 	39406 	2008 	2461 	715 	208 	564 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22896 	15851 	16991 	21961 	57841 	18904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	209 	23 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       509      1507       461      1191       443       721       199       742       176         0         0         0         0
dram[1]:        511       496       552       620       417       490       435       413       345       292       202       193         0         0         0         0
dram[2]:        507      1053       699      1484       400      1470       294      1258       220       683       170       620         0         0         0         0
dram[3]:        507       688       664       500       459       406       431       399       304       401       202       190         0         0         0         0
dram[4]:       1068       627      1509       526      1507       469      1247       434       689       212       477       180         0         0         0         0
dram[5]:        598       615       460       578       420       469       408       407       375       322       213       194         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=371413 n_nop=371344 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003554
n_activity=414 dram_eff=0.3188
bk0: 2a 371400i bk1: 0a 371414i bk2: 32a 371356i bk3: 32a 371354i bk4: 0a 371412i bk5: 0a 371412i bk6: 0a 371412i bk7: 0a 371412i bk8: 0a 371412i bk9: 0a 371412i bk10: 0a 371412i bk11: 0a 371413i bk12: 0a 371413i bk13: 0a 371414i bk14: 0a 371414i bk15: 0a 371414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000355 
total_CMD = 371413 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 371196 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371413 
n_nop = 371344 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00041194
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=371413 n_nop=371347 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003446
n_activity=374 dram_eff=0.3422
bk0: 0a 371414i bk1: 0a 371415i bk2: 32a 371355i bk3: 32a 371354i bk4: 0a 371411i bk5: 0a 371412i bk6: 0a 371412i bk7: 0a 371412i bk8: 0a 371412i bk9: 0a 371412i bk10: 0a 371412i bk11: 0a 371413i bk12: 0a 371413i bk13: 0a 371414i bk14: 0a 371414i bk15: 0a 371414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000345 
total_CMD = 371413 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 371213 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371413 
n_nop = 371347 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000172 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000390401
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=371413 n_nop=371347 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003446
n_activity=374 dram_eff=0.3422
bk0: 0a 371414i bk1: 0a 371415i bk2: 32a 371356i bk3: 32a 371357i bk4: 0a 371411i bk5: 0a 371412i bk6: 0a 371412i bk7: 0a 371412i bk8: 0a 371412i bk9: 0a 371412i bk10: 0a 371412i bk11: 0a 371413i bk12: 0a 371413i bk13: 0a 371414i bk14: 0a 371414i bk15: 0a 371414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000345 
total_CMD = 371413 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 371213 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371413 
n_nop = 371347 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000172 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000374246
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=371413 n_nop=371347 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003446
n_activity=374 dram_eff=0.3422
bk0: 0a 371414i bk1: 0a 371415i bk2: 32a 371356i bk3: 32a 371356i bk4: 0a 371411i bk5: 0a 371412i bk6: 0a 371412i bk7: 0a 371412i bk8: 0a 371412i bk9: 0a 371412i bk10: 0a 371412i bk11: 0a 371413i bk12: 0a 371413i bk13: 0a 371414i bk14: 0a 371414i bk15: 0a 371414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000345 
total_CMD = 371413 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 371213 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371413 
n_nop = 371347 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000172 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000385016
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=371413 n_nop=371342 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003662
n_activity=414 dram_eff=0.3285
bk0: 0a 371415i bk1: 4a 371397i bk2: 32a 371356i bk3: 32a 371352i bk4: 0a 371411i bk5: 0a 371411i bk6: 0a 371412i bk7: 0a 371412i bk8: 0a 371412i bk9: 0a 371412i bk10: 0a 371412i bk11: 0a 371413i bk12: 0a 371413i bk13: 0a 371414i bk14: 0a 371414i bk15: 0a 371414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000366 
total_CMD = 371413 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 371190 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371413 
n_nop = 371342 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000183 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000481943
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=371413 n_nop=371346 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003446
n_activity=393 dram_eff=0.3257
bk0: 0a 371415i bk1: 8a 371392i bk2: 32a 371357i bk3: 24a 371365i bk4: 0a 371411i bk5: 0a 371411i bk6: 0a 371411i bk7: 0a 371411i bk8: 0a 371411i bk9: 0a 371411i bk10: 0a 371412i bk11: 0a 371413i bk12: 0a 371414i bk13: 0a 371415i bk14: 0a 371415i bk15: 0a 371415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000345 
total_CMD = 371413 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 371201 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 371413 
n_nop = 371346 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000172 
Either_Row_CoL_Bus_Util = 0.000180 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000468481

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21132, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 12204, Miss = 32, Miss_rate = 0.003, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 12170, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 12420, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 12036, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 21182, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 12176, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 12426, Miss = 32, Miss_rate = 0.003, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 20712, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 12308, Miss = 36, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 11950, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 12040, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 172756
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0023
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 127428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17172
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 127428
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26986
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18312
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=172756
icnt_total_pkts_simt_to_mem=63436
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 222639
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 235977
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 2)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 2)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 2)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 2)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0447 (13 samples)
	minimum = 5 (13 samples)
	maximum = 282.769 (13 samples)
Network latency average = 20.8346 (13 samples)
	minimum = 5 (13 samples)
	maximum = 282.538 (13 samples)
Flit latency average = 19.8911 (13 samples)
	minimum = 5 (13 samples)
	maximum = 282.154 (13 samples)
Fragmentation average = 0.000175824 (13 samples)
	minimum = 0 (13 samples)
	maximum = 9.38462 (13 samples)
Injected packet rate average = 0.0617804 (13 samples)
	minimum = 0.0188135 (13 samples)
	maximum = 0.153261 (13 samples)
Accepted packet rate average = 0.0617804 (13 samples)
	minimum = 0.0257118 (13 samples)
	maximum = 0.100739 (13 samples)
Injected flit rate average = 0.0656429 (13 samples)
	minimum = 0.0242922 (13 samples)
	maximum = 0.153471 (13 samples)
Accepted flit rate average = 0.0656429 (13 samples)
	minimum = 0.0321031 (13 samples)
	maximum = 0.100739 (13 samples)
Injected packet size average = 1.06252 (13 samples)
Accepted packet size average = 1.06252 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 48 sec (48 sec)
gpgpu_simulation_rate = 388339 (inst/sec)
gpgpu_simulation_rate = 5862 (cycle/sec)
gpgpu_silicon_slowdown = 119413x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775620..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (11,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13lud_perimeterPfii'
Destroy streams for kernel 14: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 14 
gpu_sim_cycle = 25142
gpu_sim_insn = 216480
gpu_ipc =       8.6103
gpu_tot_sim_cycle = 306523
gpu_tot_sim_insn = 18856797
gpu_tot_ipc =      61.5184
gpu_tot_issued_cta = 804
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 17.6167% 
max_total_param_size = 0
gpu_stall_dramfull = 19340
gpu_stall_icnt2sh    = 30309
partiton_level_parallism =       0.0676
partiton_level_parallism_total  =       0.1685
partiton_level_parallism_util =       1.0266
partiton_level_parallism_util_total  =       1.6203
L2_BW  =       5.4508 GB/Sec
L2_BW_total  =      13.0717 GB/Sec
gpu_total_sim_rate=369741

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 324084
	L1I_total_cache_misses = 11919
	L1I_total_cache_miss_rate = 0.0368
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7823
L1D_cache:
	L1D_cache_core[0]: Access = 3419, Miss = 2201, Miss_rate = 0.644, Pending_hits = 194, Reservation_fails = 3201
	L1D_cache_core[1]: Access = 3324, Miss = 1986, Miss_rate = 0.597, Pending_hits = 187, Reservation_fails = 3755
	L1D_cache_core[2]: Access = 3419, Miss = 2196, Miss_rate = 0.642, Pending_hits = 164, Reservation_fails = 3294
	L1D_cache_core[3]: Access = 3659, Miss = 2231, Miss_rate = 0.610, Pending_hits = 284, Reservation_fails = 2364
	L1D_cache_core[4]: Access = 3419, Miss = 2144, Miss_rate = 0.627, Pending_hits = 267, Reservation_fails = 2223
	L1D_cache_core[5]: Access = 3403, Miss = 2203, Miss_rate = 0.647, Pending_hits = 206, Reservation_fails = 3314
	L1D_cache_core[6]: Access = 3275, Miss = 2000, Miss_rate = 0.611, Pending_hits = 206, Reservation_fails = 2955
	L1D_cache_core[7]: Access = 3787, Miss = 2370, Miss_rate = 0.626, Pending_hits = 159, Reservation_fails = 1186
	L1D_cache_core[8]: Access = 3644, Miss = 2264, Miss_rate = 0.621, Pending_hits = 161, Reservation_fails = 1052
	L1D_cache_core[9]: Access = 3419, Miss = 2144, Miss_rate = 0.627, Pending_hits = 257, Reservation_fails = 3293
	L1D_cache_core[10]: Access = 3403, Miss = 2151, Miss_rate = 0.632, Pending_hits = 190, Reservation_fails = 2254
	L1D_cache_core[11]: Access = 3531, Miss = 2258, Miss_rate = 0.639, Pending_hits = 189, Reservation_fails = 3039
	L1D_cache_core[12]: Access = 3516, Miss = 2235, Miss_rate = 0.636, Pending_hits = 216, Reservation_fails = 2289
	L1D_cache_core[13]: Access = 3772, Miss = 2389, Miss_rate = 0.633, Pending_hits = 267, Reservation_fails = 1325
	L1D_cache_core[14]: Access = 3276, Miss = 2121, Miss_rate = 0.647, Pending_hits = 152, Reservation_fails = 2243
	L1D_total_cache_accesses = 52266
	L1D_total_cache_misses = 32893
	L1D_total_cache_miss_rate = 0.6293
	L1D_total_cache_pending_hits = 3099
	L1D_total_cache_reservation_fails = 37787
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 18216
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 37763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 312165
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11919
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7823
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38432
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 18216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13834
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 324084

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 9655
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 28101
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7823
ctas_completed 804, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8727, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 837, 
gpgpu_n_tot_thrd_icount = 20459232
gpgpu_n_tot_w_icount = 639351
gpgpu_n_stall_shd_mem = 41947
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32369
gpgpu_n_mem_write_global = 13834
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 614912
gpgpu_n_store_insn = 221344
gpgpu_n_shmem_insn = 6826136
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 576432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 17080
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1379
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 23488
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:125544	W0_Idle:2782513	W0_Scoreboard:1219256	W1:1570	W2:1470	W3:1370	W4:1270	W5:1170	W6:1070	W7:970	W8:870	W9:770	W10:670	W11:570	W12:470	W13:370	W14:270	W15:155	W16:78465	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:547851
single_issue_nums: WS0:366303	WS1:273048	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 258952 {8:32369,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 996048 {72:13834,}
traffic_breakdown_coretomem[INST_ACC_R] = 43400 {8:5425,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5179040 {40:129476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 221344 {8:27668,}
traffic_breakdown_memtocore[INST_ACC_R] = 868000 {40:21700,}
maxmflatency = 1509 
max_icnt2mem_latency = 1571 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 291 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 65 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	102220 	35210 	14165 	5579 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5262 	140 	26 	40259 	2008 	2461 	715 	208 	564 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	25626 	15851 	16991 	21961 	57841 	18904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	240 	23 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       509      1507       461      1191       443       721       199       742       176         0         0         0         0
dram[1]:        511       496       552       620       417       490       435       413       345       292       202       193         0         0         0         0
dram[2]:        507      1053       699      1484       400      1470       294      1258       220       683       170       620         0         0         0         0
dram[3]:        507       688       664       500       459       406       431       399       304       401       202       190         0         0         0         0
dram[4]:       1068       627      1509       526      1507       469      1247       434       689       212       477       180         0         0         0         0
dram[5]:        598       615       460       578       420       469       408       407       375       322       213       194         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404600 n_nop=404531 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003262
n_activity=414 dram_eff=0.3188
bk0: 2a 404587i bk1: 0a 404601i bk2: 32a 404543i bk3: 32a 404541i bk4: 0a 404599i bk5: 0a 404599i bk6: 0a 404599i bk7: 0a 404599i bk8: 0a 404599i bk9: 0a 404599i bk10: 0a 404599i bk11: 0a 404600i bk12: 0a 404600i bk13: 0a 404601i bk14: 0a 404601i bk15: 0a 404601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000326 
total_CMD = 404600 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 404383 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 404600 
n_nop = 404531 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000378151
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404600 n_nop=404534 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003164
n_activity=374 dram_eff=0.3422
bk0: 0a 404601i bk1: 0a 404602i bk2: 32a 404542i bk3: 32a 404541i bk4: 0a 404598i bk5: 0a 404599i bk6: 0a 404599i bk7: 0a 404599i bk8: 0a 404599i bk9: 0a 404599i bk10: 0a 404599i bk11: 0a 404600i bk12: 0a 404600i bk13: 0a 404601i bk14: 0a 404601i bk15: 0a 404601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000316 
total_CMD = 404600 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 404400 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 404600 
n_nop = 404534 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000358379
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404600 n_nop=404534 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003164
n_activity=374 dram_eff=0.3422
bk0: 0a 404601i bk1: 0a 404602i bk2: 32a 404543i bk3: 32a 404544i bk4: 0a 404598i bk5: 0a 404599i bk6: 0a 404599i bk7: 0a 404599i bk8: 0a 404599i bk9: 0a 404599i bk10: 0a 404599i bk11: 0a 404600i bk12: 0a 404600i bk13: 0a 404601i bk14: 0a 404601i bk15: 0a 404601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000316 
total_CMD = 404600 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 404400 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 404600 
n_nop = 404534 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000343549
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404600 n_nop=404534 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003164
n_activity=374 dram_eff=0.3422
bk0: 0a 404601i bk1: 0a 404602i bk2: 32a 404543i bk3: 32a 404543i bk4: 0a 404598i bk5: 0a 404599i bk6: 0a 404599i bk7: 0a 404599i bk8: 0a 404599i bk9: 0a 404599i bk10: 0a 404599i bk11: 0a 404600i bk12: 0a 404600i bk13: 0a 404601i bk14: 0a 404601i bk15: 0a 404601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000316 
total_CMD = 404600 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 404400 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 404600 
n_nop = 404534 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000353435
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404600 n_nop=404529 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003361
n_activity=414 dram_eff=0.3285
bk0: 0a 404602i bk1: 4a 404584i bk2: 32a 404543i bk3: 32a 404539i bk4: 0a 404598i bk5: 0a 404598i bk6: 0a 404599i bk7: 0a 404599i bk8: 0a 404599i bk9: 0a 404599i bk10: 0a 404599i bk11: 0a 404600i bk12: 0a 404600i bk13: 0a 404601i bk14: 0a 404601i bk15: 0a 404601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000336 
total_CMD = 404600 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 404377 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 404600 
n_nop = 404529 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000442412
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404600 n_nop=404533 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003164
n_activity=393 dram_eff=0.3257
bk0: 0a 404602i bk1: 8a 404579i bk2: 32a 404544i bk3: 24a 404552i bk4: 0a 404598i bk5: 0a 404598i bk6: 0a 404598i bk7: 0a 404598i bk8: 0a 404598i bk9: 0a 404598i bk10: 0a 404599i bk11: 0a 404600i bk12: 0a 404601i bk13: 0a 404602i bk14: 0a 404602i bk15: 0a 404602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000316 
total_CMD = 404600 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 404388 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 404600 
n_nop = 404533 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000430054

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21440, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 12692, Miss = 32, Miss_rate = 0.003, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 13078, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 12908, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 12420, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 21446, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 12560, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 13334, Miss = 32, Miss_rate = 0.002, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 20976, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 12692, Miss = 36, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 12904, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 12424, Miss = 32, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 178874
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0022
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 129476
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20560
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 129476
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27668
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21700
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=178874
icnt_total_pkts_simt_to_mem=65477
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05359
	minimum = 5
	maximum = 15
Network latency average = 5.05359
	minimum = 5
	maximum = 15
Slowest packet = 222700
Flit latency average = 5.01213
	minimum = 5
	maximum = 15
Slowest flit = 236193
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0115168
	minimum = 0 (at node 0)
	maximum = 0.0379445 (at node 25)
Accepted packet rate average = 0.0115168
	minimum = 0 (at node 0)
	maximum = 0.022353 (at node 4)
Injected flit rate average = 0.0120191
	minimum = 0 (at node 0)
	maximum = 0.0379445 (at node 25)
Accepted flit rate average= 0.0120191
	minimum = 0 (at node 0)
	maximum = 0.022353 (at node 4)
Injected packet length average = 1.04362
Accepted packet length average = 1.04362
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.831 (14 samples)
	minimum = 5 (14 samples)
	maximum = 263.643 (14 samples)
Network latency average = 19.7074 (14 samples)
	minimum = 5 (14 samples)
	maximum = 263.429 (14 samples)
Flit latency average = 18.8284 (14 samples)
	minimum = 5 (14 samples)
	maximum = 263.071 (14 samples)
Fragmentation average = 0.000163265 (14 samples)
	minimum = 0 (14 samples)
	maximum = 8.71429 (14 samples)
Injected packet rate average = 0.0581902 (14 samples)
	minimum = 0.0174697 (14 samples)
	maximum = 0.145024 (14 samples)
Accepted packet rate average = 0.0581902 (14 samples)
	minimum = 0.0238753 (14 samples)
	maximum = 0.0951399 (14 samples)
Injected flit rate average = 0.0618126 (14 samples)
	minimum = 0.0225571 (14 samples)
	maximum = 0.145219 (14 samples)
Accepted flit rate average = 0.0618126 (14 samples)
	minimum = 0.02981 (14 samples)
	maximum = 0.0951399 (14 samples)
Injected packet size average = 1.06225 (14 samples)
Accepted packet size average = 1.06225 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 51 sec (51 sec)
gpgpu_simulation_rate = 369741 (inst/sec)
gpgpu_simulation_rate = 6010 (cycle/sec)
gpgpu_silicon_slowdown = 116472x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775630..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775640..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (11,11,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z12lud_internalPfii'
Destroy streams for kernel 15: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 15 
gpu_sim_cycle = 7497
gpu_sim_insn = 2880768
gpu_ipc =     384.2561
gpu_tot_sim_cycle = 314020
gpu_tot_sim_insn = 21737565
gpu_tot_ipc =      69.2235
gpu_tot_issued_cta = 925
gpu_occupancy = 69.9823% 
gpu_tot_occupancy = 19.8529% 
max_total_param_size = 0
gpu_stall_dramfull = 24506
gpu_stall_icnt2sh    = 36481
partiton_level_parallism =       0.9253
partiton_level_parallism_total  =       0.1865
partiton_level_parallism_util =       1.8093
partiton_level_parallism_util_total  =       1.6406
L2_BW  =      71.3382 GB/Sec
L2_BW_total  =      14.4628 GB/Sec
gpu_total_sim_rate=388170

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 369580
	L1I_total_cache_misses = 13462
	L1I_total_cache_miss_rate = 0.0364
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8733
L1D_cache:
	L1D_cache_core[0]: Access = 4059, Miss = 2601, Miss_rate = 0.641, Pending_hits = 218, Reservation_fails = 3766
	L1D_cache_core[1]: Access = 4028, Miss = 2435, Miss_rate = 0.605, Pending_hits = 187, Reservation_fails = 4416
	L1D_cache_core[2]: Access = 3867, Miss = 2452, Miss_rate = 0.634, Pending_hits = 212, Reservation_fails = 4221
	L1D_cache_core[3]: Access = 4235, Miss = 2583, Miss_rate = 0.610, Pending_hits = 316, Reservation_fails = 2948
	L1D_cache_core[4]: Access = 3995, Miss = 2496, Miss_rate = 0.625, Pending_hits = 307, Reservation_fails = 2688
	L1D_cache_core[5]: Access = 3915, Miss = 2513, Miss_rate = 0.642, Pending_hits = 219, Reservation_fails = 4064
	L1D_cache_core[6]: Access = 3723, Miss = 2328, Miss_rate = 0.625, Pending_hits = 238, Reservation_fails = 3859
	L1D_cache_core[7]: Access = 4235, Miss = 2696, Miss_rate = 0.637, Pending_hits = 173, Reservation_fails = 2044
	L1D_cache_core[8]: Access = 4092, Miss = 2582, Miss_rate = 0.631, Pending_hits = 189, Reservation_fails = 2197
	L1D_cache_core[9]: Access = 3931, Miss = 2480, Miss_rate = 0.631, Pending_hits = 286, Reservation_fails = 3924
	L1D_cache_core[10]: Access = 3851, Miss = 2485, Miss_rate = 0.645, Pending_hits = 190, Reservation_fails = 3033
	L1D_cache_core[11]: Access = 3979, Miss = 2562, Miss_rate = 0.644, Pending_hits = 215, Reservation_fails = 3557
	L1D_cache_core[12]: Access = 3964, Miss = 2571, Miss_rate = 0.649, Pending_hits = 216, Reservation_fails = 3895
	L1D_cache_core[13]: Access = 4220, Miss = 2699, Miss_rate = 0.640, Pending_hits = 315, Reservation_fails = 2374
	L1D_cache_core[14]: Access = 3916, Miss = 2500, Miss_rate = 0.638, Pending_hits = 170, Reservation_fails = 2640
	L1D_total_cache_accesses = 60010
	L1D_total_cache_misses = 37983
	L1D_total_cache_miss_rate = 0.6329
	L1D_total_cache_pending_hits = 3451
	L1D_total_cache_reservation_fails = 49626
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 21120
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 49594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21075
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 356118
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13462
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8733
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44240
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15770
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 369580

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 12840
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 36747
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8733
ctas_completed 925, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8913, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 
gpgpu_n_tot_thrd_icount = 23340000
gpgpu_n_tot_w_icount = 729375
gpgpu_n_stall_shd_mem = 46537
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37297
gpgpu_n_mem_write_global = 15770
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 707840
gpgpu_n_store_insn = 252320
gpgpu_n_shmem_insn = 7879320
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 669360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 17080
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:148253	W0_Idle:2790762	W0_Scoreboard:1310932	W1:1570	W2:1470	W3:1370	W4:1270	W5:1170	W6:1070	W7:970	W8:870	W9:770	W10:670	W11:570	W12:470	W13:370	W14:270	W15:155	W16:78465	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:637875
single_issue_nums: WS0:411315	WS1:318060	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 298376 {8:37297,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1135440 {72:15770,}
traffic_breakdown_coretomem[INST_ACC_R] = 43984 {8:5498,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5967520 {40:149188,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 252320 {8:31540,}
traffic_breakdown_memtocore[INST_ACC_R] = 879680 {40:21992,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 301 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	112481 	43915 	17914 	6448 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5314 	156 	26 	45813 	2207 	2638 	1066 	763 	597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	26653 	17321 	18734 	24756 	72081 	21213 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	247 	26 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       461      1191       443       721       270       742       245         0         0         0         0
dram[1]:        511       496       863       680      1360       490      1363       507       520       339       524       193         0         0         0         0
dram[2]:        507      1053       699      1484       400      1470       294      1258       261       683       250       620         0         0         0         0
dram[3]:        507       688       664       902       459      1094       503      1106       304       505       202       506         0         0         0         0
dram[4]:       1068       627      1509       526      1507       469      1247       434       689       315       477       256         0         0         0         0
dram[5]:        598       615       832       578      1373       469      1376       435       538       322       541       195         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414495 n_nop=414426 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003185
n_activity=414 dram_eff=0.3188
bk0: 2a 414482i bk1: 0a 414496i bk2: 32a 414438i bk3: 32a 414436i bk4: 0a 414494i bk5: 0a 414494i bk6: 0a 414494i bk7: 0a 414494i bk8: 0a 414494i bk9: 0a 414494i bk10: 0a 414494i bk11: 0a 414495i bk12: 0a 414495i bk13: 0a 414496i bk14: 0a 414496i bk15: 0a 414496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000318 
total_CMD = 414495 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 414278 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414495 
n_nop = 414426 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000159 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000369124
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414495 n_nop=414429 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003088
n_activity=374 dram_eff=0.3422
bk0: 0a 414496i bk1: 0a 414497i bk2: 32a 414437i bk3: 32a 414436i bk4: 0a 414493i bk5: 0a 414494i bk6: 0a 414494i bk7: 0a 414494i bk8: 0a 414494i bk9: 0a 414494i bk10: 0a 414494i bk11: 0a 414495i bk12: 0a 414495i bk13: 0a 414496i bk14: 0a 414496i bk15: 0a 414496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000309 
total_CMD = 414495 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 414295 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414495 
n_nop = 414429 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000349823
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414495 n_nop=414429 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003088
n_activity=374 dram_eff=0.3422
bk0: 0a 414496i bk1: 0a 414497i bk2: 32a 414438i bk3: 32a 414439i bk4: 0a 414493i bk5: 0a 414494i bk6: 0a 414494i bk7: 0a 414494i bk8: 0a 414494i bk9: 0a 414494i bk10: 0a 414494i bk11: 0a 414495i bk12: 0a 414495i bk13: 0a 414496i bk14: 0a 414496i bk15: 0a 414496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000309 
total_CMD = 414495 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 414295 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414495 
n_nop = 414429 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000335348
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414495 n_nop=414429 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003088
n_activity=374 dram_eff=0.3422
bk0: 0a 414496i bk1: 0a 414497i bk2: 32a 414438i bk3: 32a 414438i bk4: 0a 414493i bk5: 0a 414494i bk6: 0a 414494i bk7: 0a 414494i bk8: 0a 414494i bk9: 0a 414494i bk10: 0a 414494i bk11: 0a 414495i bk12: 0a 414495i bk13: 0a 414496i bk14: 0a 414496i bk15: 0a 414496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000309 
total_CMD = 414495 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 414295 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414495 
n_nop = 414429 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000344998
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414495 n_nop=414424 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003281
n_activity=414 dram_eff=0.3285
bk0: 0a 414497i bk1: 4a 414479i bk2: 32a 414438i bk3: 32a 414434i bk4: 0a 414493i bk5: 0a 414493i bk6: 0a 414494i bk7: 0a 414494i bk8: 0a 414494i bk9: 0a 414494i bk10: 0a 414494i bk11: 0a 414495i bk12: 0a 414495i bk13: 0a 414496i bk14: 0a 414496i bk15: 0a 414496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000328 
total_CMD = 414495 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 414272 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414495 
n_nop = 414424 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000431851
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=414495 n_nop=414428 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003088
n_activity=393 dram_eff=0.3257
bk0: 0a 414497i bk1: 8a 414474i bk2: 32a 414439i bk3: 24a 414447i bk4: 0a 414493i bk5: 0a 414493i bk6: 0a 414493i bk7: 0a 414493i bk8: 0a 414493i bk9: 0a 414493i bk10: 0a 414494i bk11: 0a 414495i bk12: 0a 414496i bk13: 0a 414497i bk14: 0a 414497i bk15: 0a 414497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000309 
total_CMD = 414495 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 414283 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414495 
n_nop = 414428 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000419788

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21440, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 14804, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 16724, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 15112, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 14436, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 21542, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 14652, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 17112, Miss = 32, Miss_rate = 0.002, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 20976, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 14804, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 16632, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 14516, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 202750
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0019
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 149188
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31540
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20852
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 149188
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31540
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21992
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=202750
icnt_total_pkts_simt_to_mem=74350
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.3946
	minimum = 5
	maximum = 792
Network latency average = 67.9905
	minimum = 5
	maximum = 792
Slowest packet = 239222
Flit latency average = 64.3213
	minimum = 5
	maximum = 792
Slowest flit = 253062
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.152224
	minimum = 0 (at node 15)
	maximum = 0.503935 (at node 22)
Accepted packet rate average = 0.152224
	minimum = 0 (at node 15)
	maximum = 0.285981 (at node 1)
Injected flit rate average = 0.161788
	minimum = 0 (at node 15)
	maximum = 0.503935 (at node 22)
Accepted flit rate average= 0.161788
	minimum = 0 (at node 15)
	maximum = 0.285981 (at node 1)
Injected packet length average = 1.06283
Accepted packet length average = 1.06283
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.3353 (15 samples)
	minimum = 5 (15 samples)
	maximum = 298.867 (15 samples)
Network latency average = 22.9263 (15 samples)
	minimum = 5 (15 samples)
	maximum = 298.667 (15 samples)
Flit latency average = 21.8612 (15 samples)
	minimum = 5 (15 samples)
	maximum = 298.333 (15 samples)
Fragmentation average = 0.000152381 (15 samples)
	minimum = 0 (15 samples)
	maximum = 8.13333 (15 samples)
Injected packet rate average = 0.0644591 (15 samples)
	minimum = 0.016305 (15 samples)
	maximum = 0.168952 (15 samples)
Accepted packet rate average = 0.0644591 (15 samples)
	minimum = 0.0222836 (15 samples)
	maximum = 0.107863 (15 samples)
Injected flit rate average = 0.0684776 (15 samples)
	minimum = 0.0210533 (15 samples)
	maximum = 0.169133 (15 samples)
Accepted flit rate average = 0.0684776 (15 samples)
	minimum = 0.0278227 (15 samples)
	maximum = 0.107863 (15 samples)
Injected packet size average = 1.06234 (15 samples)
Accepted packet size average = 1.06234 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 56 sec (56 sec)
gpgpu_simulation_rate = 388170 (inst/sec)
gpgpu_simulation_rate = 5607 (cycle/sec)
gpgpu_silicon_slowdown = 124843x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe297755f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775600..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 16: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 16 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 341150
gpu_tot_sim_insn = 21758070
gpu_tot_ipc =      63.7786
gpu_tot_issued_cta = 926
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 19.6614% 
max_total_param_size = 0
gpu_stall_dramfull = 24506
gpu_stall_icnt2sh    = 36481
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1718
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6398
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      13.3227 GB/Sec
gpu_total_sim_rate=375139

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 371270
	L1I_total_cache_misses = 13477
	L1I_total_cache_miss_rate = 0.0363
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8733
L1D_cache:
	L1D_cache_core[0]: Access = 4059, Miss = 2601, Miss_rate = 0.641, Pending_hits = 218, Reservation_fails = 3766
	L1D_cache_core[1]: Access = 4028, Miss = 2435, Miss_rate = 0.605, Pending_hits = 187, Reservation_fails = 4416
	L1D_cache_core[2]: Access = 3867, Miss = 2452, Miss_rate = 0.634, Pending_hits = 212, Reservation_fails = 4221
	L1D_cache_core[3]: Access = 4235, Miss = 2583, Miss_rate = 0.610, Pending_hits = 316, Reservation_fails = 2948
	L1D_cache_core[4]: Access = 4026, Miss = 2512, Miss_rate = 0.624, Pending_hits = 307, Reservation_fails = 2688
	L1D_cache_core[5]: Access = 3915, Miss = 2513, Miss_rate = 0.642, Pending_hits = 219, Reservation_fails = 4064
	L1D_cache_core[6]: Access = 3723, Miss = 2328, Miss_rate = 0.625, Pending_hits = 238, Reservation_fails = 3859
	L1D_cache_core[7]: Access = 4235, Miss = 2696, Miss_rate = 0.637, Pending_hits = 173, Reservation_fails = 2044
	L1D_cache_core[8]: Access = 4092, Miss = 2582, Miss_rate = 0.631, Pending_hits = 189, Reservation_fails = 2197
	L1D_cache_core[9]: Access = 3931, Miss = 2480, Miss_rate = 0.631, Pending_hits = 286, Reservation_fails = 3924
	L1D_cache_core[10]: Access = 3851, Miss = 2485, Miss_rate = 0.645, Pending_hits = 190, Reservation_fails = 3033
	L1D_cache_core[11]: Access = 3979, Miss = 2562, Miss_rate = 0.644, Pending_hits = 215, Reservation_fails = 3557
	L1D_cache_core[12]: Access = 3964, Miss = 2571, Miss_rate = 0.649, Pending_hits = 216, Reservation_fails = 3895
	L1D_cache_core[13]: Access = 4220, Miss = 2699, Miss_rate = 0.640, Pending_hits = 315, Reservation_fails = 2374
	L1D_cache_core[14]: Access = 3916, Miss = 2500, Miss_rate = 0.638, Pending_hits = 170, Reservation_fails = 2640
	L1D_total_cache_accesses = 60041
	L1D_total_cache_misses = 37999
	L1D_total_cache_miss_rate = 0.6329
	L1D_total_cache_pending_hits = 3451
	L1D_total_cache_reservation_fails = 49626
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 21123
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 49594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21078
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 357793
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13477
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8733
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44256
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15785
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 371270

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 12840
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 36747
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8733
ctas_completed 926, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8913, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 
gpgpu_n_tot_thrd_icount = 23435136
gpgpu_n_tot_w_icount = 732348
gpgpu_n_stall_shd_mem = 47041
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37313
gpgpu_n_mem_write_global = 15785
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 708096
gpgpu_n_store_insn = 252560
gpgpu_n_shmem_insn = 7884016
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 669408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 17584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:148253	W0_Idle:2822055	W0_Scoreboard:1330924	W1:1884	W2:1764	W3:1644	W4:1524	W5:1404	W6:1284	W7:1164	W8:1044	W9:924	W10:804	W11:684	W12:564	W13:444	W14:324	W15:186	W16:78831	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:637875
single_issue_nums: WS0:414288	WS1:318060	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 298504 {8:37313,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1136520 {72:15785,}
traffic_breakdown_coretomem[INST_ACC_R] = 44104 {8:5513,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5970080 {40:149252,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 252560 {8:31570,}
traffic_breakdown_memtocore[INST_ACC_R] = 882080 {40:22052,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 301 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	112575 	43915 	17914 	6448 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5329 	156 	26 	45844 	2207 	2638 	1066 	763 	597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	26747 	17321 	18734 	24756 	72081 	21213 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	258 	26 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       461      1191       443       721       270       742       245         0         0         0         0
dram[1]:        511       496       863       680      1360       490      1363       507       520       339       524       193         0         0         0         0
dram[2]:        507      1053       699      1484       400      1470       294      1258       261       683       250       620         0         0         0         0
dram[3]:        507       688       664       902       459      1094       503      1106       304       505       202       506         0         0         0         0
dram[4]:       1068       627      1509       526      1507       469      1247       434       689       315       477       256         0         0         0         0
dram[5]:        598       615       832       578      1373       469      1376       435       538       322       541       195         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450306 n_nop=450237 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002931
n_activity=414 dram_eff=0.3188
bk0: 2a 450293i bk1: 0a 450307i bk2: 32a 450249i bk3: 32a 450247i bk4: 0a 450305i bk5: 0a 450305i bk6: 0a 450305i bk7: 0a 450305i bk8: 0a 450305i bk9: 0a 450305i bk10: 0a 450305i bk11: 0a 450306i bk12: 0a 450306i bk13: 0a 450307i bk14: 0a 450307i bk15: 0a 450307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000293 
total_CMD = 450306 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 450089 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450306 
n_nop = 450237 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000339769
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450306 n_nop=450240 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002843
n_activity=374 dram_eff=0.3422
bk0: 0a 450307i bk1: 0a 450308i bk2: 32a 450248i bk3: 32a 450247i bk4: 0a 450304i bk5: 0a 450305i bk6: 0a 450305i bk7: 0a 450305i bk8: 0a 450305i bk9: 0a 450305i bk10: 0a 450305i bk11: 0a 450306i bk12: 0a 450306i bk13: 0a 450307i bk14: 0a 450307i bk15: 0a 450307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000284 
total_CMD = 450306 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 450106 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450306 
n_nop = 450240 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000322003
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450306 n_nop=450240 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002843
n_activity=374 dram_eff=0.3422
bk0: 0a 450307i bk1: 0a 450308i bk2: 32a 450249i bk3: 32a 450250i bk4: 0a 450304i bk5: 0a 450305i bk6: 0a 450305i bk7: 0a 450305i bk8: 0a 450305i bk9: 0a 450305i bk10: 0a 450305i bk11: 0a 450306i bk12: 0a 450306i bk13: 0a 450307i bk14: 0a 450307i bk15: 0a 450307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000284 
total_CMD = 450306 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 450106 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450306 
n_nop = 450240 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000308679
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450306 n_nop=450240 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002843
n_activity=374 dram_eff=0.3422
bk0: 0a 450307i bk1: 0a 450308i bk2: 32a 450249i bk3: 32a 450249i bk4: 0a 450304i bk5: 0a 450305i bk6: 0a 450305i bk7: 0a 450305i bk8: 0a 450305i bk9: 0a 450305i bk10: 0a 450305i bk11: 0a 450306i bk12: 0a 450306i bk13: 0a 450307i bk14: 0a 450307i bk15: 0a 450307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000284 
total_CMD = 450306 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 450106 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450306 
n_nop = 450240 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000317562
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450306 n_nop=450235 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000302
n_activity=414 dram_eff=0.3285
bk0: 0a 450308i bk1: 4a 450290i bk2: 32a 450249i bk3: 32a 450245i bk4: 0a 450304i bk5: 0a 450304i bk6: 0a 450305i bk7: 0a 450305i bk8: 0a 450305i bk9: 0a 450305i bk10: 0a 450305i bk11: 0a 450306i bk12: 0a 450306i bk13: 0a 450307i bk14: 0a 450307i bk15: 0a 450307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000302 
total_CMD = 450306 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 450083 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450306 
n_nop = 450235 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000397507
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=450306 n_nop=450239 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002843
n_activity=393 dram_eff=0.3257
bk0: 0a 450308i bk1: 8a 450285i bk2: 32a 450250i bk3: 24a 450258i bk4: 0a 450304i bk5: 0a 450304i bk6: 0a 450304i bk7: 0a 450304i bk8: 0a 450304i bk9: 0a 450304i bk10: 0a 450305i bk11: 0a 450306i bk12: 0a 450307i bk13: 0a 450308i bk14: 0a 450308i bk15: 0a 450308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000284 
total_CMD = 450306 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 450094 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450306 
n_nop = 450239 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000386404

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21448, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 14804, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 16762, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 15112, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 14444, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 21542, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 14660, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 17146, Miss = 32, Miss_rate = 0.002, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 20984, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 14808, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 16670, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 14524, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 202904
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0019
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 149252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31570
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20912
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 149252
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31570
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22052
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=202904
icnt_total_pkts_simt_to_mem=74411
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 261470
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 277100
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 4)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 4)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 4)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 4)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1315 (16 samples)
	minimum = 5 (16 samples)
	maximum = 280.562 (16 samples)
Network latency average = 21.8106 (16 samples)
	minimum = 5 (16 samples)
	maximum = 280.375 (16 samples)
Flit latency average = 20.8074 (16 samples)
	minimum = 5 (16 samples)
	maximum = 280 (16 samples)
Fragmentation average = 0.000142857 (16 samples)
	minimum = 0 (16 samples)
	maximum = 7.625 (16 samples)
Injected packet rate average = 0.0604474 (16 samples)
	minimum = 0.015286 (16 samples)
	maximum = 0.158498 (16 samples)
Accepted packet rate average = 0.0604474 (16 samples)
	minimum = 0.0208909 (16 samples)
	maximum = 0.101476 (16 samples)
Injected flit rate average = 0.0642161 (16 samples)
	minimum = 0.0197374 (16 samples)
	maximum = 0.158703 (16 samples)
Accepted flit rate average = 0.0642161 (16 samples)
	minimum = 0.0260838 (16 samples)
	maximum = 0.101476 (16 samples)
Injected packet size average = 1.06235 (16 samples)
Accepted packet size average = 1.06235 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 58 sec (58 sec)
gpgpu_simulation_rate = 375139 (inst/sec)
gpgpu_simulation_rate = 5881 (cycle/sec)
gpgpu_silicon_slowdown = 119027x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775620..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (10,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z13lud_perimeterPfii'
Destroy streams for kernel 17: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 17 
gpu_sim_cycle = 25136
gpu_sim_insn = 196800
gpu_ipc =       7.8294
gpu_tot_sim_cycle = 366286
gpu_tot_sim_insn = 21954870
gpu_tot_ipc =      59.9391
gpu_tot_issued_cta = 936
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.0663% 
max_total_param_size = 0
gpu_stall_dramfull = 24506
gpu_stall_icnt2sh    = 36481
partiton_level_parallism =       0.0621
partiton_level_parallism_total  =       0.1643
partiton_level_parallism_util =       1.0150
partiton_level_parallism_util_total  =       1.6140
L2_BW  =       5.0083 GB/Sec
L2_BW_total  =      12.7522 GB/Sec
gpu_total_sim_rate=359915

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 377370
	L1I_total_cache_misses = 14247
	L1I_total_cache_miss_rate = 0.0378
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8733
L1D_cache:
	L1D_cache_core[0]: Access = 4059, Miss = 2601, Miss_rate = 0.641, Pending_hits = 218, Reservation_fails = 3766
	L1D_cache_core[1]: Access = 4028, Miss = 2435, Miss_rate = 0.605, Pending_hits = 187, Reservation_fails = 4416
	L1D_cache_core[2]: Access = 3867, Miss = 2452, Miss_rate = 0.634, Pending_hits = 212, Reservation_fails = 4221
	L1D_cache_core[3]: Access = 4235, Miss = 2583, Miss_rate = 0.610, Pending_hits = 316, Reservation_fails = 2948
	L1D_cache_core[4]: Access = 4026, Miss = 2512, Miss_rate = 0.624, Pending_hits = 307, Reservation_fails = 2688
	L1D_cache_core[5]: Access = 3994, Miss = 2561, Miss_rate = 0.641, Pending_hits = 219, Reservation_fails = 4064
	L1D_cache_core[6]: Access = 3802, Miss = 2376, Miss_rate = 0.625, Pending_hits = 238, Reservation_fails = 3859
	L1D_cache_core[7]: Access = 4314, Miss = 2744, Miss_rate = 0.636, Pending_hits = 173, Reservation_fails = 2044
	L1D_cache_core[8]: Access = 4171, Miss = 2630, Miss_rate = 0.631, Pending_hits = 189, Reservation_fails = 2197
	L1D_cache_core[9]: Access = 4010, Miss = 2528, Miss_rate = 0.630, Pending_hits = 286, Reservation_fails = 3924
	L1D_cache_core[10]: Access = 3930, Miss = 2533, Miss_rate = 0.645, Pending_hits = 190, Reservation_fails = 3033
	L1D_cache_core[11]: Access = 4058, Miss = 2610, Miss_rate = 0.643, Pending_hits = 215, Reservation_fails = 3557
	L1D_cache_core[12]: Access = 4043, Miss = 2619, Miss_rate = 0.648, Pending_hits = 216, Reservation_fails = 3895
	L1D_cache_core[13]: Access = 4299, Miss = 2747, Miss_rate = 0.639, Pending_hits = 315, Reservation_fails = 2374
	L1D_cache_core[14]: Access = 3995, Miss = 2548, Miss_rate = 0.638, Pending_hits = 170, Reservation_fails = 2640
	L1D_total_cache_accesses = 60831
	L1D_total_cache_misses = 38479
	L1D_total_cache_miss_rate = 0.6326
	L1D_total_cache_pending_hits = 3451
	L1D_total_cache_reservation_fails = 49626
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 21213
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 49594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 363123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14247
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8733
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44736
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16095
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 377370

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 12840
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 36747
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8733
ctas_completed 936, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8913, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 
gpgpu_n_tot_thrd_icount = 23821056
gpgpu_n_tot_w_icount = 744408
gpgpu_n_stall_shd_mem = 49281
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37793
gpgpu_n_mem_write_global = 16095
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 715776
gpgpu_n_store_insn = 257520
gpgpu_n_shmem_insn = 7947696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 671328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 19824
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:148723	W0_Idle:3188405	W0_Scoreboard:1454384	W1:1884	W2:1764	W3:1644	W4:1524	W5:1404	W6:1284	W7:1164	W8:1044	W9:924	W10:804	W11:684	W12:564	W13:444	W14:324	W15:186	W16:90621	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:638145
single_issue_nums: WS0:426348	WS1:318060	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 302344 {8:37793,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1158840 {72:16095,}
traffic_breakdown_coretomem[INST_ACC_R] = 50264 {8:6283,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6046880 {40:151172,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 257520 {8:32190,}
traffic_breakdown_memtocore[INST_ACC_R] = 1005280 {40:25132,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 298 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 66 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	115115 	43915 	17914 	6448 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6090 	164 	27 	46634 	2207 	2638 	1066 	763 	597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29287 	17321 	18734 	24756 	72081 	21213 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	285 	26 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       461      1191       443       721       270       742       245         0         0         0         0
dram[1]:        511       496       863       680      1360       490      1363       507       520       339       524       193         0         0         0         0
dram[2]:        507      1053       699      1484       400      1470       294      1258       261       683       250       620         0         0         0         0
dram[3]:        507       688       664       902       459      1094       503      1106       304       505       202       506         0         0         0         0
dram[4]:       1068       627      1509       526      1507       469      1247       434       689       315       477       256         0         0         0         0
dram[5]:        598       615       832       578      1373       469      1376       435       538       322       541       195         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483485 n_nop=483416 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000273
n_activity=414 dram_eff=0.3188
bk0: 2a 483472i bk1: 0a 483486i bk2: 32a 483428i bk3: 32a 483426i bk4: 0a 483484i bk5: 0a 483484i bk6: 0a 483484i bk7: 0a 483484i bk8: 0a 483484i bk9: 0a 483484i bk10: 0a 483484i bk11: 0a 483485i bk12: 0a 483485i bk13: 0a 483486i bk14: 0a 483486i bk15: 0a 483486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 483485 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 483268 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483485 
n_nop = 483416 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000316452
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483485 n_nop=483419 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002647
n_activity=374 dram_eff=0.3422
bk0: 0a 483486i bk1: 0a 483487i bk2: 32a 483427i bk3: 32a 483426i bk4: 0a 483483i bk5: 0a 483484i bk6: 0a 483484i bk7: 0a 483484i bk8: 0a 483484i bk9: 0a 483484i bk10: 0a 483484i bk11: 0a 483485i bk12: 0a 483485i bk13: 0a 483486i bk14: 0a 483486i bk15: 0a 483486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000265 
total_CMD = 483485 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 483285 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483485 
n_nop = 483419 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000299906
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483485 n_nop=483419 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002647
n_activity=374 dram_eff=0.3422
bk0: 0a 483486i bk1: 0a 483487i bk2: 32a 483428i bk3: 32a 483429i bk4: 0a 483483i bk5: 0a 483484i bk6: 0a 483484i bk7: 0a 483484i bk8: 0a 483484i bk9: 0a 483484i bk10: 0a 483484i bk11: 0a 483485i bk12: 0a 483485i bk13: 0a 483486i bk14: 0a 483486i bk15: 0a 483486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000265 
total_CMD = 483485 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 483285 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483485 
n_nop = 483419 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000287496
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483485 n_nop=483419 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002647
n_activity=374 dram_eff=0.3422
bk0: 0a 483486i bk1: 0a 483487i bk2: 32a 483428i bk3: 32a 483428i bk4: 0a 483483i bk5: 0a 483484i bk6: 0a 483484i bk7: 0a 483484i bk8: 0a 483484i bk9: 0a 483484i bk10: 0a 483484i bk11: 0a 483485i bk12: 0a 483485i bk13: 0a 483486i bk14: 0a 483486i bk15: 0a 483486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000265 
total_CMD = 483485 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 483285 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483485 
n_nop = 483419 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000295769
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483485 n_nop=483414 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002813
n_activity=414 dram_eff=0.3285
bk0: 0a 483487i bk1: 4a 483469i bk2: 32a 483428i bk3: 32a 483424i bk4: 0a 483483i bk5: 0a 483483i bk6: 0a 483484i bk7: 0a 483484i bk8: 0a 483484i bk9: 0a 483484i bk10: 0a 483484i bk11: 0a 483485i bk12: 0a 483485i bk13: 0a 483486i bk14: 0a 483486i bk15: 0a 483486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000281 
total_CMD = 483485 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 483262 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483485 
n_nop = 483414 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000370229
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=483485 n_nop=483418 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002647
n_activity=393 dram_eff=0.3257
bk0: 0a 483487i bk1: 8a 483464i bk2: 32a 483429i bk3: 24a 483437i bk4: 0a 483483i bk5: 0a 483483i bk6: 0a 483483i bk7: 0a 483483i bk8: 0a 483483i bk9: 0a 483483i bk10: 0a 483484i bk11: 0a 483485i bk12: 0a 483486i bk13: 0a 483487i bk14: 0a 483487i bk15: 0a 483487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000265 
total_CMD = 483485 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 483273 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483485 
n_nop = 483418 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000359887

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21728, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 15244, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 17586, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 15552, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 14804, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 21782, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 15020, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 18012, Miss = 32, Miss_rate = 0.002, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21224, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 15184, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 17488, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 14900, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 208524
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0019
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 151172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32190
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23992
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 151172
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32190
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25132
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=208524
icnt_total_pkts_simt_to_mem=76281
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04972
	minimum = 5
	maximum = 14
Network latency average = 5.04972
	minimum = 5
	maximum = 14
Slowest packet = 261539
Flit latency average = 5.00654
	minimum = 5
	maximum = 14
Slowest flit = 277324
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0105795
	minimum = 0 (at node 0)
	maximum = 0.0344526 (at node 22)
Accepted packet rate average = 0.0105795
	minimum = 0 (at node 0)
	maximum = 0.0223584 (at node 5)
Injected flit rate average = 0.0110363
	minimum = 0 (at node 0)
	maximum = 0.0344526 (at node 22)
Accepted flit rate average= 0.0110363
	minimum = 0 (at node 0)
	maximum = 0.0223584 (at node 5)
Injected packet length average = 1.04318
Accepted packet length average = 1.04318
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0679 (17 samples)
	minimum = 5 (17 samples)
	maximum = 264.882 (17 samples)
Network latency average = 20.8246 (17 samples)
	minimum = 5 (17 samples)
	maximum = 264.706 (17 samples)
Flit latency average = 19.8779 (17 samples)
	minimum = 5 (17 samples)
	maximum = 264.353 (17 samples)
Fragmentation average = 0.000134454 (17 samples)
	minimum = 0 (17 samples)
	maximum = 7.17647 (17 samples)
Injected packet rate average = 0.057514 (17 samples)
	minimum = 0.0143868 (17 samples)
	maximum = 0.151201 (17 samples)
Accepted packet rate average = 0.057514 (17 samples)
	minimum = 0.019662 (17 samples)
	maximum = 0.0968221 (17 samples)
Injected flit rate average = 0.0610879 (17 samples)
	minimum = 0.0185764 (17 samples)
	maximum = 0.151394 (17 samples)
Accepted flit rate average = 0.0610879 (17 samples)
	minimum = 0.0245494 (17 samples)
	maximum = 0.0968221 (17 samples)
Injected packet size average = 1.06214 (17 samples)
Accepted packet size average = 1.06214 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 1 sec (61 sec)
gpgpu_simulation_rate = 359915 (inst/sec)
gpgpu_simulation_rate = 6004 (cycle/sec)
gpgpu_silicon_slowdown = 116588x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775630..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775640..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (10,10,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z12lud_internalPfii'
Destroy streams for kernel 18: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 18 
gpu_sim_cycle = 6931
gpu_sim_insn = 2380800
gpu_ipc =     343.5002
gpu_tot_sim_cycle = 373217
gpu_tot_sim_insn = 24335670
gpu_tot_ipc =      65.2051
gpu_tot_issued_cta = 1036
gpu_occupancy = 73.0286% 
gpu_tot_occupancy = 19.8724% 
max_total_param_size = 0
gpu_stall_dramfull = 30370
gpu_stall_icnt2sh    = 41675
partiton_level_parallism =       0.7925
partiton_level_parallism_total  =       0.1760
partiton_level_parallism_util =       1.8684
partiton_level_parallism_util_total  =       1.6326
L2_BW  =      60.6684 GB/Sec
L2_BW_total  =      13.6420 GB/Sec
gpu_total_sim_rate=374394

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 414970
	L1I_total_cache_misses = 16072
	L1I_total_cache_miss_rate = 0.0387
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9483
L1D_cache:
	L1D_cache_core[0]: Access = 4699, Miss = 2987, Miss_rate = 0.636, Pending_hits = 264, Reservation_fails = 3813
	L1D_cache_core[1]: Access = 4668, Miss = 2803, Miss_rate = 0.600, Pending_hits = 199, Reservation_fails = 4416
	L1D_cache_core[2]: Access = 4507, Miss = 2842, Miss_rate = 0.631, Pending_hits = 272, Reservation_fails = 4337
	L1D_cache_core[3]: Access = 4875, Miss = 2979, Miss_rate = 0.611, Pending_hits = 346, Reservation_fails = 3188
	L1D_cache_core[4]: Access = 4346, Miss = 2704, Miss_rate = 0.622, Pending_hits = 355, Reservation_fails = 3919
	L1D_cache_core[5]: Access = 4378, Miss = 2801, Miss_rate = 0.640, Pending_hits = 251, Reservation_fails = 4476
	L1D_cache_core[6]: Access = 4186, Miss = 2616, Miss_rate = 0.625, Pending_hits = 271, Reservation_fails = 4192
	L1D_cache_core[7]: Access = 4634, Miss = 2936, Miss_rate = 0.634, Pending_hits = 209, Reservation_fails = 2524
	L1D_cache_core[8]: Access = 4491, Miss = 2822, Miss_rate = 0.628, Pending_hits = 234, Reservation_fails = 2773
	L1D_cache_core[9]: Access = 4330, Miss = 2720, Miss_rate = 0.628, Pending_hits = 332, Reservation_fails = 4765
	L1D_cache_core[10]: Access = 4378, Miss = 2805, Miss_rate = 0.641, Pending_hits = 237, Reservation_fails = 3809
	L1D_cache_core[11]: Access = 4442, Miss = 2850, Miss_rate = 0.642, Pending_hits = 248, Reservation_fails = 3993
	L1D_cache_core[12]: Access = 4363, Miss = 2811, Miss_rate = 0.644, Pending_hits = 264, Reservation_fails = 4901
	L1D_cache_core[13]: Access = 4619, Miss = 2939, Miss_rate = 0.636, Pending_hits = 362, Reservation_fails = 3138
	L1D_cache_core[14]: Access = 4315, Miss = 2740, Miss_rate = 0.635, Pending_hits = 216, Reservation_fails = 3479
	L1D_total_cache_accesses = 67231
	L1D_total_cache_misses = 42355
	L1D_total_cache_miss_rate = 0.6300
	L1D_total_cache_pending_hits = 4060
	L1D_total_cache_reservation_fails = 57723
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 23613
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23568
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 398898
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16072
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9483
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49536
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17695
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 414970

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 44441
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9483
ctas_completed 1036, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
9099, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 
gpgpu_n_tot_thrd_icount = 26201856
gpgpu_n_tot_w_icount = 818808
gpgpu_n_stall_shd_mem = 52481
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 41619
gpgpu_n_mem_write_global = 17695
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 792576
gpgpu_n_store_insn = 283120
gpgpu_n_shmem_insn = 8818096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 748128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 19824
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30560
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:167781	W0_Idle:3199601	W0_Scoreboard:1537844	W1:1884	W2:1764	W3:1644	W4:1524	W5:1404	W6:1284	W7:1164	W8:1044	W9:924	W10:804	W11:684	W12:564	W13:444	W14:324	W15:186	W16:90621	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:712545
single_issue_nums: WS0:463548	WS1:355260	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 332952 {8:41619,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1274040 {72:17695,}
traffic_breakdown_coretomem[INST_ACC_R] = 50800 {8:6350,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6659040 {40:166476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 283120 {8:35390,}
traffic_breakdown_memtocore[INST_ACC_R] = 1016000 {40:25400,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 306 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	122475 	51050 	21700 	6671 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6138 	175 	27 	50732 	2633 	2990 	1190 	1131 	663 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	30302 	18584 	19855 	26330 	84147 	22678 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	290 	33 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       462      1191       481       721       482       742       245         0         0         0         0
dram[1]:        511       496       863       680      1360       490      1363       507      1053       487       524       194         0         0         0         0
dram[2]:        507      1053       699      1484       500      1470       496      1258       499       683       250       620         0         0         0         0
dram[3]:        507       688       664       902       559      1124       647      1127       654      1019       224       506         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       530       689       540       477       256         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655       910       658       541       217         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492633 n_nop=492564 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002679
n_activity=414 dram_eff=0.3188
bk0: 2a 492620i bk1: 0a 492634i bk2: 32a 492576i bk3: 32a 492574i bk4: 0a 492632i bk5: 0a 492632i bk6: 0a 492632i bk7: 0a 492632i bk8: 0a 492632i bk9: 0a 492632i bk10: 0a 492632i bk11: 0a 492633i bk12: 0a 492633i bk13: 0a 492634i bk14: 0a 492634i bk15: 0a 492634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000268 
total_CMD = 492633 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 492416 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492633 
n_nop = 492564 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000134 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000310576
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492633 n_nop=492567 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002598
n_activity=374 dram_eff=0.3422
bk0: 0a 492634i bk1: 0a 492635i bk2: 32a 492575i bk3: 32a 492574i bk4: 0a 492631i bk5: 0a 492632i bk6: 0a 492632i bk7: 0a 492632i bk8: 0a 492632i bk9: 0a 492632i bk10: 0a 492632i bk11: 0a 492633i bk12: 0a 492633i bk13: 0a 492634i bk14: 0a 492634i bk15: 0a 492634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000260 
total_CMD = 492633 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 492433 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492633 
n_nop = 492567 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000294337
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492633 n_nop=492567 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002598
n_activity=374 dram_eff=0.3422
bk0: 0a 492634i bk1: 0a 492635i bk2: 32a 492576i bk3: 32a 492577i bk4: 0a 492631i bk5: 0a 492632i bk6: 0a 492632i bk7: 0a 492632i bk8: 0a 492632i bk9: 0a 492632i bk10: 0a 492632i bk11: 0a 492633i bk12: 0a 492633i bk13: 0a 492634i bk14: 0a 492634i bk15: 0a 492634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000260 
total_CMD = 492633 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 492433 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492633 
n_nop = 492567 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000282157
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492633 n_nop=492567 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002598
n_activity=374 dram_eff=0.3422
bk0: 0a 492634i bk1: 0a 492635i bk2: 32a 492576i bk3: 32a 492576i bk4: 0a 492631i bk5: 0a 492632i bk6: 0a 492632i bk7: 0a 492632i bk8: 0a 492632i bk9: 0a 492632i bk10: 0a 492632i bk11: 0a 492633i bk12: 0a 492633i bk13: 0a 492634i bk14: 0a 492634i bk15: 0a 492634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000260 
total_CMD = 492633 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 492433 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492633 
n_nop = 492567 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000290277
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492633 n_nop=492562 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002761
n_activity=414 dram_eff=0.3285
bk0: 0a 492635i bk1: 4a 492617i bk2: 32a 492576i bk3: 32a 492572i bk4: 0a 492631i bk5: 0a 492631i bk6: 0a 492632i bk7: 0a 492632i bk8: 0a 492632i bk9: 0a 492632i bk10: 0a 492632i bk11: 0a 492633i bk12: 0a 492633i bk13: 0a 492634i bk14: 0a 492634i bk15: 0a 492634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000276 
total_CMD = 492633 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 492410 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492633 
n_nop = 492562 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000363354
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492633 n_nop=492566 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002598
n_activity=393 dram_eff=0.3257
bk0: 0a 492635i bk1: 8a 492612i bk2: 32a 492577i bk3: 24a 492585i bk4: 0a 492631i bk5: 0a 492631i bk6: 0a 492631i bk7: 0a 492631i bk8: 0a 492631i bk9: 0a 492631i bk10: 0a 492632i bk11: 0a 492633i bk12: 0a 492634i bk13: 0a 492635i bk14: 0a 492635i bk15: 0a 492635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000260 
total_CMD = 492633 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 492421 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 492633 
n_nop = 492566 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000353204

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21728, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 16928, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 20374, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 17208, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 16516, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 21870, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 16696, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 20856, Miss = 32, Miss_rate = 0.002, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21224, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 17036, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 20232, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 16628, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 227296
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0017
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 166476
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24260
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 166476
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 35390
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25400
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=227296
icnt_total_pkts_simt_to_mem=83374
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 77.4951
	minimum = 5
	maximum = 932
Network latency average = 71.8138
	minimum = 5
	maximum = 932
Slowest packet = 272892
Flit latency average = 68.7603
	minimum = 5
	maximum = 932
Slowest flit = 288987
Fragmentation average = 0.0314033
	minimum = 0
	maximum = 226
Injected packet rate average = 0.129664
	minimum = 0 (at node 15)
	maximum = 0.41033 (at node 22)
Accepted packet rate average = 0.129664
	minimum = 0 (at node 15)
	maximum = 0.268937 (at node 3)
Injected flit rate average = 0.138214
	minimum = 0 (at node 15)
	maximum = 0.41033 (at node 22)
Accepted flit rate average= 0.138214
	minimum = 0 (at node 15)
	maximum = 0.268937 (at node 3)
Injected packet length average = 1.06594
Accepted packet length average = 1.06594
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.1472 (18 samples)
	minimum = 5 (18 samples)
	maximum = 301.944 (18 samples)
Network latency average = 23.6574 (18 samples)
	minimum = 5 (18 samples)
	maximum = 301.778 (18 samples)
Flit latency average = 22.5936 (18 samples)
	minimum = 5 (18 samples)
	maximum = 301.444 (18 samples)
Fragmentation average = 0.00187161 (18 samples)
	minimum = 0 (18 samples)
	maximum = 19.3333 (18 samples)
Injected packet rate average = 0.0615224 (18 samples)
	minimum = 0.0135875 (18 samples)
	maximum = 0.165597 (18 samples)
Accepted packet rate average = 0.0615224 (18 samples)
	minimum = 0.0185697 (18 samples)
	maximum = 0.106384 (18 samples)
Injected flit rate average = 0.0653727 (18 samples)
	minimum = 0.0175444 (18 samples)
	maximum = 0.16578 (18 samples)
Accepted flit rate average = 0.0653727 (18 samples)
	minimum = 0.0231856 (18 samples)
	maximum = 0.106384 (18 samples)
Injected packet size average = 1.06258 (18 samples)
Accepted packet size average = 1.06258 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 5 sec (65 sec)
gpgpu_simulation_rate = 374394 (inst/sec)
gpgpu_simulation_rate = 5741 (cycle/sec)
gpgpu_silicon_slowdown = 121929x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe297755f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775600..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 19: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 19 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 400347
gpu_tot_sim_insn = 24356175
gpu_tot_ipc =      60.8377
gpu_tot_issued_cta = 1037
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 19.7053% 
max_total_param_size = 0
gpu_stall_dramfull = 30370
gpu_stall_icnt2sh    = 41675
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1642
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6319
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      12.7262 GB/Sec
gpu_total_sim_rate=363525

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 416660
	L1I_total_cache_misses = 16087
	L1I_total_cache_miss_rate = 0.0386
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9483
L1D_cache:
	L1D_cache_core[0]: Access = 4699, Miss = 2987, Miss_rate = 0.636, Pending_hits = 264, Reservation_fails = 3813
	L1D_cache_core[1]: Access = 4668, Miss = 2803, Miss_rate = 0.600, Pending_hits = 199, Reservation_fails = 4416
	L1D_cache_core[2]: Access = 4507, Miss = 2842, Miss_rate = 0.631, Pending_hits = 272, Reservation_fails = 4337
	L1D_cache_core[3]: Access = 4875, Miss = 2979, Miss_rate = 0.611, Pending_hits = 346, Reservation_fails = 3188
	L1D_cache_core[4]: Access = 4346, Miss = 2704, Miss_rate = 0.622, Pending_hits = 355, Reservation_fails = 3919
	L1D_cache_core[5]: Access = 4378, Miss = 2801, Miss_rate = 0.640, Pending_hits = 251, Reservation_fails = 4476
	L1D_cache_core[6]: Access = 4186, Miss = 2616, Miss_rate = 0.625, Pending_hits = 271, Reservation_fails = 4192
	L1D_cache_core[7]: Access = 4634, Miss = 2936, Miss_rate = 0.634, Pending_hits = 209, Reservation_fails = 2524
	L1D_cache_core[8]: Access = 4491, Miss = 2822, Miss_rate = 0.628, Pending_hits = 234, Reservation_fails = 2773
	L1D_cache_core[9]: Access = 4330, Miss = 2720, Miss_rate = 0.628, Pending_hits = 332, Reservation_fails = 4765
	L1D_cache_core[10]: Access = 4378, Miss = 2805, Miss_rate = 0.641, Pending_hits = 237, Reservation_fails = 3809
	L1D_cache_core[11]: Access = 4473, Miss = 2866, Miss_rate = 0.641, Pending_hits = 248, Reservation_fails = 3993
	L1D_cache_core[12]: Access = 4363, Miss = 2811, Miss_rate = 0.644, Pending_hits = 264, Reservation_fails = 4901
	L1D_cache_core[13]: Access = 4619, Miss = 2939, Miss_rate = 0.636, Pending_hits = 362, Reservation_fails = 3138
	L1D_cache_core[14]: Access = 4315, Miss = 2740, Miss_rate = 0.635, Pending_hits = 216, Reservation_fails = 3479
	L1D_total_cache_accesses = 67262
	L1D_total_cache_misses = 42371
	L1D_total_cache_miss_rate = 0.6299
	L1D_total_cache_pending_hits = 4060
	L1D_total_cache_reservation_fails = 57723
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 23616
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23571
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 400573
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16087
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9483
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49552
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17710
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 416660

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 44441
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9483
ctas_completed 1037, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
9099, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 
gpgpu_n_tot_thrd_icount = 26296992
gpgpu_n_tot_w_icount = 821781
gpgpu_n_stall_shd_mem = 52985
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 41635
gpgpu_n_mem_write_global = 17710
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 792832
gpgpu_n_store_insn = 283360
gpgpu_n_shmem_insn = 8822792
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 748176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 20328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30560
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:167781	W0_Idle:3230894	W0_Scoreboard:1557836	W1:2198	W2:2058	W3:1918	W4:1778	W5:1638	W6:1498	W7:1358	W8:1218	W9:1078	W10:938	W11:798	W12:658	W13:518	W14:378	W15:217	W16:90987	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:712545
single_issue_nums: WS0:466521	WS1:355260	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 333080 {8:41635,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1275120 {72:17710,}
traffic_breakdown_coretomem[INST_ACC_R] = 50920 {8:6365,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6661600 {40:166540,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 283360 {8:35420,}
traffic_breakdown_memtocore[INST_ACC_R] = 1018400 {40:25460,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 305 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	122569 	51050 	21700 	6671 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6153 	175 	27 	50763 	2633 	2990 	1190 	1131 	663 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	30396 	18584 	19855 	26330 	84147 	22678 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	301 	33 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       462      1191       481       721       482       742       245         0         0         0         0
dram[1]:        511       496       863       680      1360       490      1363       507      1053       487       524       194         0         0         0         0
dram[2]:        507      1053       699      1484       500      1470       496      1258       499       683       250       620         0         0         0         0
dram[3]:        507       688       664       902       559      1124       647      1127       654      1019       224       506         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       530       689       540       477       256         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655       910       658       541       217         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=528444 n_nop=528375 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002498
n_activity=414 dram_eff=0.3188
bk0: 2a 528431i bk1: 0a 528445i bk2: 32a 528387i bk3: 32a 528385i bk4: 0a 528443i bk5: 0a 528443i bk6: 0a 528443i bk7: 0a 528443i bk8: 0a 528443i bk9: 0a 528443i bk10: 0a 528443i bk11: 0a 528444i bk12: 0a 528444i bk13: 0a 528445i bk14: 0a 528445i bk15: 0a 528445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000250 
total_CMD = 528444 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 528227 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 528444 
n_nop = 528375 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000289529
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=528444 n_nop=528378 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002422
n_activity=374 dram_eff=0.3422
bk0: 0a 528445i bk1: 0a 528446i bk2: 32a 528386i bk3: 32a 528385i bk4: 0a 528442i bk5: 0a 528443i bk6: 0a 528443i bk7: 0a 528443i bk8: 0a 528443i bk9: 0a 528443i bk10: 0a 528443i bk11: 0a 528444i bk12: 0a 528444i bk13: 0a 528445i bk14: 0a 528445i bk15: 0a 528445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000242 
total_CMD = 528444 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 528244 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 528444 
n_nop = 528378 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00027439
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=528444 n_nop=528378 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002422
n_activity=374 dram_eff=0.3422
bk0: 0a 528445i bk1: 0a 528446i bk2: 32a 528387i bk3: 32a 528388i bk4: 0a 528442i bk5: 0a 528443i bk6: 0a 528443i bk7: 0a 528443i bk8: 0a 528443i bk9: 0a 528443i bk10: 0a 528443i bk11: 0a 528444i bk12: 0a 528444i bk13: 0a 528445i bk14: 0a 528445i bk15: 0a 528445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000242 
total_CMD = 528444 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 528244 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 528444 
n_nop = 528378 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000263036
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=528444 n_nop=528378 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002422
n_activity=374 dram_eff=0.3422
bk0: 0a 528445i bk1: 0a 528446i bk2: 32a 528387i bk3: 32a 528387i bk4: 0a 528442i bk5: 0a 528443i bk6: 0a 528443i bk7: 0a 528443i bk8: 0a 528443i bk9: 0a 528443i bk10: 0a 528443i bk11: 0a 528444i bk12: 0a 528444i bk13: 0a 528445i bk14: 0a 528445i bk15: 0a 528445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000242 
total_CMD = 528444 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 528244 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 528444 
n_nop = 528378 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000270606
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=528444 n_nop=528373 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002574
n_activity=414 dram_eff=0.3285
bk0: 0a 528446i bk1: 4a 528428i bk2: 32a 528387i bk3: 32a 528383i bk4: 0a 528442i bk5: 0a 528442i bk6: 0a 528443i bk7: 0a 528443i bk8: 0a 528443i bk9: 0a 528443i bk10: 0a 528443i bk11: 0a 528444i bk12: 0a 528444i bk13: 0a 528445i bk14: 0a 528445i bk15: 0a 528445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000257 
total_CMD = 528444 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 528221 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 528444 
n_nop = 528373 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00033873
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=528444 n_nop=528377 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002422
n_activity=393 dram_eff=0.3257
bk0: 0a 528446i bk1: 8a 528423i bk2: 32a 528388i bk3: 24a 528396i bk4: 0a 528442i bk5: 0a 528442i bk6: 0a 528442i bk7: 0a 528442i bk8: 0a 528442i bk9: 0a 528442i bk10: 0a 528443i bk11: 0a 528444i bk12: 0a 528445i bk13: 0a 528446i bk14: 0a 528446i bk15: 0a 528446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000242 
total_CMD = 528444 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 528232 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 528444 
n_nop = 528377 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000329269

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21736, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 16928, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 20416, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 17208, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 16524, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 21870, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 16704, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 20886, Miss = 32, Miss_rate = 0.002, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21232, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 17040, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 20270, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 16636, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 227450
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0017
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 166540
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35420
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24320
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 166540
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 35420
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25460
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=227450
icnt_total_pkts_simt_to_mem=83435
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 293115
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 310670
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 11)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 11)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 11)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 11)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.0907 (19 samples)
	minimum = 5 (19 samples)
	maximum = 286.368 (19 samples)
Network latency average = 22.6794 (19 samples)
	minimum = 5 (19 samples)
	maximum = 286.211 (19 samples)
Flit latency average = 21.6676 (19 samples)
	minimum = 5 (19 samples)
	maximum = 285.842 (19 samples)
Fragmentation average = 0.0017731 (19 samples)
	minimum = 0 (19 samples)
	maximum = 18.3158 (19 samples)
Injected packet rate average = 0.0582987 (19 samples)
	minimum = 0.0128724 (19 samples)
	maximum = 0.156971 (19 samples)
Accepted packet rate average = 0.0582987 (19 samples)
	minimum = 0.0175923 (19 samples)
	maximum = 0.101084 (19 samples)
Injected flit rate average = 0.0619475 (19 samples)
	minimum = 0.016621 (19 samples)
	maximum = 0.157173 (19 samples)
Accepted flit rate average = 0.0619475 (19 samples)
	minimum = 0.0219653 (19 samples)
	maximum = 0.101084 (19 samples)
Injected packet size average = 1.06259 (19 samples)
Accepted packet size average = 1.06259 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 7 sec (67 sec)
gpgpu_simulation_rate = 363525 (inst/sec)
gpgpu_simulation_rate = 5975 (cycle/sec)
gpgpu_silicon_slowdown = 117154x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775620..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (9,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z13lud_perimeterPfii'
Destroy streams for kernel 20: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 20 
gpu_sim_cycle = 25132
gpu_sim_insn = 177120
gpu_ipc =       7.0476
gpu_tot_sim_cycle = 425479
gpu_tot_sim_insn = 24533295
gpu_tot_ipc =      57.6604
gpu_tot_issued_cta = 1046
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.4381% 
max_total_param_size = 0
gpu_stall_dramfull = 30370
gpu_stall_icnt2sh    = 41675
partiton_level_parallism =       0.0552
partiton_level_parallism_total  =       0.1577
partiton_level_parallism_util =       1.0124
partiton_level_parallism_util_total  =       1.6115
L2_BW  =       4.4511 GB/Sec
L2_BW_total  =      12.2374 GB/Sec
gpu_total_sim_rate=355555

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 422150
	L1I_total_cache_misses = 16780
	L1I_total_cache_miss_rate = 0.0397
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9483
L1D_cache:
	L1D_cache_core[0]: Access = 4778, Miss = 3035, Miss_rate = 0.635, Pending_hits = 264, Reservation_fails = 3813
	L1D_cache_core[1]: Access = 4747, Miss = 2851, Miss_rate = 0.601, Pending_hits = 199, Reservation_fails = 4416
	L1D_cache_core[2]: Access = 4586, Miss = 2890, Miss_rate = 0.630, Pending_hits = 272, Reservation_fails = 4337
	L1D_cache_core[3]: Access = 4954, Miss = 3027, Miss_rate = 0.611, Pending_hits = 346, Reservation_fails = 3188
	L1D_cache_core[4]: Access = 4425, Miss = 2752, Miss_rate = 0.622, Pending_hits = 355, Reservation_fails = 3919
	L1D_cache_core[5]: Access = 4457, Miss = 2849, Miss_rate = 0.639, Pending_hits = 251, Reservation_fails = 4476
	L1D_cache_core[6]: Access = 4186, Miss = 2616, Miss_rate = 0.625, Pending_hits = 271, Reservation_fails = 4192
	L1D_cache_core[7]: Access = 4634, Miss = 2936, Miss_rate = 0.634, Pending_hits = 209, Reservation_fails = 2524
	L1D_cache_core[8]: Access = 4491, Miss = 2822, Miss_rate = 0.628, Pending_hits = 234, Reservation_fails = 2773
	L1D_cache_core[9]: Access = 4330, Miss = 2720, Miss_rate = 0.628, Pending_hits = 332, Reservation_fails = 4765
	L1D_cache_core[10]: Access = 4378, Miss = 2805, Miss_rate = 0.641, Pending_hits = 237, Reservation_fails = 3809
	L1D_cache_core[11]: Access = 4473, Miss = 2866, Miss_rate = 0.641, Pending_hits = 248, Reservation_fails = 3993
	L1D_cache_core[12]: Access = 4442, Miss = 2843, Miss_rate = 0.640, Pending_hits = 264, Reservation_fails = 4901
	L1D_cache_core[13]: Access = 4698, Miss = 2987, Miss_rate = 0.636, Pending_hits = 362, Reservation_fails = 3138
	L1D_cache_core[14]: Access = 4394, Miss = 2788, Miss_rate = 0.635, Pending_hits = 216, Reservation_fails = 3479
	L1D_total_cache_accesses = 67973
	L1D_total_cache_misses = 42787
	L1D_total_cache_miss_rate = 0.6295
	L1D_total_cache_pending_hits = 4060
	L1D_total_cache_reservation_fails = 57723
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 23697
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42051
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23652
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 405370
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16780
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9483
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49984
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17989
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 422150

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13243
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 44441
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9483
ctas_completed 1046, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10305, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 
gpgpu_n_tot_thrd_icount = 26644320
gpgpu_n_tot_w_icount = 832635
gpgpu_n_stall_shd_mem = 55001
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42051
gpgpu_n_mem_write_global = 17989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 799744
gpgpu_n_store_insn = 287824
gpgpu_n_shmem_insn = 8880104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 749904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22344
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30560
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:168204	W0_Idle:3558403	W0_Scoreboard:1666780	W1:2198	W2:2058	W3:1918	W4:1778	W5:1638	W6:1498	W7:1358	W8:1218	W9:1078	W10:938	W11:798	W12:658	W13:518	W14:378	W15:217	W16:101598	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:712788
single_issue_nums: WS0:477375	WS1:355260	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336408 {8:42051,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1295208 {72:17989,}
traffic_breakdown_coretomem[INST_ACC_R] = 56464 {8:7058,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6728160 {40:168204,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 287824 {8:35978,}
traffic_breakdown_memtocore[INST_ACC_R] = 1129280 {40:28232,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 303 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	124791 	51050 	21700 	6671 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6838 	183 	27 	51458 	2633 	2990 	1190 	1131 	663 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	32618 	18584 	19855 	26330 	84147 	22678 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	332 	33 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       462      1191       481       721       482       742       245         0         0         0         0
dram[1]:        511       496       863       680      1360       490      1363       507      1053       487       524       194         0         0         0         0
dram[2]:        507      1053       699      1484       500      1470       496      1258       499       683       250       620         0         0         0         0
dram[3]:        507       688       664       902       559      1124       647      1127       654      1019       224       506         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       530       689       540       477       256         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655       910       658       541       217         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561617 n_nop=561548 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000235
n_activity=414 dram_eff=0.3188
bk0: 2a 561604i bk1: 0a 561618i bk2: 32a 561560i bk3: 32a 561558i bk4: 0a 561616i bk5: 0a 561616i bk6: 0a 561616i bk7: 0a 561616i bk8: 0a 561616i bk9: 0a 561616i bk10: 0a 561616i bk11: 0a 561617i bk12: 0a 561617i bk13: 0a 561618i bk14: 0a 561618i bk15: 0a 561618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000235 
total_CMD = 561617 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 561400 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561617 
n_nop = 561548 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000272428
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561617 n_nop=561551 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002279
n_activity=374 dram_eff=0.3422
bk0: 0a 561618i bk1: 0a 561619i bk2: 32a 561559i bk3: 32a 561558i bk4: 0a 561615i bk5: 0a 561616i bk6: 0a 561616i bk7: 0a 561616i bk8: 0a 561616i bk9: 0a 561616i bk10: 0a 561616i bk11: 0a 561617i bk12: 0a 561617i bk13: 0a 561618i bk14: 0a 561618i bk15: 0a 561618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 561617 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 561417 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561617 
n_nop = 561551 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000258183
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561617 n_nop=561551 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002279
n_activity=374 dram_eff=0.3422
bk0: 0a 561618i bk1: 0a 561619i bk2: 32a 561560i bk3: 32a 561561i bk4: 0a 561615i bk5: 0a 561616i bk6: 0a 561616i bk7: 0a 561616i bk8: 0a 561616i bk9: 0a 561616i bk10: 0a 561616i bk11: 0a 561617i bk12: 0a 561617i bk13: 0a 561618i bk14: 0a 561618i bk15: 0a 561618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 561617 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 561417 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561617 
n_nop = 561551 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0002475
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561617 n_nop=561551 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002279
n_activity=374 dram_eff=0.3422
bk0: 0a 561618i bk1: 0a 561619i bk2: 32a 561560i bk3: 32a 561560i bk4: 0a 561615i bk5: 0a 561616i bk6: 0a 561616i bk7: 0a 561616i bk8: 0a 561616i bk9: 0a 561616i bk10: 0a 561616i bk11: 0a 561617i bk12: 0a 561617i bk13: 0a 561618i bk14: 0a 561618i bk15: 0a 561618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 561617 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 561417 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561617 
n_nop = 561551 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000254622
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561617 n_nop=561546 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002422
n_activity=414 dram_eff=0.3285
bk0: 0a 561619i bk1: 4a 561601i bk2: 32a 561560i bk3: 32a 561556i bk4: 0a 561615i bk5: 0a 561615i bk6: 0a 561616i bk7: 0a 561616i bk8: 0a 561616i bk9: 0a 561616i bk10: 0a 561616i bk11: 0a 561617i bk12: 0a 561617i bk13: 0a 561618i bk14: 0a 561618i bk15: 0a 561618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000242 
total_CMD = 561617 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 561394 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561617 
n_nop = 561546 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000318723
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=561617 n_nop=561550 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002279
n_activity=393 dram_eff=0.3257
bk0: 0a 561619i bk1: 8a 561596i bk2: 32a 561561i bk3: 24a 561569i bk4: 0a 561615i bk5: 0a 561615i bk6: 0a 561615i bk7: 0a 561615i bk8: 0a 561615i bk9: 0a 561615i bk10: 0a 561616i bk11: 0a 561617i bk12: 0a 561618i bk13: 0a 561619i bk14: 0a 561619i bk15: 0a 561619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 561617 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 561405 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561617 
n_nop = 561550 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00030982

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21988, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 17336, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 21146, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 17616, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 16876, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22086, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 17056, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 21580, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21448, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 17376, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 20964, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 16972, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 232444
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0017
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 168204
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27092
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 168204
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 35978
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28232
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=232444
icnt_total_pkts_simt_to_mem=85102
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04951
	minimum = 5
	maximum = 13
Network latency average = 5.04951
	minimum = 5
	maximum = 13
Slowest packet = 293177
Flit latency average = 5.0057
	minimum = 5
	maximum = 13
Slowest flit = 310887
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00940516
	minimum = 0 (at node 6)
	maximum = 0.0290466 (at node 17)
Accepted packet rate average = 0.00940516
	minimum = 0 (at node 6)
	maximum = 0.0223619 (at node 0)
Injected flit rate average = 0.00981632
	minimum = 0 (at node 6)
	maximum = 0.0290466 (at node 17)
Accepted flit rate average= 0.00981632
	minimum = 0 (at node 6)
	maximum = 0.0223619 (at node 0)
Injected packet length average = 1.04372
Accepted packet length average = 1.04372
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1387 (20 samples)
	minimum = 5 (20 samples)
	maximum = 272.7 (20 samples)
Network latency average = 21.7979 (20 samples)
	minimum = 5 (20 samples)
	maximum = 272.55 (20 samples)
Flit latency average = 20.8345 (20 samples)
	minimum = 5 (20 samples)
	maximum = 272.2 (20 samples)
Fragmentation average = 0.00168445 (20 samples)
	minimum = 0 (20 samples)
	maximum = 17.4 (20 samples)
Injected packet rate average = 0.0558541 (20 samples)
	minimum = 0.0122288 (20 samples)
	maximum = 0.150575 (20 samples)
Accepted packet rate average = 0.0558541 (20 samples)
	minimum = 0.0167127 (20 samples)
	maximum = 0.0971475 (20 samples)
Injected flit rate average = 0.0593409 (20 samples)
	minimum = 0.01579 (20 samples)
	maximum = 0.150766 (20 samples)
Accepted flit rate average = 0.0593409 (20 samples)
	minimum = 0.020867 (20 samples)
	maximum = 0.0971475 (20 samples)
Injected packet size average = 1.06243 (20 samples)
Accepted packet size average = 1.06243 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 9 sec (69 sec)
gpgpu_simulation_rate = 355555 (inst/sec)
gpgpu_simulation_rate = 6166 (cycle/sec)
gpgpu_silicon_slowdown = 113525x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775630..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775640..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (9,9,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z12lud_internalPfii'
Destroy streams for kernel 21: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 21 
gpu_sim_cycle = 5401
gpu_sim_insn = 1928448
gpu_ipc =     357.0539
gpu_tot_sim_cycle = 430880
gpu_tot_sim_insn = 26461743
gpu_tot_ipc =      61.4133
gpu_tot_issued_cta = 1127
gpu_occupancy = 71.5716% 
gpu_tot_occupancy = 19.7343% 
max_total_param_size = 0
gpu_stall_dramfull = 34376
gpu_stall_icnt2sh    = 46393
partiton_level_parallism =       0.8578
partiton_level_parallism_total  =       0.1665
partiton_level_parallism_util =       1.7159
partiton_level_parallism_util_total  =       1.6178
L2_BW  =      66.1092 GB/Sec
L2_BW_total  =      12.9126 GB/Sec
gpu_total_sim_rate=362489

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 452606
	L1I_total_cache_misses = 18243
	L1I_total_cache_miss_rate = 0.0403
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 5098, Miss = 3211, Miss_rate = 0.630, Pending_hits = 294, Reservation_fails = 4115
	L1D_cache_core[1]: Access = 5067, Miss = 3059, Miss_rate = 0.604, Pending_hits = 231, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 4906, Miss = 3098, Miss_rate = 0.631, Pending_hits = 304, Reservation_fails = 5016
	L1D_cache_core[3]: Access = 5274, Miss = 3219, Miss_rate = 0.610, Pending_hits = 365, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 4745, Miss = 2960, Miss_rate = 0.624, Pending_hits = 387, Reservation_fails = 4457
	L1D_cache_core[5]: Access = 4777, Miss = 3057, Miss_rate = 0.640, Pending_hits = 283, Reservation_fails = 5112
	L1D_cache_core[6]: Access = 4570, Miss = 2852, Miss_rate = 0.624, Pending_hits = 271, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 5082, Miss = 3224, Miss_rate = 0.634, Pending_hits = 218, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 4811, Miss = 3046, Miss_rate = 0.633, Pending_hits = 237, Reservation_fails = 4086
	L1D_cache_core[9]: Access = 4714, Miss = 2944, Miss_rate = 0.625, Pending_hits = 337, Reservation_fails = 4765
	L1D_cache_core[10]: Access = 4826, Miss = 3093, Miss_rate = 0.641, Pending_hits = 246, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 4793, Miss = 3074, Miss_rate = 0.641, Pending_hits = 280, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 4762, Miss = 3035, Miss_rate = 0.637, Pending_hits = 296, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 5018, Miss = 3195, Miss_rate = 0.637, Pending_hits = 394, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 4714, Miss = 2996, Miss_rate = 0.636, Pending_hits = 248, Reservation_fails = 3879
	L1D_total_cache_accesses = 73157
	L1D_total_cache_misses = 46063
	L1D_total_cache_miss_rate = 0.6296
	L1D_total_cache_pending_hits = 4391
	L1D_total_cache_reservation_fails = 65896
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 25641
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25596
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 434363
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18243
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 53872
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19285
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 452606

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15367
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1127, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10398, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 28572768
gpgpu_n_tot_w_icount = 892899
gpgpu_n_stall_shd_mem = 57913
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45327
gpgpu_n_mem_write_global = 19285
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 861952
gpgpu_n_store_insn = 308560
gpgpu_n_shmem_insn = 9585128
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 812112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22344
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:185163	W0_Idle:3570537	W0_Scoreboard:1733133	W1:2198	W2:2058	W3:1918	W4:1778	W5:1638	W6:1498	W7:1358	W8:1218	W9:1078	W10:938	W11:798	W12:658	W13:518	W14:378	W15:217	W16:101598	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:773052
single_issue_nums: WS0:507507	WS1:385392	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 362616 {8:45327,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1388520 {72:19285,}
traffic_breakdown_coretomem[INST_ACC_R] = 56952 {8:7119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7252320 {40:181308,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 308560 {8:38570,}
traffic_breakdown_memtocore[INST_ACC_R] = 1139040 {40:28476,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 309 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 69 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	129937 	58185 	24987 	6799 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6881 	192 	28 	55104 	2774 	3217 	1302 	1563 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	33330 	19758 	20451 	27492 	94940 	23937 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	336 	39 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       462      1191       481       721       482       742       386         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1053       563       917       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       496      1258       499       683       346       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       530       689       540       477       417         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=568746 n_nop=568677 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002321
n_activity=414 dram_eff=0.3188
bk0: 2a 568733i bk1: 0a 568747i bk2: 32a 568689i bk3: 32a 568687i bk4: 0a 568745i bk5: 0a 568745i bk6: 0a 568745i bk7: 0a 568745i bk8: 0a 568745i bk9: 0a 568745i bk10: 0a 568745i bk11: 0a 568746i bk12: 0a 568746i bk13: 0a 568747i bk14: 0a 568747i bk15: 0a 568747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000232 
total_CMD = 568746 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 568529 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568746 
n_nop = 568677 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000269013
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=568746 n_nop=568680 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002251
n_activity=374 dram_eff=0.3422
bk0: 0a 568747i bk1: 0a 568748i bk2: 32a 568688i bk3: 32a 568687i bk4: 0a 568744i bk5: 0a 568745i bk6: 0a 568745i bk7: 0a 568745i bk8: 0a 568745i bk9: 0a 568745i bk10: 0a 568745i bk11: 0a 568746i bk12: 0a 568746i bk13: 0a 568747i bk14: 0a 568747i bk15: 0a 568747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000225 
total_CMD = 568746 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 568546 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568746 
n_nop = 568680 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000254947
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=568746 n_nop=568680 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002251
n_activity=374 dram_eff=0.3422
bk0: 0a 568747i bk1: 0a 568748i bk2: 32a 568689i bk3: 32a 568690i bk4: 0a 568744i bk5: 0a 568745i bk6: 0a 568745i bk7: 0a 568745i bk8: 0a 568745i bk9: 0a 568745i bk10: 0a 568745i bk11: 0a 568746i bk12: 0a 568746i bk13: 0a 568747i bk14: 0a 568747i bk15: 0a 568747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000225 
total_CMD = 568746 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 568546 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568746 
n_nop = 568680 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000244397
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=568746 n_nop=568680 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002251
n_activity=374 dram_eff=0.3422
bk0: 0a 568747i bk1: 0a 568748i bk2: 32a 568689i bk3: 32a 568689i bk4: 0a 568744i bk5: 0a 568745i bk6: 0a 568745i bk7: 0a 568745i bk8: 0a 568745i bk9: 0a 568745i bk10: 0a 568745i bk11: 0a 568746i bk12: 0a 568746i bk13: 0a 568747i bk14: 0a 568747i bk15: 0a 568747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000225 
total_CMD = 568746 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 568546 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568746 
n_nop = 568680 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00025143
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=568746 n_nop=568675 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002391
n_activity=414 dram_eff=0.3285
bk0: 0a 568748i bk1: 4a 568730i bk2: 32a 568689i bk3: 32a 568685i bk4: 0a 568744i bk5: 0a 568744i bk6: 0a 568745i bk7: 0a 568745i bk8: 0a 568745i bk9: 0a 568745i bk10: 0a 568745i bk11: 0a 568746i bk12: 0a 568746i bk13: 0a 568747i bk14: 0a 568747i bk15: 0a 568747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000239 
total_CMD = 568746 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 568523 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568746 
n_nop = 568675 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000314727
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=568746 n_nop=568679 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002251
n_activity=393 dram_eff=0.3257
bk0: 0a 568748i bk1: 8a 568725i bk2: 32a 568690i bk3: 24a 568698i bk4: 0a 568744i bk5: 0a 568744i bk6: 0a 568744i bk7: 0a 568744i bk8: 0a 568744i bk9: 0a 568744i bk10: 0a 568745i bk11: 0a 568746i bk12: 0a 568747i bk13: 0a 568748i bk14: 0a 568748i bk15: 0a 568748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000225 
total_CMD = 568746 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 568534 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568746 
n_nop = 568679 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000305936

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21988, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 18908, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 23066, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 19304, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 18532, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22166, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 18852, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 23564, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21448, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 19028, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 22868, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 18660, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 248384
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0016
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 181308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38570
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27336
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 181308
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38570
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28476
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=248384
icnt_total_pkts_simt_to_mem=91031
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 78.8597
	minimum = 5
	maximum = 924
Network latency average = 72.6248
	minimum = 5
	maximum = 924
Slowest packet = 305283
Flit latency average = 69.4895
	minimum = 5
	maximum = 924
Slowest flit = 323272
Fragmentation average = 0.0139503
	minimum = 0
	maximum = 196
Injected packet rate average = 0.141078
	minimum = 0 (at node 15)
	maximum = 0.367339 (at node 22)
Accepted packet rate average = 0.141078
	minimum = 0 (at node 15)
	maximum = 0.254768 (at node 7)
Injected flit rate average = 0.149965
	minimum = 0 (at node 15)
	maximum = 0.367339 (at node 22)
Accepted flit rate average= 0.149965
	minimum = 0 (at node 15)
	maximum = 0.254768 (at node 7)
Injected packet length average = 1.063
Accepted packet length average = 1.063
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.7921 (21 samples)
	minimum = 5 (21 samples)
	maximum = 303.714 (21 samples)
Network latency average = 24.2182 (21 samples)
	minimum = 5 (21 samples)
	maximum = 303.571 (21 samples)
Flit latency average = 23.1514 (21 samples)
	minimum = 5 (21 samples)
	maximum = 303.238 (21 samples)
Fragmentation average = 0.00226854 (21 samples)
	minimum = 0 (21 samples)
	maximum = 25.9048 (21 samples)
Injected packet rate average = 0.0599123 (21 samples)
	minimum = 0.0116465 (21 samples)
	maximum = 0.160897 (21 samples)
Accepted packet rate average = 0.0599123 (21 samples)
	minimum = 0.0159168 (21 samples)
	maximum = 0.104653 (21 samples)
Injected flit rate average = 0.0636564 (21 samples)
	minimum = 0.0150381 (21 samples)
	maximum = 0.161079 (21 samples)
Accepted flit rate average = 0.0636564 (21 samples)
	minimum = 0.0198734 (21 samples)
	maximum = 0.104653 (21 samples)
Injected packet size average = 1.06249 (21 samples)
Accepted packet size average = 1.06249 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 13 sec (73 sec)
gpgpu_simulation_rate = 362489 (inst/sec)
gpgpu_simulation_rate = 5902 (cycle/sec)
gpgpu_silicon_slowdown = 118603x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe297755f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775600..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 22: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 22 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 458010
gpu_tot_sim_insn = 26482248
gpu_tot_ipc =      57.8202
gpu_tot_issued_cta = 1128
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 19.5855% 
max_total_param_size = 0
gpu_stall_dramfull = 34376
gpu_stall_icnt2sh    = 46393
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1567
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6172
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      12.1553 GB/Sec
gpu_total_sim_rate=357868

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 454296
	L1I_total_cache_misses = 18258
	L1I_total_cache_miss_rate = 0.0402
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 5098, Miss = 3211, Miss_rate = 0.630, Pending_hits = 294, Reservation_fails = 4115
	L1D_cache_core[1]: Access = 5067, Miss = 3059, Miss_rate = 0.604, Pending_hits = 231, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 4906, Miss = 3098, Miss_rate = 0.631, Pending_hits = 304, Reservation_fails = 5016
	L1D_cache_core[3]: Access = 5274, Miss = 3219, Miss_rate = 0.610, Pending_hits = 365, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 4745, Miss = 2960, Miss_rate = 0.624, Pending_hits = 387, Reservation_fails = 4457
	L1D_cache_core[5]: Access = 4777, Miss = 3057, Miss_rate = 0.640, Pending_hits = 283, Reservation_fails = 5112
	L1D_cache_core[6]: Access = 4570, Miss = 2852, Miss_rate = 0.624, Pending_hits = 271, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 5082, Miss = 3224, Miss_rate = 0.634, Pending_hits = 218, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 4811, Miss = 3046, Miss_rate = 0.633, Pending_hits = 237, Reservation_fails = 4086
	L1D_cache_core[9]: Access = 4714, Miss = 2944, Miss_rate = 0.625, Pending_hits = 337, Reservation_fails = 4765
	L1D_cache_core[10]: Access = 4826, Miss = 3093, Miss_rate = 0.641, Pending_hits = 246, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 4824, Miss = 3090, Miss_rate = 0.641, Pending_hits = 280, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 4762, Miss = 3035, Miss_rate = 0.637, Pending_hits = 296, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 5018, Miss = 3195, Miss_rate = 0.637, Pending_hits = 394, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 4714, Miss = 2996, Miss_rate = 0.636, Pending_hits = 248, Reservation_fails = 3879
	L1D_total_cache_accesses = 73188
	L1D_total_cache_misses = 46079
	L1D_total_cache_miss_rate = 0.6296
	L1D_total_cache_pending_hits = 4391
	L1D_total_cache_reservation_fails = 65896
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 25644
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25599
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 436038
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18258
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 53888
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19300
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 454296

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15367
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10398, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 28667904
gpgpu_n_tot_w_icount = 895872
gpgpu_n_stall_shd_mem = 58417
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45343
gpgpu_n_mem_write_global = 19300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 862208
gpgpu_n_store_insn = 308800
gpgpu_n_shmem_insn = 9589824
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 812160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22848
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:185163	W0_Idle:3601830	W0_Scoreboard:1753125	W1:2512	W2:2352	W3:2192	W4:2032	W5:1872	W6:1712	W7:1552	W8:1392	W9:1232	W10:1072	W11:912	W12:752	W13:592	W14:432	W15:248	W16:101964	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:773052
single_issue_nums: WS0:510480	WS1:385392	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 362744 {8:45343,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1389600 {72:19300,}
traffic_breakdown_coretomem[INST_ACC_R] = 57072 {8:7134,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7254880 {40:181372,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 308800 {8:38600,}
traffic_breakdown_memtocore[INST_ACC_R] = 1141440 {40:28536,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 309 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130031 	58185 	24987 	6799 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6896 	192 	28 	55135 	2774 	3217 	1302 	1563 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	33424 	19758 	20451 	27492 	94940 	23937 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	346 	40 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       462      1191       481       721       482       742       386         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1053       563       917       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       496      1258       499       683       346       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       530       689       540       477       417         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604557 n_nop=604488 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002183
n_activity=414 dram_eff=0.3188
bk0: 2a 604544i bk1: 0a 604558i bk2: 32a 604500i bk3: 32a 604498i bk4: 0a 604556i bk5: 0a 604556i bk6: 0a 604556i bk7: 0a 604556i bk8: 0a 604556i bk9: 0a 604556i bk10: 0a 604556i bk11: 0a 604557i bk12: 0a 604557i bk13: 0a 604558i bk14: 0a 604558i bk15: 0a 604558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000218 
total_CMD = 604557 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 604340 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 604557 
n_nop = 604488 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000253078
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604557 n_nop=604491 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002117
n_activity=374 dram_eff=0.3422
bk0: 0a 604558i bk1: 0a 604559i bk2: 32a 604499i bk3: 32a 604498i bk4: 0a 604555i bk5: 0a 604556i bk6: 0a 604556i bk7: 0a 604556i bk8: 0a 604556i bk9: 0a 604556i bk10: 0a 604556i bk11: 0a 604557i bk12: 0a 604557i bk13: 0a 604558i bk14: 0a 604558i bk15: 0a 604558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000212 
total_CMD = 604557 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 604357 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 604557 
n_nop = 604491 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000239845
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604557 n_nop=604491 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002117
n_activity=374 dram_eff=0.3422
bk0: 0a 604558i bk1: 0a 604559i bk2: 32a 604500i bk3: 32a 604501i bk4: 0a 604555i bk5: 0a 604556i bk6: 0a 604556i bk7: 0a 604556i bk8: 0a 604556i bk9: 0a 604556i bk10: 0a 604556i bk11: 0a 604557i bk12: 0a 604557i bk13: 0a 604558i bk14: 0a 604558i bk15: 0a 604558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000212 
total_CMD = 604557 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 604357 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 604557 
n_nop = 604491 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00022992
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604557 n_nop=604491 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002117
n_activity=374 dram_eff=0.3422
bk0: 0a 604558i bk1: 0a 604559i bk2: 32a 604500i bk3: 32a 604500i bk4: 0a 604555i bk5: 0a 604556i bk6: 0a 604556i bk7: 0a 604556i bk8: 0a 604556i bk9: 0a 604556i bk10: 0a 604556i bk11: 0a 604557i bk12: 0a 604557i bk13: 0a 604558i bk14: 0a 604558i bk15: 0a 604558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000212 
total_CMD = 604557 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 604357 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 604557 
n_nop = 604491 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000236537
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604557 n_nop=604486 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000225
n_activity=414 dram_eff=0.3285
bk0: 0a 604559i bk1: 4a 604541i bk2: 32a 604500i bk3: 32a 604496i bk4: 0a 604555i bk5: 0a 604555i bk6: 0a 604556i bk7: 0a 604556i bk8: 0a 604556i bk9: 0a 604556i bk10: 0a 604556i bk11: 0a 604557i bk12: 0a 604557i bk13: 0a 604558i bk14: 0a 604558i bk15: 0a 604558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000225 
total_CMD = 604557 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 604334 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 604557 
n_nop = 604486 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000296085
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=604557 n_nop=604490 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002117
n_activity=393 dram_eff=0.3257
bk0: 0a 604559i bk1: 8a 604536i bk2: 32a 604501i bk3: 24a 604509i bk4: 0a 604555i bk5: 0a 604555i bk6: 0a 604555i bk7: 0a 604555i bk8: 0a 604555i bk9: 0a 604555i bk10: 0a 604556i bk11: 0a 604557i bk12: 0a 604558i bk13: 0a 604559i bk14: 0a 604559i bk15: 0a 604559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000212 
total_CMD = 604557 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 604345 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 604557 
n_nop = 604490 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000287814

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21996, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 18908, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 23104, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 19304, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 18540, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22166, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 18860, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 23594, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21456, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 19032, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 22910, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 18668, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 248538
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0016
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 181372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27396
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 181372
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28536
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=248538
icnt_total_pkts_simt_to_mem=91092
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 320270
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 339415
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 11)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 11)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 11)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 11)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.8504 (22 samples)
	minimum = 5 (22 samples)
	maximum = 290.182 (22 samples)
Network latency average = 23.348 (22 samples)
	minimum = 5 (22 samples)
	maximum = 290.045 (22 samples)
Flit latency average = 22.3264 (22 samples)
	minimum = 5 (22 samples)
	maximum = 289.682 (22 samples)
Fragmentation average = 0.00216542 (22 samples)
	minimum = 0 (22 samples)
	maximum = 24.7273 (22 samples)
Injected packet rate average = 0.0572015 (22 samples)
	minimum = 0.0111171 (22 samples)
	maximum = 0.15366 (22 samples)
Accepted packet rate average = 0.0572015 (22 samples)
	minimum = 0.0151934 (22 samples)
	maximum = 0.100154 (22 samples)
Injected flit rate average = 0.0607762 (22 samples)
	minimum = 0.0143545 (22 samples)
	maximum = 0.15386 (22 samples)
Accepted flit rate average = 0.0607762 (22 samples)
	minimum = 0.01897 (22 samples)
	maximum = 0.100154 (22 samples)
Injected packet size average = 1.06249 (22 samples)
Accepted packet size average = 1.06249 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 14 sec (74 sec)
gpgpu_simulation_rate = 357868 (inst/sec)
gpgpu_simulation_rate = 6189 (cycle/sec)
gpgpu_silicon_slowdown = 113103x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775620..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (8,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z13lud_perimeterPfii'
Destroy streams for kernel 23: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 23 
gpu_sim_cycle = 25132
gpu_sim_insn = 157440
gpu_ipc =       6.2645
gpu_tot_sim_cycle = 483142
gpu_tot_sim_insn = 26639688
gpu_tot_ipc =      55.1384
gpu_tot_issued_cta = 1136
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.5569% 
max_total_param_size = 0
gpu_stall_dramfull = 34376
gpu_stall_icnt2sh    = 46393
partiton_level_parallism =       0.0497
partiton_level_parallism_total  =       0.1512
partiton_level_parallism_util =       1.0113
partiton_level_parallism_util_total  =       1.6008
L2_BW  =       4.0073 GB/Sec
L2_BW_total  =      11.7315 GB/Sec
gpu_total_sim_rate=345969

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 459176
	L1I_total_cache_misses = 18874
	L1I_total_cache_miss_rate = 0.0411
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 5177, Miss = 3259, Miss_rate = 0.630, Pending_hits = 294, Reservation_fails = 4115
	L1D_cache_core[1]: Access = 5146, Miss = 3107, Miss_rate = 0.604, Pending_hits = 231, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 4985, Miss = 3146, Miss_rate = 0.631, Pending_hits = 304, Reservation_fails = 5016
	L1D_cache_core[3]: Access = 5353, Miss = 3267, Miss_rate = 0.610, Pending_hits = 365, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 4824, Miss = 3008, Miss_rate = 0.624, Pending_hits = 387, Reservation_fails = 4457
	L1D_cache_core[5]: Access = 4777, Miss = 3057, Miss_rate = 0.640, Pending_hits = 283, Reservation_fails = 5112
	L1D_cache_core[6]: Access = 4570, Miss = 2852, Miss_rate = 0.624, Pending_hits = 271, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 5082, Miss = 3224, Miss_rate = 0.634, Pending_hits = 218, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 4811, Miss = 3046, Miss_rate = 0.633, Pending_hits = 237, Reservation_fails = 4086
	L1D_cache_core[9]: Access = 4714, Miss = 2944, Miss_rate = 0.625, Pending_hits = 337, Reservation_fails = 4765
	L1D_cache_core[10]: Access = 4826, Miss = 3093, Miss_rate = 0.641, Pending_hits = 246, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 4824, Miss = 3090, Miss_rate = 0.641, Pending_hits = 280, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 4841, Miss = 3083, Miss_rate = 0.637, Pending_hits = 296, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 5097, Miss = 3243, Miss_rate = 0.636, Pending_hits = 394, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 4793, Miss = 3044, Miss_rate = 0.635, Pending_hits = 248, Reservation_fails = 3879
	L1D_total_cache_accesses = 73820
	L1D_total_cache_misses = 46463
	L1D_total_cache_miss_rate = 0.6294
	L1D_total_cache_pending_hits = 4391
	L1D_total_cache_reservation_fails = 65896
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 25716
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25671
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 440302
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18874
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 54272
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19548
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 459176

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15367
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1136, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
11604, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 28976640
gpgpu_n_tot_w_icount = 905520
gpgpu_n_stall_shd_mem = 60209
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45727
gpgpu_n_mem_write_global = 19548
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 868352
gpgpu_n_store_insn = 312768
gpgpu_n_shmem_insn = 9640768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 813696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 24640
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:185539	W0_Idle:3894902	W0_Scoreboard:1851893	W1:2512	W2:2352	W3:2192	W4:2032	W5:1872	W6:1712	W7:1552	W8:1392	W9:1232	W10:1072	W11:912	W12:752	W13:592	W14:432	W15:248	W16:111396	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:773268
single_issue_nums: WS0:520128	WS1:385392	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 365816 {8:45727,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1407456 {72:19548,}
traffic_breakdown_coretomem[INST_ACC_R] = 62000 {8:7750,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7316320 {40:182908,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 312768 {8:39096,}
traffic_breakdown_memtocore[INST_ACC_R] = 1240000 {40:31000,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 307 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	132063 	58185 	24987 	6799 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7505 	199 	28 	55767 	2774 	3217 	1302 	1563 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	35456 	19758 	20451 	27492 	94940 	23937 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	373 	40 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       462      1191       481       721       482       742       386         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1053       563       917       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       496      1258       499       683       346       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       530       689       540       477       417         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637730 n_nop=637661 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000207
n_activity=414 dram_eff=0.3188
bk0: 2a 637717i bk1: 0a 637731i bk2: 32a 637673i bk3: 32a 637671i bk4: 0a 637729i bk5: 0a 637729i bk6: 0a 637729i bk7: 0a 637729i bk8: 0a 637729i bk9: 0a 637729i bk10: 0a 637729i bk11: 0a 637730i bk12: 0a 637730i bk13: 0a 637731i bk14: 0a 637731i bk15: 0a 637731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000207 
total_CMD = 637730 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 637513 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 637730 
n_nop = 637661 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000239913
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637730 n_nop=637664 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002007
n_activity=374 dram_eff=0.3422
bk0: 0a 637731i bk1: 0a 637732i bk2: 32a 637672i bk3: 32a 637671i bk4: 0a 637728i bk5: 0a 637729i bk6: 0a 637729i bk7: 0a 637729i bk8: 0a 637729i bk9: 0a 637729i bk10: 0a 637729i bk11: 0a 637730i bk12: 0a 637730i bk13: 0a 637731i bk14: 0a 637731i bk15: 0a 637731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000201 
total_CMD = 637730 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 637530 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 637730 
n_nop = 637664 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000227369
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637730 n_nop=637664 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002007
n_activity=374 dram_eff=0.3422
bk0: 0a 637731i bk1: 0a 637732i bk2: 32a 637673i bk3: 32a 637674i bk4: 0a 637728i bk5: 0a 637729i bk6: 0a 637729i bk7: 0a 637729i bk8: 0a 637729i bk9: 0a 637729i bk10: 0a 637729i bk11: 0a 637730i bk12: 0a 637730i bk13: 0a 637731i bk14: 0a 637731i bk15: 0a 637731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000201 
total_CMD = 637730 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 637530 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 637730 
n_nop = 637664 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000217961
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637730 n_nop=637664 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002007
n_activity=374 dram_eff=0.3422
bk0: 0a 637731i bk1: 0a 637732i bk2: 32a 637673i bk3: 32a 637673i bk4: 0a 637728i bk5: 0a 637729i bk6: 0a 637729i bk7: 0a 637729i bk8: 0a 637729i bk9: 0a 637729i bk10: 0a 637729i bk11: 0a 637730i bk12: 0a 637730i bk13: 0a 637731i bk14: 0a 637731i bk15: 0a 637731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000201 
total_CMD = 637730 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 637530 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 637730 
n_nop = 637664 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000224233
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637730 n_nop=637659 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002133
n_activity=414 dram_eff=0.3285
bk0: 0a 637732i bk1: 4a 637714i bk2: 32a 637673i bk3: 32a 637669i bk4: 0a 637728i bk5: 0a 637728i bk6: 0a 637729i bk7: 0a 637729i bk8: 0a 637729i bk9: 0a 637729i bk10: 0a 637729i bk11: 0a 637730i bk12: 0a 637730i bk13: 0a 637731i bk14: 0a 637731i bk15: 0a 637731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 637730 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 637507 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 637730 
n_nop = 637659 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000280683
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637730 n_nop=637663 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002007
n_activity=393 dram_eff=0.3257
bk0: 0a 637732i bk1: 8a 637709i bk2: 32a 637674i bk3: 24a 637682i bk4: 0a 637728i bk5: 0a 637728i bk6: 0a 637728i bk7: 0a 637728i bk8: 0a 637728i bk9: 0a 637728i bk10: 0a 637729i bk11: 0a 637730i bk12: 0a 637731i bk13: 0a 637732i bk14: 0a 637732i bk15: 0a 637732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000201 
total_CMD = 637730 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 637518 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 637730 
n_nop = 637663 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000272843

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22220, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 19300, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 23714, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 19696, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 18852, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22358, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 19172, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 24204, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21648, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 19344, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 23546, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 18980, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 253034
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0015
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 182908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 29860
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 182908
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 39096
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 31000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=253034
icnt_total_pkts_simt_to_mem=92588
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05118
	minimum = 5
	maximum = 12
Network latency average = 5.05118
	minimum = 5
	maximum = 12
Slowest packet = 320334
Flit latency average = 5.01068
	minimum = 5
	maximum = 12
Slowest flit = 339634
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00846493
	minimum = 0 (at node 5)
	maximum = 0.0253064 (at node 25)
Accepted packet rate average = 0.00846493
	minimum = 0 (at node 5)
	maximum = 0.0223619 (at node 0)
Injected flit rate average = 0.00883041
	minimum = 0 (at node 5)
	maximum = 0.0253064 (at node 25)
Accepted flit rate average= 0.00883041
	minimum = 0 (at node 5)
	maximum = 0.0223619 (at node 0)
Injected packet length average = 1.04318
Accepted packet length average = 1.04318
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.9895 (23 samples)
	minimum = 5 (23 samples)
	maximum = 278.087 (23 samples)
Network latency average = 22.5525 (23 samples)
	minimum = 5 (23 samples)
	maximum = 277.957 (23 samples)
Flit latency average = 21.5735 (23 samples)
	minimum = 5 (23 samples)
	maximum = 277.609 (23 samples)
Fragmentation average = 0.00207127 (23 samples)
	minimum = 0 (23 samples)
	maximum = 23.6522 (23 samples)
Injected packet rate average = 0.0550825 (23 samples)
	minimum = 0.0106337 (23 samples)
	maximum = 0.14808 (23 samples)
Accepted packet rate average = 0.0550825 (23 samples)
	minimum = 0.0145328 (23 samples)
	maximum = 0.096772 (23 samples)
Injected flit rate average = 0.0585177 (23 samples)
	minimum = 0.0137304 (23 samples)
	maximum = 0.14827 (23 samples)
Accepted flit rate average = 0.0585177 (23 samples)
	minimum = 0.0181452 (23 samples)
	maximum = 0.096772 (23 samples)
Injected packet size average = 1.06237 (23 samples)
Accepted packet size average = 1.06237 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 17 sec (77 sec)
gpgpu_simulation_rate = 345969 (inst/sec)
gpgpu_simulation_rate = 6274 (cycle/sec)
gpgpu_silicon_slowdown = 111571x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775630..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775640..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z12lud_internalPfii'
Destroy streams for kernel 24: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 24 
gpu_sim_cycle = 4652
gpu_sim_insn = 1523712
gpu_ipc =     327.5391
gpu_tot_sim_cycle = 487794
gpu_tot_sim_insn = 28163400
gpu_tot_ipc =      57.7363
gpu_tot_issued_cta = 1200
gpu_occupancy = 61.7587% 
gpu_tot_occupancy = 19.3475% 
max_total_param_size = 0
gpu_stall_dramfull = 36828
gpu_stall_icnt2sh    = 49776
partiton_level_parallism =       0.8098
partiton_level_parallism_total  =       0.1575
partiton_level_parallism_util =       1.6580
partiton_level_parallism_util_total  =       1.6035
L2_BW  =      62.6930 GB/Sec
L2_BW_total  =      12.2175 GB/Sec
gpu_total_sim_rate=356498

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 483240
	L1I_total_cache_misses = 20141
	L1I_total_cache_miss_rate = 0.0417
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 5433, Miss = 3435, Miss_rate = 0.632, Pending_hits = 310, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 5402, Miss = 3267, Miss_rate = 0.605, Pending_hits = 263, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5241, Miss = 3322, Miss_rate = 0.634, Pending_hits = 320, Reservation_fails = 5016
	L1D_cache_core[3]: Access = 5609, Miss = 3427, Miss_rate = 0.611, Pending_hits = 397, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5080, Miss = 3184, Miss_rate = 0.627, Pending_hits = 403, Reservation_fails = 4457
	L1D_cache_core[5]: Access = 5097, Miss = 3267, Miss_rate = 0.641, Pending_hits = 315, Reservation_fails = 5182
	L1D_cache_core[6]: Access = 4890, Miss = 3060, Miss_rate = 0.626, Pending_hits = 303, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 5402, Miss = 3432, Miss_rate = 0.635, Pending_hits = 250, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5131, Miss = 3254, Miss_rate = 0.634, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 4970, Miss = 3120, Miss_rate = 0.628, Pending_hits = 351, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5082, Miss = 3253, Miss_rate = 0.640, Pending_hits = 278, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5080, Miss = 3266, Miss_rate = 0.643, Pending_hits = 296, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5097, Miss = 3243, Miss_rate = 0.636, Pending_hits = 328, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 5353, Miss = 3419, Miss_rate = 0.639, Pending_hits = 410, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5049, Miss = 3204, Miss_rate = 0.635, Pending_hits = 280, Reservation_fails = 3879
	L1D_total_cache_accesses = 77916
	L1D_total_cache_misses = 49153
	L1D_total_cache_miss_rate = 0.6308
	L1D_total_cache_pending_hits = 4773
	L1D_total_cache_reservation_fails = 66519
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 27252
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 66487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27207
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 738
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 463099
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20141
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 27252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20572
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 483240

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15990
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1200, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
11697, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 30500352
gpgpu_n_tot_w_icount = 953136
gpgpu_n_stall_shd_mem = 62257
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 48415
gpgpu_n_mem_write_global = 20572
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 917504
gpgpu_n_store_insn = 329152
gpgpu_n_shmem_insn = 10197824
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 862848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 24640
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:197857	W0_Idle:3907318	W0_Scoreboard:1907031	W1:2512	W2:2352	W3:2192	W4:2032	W5:1872	W6:1712	W7:1552	W8:1392	W9:1232	W10:1072	W11:912	W12:752	W13:592	W14:432	W15:248	W16:111396	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:820884
single_issue_nums: WS0:543936	WS1:409200	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 387320 {8:48415,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1481184 {72:20572,}
traffic_breakdown_coretomem[INST_ACC_R] = 62440 {8:7805,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7746400 {40:193660,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 329152 {8:41144,}
traffic_breakdown_memtocore[INST_ACC_R] = 1248800 {40:31220,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 309 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 69 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	137008 	64012 	26896 	6918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7545 	208 	28 	59109 	2884 	3236 	1318 	1794 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	36034 	20572 	21216 	28601 	103573 	24838 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	377 	45 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       481       721       482       742       386         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       496      1258       499       683       346       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       530       689       540       477       417         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643870 n_nop=643801 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000205
n_activity=414 dram_eff=0.3188
bk0: 2a 643857i bk1: 0a 643871i bk2: 32a 643813i bk3: 32a 643811i bk4: 0a 643869i bk5: 0a 643869i bk6: 0a 643869i bk7: 0a 643869i bk8: 0a 643869i bk9: 0a 643869i bk10: 0a 643869i bk11: 0a 643870i bk12: 0a 643870i bk13: 0a 643871i bk14: 0a 643871i bk15: 0a 643871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000205 
total_CMD = 643870 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 643653 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 643870 
n_nop = 643801 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000237626
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643870 n_nop=643804 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001988
n_activity=374 dram_eff=0.3422
bk0: 0a 643871i bk1: 0a 643872i bk2: 32a 643812i bk3: 32a 643811i bk4: 0a 643868i bk5: 0a 643869i bk6: 0a 643869i bk7: 0a 643869i bk8: 0a 643869i bk9: 0a 643869i bk10: 0a 643869i bk11: 0a 643870i bk12: 0a 643870i bk13: 0a 643871i bk14: 0a 643871i bk15: 0a 643871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000199 
total_CMD = 643870 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 643670 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 643870 
n_nop = 643804 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000225201
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643870 n_nop=643804 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001988
n_activity=374 dram_eff=0.3422
bk0: 0a 643871i bk1: 0a 643872i bk2: 32a 643813i bk3: 32a 643814i bk4: 0a 643868i bk5: 0a 643869i bk6: 0a 643869i bk7: 0a 643869i bk8: 0a 643869i bk9: 0a 643869i bk10: 0a 643869i bk11: 0a 643870i bk12: 0a 643870i bk13: 0a 643871i bk14: 0a 643871i bk15: 0a 643871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000199 
total_CMD = 643870 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 643670 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 643870 
n_nop = 643804 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000215882
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643870 n_nop=643804 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001988
n_activity=374 dram_eff=0.3422
bk0: 0a 643871i bk1: 0a 643872i bk2: 32a 643813i bk3: 32a 643813i bk4: 0a 643868i bk5: 0a 643869i bk6: 0a 643869i bk7: 0a 643869i bk8: 0a 643869i bk9: 0a 643869i bk10: 0a 643869i bk11: 0a 643870i bk12: 0a 643870i bk13: 0a 643871i bk14: 0a 643871i bk15: 0a 643871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000199 
total_CMD = 643870 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 643670 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 643870 
n_nop = 643804 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000222095
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643870 n_nop=643799 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002112
n_activity=414 dram_eff=0.3285
bk0: 0a 643872i bk1: 4a 643854i bk2: 32a 643813i bk3: 32a 643809i bk4: 0a 643868i bk5: 0a 643868i bk6: 0a 643869i bk7: 0a 643869i bk8: 0a 643869i bk9: 0a 643869i bk10: 0a 643869i bk11: 0a 643870i bk12: 0a 643870i bk13: 0a 643871i bk14: 0a 643871i bk15: 0a 643871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000211 
total_CMD = 643870 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 643647 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 643870 
n_nop = 643799 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000278006
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643870 n_nop=643803 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001988
n_activity=393 dram_eff=0.3257
bk0: 0a 643872i bk1: 8a 643849i bk2: 32a 643814i bk3: 24a 643822i bk4: 0a 643868i bk5: 0a 643868i bk6: 0a 643868i bk7: 0a 643868i bk8: 0a 643868i bk9: 0a 643868i bk10: 0a 643869i bk11: 0a 643870i bk12: 0a 643871i bk13: 0a 643872i bk14: 0a 643872i bk15: 0a 643872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000199 
total_CMD = 643870 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 643658 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 643870 
n_nop = 643803 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000270241

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22220, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 20788, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25090, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 21188, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 20284, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22430, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 20604, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 25652, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21648, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 20848, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 24890, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 20412, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 266054
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0015
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30080
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 193660
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41144
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 31220
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=266054
icnt_total_pkts_simt_to_mem=97379
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 72.0832
	minimum = 5
	maximum = 842
Network latency average = 66.5383
	minimum = 5
	maximum = 842
Slowest packet = 331480
Flit latency average = 62.9496
	minimum = 5
	maximum = 842
Slowest flit = 351028
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.13365
	minimum = 0 (at node 15)
	maximum = 0.323302 (at node 24)
Accepted packet rate average = 0.13365
	minimum = 0 (at node 15)
	maximum = 0.213242 (at node 5)
Injected flit rate average = 0.141803
	minimum = 0 (at node 15)
	maximum = 0.323302 (at node 24)
Accepted flit rate average= 0.141803
	minimum = 0 (at node 15)
	maximum = 0.213242 (at node 5)
Injected packet length average = 1.061
Accepted packet length average = 1.061
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.9934 (24 samples)
	minimum = 5 (24 samples)
	maximum = 301.583 (24 samples)
Network latency average = 24.3853 (24 samples)
	minimum = 5 (24 samples)
	maximum = 301.458 (24 samples)
Flit latency average = 23.2975 (24 samples)
	minimum = 5 (24 samples)
	maximum = 301.125 (24 samples)
Fragmentation average = 0.00198497 (24 samples)
	minimum = 0 (24 samples)
	maximum = 22.6667 (24 samples)
Injected packet rate average = 0.0583561 (24 samples)
	minimum = 0.0101906 (24 samples)
	maximum = 0.155381 (24 samples)
Accepted packet rate average = 0.0583561 (24 samples)
	minimum = 0.0139272 (24 samples)
	maximum = 0.101625 (24 samples)
Injected flit rate average = 0.0619879 (24 samples)
	minimum = 0.0131583 (24 samples)
	maximum = 0.155563 (24 samples)
Accepted flit rate average = 0.0619879 (24 samples)
	minimum = 0.0173892 (24 samples)
	maximum = 0.101625 (24 samples)
Injected packet size average = 1.06224 (24 samples)
Accepted packet size average = 1.06224 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 19 sec (79 sec)
gpgpu_simulation_rate = 356498 (inst/sec)
gpgpu_simulation_rate = 6174 (cycle/sec)
gpgpu_silicon_slowdown = 113378x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe297755f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775600..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 25: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 25 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 514924
gpu_tot_sim_insn = 28183905
gpu_tot_ipc =      54.7341
gpu_tot_issued_cta = 1201
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 19.2140% 
max_total_param_size = 0
gpu_stall_dramfull = 36828
gpu_stall_icnt2sh    = 49776
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1493
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6029
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      11.5805 GB/Sec
gpu_total_sim_rate=347949

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 484930
	L1I_total_cache_misses = 20156
	L1I_total_cache_miss_rate = 0.0416
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 5433, Miss = 3435, Miss_rate = 0.632, Pending_hits = 310, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 5402, Miss = 3267, Miss_rate = 0.605, Pending_hits = 263, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5241, Miss = 3322, Miss_rate = 0.634, Pending_hits = 320, Reservation_fails = 5016
	L1D_cache_core[3]: Access = 5609, Miss = 3427, Miss_rate = 0.611, Pending_hits = 397, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5080, Miss = 3184, Miss_rate = 0.627, Pending_hits = 403, Reservation_fails = 4457
	L1D_cache_core[5]: Access = 5097, Miss = 3267, Miss_rate = 0.641, Pending_hits = 315, Reservation_fails = 5182
	L1D_cache_core[6]: Access = 4890, Miss = 3060, Miss_rate = 0.626, Pending_hits = 303, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 5402, Miss = 3432, Miss_rate = 0.635, Pending_hits = 250, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5131, Miss = 3254, Miss_rate = 0.634, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5001, Miss = 3136, Miss_rate = 0.627, Pending_hits = 351, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5082, Miss = 3253, Miss_rate = 0.640, Pending_hits = 278, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5080, Miss = 3266, Miss_rate = 0.643, Pending_hits = 296, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5097, Miss = 3243, Miss_rate = 0.636, Pending_hits = 328, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 5353, Miss = 3419, Miss_rate = 0.639, Pending_hits = 410, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5049, Miss = 3204, Miss_rate = 0.635, Pending_hits = 280, Reservation_fails = 3879
	L1D_total_cache_accesses = 77947
	L1D_total_cache_misses = 49169
	L1D_total_cache_miss_rate = 0.6308
	L1D_total_cache_pending_hits = 4773
	L1D_total_cache_reservation_fails = 66519
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 27255
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 66487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27210
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 738
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 464774
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20156
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57360
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 27255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20587
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 484930

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15990
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1201, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
11697, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 30595488
gpgpu_n_tot_w_icount = 956109
gpgpu_n_stall_shd_mem = 62761
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 48431
gpgpu_n_mem_write_global = 20587
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 917760
gpgpu_n_store_insn = 329392
gpgpu_n_shmem_insn = 10202520
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 862896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 25144
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:197857	W0_Idle:3938611	W0_Scoreboard:1927023	W1:2826	W2:2646	W3:2466	W4:2286	W5:2106	W6:1926	W7:1746	W8:1566	W9:1386	W10:1206	W11:1026	W12:846	W13:666	W14:486	W15:279	W16:111762	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:820884
single_issue_nums: WS0:546909	WS1:409200	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 387448 {8:48431,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1482264 {72:20587,}
traffic_breakdown_coretomem[INST_ACC_R] = 62560 {8:7820,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7748960 {40:193724,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 329392 {8:41174,}
traffic_breakdown_memtocore[INST_ACC_R] = 1251200 {40:31280,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 309 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 69 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	137102 	64012 	26896 	6918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7560 	208 	28 	59140 	2884 	3236 	1318 	1794 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	36128 	20572 	21216 	28601 	103573 	24838 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	388 	45 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       481       721       482       742       386         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       496      1258       499       683       346       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       530       689       540       477       417         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=679681 n_nop=679612 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001942
n_activity=414 dram_eff=0.3188
bk0: 2a 679668i bk1: 0a 679682i bk2: 32a 679624i bk3: 32a 679622i bk4: 0a 679680i bk5: 0a 679680i bk6: 0a 679680i bk7: 0a 679680i bk8: 0a 679680i bk9: 0a 679680i bk10: 0a 679680i bk11: 0a 679681i bk12: 0a 679681i bk13: 0a 679682i bk14: 0a 679682i bk15: 0a 679682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000194 
total_CMD = 679681 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 679464 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 679681 
n_nop = 679612 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000225106
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=679681 n_nop=679615 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001883
n_activity=374 dram_eff=0.3422
bk0: 0a 679682i bk1: 0a 679683i bk2: 32a 679623i bk3: 32a 679622i bk4: 0a 679679i bk5: 0a 679680i bk6: 0a 679680i bk7: 0a 679680i bk8: 0a 679680i bk9: 0a 679680i bk10: 0a 679680i bk11: 0a 679681i bk12: 0a 679681i bk13: 0a 679682i bk14: 0a 679682i bk15: 0a 679682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 679681 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 679481 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 679681 
n_nop = 679615 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000213335
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=679681 n_nop=679615 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001883
n_activity=374 dram_eff=0.3422
bk0: 0a 679682i bk1: 0a 679683i bk2: 32a 679624i bk3: 32a 679625i bk4: 0a 679679i bk5: 0a 679680i bk6: 0a 679680i bk7: 0a 679680i bk8: 0a 679680i bk9: 0a 679680i bk10: 0a 679680i bk11: 0a 679681i bk12: 0a 679681i bk13: 0a 679682i bk14: 0a 679682i bk15: 0a 679682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 679681 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 679481 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 679681 
n_nop = 679615 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000204508
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=679681 n_nop=679615 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001883
n_activity=374 dram_eff=0.3422
bk0: 0a 679682i bk1: 0a 679683i bk2: 32a 679624i bk3: 32a 679624i bk4: 0a 679679i bk5: 0a 679680i bk6: 0a 679680i bk7: 0a 679680i bk8: 0a 679680i bk9: 0a 679680i bk10: 0a 679680i bk11: 0a 679681i bk12: 0a 679681i bk13: 0a 679682i bk14: 0a 679682i bk15: 0a 679682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 679681 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 679481 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 679681 
n_nop = 679615 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000210393
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=679681 n_nop=679610 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002001
n_activity=414 dram_eff=0.3285
bk0: 0a 679683i bk1: 4a 679665i bk2: 32a 679624i bk3: 32a 679620i bk4: 0a 679679i bk5: 0a 679679i bk6: 0a 679680i bk7: 0a 679680i bk8: 0a 679680i bk9: 0a 679680i bk10: 0a 679680i bk11: 0a 679681i bk12: 0a 679681i bk13: 0a 679682i bk14: 0a 679682i bk15: 0a 679682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000200 
total_CMD = 679681 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 679458 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 679681 
n_nop = 679610 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000263359
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=679681 n_nop=679614 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001883
n_activity=393 dram_eff=0.3257
bk0: 0a 679683i bk1: 8a 679660i bk2: 32a 679625i bk3: 24a 679633i bk4: 0a 679679i bk5: 0a 679679i bk6: 0a 679679i bk7: 0a 679679i bk8: 0a 679679i bk9: 0a 679679i bk10: 0a 679680i bk11: 0a 679681i bk12: 0a 679682i bk13: 0a 679683i bk14: 0a 679683i bk15: 0a 679683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 679681 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 679469 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 679681 
n_nop = 679614 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000256002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22228, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 20818, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25098, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 21188, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 20322, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22430, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 20612, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 25652, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21656, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 20886, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 24898, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 20420, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 266208
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0015
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193724
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30140
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 193724
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41174
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 31280
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=266208
icnt_total_pkts_simt_to_mem=97440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 343001
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 363433
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 9)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 9)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 9)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 9)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.1567 (25 samples)
	minimum = 5 (25 samples)
	maximum = 289.76 (25 samples)
Network latency average = 23.6129 (25 samples)
	minimum = 5 (25 samples)
	maximum = 289.64 (25 samples)
Flit latency average = 22.5656 (25 samples)
	minimum = 5 (25 samples)
	maximum = 289.28 (25 samples)
Fragmentation average = 0.00190557 (25 samples)
	minimum = 0 (25 samples)
	maximum = 21.76 (25 samples)
Injected packet rate average = 0.0560328 (25 samples)
	minimum = 0.00978302 (25 samples)
	maximum = 0.149233 (25 samples)
Accepted packet rate average = 0.0560328 (25 samples)
	minimum = 0.0133702 (25 samples)
	maximum = 0.097787 (25 samples)
Injected flit rate average = 0.0595202 (25 samples)
	minimum = 0.012632 (25 samples)
	maximum = 0.149431 (25 samples)
Accepted flit rate average = 0.0595202 (25 samples)
	minimum = 0.0166936 (25 samples)
	maximum = 0.097787 (25 samples)
Injected packet size average = 1.06224 (25 samples)
Accepted packet size average = 1.06224 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 21 sec (81 sec)
gpgpu_simulation_rate = 347949 (inst/sec)
gpgpu_simulation_rate = 6357 (cycle/sec)
gpgpu_silicon_slowdown = 110114x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775620..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (7,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z13lud_perimeterPfii'
Destroy streams for kernel 26: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 26 
gpu_sim_cycle = 25124
gpu_sim_insn = 137760
gpu_ipc =       5.4832
gpu_tot_sim_cycle = 540048
gpu_tot_sim_insn = 28321665
gpu_tot_ipc =      52.4429
gpu_tot_issued_cta = 1208
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.4066% 
max_total_param_size = 0
gpu_stall_dramfull = 36828
gpu_stall_icnt2sh    = 49776
partiton_level_parallism =       0.0428
partiton_level_parallism_total  =       0.1443
partiton_level_parallism_util =       1.0122
partiton_level_parallism_util_total  =       1.5901
L2_BW  =       3.4504 GB/Sec
L2_BW_total  =      11.2022 GB/Sec
gpu_total_sim_rate=337162

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 489200
	L1I_total_cache_misses = 20695
	L1I_total_cache_miss_rate = 0.0423
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 5512, Miss = 3483, Miss_rate = 0.632, Pending_hits = 310, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 5481, Miss = 3315, Miss_rate = 0.605, Pending_hits = 263, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5241, Miss = 3322, Miss_rate = 0.634, Pending_hits = 320, Reservation_fails = 5016
	L1D_cache_core[3]: Access = 5609, Miss = 3427, Miss_rate = 0.611, Pending_hits = 397, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5080, Miss = 3184, Miss_rate = 0.627, Pending_hits = 403, Reservation_fails = 4457
	L1D_cache_core[5]: Access = 5097, Miss = 3267, Miss_rate = 0.641, Pending_hits = 315, Reservation_fails = 5182
	L1D_cache_core[6]: Access = 4890, Miss = 3060, Miss_rate = 0.626, Pending_hits = 303, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 5402, Miss = 3432, Miss_rate = 0.635, Pending_hits = 250, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5131, Miss = 3254, Miss_rate = 0.634, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5001, Miss = 3136, Miss_rate = 0.627, Pending_hits = 351, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5161, Miss = 3285, Miss_rate = 0.637, Pending_hits = 278, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5159, Miss = 3314, Miss_rate = 0.642, Pending_hits = 296, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5176, Miss = 3291, Miss_rate = 0.636, Pending_hits = 328, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 5432, Miss = 3467, Miss_rate = 0.638, Pending_hits = 410, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5128, Miss = 3252, Miss_rate = 0.634, Pending_hits = 280, Reservation_fails = 3879
	L1D_total_cache_accesses = 78500
	L1D_total_cache_misses = 49489
	L1D_total_cache_miss_rate = 0.6304
	L1D_total_cache_pending_hits = 4773
	L1D_total_cache_reservation_fails = 66519
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 27318
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 66487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27273
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 738
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 468505
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20695
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57696
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 27318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20804
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 489200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15990
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1208, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12903, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 30865632
gpgpu_n_tot_w_icount = 964551
gpgpu_n_stall_shd_mem = 64329
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 48751
gpgpu_n_mem_write_global = 20804
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 923136
gpgpu_n_store_insn = 332864
gpgpu_n_shmem_insn = 10247096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 864240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:198186	W0_Idle:4192802	W0_Scoreboard:2011275	W1:2826	W2:2646	W3:2466	W4:2286	W5:2106	W6:1926	W7:1746	W8:1566	W9:1386	W10:1206	W11:1026	W12:846	W13:666	W14:486	W15:279	W16:120015	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:821073
single_issue_nums: WS0:555351	WS1:409200	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 390008 {8:48751,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1497888 {72:20804,}
traffic_breakdown_coretomem[INST_ACC_R] = 66872 {8:8359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7800160 {40:195004,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 332864 {8:41608,}
traffic_breakdown_memtocore[INST_ACC_R] = 1337440 {40:33436,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 308 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	138816 	64012 	26896 	6918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8093 	214 	28 	59677 	2884 	3236 	1318 	1794 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37842 	20572 	21216 	28601 	103573 	24838 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	419 	45 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       481       721       482       742       386         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       496      1258       499       683       346       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       530       689       540       477       417         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712844 n_nop=712775 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001852
n_activity=414 dram_eff=0.3188
bk0: 2a 712831i bk1: 0a 712845i bk2: 32a 712787i bk3: 32a 712785i bk4: 0a 712843i bk5: 0a 712843i bk6: 0a 712843i bk7: 0a 712843i bk8: 0a 712843i bk9: 0a 712843i bk10: 0a 712843i bk11: 0a 712844i bk12: 0a 712844i bk13: 0a 712845i bk14: 0a 712845i bk15: 0a 712845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000185 
total_CMD = 712844 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 712627 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 712844 
n_nop = 712775 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000214633
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712844 n_nop=712778 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001796
n_activity=374 dram_eff=0.3422
bk0: 0a 712845i bk1: 0a 712846i bk2: 32a 712786i bk3: 32a 712785i bk4: 0a 712842i bk5: 0a 712843i bk6: 0a 712843i bk7: 0a 712843i bk8: 0a 712843i bk9: 0a 712843i bk10: 0a 712843i bk11: 0a 712844i bk12: 0a 712844i bk13: 0a 712845i bk14: 0a 712845i bk15: 0a 712845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 712844 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 712644 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 712844 
n_nop = 712778 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000203411
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712844 n_nop=712778 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001796
n_activity=374 dram_eff=0.3422
bk0: 0a 712845i bk1: 0a 712846i bk2: 32a 712787i bk3: 32a 712788i bk4: 0a 712842i bk5: 0a 712843i bk6: 0a 712843i bk7: 0a 712843i bk8: 0a 712843i bk9: 0a 712843i bk10: 0a 712843i bk11: 0a 712844i bk12: 0a 712844i bk13: 0a 712845i bk14: 0a 712845i bk15: 0a 712845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 712844 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 712644 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 712844 
n_nop = 712778 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000194994
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712844 n_nop=712778 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001796
n_activity=374 dram_eff=0.3422
bk0: 0a 712845i bk1: 0a 712846i bk2: 32a 712787i bk3: 32a 712787i bk4: 0a 712842i bk5: 0a 712843i bk6: 0a 712843i bk7: 0a 712843i bk8: 0a 712843i bk9: 0a 712843i bk10: 0a 712843i bk11: 0a 712844i bk12: 0a 712844i bk13: 0a 712845i bk14: 0a 712845i bk15: 0a 712845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 712844 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 712644 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 712844 
n_nop = 712778 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000200605
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712844 n_nop=712773 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001908
n_activity=414 dram_eff=0.3285
bk0: 0a 712846i bk1: 4a 712828i bk2: 32a 712787i bk3: 32a 712783i bk4: 0a 712842i bk5: 0a 712842i bk6: 0a 712843i bk7: 0a 712843i bk8: 0a 712843i bk9: 0a 712843i bk10: 0a 712843i bk11: 0a 712844i bk12: 0a 712844i bk13: 0a 712845i bk14: 0a 712845i bk15: 0a 712845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 712844 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 712621 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 712844 
n_nop = 712773 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000251107
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=712844 n_nop=712777 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001796
n_activity=393 dram_eff=0.3257
bk0: 0a 712846i bk1: 8a 712823i bk2: 32a 712788i bk3: 24a 712796i bk4: 0a 712842i bk5: 0a 712842i bk6: 0a 712842i bk7: 0a 712842i bk8: 0a 712842i bk9: 0a 712842i bk10: 0a 712843i bk11: 0a 712844i bk12: 0a 712845i bk13: 0a 712846i bk14: 0a 712846i bk15: 0a 712846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 712844 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 712632 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 712844 
n_nop = 712777 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000244093

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22424, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 21474, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25266, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 21532, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 20928, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22598, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 20900, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 25820, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21824, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 21522, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25066, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 20724, Miss = 32, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 270078
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0014
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 195004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32296
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 195004
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41608
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 33436
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=270078
icnt_total_pkts_simt_to_mem=98733
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04812
	minimum = 5
	maximum = 11
Network latency average = 5.04812
	minimum = 5
	maximum = 11
Slowest packet = 343062
Flit latency average = 5.00407
	minimum = 5
	maximum = 11
Slowest flit = 363649
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00729124
	minimum = 0 (at node 2)
	maximum = 0.0261105 (at node 16)
Accepted packet rate average = 0.00729124
	minimum = 0 (at node 2)
	maximum = 0.022369 (at node 0)
Injected flit rate average = 0.00761114
	minimum = 0 (at node 2)
	maximum = 0.0261105 (at node 16)
Accepted flit rate average= 0.00761114
	minimum = 0 (at node 2)
	maximum = 0.022369 (at node 0)
Injected packet length average = 1.04387
Accepted packet length average = 1.04387
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.3833 (26 samples)
	minimum = 5 (26 samples)
	maximum = 279.038 (26 samples)
Network latency average = 22.8988 (26 samples)
	minimum = 5 (26 samples)
	maximum = 278.923 (26 samples)
Flit latency average = 21.8902 (26 samples)
	minimum = 5 (26 samples)
	maximum = 278.577 (26 samples)
Fragmentation average = 0.00183228 (26 samples)
	minimum = 0 (26 samples)
	maximum = 20.9231 (26 samples)
Injected packet rate average = 0.0541581 (26 samples)
	minimum = 0.00940675 (26 samples)
	maximum = 0.144498 (26 samples)
Accepted packet rate average = 0.0541581 (26 samples)
	minimum = 0.0128559 (26 samples)
	maximum = 0.0948863 (26 samples)
Injected flit rate average = 0.0575237 (26 samples)
	minimum = 0.0121461 (26 samples)
	maximum = 0.144688 (26 samples)
Accepted flit rate average = 0.0575237 (26 samples)
	minimum = 0.0160516 (26 samples)
	maximum = 0.0948863 (26 samples)
Injected packet size average = 1.06214 (26 samples)
Accepted packet size average = 1.06214 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 24 sec (84 sec)
gpgpu_simulation_rate = 337162 (inst/sec)
gpgpu_simulation_rate = 6429 (cycle/sec)
gpgpu_silicon_slowdown = 108881x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775630..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775640..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (7,7,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z12lud_internalPfii'
Destroy streams for kernel 27: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 27 
gpu_sim_cycle = 3805
gpu_sim_insn = 1166592
gpu_ipc =     306.5945
gpu_tot_sim_cycle = 543853
gpu_tot_sim_insn = 29488257
gpu_tot_ipc =      54.2210
gpu_tot_issued_cta = 1257
gpu_occupancy = 48.3676% 
gpu_tot_occupancy = 18.8235% 
max_total_param_size = 0
gpu_stall_dramfull = 38964
gpu_stall_icnt2sh    = 51345
partiton_level_parallism =       0.7456
partiton_level_parallism_total  =       0.1485
partiton_level_parallism_util =       1.6361
partiton_level_parallism_util_total  =       1.5917
L2_BW  =      57.5748 GB/Sec
L2_BW_total  =      11.5267 GB/Sec
gpu_total_sim_rate=342886

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 507624
	L1I_total_cache_misses = 21515
	L1I_total_cache_miss_rate = 0.0424
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 5704, Miss = 3611, Miss_rate = 0.633, Pending_hits = 310, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 5673, Miss = 3437, Miss_rate = 0.606, Pending_hits = 279, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5497, Miss = 3484, Miss_rate = 0.634, Pending_hits = 336, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 5865, Miss = 3587, Miss_rate = 0.612, Pending_hits = 429, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5336, Miss = 3360, Miss_rate = 0.630, Pending_hits = 419, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5353, Miss = 3427, Miss_rate = 0.640, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5082, Miss = 3188, Miss_rate = 0.627, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 5594, Miss = 3544, Miss_rate = 0.634, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5323, Miss = 3382, Miss_rate = 0.635, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5193, Miss = 3252, Miss_rate = 0.626, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5353, Miss = 3413, Miss_rate = 0.638, Pending_hits = 294, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5351, Miss = 3442, Miss_rate = 0.643, Pending_hits = 312, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5368, Miss = 3419, Miss_rate = 0.637, Pending_hits = 344, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 5624, Miss = 3595, Miss_rate = 0.639, Pending_hits = 426, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5320, Miss = 3364, Miss_rate = 0.632, Pending_hits = 296, Reservation_fails = 3879
	L1D_total_cache_accesses = 81636
	L1D_total_cache_misses = 51505
	L1D_total_cache_miss_rate = 0.6309
	L1D_total_cache_pending_hits = 5013
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 28494
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28449
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 486109
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21515
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60048
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21588
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 507624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1257, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12996, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 32032224
gpgpu_n_tot_w_icount = 1001007
gpgpu_n_stall_shd_mem = 65897
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50755
gpgpu_n_mem_write_global = 21588
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 960768
gpgpu_n_store_insn = 345408
gpgpu_n_shmem_insn = 10673592
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 901872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:206894	W0_Idle:4201769	W0_Scoreboard:2061120	W1:2826	W2:2646	W3:2466	W4:2286	W5:2106	W6:1926	W7:1746	W8:1566	W9:1386	W10:1206	W11:1026	W12:846	W13:666	W14:486	W15:279	W16:120015	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:857529
single_issue_nums: WS0:573579	WS1:427428	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 406040 {8:50755,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1554336 {72:21588,}
traffic_breakdown_coretomem[INST_ACC_R] = 67264 {8:8408,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8120800 {40:203020,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 345408 {8:43176,}
traffic_breakdown_memtocore[INST_ACC_R] = 1345280 {40:33632,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 310 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	142981 	67336 	28958 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8131 	225 	28 	62320 	2930 	3253 	1368 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	38539 	21233 	21922 	29599 	110047 	24886 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	422 	48 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=717866 n_nop=717797 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001839
n_activity=414 dram_eff=0.3188
bk0: 2a 717853i bk1: 0a 717867i bk2: 32a 717809i bk3: 32a 717807i bk4: 0a 717865i bk5: 0a 717865i bk6: 0a 717865i bk7: 0a 717865i bk8: 0a 717865i bk9: 0a 717865i bk10: 0a 717865i bk11: 0a 717866i bk12: 0a 717866i bk13: 0a 717867i bk14: 0a 717867i bk15: 0a 717867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000184 
total_CMD = 717866 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 717649 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 717866 
n_nop = 717797 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000213132
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=717866 n_nop=717800 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001783
n_activity=374 dram_eff=0.3422
bk0: 0a 717867i bk1: 0a 717868i bk2: 32a 717808i bk3: 32a 717807i bk4: 0a 717864i bk5: 0a 717865i bk6: 0a 717865i bk7: 0a 717865i bk8: 0a 717865i bk9: 0a 717865i bk10: 0a 717865i bk11: 0a 717866i bk12: 0a 717866i bk13: 0a 717867i bk14: 0a 717867i bk15: 0a 717867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000178 
total_CMD = 717866 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 717666 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 717866 
n_nop = 717800 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000201988
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=717866 n_nop=717800 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001783
n_activity=374 dram_eff=0.3422
bk0: 0a 717867i bk1: 0a 717868i bk2: 32a 717809i bk3: 32a 717810i bk4: 0a 717864i bk5: 0a 717865i bk6: 0a 717865i bk7: 0a 717865i bk8: 0a 717865i bk9: 0a 717865i bk10: 0a 717865i bk11: 0a 717866i bk12: 0a 717866i bk13: 0a 717867i bk14: 0a 717867i bk15: 0a 717867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000178 
total_CMD = 717866 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 717666 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 717866 
n_nop = 717800 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000193629
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=717866 n_nop=717800 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001783
n_activity=374 dram_eff=0.3422
bk0: 0a 717867i bk1: 0a 717868i bk2: 32a 717809i bk3: 32a 717809i bk4: 0a 717864i bk5: 0a 717865i bk6: 0a 717865i bk7: 0a 717865i bk8: 0a 717865i bk9: 0a 717865i bk10: 0a 717865i bk11: 0a 717866i bk12: 0a 717866i bk13: 0a 717867i bk14: 0a 717867i bk15: 0a 717867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000178 
total_CMD = 717866 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 717666 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 717866 
n_nop = 717800 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000199202
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=717866 n_nop=717795 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001895
n_activity=414 dram_eff=0.3285
bk0: 0a 717868i bk1: 4a 717850i bk2: 32a 717809i bk3: 32a 717805i bk4: 0a 717864i bk5: 0a 717864i bk6: 0a 717865i bk7: 0a 717865i bk8: 0a 717865i bk9: 0a 717865i bk10: 0a 717865i bk11: 0a 717866i bk12: 0a 717866i bk13: 0a 717867i bk14: 0a 717867i bk15: 0a 717867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 717866 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 717643 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 717866 
n_nop = 717795 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00024935
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=717866 n_nop=717799 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001783
n_activity=393 dram_eff=0.3257
bk0: 0a 717868i bk1: 8a 717845i bk2: 32a 717810i bk3: 24a 717818i bk4: 0a 717864i bk5: 0a 717864i bk6: 0a 717864i bk7: 0a 717864i bk8: 0a 717864i bk9: 0a 717864i bk10: 0a 717865i bk11: 0a 717866i bk12: 0a 717867i bk13: 0a 717868i bk14: 0a 717868i bk15: 0a 717868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000178 
total_CMD = 717866 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 717654 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 717866 
n_nop = 717799 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000242385

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22424, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 23356, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25266, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 22784, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 22852, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22662, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 22172, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 25884, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21824, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 23524, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25066, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 22044, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 279858
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0014
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 203020
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43176
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32492
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 203020
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43176
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 33632
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=279858
icnt_total_pkts_simt_to_mem=102354
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.4777
	minimum = 5
	maximum = 137
Network latency average = 49.7426
	minimum = 5
	maximum = 123
Slowest packet = 349082
Flit latency average = 47.0778
	minimum = 5
	maximum = 123
Slowest flit = 379880
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.122811
	minimum = 0 (at node 15)
	maximum = 0.52615 (at node 24)
Accepted packet rate average = 0.122811
	minimum = 0 (at node 15)
	maximum = 0.21866 (at node 4)
Injected flit rate average = 0.130442
	minimum = 0 (at node 15)
	maximum = 0.52615 (at node 24)
Accepted flit rate average= 0.130442
	minimum = 0 (at node 15)
	maximum = 0.21866 (at node 4)
Injected packet length average = 1.06214
Accepted packet length average = 1.06214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.4979 (27 samples)
	minimum = 5 (27 samples)
	maximum = 273.778 (27 samples)
Network latency average = 23.893 (27 samples)
	minimum = 5 (27 samples)
	maximum = 273.148 (27 samples)
Flit latency average = 22.8231 (27 samples)
	minimum = 5 (27 samples)
	maximum = 272.815 (27 samples)
Fragmentation average = 0.00176442 (27 samples)
	minimum = 0 (27 samples)
	maximum = 20.1481 (27 samples)
Injected packet rate average = 0.0567008 (27 samples)
	minimum = 0.00905835 (27 samples)
	maximum = 0.158633 (27 samples)
Accepted packet rate average = 0.0567008 (27 samples)
	minimum = 0.0123798 (27 samples)
	maximum = 0.0994705 (27 samples)
Injected flit rate average = 0.0602244 (27 samples)
	minimum = 0.0116963 (27 samples)
	maximum = 0.158816 (27 samples)
Accepted flit rate average = 0.0602244 (27 samples)
	minimum = 0.0154571 (27 samples)
	maximum = 0.0994705 (27 samples)
Injected packet size average = 1.06214 (27 samples)
Accepted packet size average = 1.06214 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 26 sec (86 sec)
gpgpu_simulation_rate = 342886 (inst/sec)
gpgpu_simulation_rate = 6323 (cycle/sec)
gpgpu_silicon_slowdown = 110706x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe297755f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775600..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 28: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 28 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 570983
gpu_tot_sim_insn = 29508762
gpu_tot_ipc =      51.6806
gpu_tot_issued_cta = 1258
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.7028% 
max_total_param_size = 0
gpu_stall_dramfull = 38964
gpu_stall_icnt2sh    = 51345
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1415
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.5912
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      10.9850 GB/Sec
gpu_total_sim_rate=339181

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 509314
	L1I_total_cache_misses = 21530
	L1I_total_cache_miss_rate = 0.0423
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 5704, Miss = 3611, Miss_rate = 0.633, Pending_hits = 310, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 5673, Miss = 3437, Miss_rate = 0.606, Pending_hits = 279, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5497, Miss = 3484, Miss_rate = 0.634, Pending_hits = 336, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 5865, Miss = 3587, Miss_rate = 0.612, Pending_hits = 429, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5336, Miss = 3360, Miss_rate = 0.630, Pending_hits = 419, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5353, Miss = 3427, Miss_rate = 0.640, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5113, Miss = 3204, Miss_rate = 0.627, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 5594, Miss = 3544, Miss_rate = 0.634, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5323, Miss = 3382, Miss_rate = 0.635, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5193, Miss = 3252, Miss_rate = 0.626, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5353, Miss = 3413, Miss_rate = 0.638, Pending_hits = 294, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5351, Miss = 3442, Miss_rate = 0.643, Pending_hits = 312, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5368, Miss = 3419, Miss_rate = 0.637, Pending_hits = 344, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 5624, Miss = 3595, Miss_rate = 0.639, Pending_hits = 426, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5320, Miss = 3364, Miss_rate = 0.632, Pending_hits = 296, Reservation_fails = 3879
	L1D_total_cache_accesses = 81667
	L1D_total_cache_misses = 51521
	L1D_total_cache_miss_rate = 0.6309
	L1D_total_cache_pending_hits = 5013
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 28497
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28452
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20853
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 487784
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21530
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60064
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21603
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 509314

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1258, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12996, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 32127360
gpgpu_n_tot_w_icount = 1003980
gpgpu_n_stall_shd_mem = 66401
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50771
gpgpu_n_mem_write_global = 21603
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 961024
gpgpu_n_store_insn = 345648
gpgpu_n_shmem_insn = 10678288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 901920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 27216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:206894	W0_Idle:4233062	W0_Scoreboard:2081112	W1:3140	W2:2940	W3:2740	W4:2540	W5:2340	W6:2140	W7:1940	W8:1740	W9:1540	W10:1340	W11:1140	W12:940	W13:740	W14:540	W15:310	W16:120381	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:857529
single_issue_nums: WS0:576552	WS1:427428	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 406168 {8:50771,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1555416 {72:21603,}
traffic_breakdown_coretomem[INST_ACC_R] = 67384 {8:8423,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8123360 {40:203084,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 345648 {8:43206,}
traffic_breakdown_memtocore[INST_ACC_R] = 1347680 {40:33692,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 310 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	143075 	67336 	28958 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8146 	225 	28 	62351 	2930 	3253 	1368 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	38633 	21233 	21922 	29599 	110047 	24886 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	433 	48 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=753677 n_nop=753608 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001751
n_activity=414 dram_eff=0.3188
bk0: 2a 753664i bk1: 0a 753678i bk2: 32a 753620i bk3: 32a 753618i bk4: 0a 753676i bk5: 0a 753676i bk6: 0a 753676i bk7: 0a 753676i bk8: 0a 753676i bk9: 0a 753676i bk10: 0a 753676i bk11: 0a 753677i bk12: 0a 753677i bk13: 0a 753678i bk14: 0a 753678i bk15: 0a 753678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000175 
total_CMD = 753677 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 753460 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 753677 
n_nop = 753608 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000203005
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=753677 n_nop=753611 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001698
n_activity=374 dram_eff=0.3422
bk0: 0a 753678i bk1: 0a 753679i bk2: 32a 753619i bk3: 32a 753618i bk4: 0a 753675i bk5: 0a 753676i bk6: 0a 753676i bk7: 0a 753676i bk8: 0a 753676i bk9: 0a 753676i bk10: 0a 753676i bk11: 0a 753677i bk12: 0a 753677i bk13: 0a 753678i bk14: 0a 753678i bk15: 0a 753678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 753677 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 753477 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 753677 
n_nop = 753611 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00019239
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=753677 n_nop=753611 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001698
n_activity=374 dram_eff=0.3422
bk0: 0a 753678i bk1: 0a 753679i bk2: 32a 753620i bk3: 32a 753621i bk4: 0a 753675i bk5: 0a 753676i bk6: 0a 753676i bk7: 0a 753676i bk8: 0a 753676i bk9: 0a 753676i bk10: 0a 753676i bk11: 0a 753677i bk12: 0a 753677i bk13: 0a 753678i bk14: 0a 753678i bk15: 0a 753678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 753677 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 753477 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 753677 
n_nop = 753611 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000184429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=753677 n_nop=753611 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001698
n_activity=374 dram_eff=0.3422
bk0: 0a 753678i bk1: 0a 753679i bk2: 32a 753620i bk3: 32a 753620i bk4: 0a 753675i bk5: 0a 753676i bk6: 0a 753676i bk7: 0a 753676i bk8: 0a 753676i bk9: 0a 753676i bk10: 0a 753676i bk11: 0a 753677i bk12: 0a 753677i bk13: 0a 753678i bk14: 0a 753678i bk15: 0a 753678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 753677 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 753477 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 753677 
n_nop = 753611 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000189736
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=753677 n_nop=753606 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001804
n_activity=414 dram_eff=0.3285
bk0: 0a 753679i bk1: 4a 753661i bk2: 32a 753620i bk3: 32a 753616i bk4: 0a 753675i bk5: 0a 753675i bk6: 0a 753676i bk7: 0a 753676i bk8: 0a 753676i bk9: 0a 753676i bk10: 0a 753676i bk11: 0a 753677i bk12: 0a 753677i bk13: 0a 753678i bk14: 0a 753678i bk15: 0a 753678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 753677 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 753454 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 753677 
n_nop = 753606 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000237502
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=753677 n_nop=753610 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001698
n_activity=393 dram_eff=0.3257
bk0: 0a 753679i bk1: 8a 753656i bk2: 32a 753621i bk3: 24a 753629i bk4: 0a 753675i bk5: 0a 753675i bk6: 0a 753675i bk7: 0a 753675i bk8: 0a 753675i bk9: 0a 753675i bk10: 0a 753676i bk11: 0a 753677i bk12: 0a 753678i bk13: 0a 753679i bk14: 0a 753679i bk15: 0a 753679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 753677 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 753465 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 753677 
n_nop = 753610 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000230868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22432, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 23386, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25274, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 22784, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 22894, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22662, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 22180, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 25884, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21832, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 23558, Miss = 36, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25074, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 22052, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 280012
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0014
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 203084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32552
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 203084
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43206
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 33692
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=280012
icnt_total_pkts_simt_to_mem=102415
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 360764
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 382212
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 6)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 6)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 6)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 6)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.7685 (28 samples)
	minimum = 5 (28 samples)
	maximum = 264.214 (28 samples)
Network latency average = 23.221 (28 samples)
	minimum = 5 (28 samples)
	maximum = 263.607 (28 samples)
Flit latency average = 22.1865 (28 samples)
	minimum = 5 (28 samples)
	maximum = 263.25 (28 samples)
Fragmentation average = 0.0017014 (28 samples)
	minimum = 0 (28 samples)
	maximum = 19.4286 (28 samples)
Injected packet rate average = 0.0546856 (28 samples)
	minimum = 0.00873484 (28 samples)
	maximum = 0.153028 (28 samples)
Accepted packet rate average = 0.0546856 (28 samples)
	minimum = 0.0119376 (28 samples)
	maximum = 0.0961207 (28 samples)
Injected flit rate average = 0.058084 (28 samples)
	minimum = 0.0112785 (28 samples)
	maximum = 0.153224 (28 samples)
Accepted flit rate average = 0.058084 (28 samples)
	minimum = 0.014905 (28 samples)
	maximum = 0.0961207 (28 samples)
Injected packet size average = 1.06214 (28 samples)
Accepted packet size average = 1.06214 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 27 sec (87 sec)
gpgpu_simulation_rate = 339181 (inst/sec)
gpgpu_simulation_rate = 6563 (cycle/sec)
gpgpu_silicon_slowdown = 106658x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775620..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (6,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z13lud_perimeterPfii'
Destroy streams for kernel 29: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 29 
gpu_sim_cycle = 25120
gpu_sim_insn = 118080
gpu_ipc =       4.7006
gpu_tot_sim_cycle = 596103
gpu_tot_sim_insn = 29626842
gpu_tot_ipc =      49.7009
gpu_tot_issued_cta = 1264
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.0629% 
max_total_param_size = 0
gpu_stall_dramfull = 38964
gpu_stall_icnt2sh    = 51345
partiton_level_parallism =       0.0373
partiton_level_parallism_total  =       0.1371
partiton_level_parallism_util =       1.0097
partiton_level_parallism_util_total  =       1.5807
L2_BW  =       3.0069 GB/Sec
L2_BW_total  =      10.6488 GB/Sec
gpu_total_sim_rate=329187

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 512974
	L1I_total_cache_misses = 21992
	L1I_total_cache_miss_rate = 0.0429
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 5704, Miss = 3611, Miss_rate = 0.633, Pending_hits = 310, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 5673, Miss = 3437, Miss_rate = 0.606, Pending_hits = 279, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5497, Miss = 3484, Miss_rate = 0.634, Pending_hits = 336, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 5865, Miss = 3587, Miss_rate = 0.612, Pending_hits = 429, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5336, Miss = 3360, Miss_rate = 0.630, Pending_hits = 419, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5353, Miss = 3427, Miss_rate = 0.640, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5113, Miss = 3204, Miss_rate = 0.627, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 5673, Miss = 3592, Miss_rate = 0.633, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5402, Miss = 3430, Miss_rate = 0.635, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5272, Miss = 3300, Miss_rate = 0.626, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5432, Miss = 3461, Miss_rate = 0.637, Pending_hits = 294, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5430, Miss = 3490, Miss_rate = 0.643, Pending_hits = 312, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5447, Miss = 3467, Miss_rate = 0.636, Pending_hits = 344, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 5624, Miss = 3595, Miss_rate = 0.639, Pending_hits = 426, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5320, Miss = 3364, Miss_rate = 0.632, Pending_hits = 296, Reservation_fails = 3879
	L1D_total_cache_accesses = 82141
	L1D_total_cache_misses = 51809
	L1D_total_cache_miss_rate = 0.6307
	L1D_total_cache_pending_hits = 5013
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 28551
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28506
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 490982
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60352
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21789
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 512974

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1264, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12996, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 32358912
gpgpu_n_tot_w_icount = 1011216
gpgpu_n_stall_shd_mem = 67745
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51059
gpgpu_n_mem_write_global = 21789
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 965632
gpgpu_n_store_insn = 348624
gpgpu_n_shmem_insn = 10716496
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 903072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28560
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:207176	W0_Idle:4452776	W0_Scoreboard:2155188	W1:3140	W2:2940	W3:2740	W4:2540	W5:2340	W6:2140	W7:1940	W8:1740	W9:1540	W10:1340	W11:1140	W12:940	W13:740	W14:540	W15:310	W16:127455	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:857691
single_issue_nums: WS0:583788	WS1:427428	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 408472 {8:51059,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1568808 {72:21789,}
traffic_breakdown_coretomem[INST_ACC_R] = 71080 {8:8885,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8169440 {40:204236,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 348624 {8:43578,}
traffic_breakdown_memtocore[INST_ACC_R] = 1421600 {40:35540,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 309 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	144599 	67336 	28958 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8603 	230 	28 	62825 	2930 	3253 	1368 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	40157 	21233 	21922 	29599 	110047 	24886 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	460 	48 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=786835 n_nop=786766 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001678
n_activity=414 dram_eff=0.3188
bk0: 2a 786822i bk1: 0a 786836i bk2: 32a 786778i bk3: 32a 786776i bk4: 0a 786834i bk5: 0a 786834i bk6: 0a 786834i bk7: 0a 786834i bk8: 0a 786834i bk9: 0a 786834i bk10: 0a 786834i bk11: 0a 786835i bk12: 0a 786835i bk13: 0a 786836i bk14: 0a 786836i bk15: 0a 786836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 786835 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 786618 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 786835 
n_nop = 786766 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00019445
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=786835 n_nop=786769 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001627
n_activity=374 dram_eff=0.3422
bk0: 0a 786836i bk1: 0a 786837i bk2: 32a 786777i bk3: 32a 786776i bk4: 0a 786833i bk5: 0a 786834i bk6: 0a 786834i bk7: 0a 786834i bk8: 0a 786834i bk9: 0a 786834i bk10: 0a 786834i bk11: 0a 786835i bk12: 0a 786835i bk13: 0a 786836i bk14: 0a 786836i bk15: 0a 786836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 786835 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 786635 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 786835 
n_nop = 786769 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000184283
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=786835 n_nop=786769 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001627
n_activity=374 dram_eff=0.3422
bk0: 0a 786836i bk1: 0a 786837i bk2: 32a 786778i bk3: 32a 786779i bk4: 0a 786833i bk5: 0a 786834i bk6: 0a 786834i bk7: 0a 786834i bk8: 0a 786834i bk9: 0a 786834i bk10: 0a 786834i bk11: 0a 786835i bk12: 0a 786835i bk13: 0a 786836i bk14: 0a 786836i bk15: 0a 786836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 786835 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 786635 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 786835 
n_nop = 786769 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000176657
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=786835 n_nop=786769 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001627
n_activity=374 dram_eff=0.3422
bk0: 0a 786836i bk1: 0a 786837i bk2: 32a 786778i bk3: 32a 786778i bk4: 0a 786833i bk5: 0a 786834i bk6: 0a 786834i bk7: 0a 786834i bk8: 0a 786834i bk9: 0a 786834i bk10: 0a 786834i bk11: 0a 786835i bk12: 0a 786835i bk13: 0a 786836i bk14: 0a 786836i bk15: 0a 786836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 786835 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 786635 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 786835 
n_nop = 786769 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000181741
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=786835 n_nop=786764 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001728
n_activity=414 dram_eff=0.3285
bk0: 0a 786837i bk1: 4a 786819i bk2: 32a 786778i bk3: 32a 786774i bk4: 0a 786833i bk5: 0a 786833i bk6: 0a 786834i bk7: 0a 786834i bk8: 0a 786834i bk9: 0a 786834i bk10: 0a 786834i bk11: 0a 786835i bk12: 0a 786835i bk13: 0a 786836i bk14: 0a 786836i bk15: 0a 786836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000173 
total_CMD = 786835 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 786612 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 786835 
n_nop = 786764 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000227494
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=786835 n_nop=786768 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001627
n_activity=393 dram_eff=0.3257
bk0: 0a 786837i bk1: 8a 786814i bk2: 32a 786779i bk3: 24a 786787i bk4: 0a 786833i bk5: 0a 786833i bk6: 0a 786833i bk7: 0a 786833i bk8: 0a 786833i bk9: 0a 786833i bk10: 0a 786834i bk11: 0a 786835i bk12: 0a 786836i bk13: 0a 786837i bk14: 0a 786837i bk15: 0a 786837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 786835 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 786623 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 786835 
n_nop = 786768 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000221139

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22600, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 23950, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25418, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 23096, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 23442, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22806, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 22460, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26028, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21976, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 24074, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25218, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 22316, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 283384
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0014
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 204236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43578
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34400
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 204236
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43578
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35540
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=283384
icnt_total_pkts_simt_to_mem=103537
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04666
	minimum = 5
	maximum = 10
Network latency average = 5.04666
	minimum = 5
	maximum = 10
Slowest packet = 360829
Flit latency average = 5.00334
	minimum = 5
	maximum = 10
Slowest flit = 382432
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00635173
	minimum = 0 (at node 0)
	maximum = 0.0224522 (at node 16)
Accepted packet rate average = 0.00635173
	minimum = 0 (at node 0)
	maximum = 0.0223726 (at node 7)
Injected flit rate average = 0.00662597
	minimum = 0 (at node 0)
	maximum = 0.0224522 (at node 16)
Accepted flit rate average= 0.00662597
	minimum = 0 (at node 0)
	maximum = 0.0223726 (at node 7)
Injected packet length average = 1.04318
Accepted packet length average = 1.04318
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.0884 (29 samples)
	minimum = 5 (29 samples)
	maximum = 255.448 (29 samples)
Network latency average = 22.5943 (29 samples)
	minimum = 5 (29 samples)
	maximum = 254.862 (29 samples)
Flit latency average = 21.594 (29 samples)
	minimum = 5 (29 samples)
	maximum = 254.517 (29 samples)
Fragmentation average = 0.00164273 (29 samples)
	minimum = 0 (29 samples)
	maximum = 18.7586 (29 samples)
Injected packet rate average = 0.0530189 (29 samples)
	minimum = 0.00843364 (29 samples)
	maximum = 0.148526 (29 samples)
Accepted packet rate average = 0.0530189 (29 samples)
	minimum = 0.011526 (29 samples)
	maximum = 0.0935776 (29 samples)
Injected flit rate average = 0.0563096 (29 samples)
	minimum = 0.0108896 (29 samples)
	maximum = 0.148715 (29 samples)
Accepted flit rate average = 0.0563096 (29 samples)
	minimum = 0.0143911 (29 samples)
	maximum = 0.0935776 (29 samples)
Injected packet size average = 1.06207 (29 samples)
Accepted packet size average = 1.06207 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 30 sec (90 sec)
gpgpu_simulation_rate = 329187 (inst/sec)
gpgpu_simulation_rate = 6623 (cycle/sec)
gpgpu_silicon_slowdown = 105692x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775630..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775640..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (6,6,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12lud_internalPfii'
Destroy streams for kernel 30: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 30 
gpu_sim_cycle = 3444
gpu_sim_insn = 857088
gpu_ipc =     248.8641
gpu_tot_sim_cycle = 599547
gpu_tot_sim_insn = 30483930
gpu_tot_ipc =      50.8449
gpu_tot_issued_cta = 1300
gpu_occupancy = 36.7604% 
gpu_tot_occupancy = 18.2741% 
max_total_param_size = 0
gpu_stall_dramfull = 40055
gpu_stall_icnt2sh    = 52834
partiton_level_parallism =       0.6536
partiton_level_parallism_total  =       0.1401
partiton_level_parallism_util =       1.5450
partiton_level_parallism_util_total  =       1.5798
L2_BW  =      51.0699 GB/Sec
L2_BW_total  =      10.8810 GB/Sec
gpu_total_sim_rate=334988

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 526510
	L1I_total_cache_misses = 22618
	L1I_total_cache_miss_rate = 0.0430
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 5896, Miss = 3739, Miss_rate = 0.634, Pending_hits = 323, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 5865, Miss = 3565, Miss_rate = 0.608, Pending_hits = 292, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5689, Miss = 3612, Miss_rate = 0.635, Pending_hits = 350, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 6057, Miss = 3715, Miss_rate = 0.613, Pending_hits = 441, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5464, Miss = 3456, Miss_rate = 0.633, Pending_hits = 419, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5481, Miss = 3523, Miss_rate = 0.643, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5241, Miss = 3300, Miss_rate = 0.630, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 5801, Miss = 3688, Miss_rate = 0.636, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5530, Miss = 3526, Miss_rate = 0.638, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5400, Miss = 3396, Miss_rate = 0.629, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5560, Miss = 3557, Miss_rate = 0.640, Pending_hits = 294, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5558, Miss = 3586, Miss_rate = 0.645, Pending_hits = 312, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5575, Miss = 3563, Miss_rate = 0.639, Pending_hits = 344, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 5816, Miss = 3723, Miss_rate = 0.640, Pending_hits = 442, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5512, Miss = 3492, Miss_rate = 0.634, Pending_hits = 312, Reservation_fails = 3879
	L1D_total_cache_accesses = 84445
	L1D_total_cache_misses = 53441
	L1D_total_cache_miss_rate = 0.6328
	L1D_total_cache_pending_hits = 5097
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 29415
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29370
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 503892
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22618
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62080
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 29415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22365
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 526510

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1300, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13089, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 33216000
gpgpu_n_tot_w_icount = 1038000
gpgpu_n_stall_shd_mem = 68897
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 52691
gpgpu_n_mem_write_global = 22365
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 993280
gpgpu_n_store_insn = 357840
gpgpu_n_shmem_insn = 11029840
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 930720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28560
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37920
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:212904	W0_Idle:4467271	W0_Scoreboard:2197595	W1:3140	W2:2940	W3:2740	W4:2540	W5:2340	W6:2140	W7:1940	W8:1740	W9:1540	W10:1340	W11:1140	W12:940	W13:740	W14:540	W15:310	W16:127455	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:884475
single_issue_nums: WS0:597180	WS1:440820	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 421528 {8:52691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1610280 {72:22365,}
traffic_breakdown_coretomem[INST_ACC_R] = 71424 {8:8928,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8430560 {40:210764,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 357840 {8:44730,}
traffic_breakdown_memtocore[INST_ACC_R] = 1428480 {40:35712,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 309 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	148361 	70386 	29826 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8640 	236 	28 	64908 	2930 	3285 	1461 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	40450 	21629 	22557 	30661 	114841 	25386 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	464 	50 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791380 n_nop=791311 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001668
n_activity=414 dram_eff=0.3188
bk0: 2a 791367i bk1: 0a 791381i bk2: 32a 791323i bk3: 32a 791321i bk4: 0a 791379i bk5: 0a 791379i bk6: 0a 791379i bk7: 0a 791379i bk8: 0a 791379i bk9: 0a 791379i bk10: 0a 791379i bk11: 0a 791380i bk12: 0a 791380i bk13: 0a 791381i bk14: 0a 791381i bk15: 0a 791381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000167 
total_CMD = 791380 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 791163 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791380 
n_nop = 791311 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000193333
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791380 n_nop=791314 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001617
n_activity=374 dram_eff=0.3422
bk0: 0a 791381i bk1: 0a 791382i bk2: 32a 791322i bk3: 32a 791321i bk4: 0a 791378i bk5: 0a 791379i bk6: 0a 791379i bk7: 0a 791379i bk8: 0a 791379i bk9: 0a 791379i bk10: 0a 791379i bk11: 0a 791380i bk12: 0a 791380i bk13: 0a 791381i bk14: 0a 791381i bk15: 0a 791381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 791380 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 791180 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791380 
n_nop = 791314 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000183224
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791380 n_nop=791314 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001617
n_activity=374 dram_eff=0.3422
bk0: 0a 791381i bk1: 0a 791382i bk2: 32a 791323i bk3: 32a 791324i bk4: 0a 791378i bk5: 0a 791379i bk6: 0a 791379i bk7: 0a 791379i bk8: 0a 791379i bk9: 0a 791379i bk10: 0a 791379i bk11: 0a 791380i bk12: 0a 791380i bk13: 0a 791381i bk14: 0a 791381i bk15: 0a 791381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 791380 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 791180 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791380 
n_nop = 791314 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000175643
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791380 n_nop=791314 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001617
n_activity=374 dram_eff=0.3422
bk0: 0a 791381i bk1: 0a 791382i bk2: 32a 791323i bk3: 32a 791323i bk4: 0a 791378i bk5: 0a 791379i bk6: 0a 791379i bk7: 0a 791379i bk8: 0a 791379i bk9: 0a 791379i bk10: 0a 791379i bk11: 0a 791380i bk12: 0a 791380i bk13: 0a 791381i bk14: 0a 791381i bk15: 0a 791381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 791380 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 791180 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791380 
n_nop = 791314 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000180697
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791380 n_nop=791309 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001719
n_activity=414 dram_eff=0.3285
bk0: 0a 791382i bk1: 4a 791364i bk2: 32a 791323i bk3: 32a 791319i bk4: 0a 791378i bk5: 0a 791378i bk6: 0a 791379i bk7: 0a 791379i bk8: 0a 791379i bk9: 0a 791379i bk10: 0a 791379i bk11: 0a 791380i bk12: 0a 791380i bk13: 0a 791381i bk14: 0a 791381i bk15: 0a 791381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000172 
total_CMD = 791380 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 791157 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791380 
n_nop = 791309 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000226187
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791380 n_nop=791313 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001617
n_activity=393 dram_eff=0.3257
bk0: 0a 791382i bk1: 8a 791359i bk2: 32a 791324i bk3: 24a 791332i bk4: 0a 791378i bk5: 0a 791378i bk6: 0a 791378i bk7: 0a 791378i bk8: 0a 791378i bk9: 0a 791378i bk10: 0a 791379i bk11: 0a 791380i bk12: 0a 791381i bk13: 0a 791382i bk14: 0a 791382i bk15: 0a 791382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 791380 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 791168 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791380 
n_nop = 791313 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000219869

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22600, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 25302, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25418, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 24268, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 24834, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22862, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 23708, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26084, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21976, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 25482, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25218, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 23484, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 291236
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 210764
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34572
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 210764
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44730
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35712
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=291236
icnt_total_pkts_simt_to_mem=106364
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.6593
	minimum = 5
	maximum = 317
Network latency average = 58.4134
	minimum = 5
	maximum = 317
Slowest packet = 368862
Flit latency average = 55.4838
	minimum = 5
	maximum = 317
Slowest flit = 390651
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.108648
	minimum = 0 (at node 15)
	maximum = 0.408827 (at node 24)
Accepted packet rate average = 0.108648
	minimum = 0 (at node 15)
	maximum = 0.176539 (at node 0)
Injected flit rate average = 0.114843
	minimum = 0 (at node 15)
	maximum = 0.408827 (at node 24)
Accepted flit rate average= 0.114843
	minimum = 0 (at node 15)
	maximum = 0.176539 (at node 0)
Injected packet length average = 1.05701
Accepted packet length average = 1.05701
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.3741 (30 samples)
	minimum = 5 (30 samples)
	maximum = 257.5 (30 samples)
Network latency average = 23.7882 (30 samples)
	minimum = 5 (30 samples)
	maximum = 256.933 (30 samples)
Flit latency average = 22.7237 (30 samples)
	minimum = 5 (30 samples)
	maximum = 256.6 (30 samples)
Fragmentation average = 0.00158798 (30 samples)
	minimum = 0 (30 samples)
	maximum = 18.1333 (30 samples)
Injected packet rate average = 0.0548732 (30 samples)
	minimum = 0.00815252 (30 samples)
	maximum = 0.157202 (30 samples)
Accepted packet rate average = 0.0548732 (30 samples)
	minimum = 0.0111418 (30 samples)
	maximum = 0.096343 (30 samples)
Injected flit rate average = 0.0582607 (30 samples)
	minimum = 0.0105266 (30 samples)
	maximum = 0.157385 (30 samples)
Accepted flit rate average = 0.0582607 (30 samples)
	minimum = 0.0139113 (30 samples)
	maximum = 0.096343 (30 samples)
Injected packet size average = 1.06173 (30 samples)
Accepted packet size average = 1.06173 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 31 sec (91 sec)
gpgpu_simulation_rate = 334988 (inst/sec)
gpgpu_simulation_rate = 6588 (cycle/sec)
gpgpu_silicon_slowdown = 106253x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe297755f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775600..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 31: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 31 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 626677
gpu_tot_sim_insn = 30504435
gpu_tot_ipc =      48.6765
gpu_tot_issued_cta = 1301
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.1639% 
max_total_param_size = 0
gpu_stall_dramfull = 40055
gpu_stall_icnt2sh    = 52834
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1341
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.5793
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =      10.4155 GB/Sec
gpu_total_sim_rate=328004

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 528200
	L1I_total_cache_misses = 22633
	L1I_total_cache_miss_rate = 0.0428
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 5896, Miss = 3739, Miss_rate = 0.634, Pending_hits = 323, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 5865, Miss = 3565, Miss_rate = 0.608, Pending_hits = 292, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5689, Miss = 3612, Miss_rate = 0.635, Pending_hits = 350, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 6057, Miss = 3715, Miss_rate = 0.613, Pending_hits = 441, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5495, Miss = 3472, Miss_rate = 0.632, Pending_hits = 419, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5481, Miss = 3523, Miss_rate = 0.643, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5241, Miss = 3300, Miss_rate = 0.630, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 5801, Miss = 3688, Miss_rate = 0.636, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5530, Miss = 3526, Miss_rate = 0.638, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5400, Miss = 3396, Miss_rate = 0.629, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5560, Miss = 3557, Miss_rate = 0.640, Pending_hits = 294, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5558, Miss = 3586, Miss_rate = 0.645, Pending_hits = 312, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5575, Miss = 3563, Miss_rate = 0.639, Pending_hits = 344, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 5816, Miss = 3723, Miss_rate = 0.640, Pending_hits = 442, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5512, Miss = 3492, Miss_rate = 0.634, Pending_hits = 312, Reservation_fails = 3879
	L1D_total_cache_accesses = 84476
	L1D_total_cache_misses = 53457
	L1D_total_cache_miss_rate = 0.6328
	L1D_total_cache_pending_hits = 5097
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 29418
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52707
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29373
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 505567
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22633
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 29418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22380
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 528200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1301, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13089, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 33311136
gpgpu_n_tot_w_icount = 1040973
gpgpu_n_stall_shd_mem = 69401
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 52707
gpgpu_n_mem_write_global = 22380
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 993536
gpgpu_n_store_insn = 358080
gpgpu_n_shmem_insn = 11034536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 930768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 29064
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37920
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:212904	W0_Idle:4498564	W0_Scoreboard:2217587	W1:3454	W2:3234	W3:3014	W4:2794	W5:2574	W6:2354	W7:2134	W8:1914	W9:1694	W10:1474	W11:1254	W12:1034	W13:814	W14:594	W15:341	W16:127821	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:884475
single_issue_nums: WS0:600153	WS1:440820	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 421656 {8:52707,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1611360 {72:22380,}
traffic_breakdown_coretomem[INST_ACC_R] = 71544 {8:8943,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8433120 {40:210828,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 358080 {8:44760,}
traffic_breakdown_memtocore[INST_ACC_R] = 1430880 {40:35772,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 308 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	148455 	70386 	29826 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8655 	236 	28 	64939 	2930 	3285 	1461 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	40544 	21629 	22557 	30661 	114841 	25386 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	475 	50 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827191 n_nop=827122 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001596
n_activity=414 dram_eff=0.3188
bk0: 2a 827178i bk1: 0a 827192i bk2: 32a 827134i bk3: 32a 827132i bk4: 0a 827190i bk5: 0a 827190i bk6: 0a 827190i bk7: 0a 827190i bk8: 0a 827190i bk9: 0a 827190i bk10: 0a 827190i bk11: 0a 827191i bk12: 0a 827191i bk13: 0a 827192i bk14: 0a 827192i bk15: 0a 827192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 827191 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 826974 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 827191 
n_nop = 827122 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000184963
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827191 n_nop=827125 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001547
n_activity=374 dram_eff=0.3422
bk0: 0a 827192i bk1: 0a 827193i bk2: 32a 827133i bk3: 32a 827132i bk4: 0a 827189i bk5: 0a 827190i bk6: 0a 827190i bk7: 0a 827190i bk8: 0a 827190i bk9: 0a 827190i bk10: 0a 827190i bk11: 0a 827191i bk12: 0a 827191i bk13: 0a 827192i bk14: 0a 827192i bk15: 0a 827192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 827191 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 826991 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 827191 
n_nop = 827125 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000175292
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827191 n_nop=827125 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001547
n_activity=374 dram_eff=0.3422
bk0: 0a 827192i bk1: 0a 827193i bk2: 32a 827134i bk3: 32a 827135i bk4: 0a 827189i bk5: 0a 827190i bk6: 0a 827190i bk7: 0a 827190i bk8: 0a 827190i bk9: 0a 827190i bk10: 0a 827190i bk11: 0a 827191i bk12: 0a 827191i bk13: 0a 827192i bk14: 0a 827192i bk15: 0a 827192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 827191 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 826991 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 827191 
n_nop = 827125 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000168039
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827191 n_nop=827125 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001547
n_activity=374 dram_eff=0.3422
bk0: 0a 827192i bk1: 0a 827193i bk2: 32a 827134i bk3: 32a 827134i bk4: 0a 827189i bk5: 0a 827190i bk6: 0a 827190i bk7: 0a 827190i bk8: 0a 827190i bk9: 0a 827190i bk10: 0a 827190i bk11: 0a 827191i bk12: 0a 827191i bk13: 0a 827192i bk14: 0a 827192i bk15: 0a 827192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 827191 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 826991 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 827191 
n_nop = 827125 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000172874
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827191 n_nop=827120 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001644
n_activity=414 dram_eff=0.3285
bk0: 0a 827193i bk1: 4a 827175i bk2: 32a 827134i bk3: 32a 827130i bk4: 0a 827189i bk5: 0a 827189i bk6: 0a 827190i bk7: 0a 827190i bk8: 0a 827190i bk9: 0a 827190i bk10: 0a 827190i bk11: 0a 827191i bk12: 0a 827191i bk13: 0a 827192i bk14: 0a 827192i bk15: 0a 827192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000164 
total_CMD = 827191 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 826968 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 827191 
n_nop = 827120 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000216395
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827191 n_nop=827124 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001547
n_activity=393 dram_eff=0.3257
bk0: 0a 827193i bk1: 8a 827170i bk2: 32a 827135i bk3: 24a 827143i bk4: 0a 827189i bk5: 0a 827189i bk6: 0a 827189i bk7: 0a 827189i bk8: 0a 827189i bk9: 0a 827189i bk10: 0a 827190i bk11: 0a 827191i bk12: 0a 827192i bk13: 0a 827193i bk14: 0a 827193i bk15: 0a 827193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 827191 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 826979 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 827191 
n_nop = 827124 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00021035

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22608, Miss = 34, Miss_rate = 0.002, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 25336, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25426, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 24268, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 24872, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22862, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 23716, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26084, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 21984, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 25516, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25226, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 23492, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 291390
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 210828
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34632
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 210828
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44760
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35772
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=291390
icnt_total_pkts_simt_to_mem=106425
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 375375
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 397600
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 4)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 4)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 4)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 4)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.7193 (31 samples)
	minimum = 5 (31 samples)
	maximum = 249.387 (31 samples)
Network latency average = 23.1846 (31 samples)
	minimum = 5 (31 samples)
	maximum = 248.839 (31 samples)
Flit latency average = 22.1519 (31 samples)
	minimum = 5 (31 samples)
	maximum = 248.484 (31 samples)
Fragmentation average = 0.00153675 (31 samples)
	minimum = 0 (31 samples)
	maximum = 17.5484 (31 samples)
Injected packet rate average = 0.0531119 (31 samples)
	minimum = 0.00788953 (31 samples)
	maximum = 0.152186 (31 samples)
Accepted packet rate average = 0.0531119 (31 samples)
	minimum = 0.0107824 (31 samples)
	maximum = 0.0934183 (31 samples)
Injected flit rate average = 0.0563908 (31 samples)
	minimum = 0.0101871 (31 samples)
	maximum = 0.152381 (31 samples)
Accepted flit rate average = 0.0563908 (31 samples)
	minimum = 0.0134626 (31 samples)
	maximum = 0.0934183 (31 samples)
Injected packet size average = 1.06173 (31 samples)
Accepted packet size average = 1.06173 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 33 sec (93 sec)
gpgpu_simulation_rate = 328004 (inst/sec)
gpgpu_simulation_rate = 6738 (cycle/sec)
gpgpu_silicon_slowdown = 103888x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775620..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (5,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z13lud_perimeterPfii'
Destroy streams for kernel 32: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 32 
gpu_sim_cycle = 25120
gpu_sim_insn = 98400
gpu_ipc =       3.9172
gpu_tot_sim_cycle = 651797
gpu_tot_sim_insn = 30602835
gpu_tot_ipc =      46.9515
gpu_tot_issued_cta = 1306
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 17.6810% 
max_total_param_size = 0
gpu_stall_dramfull = 40055
gpu_stall_icnt2sh    = 52834
partiton_level_parallism =       0.0304
partiton_level_parallism_total  =       0.1301
partiton_level_parallism_util =       1.0053
partiton_level_parallism_util_total  =       1.5712
L2_BW  =       2.4487 GB/Sec
L2_BW_total  =      10.1084 GB/Sec
gpu_total_sim_rate=322135

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 531250
	L1I_total_cache_misses = 23018
	L1I_total_cache_miss_rate = 0.0433
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 5896, Miss = 3739, Miss_rate = 0.634, Pending_hits = 323, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 5865, Miss = 3565, Miss_rate = 0.608, Pending_hits = 292, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5689, Miss = 3612, Miss_rate = 0.635, Pending_hits = 350, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 6057, Miss = 3715, Miss_rate = 0.613, Pending_hits = 441, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5495, Miss = 3472, Miss_rate = 0.632, Pending_hits = 419, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5560, Miss = 3555, Miss_rate = 0.639, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5320, Miss = 3348, Miss_rate = 0.629, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 5880, Miss = 3736, Miss_rate = 0.635, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5609, Miss = 3574, Miss_rate = 0.637, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5479, Miss = 3444, Miss_rate = 0.629, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5560, Miss = 3557, Miss_rate = 0.640, Pending_hits = 294, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5558, Miss = 3586, Miss_rate = 0.645, Pending_hits = 312, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5575, Miss = 3563, Miss_rate = 0.639, Pending_hits = 344, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 5816, Miss = 3723, Miss_rate = 0.640, Pending_hits = 442, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5512, Miss = 3492, Miss_rate = 0.634, Pending_hits = 312, Reservation_fails = 3879
	L1D_total_cache_accesses = 84871
	L1D_total_cache_misses = 53681
	L1D_total_cache_miss_rate = 0.6325
	L1D_total_cache_pending_hits = 5097
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 29463
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29418
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 508232
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23018
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62336
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 29463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22535
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 531250

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1306, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13089, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 33504096
gpgpu_n_tot_w_icount = 1047003
gpgpu_n_stall_shd_mem = 70521
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 52931
gpgpu_n_mem_write_global = 22535
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 997376
gpgpu_n_store_insn = 360560
gpgpu_n_shmem_insn = 11066376
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 931728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 30184
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37920
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:213139	W0_Idle:4679487	W0_Scoreboard:2277149	W1:3454	W2:3234	W3:3014	W4:2794	W5:2574	W6:2354	W7:2134	W8:1914	W9:1694	W10:1474	W11:1254	W12:1034	W13:814	W14:594	W15:341	W16:133716	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:884610
single_issue_nums: WS0:606183	WS1:440820	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 423448 {8:52931,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1622520 {72:22535,}
traffic_breakdown_coretomem[INST_ACC_R] = 74624 {8:9328,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8468960 {40:211724,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 360560 {8:45070,}
traffic_breakdown_memtocore[INST_ACC_R] = 1492480 {40:37312,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 308 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	149661 	70386 	29826 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9036 	240 	28 	65318 	2930 	3285 	1461 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	41750 	21629 	22557 	30661 	114841 	25386 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	506 	50 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860349 n_nop=860280 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001534
n_activity=414 dram_eff=0.3188
bk0: 2a 860336i bk1: 0a 860350i bk2: 32a 860292i bk3: 32a 860290i bk4: 0a 860348i bk5: 0a 860348i bk6: 0a 860348i bk7: 0a 860348i bk8: 0a 860348i bk9: 0a 860348i bk10: 0a 860348i bk11: 0a 860349i bk12: 0a 860349i bk13: 0a 860350i bk14: 0a 860350i bk15: 0a 860350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 860349 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 860132 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 860349 
n_nop = 860280 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000177835
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860349 n_nop=860283 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001488
n_activity=374 dram_eff=0.3422
bk0: 0a 860350i bk1: 0a 860351i bk2: 32a 860291i bk3: 32a 860290i bk4: 0a 860347i bk5: 0a 860348i bk6: 0a 860348i bk7: 0a 860348i bk8: 0a 860348i bk9: 0a 860348i bk10: 0a 860348i bk11: 0a 860349i bk12: 0a 860349i bk13: 0a 860350i bk14: 0a 860350i bk15: 0a 860350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 860349 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 860149 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 860349 
n_nop = 860283 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000168536
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860349 n_nop=860283 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001488
n_activity=374 dram_eff=0.3422
bk0: 0a 860350i bk1: 0a 860351i bk2: 32a 860292i bk3: 32a 860293i bk4: 0a 860347i bk5: 0a 860348i bk6: 0a 860348i bk7: 0a 860348i bk8: 0a 860348i bk9: 0a 860348i bk10: 0a 860348i bk11: 0a 860349i bk12: 0a 860349i bk13: 0a 860350i bk14: 0a 860350i bk15: 0a 860350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 860349 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 860149 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 860349 
n_nop = 860283 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000161562
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860349 n_nop=860283 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001488
n_activity=374 dram_eff=0.3422
bk0: 0a 860350i bk1: 0a 860351i bk2: 32a 860292i bk3: 32a 860292i bk4: 0a 860347i bk5: 0a 860348i bk6: 0a 860348i bk7: 0a 860348i bk8: 0a 860348i bk9: 0a 860348i bk10: 0a 860348i bk11: 0a 860349i bk12: 0a 860349i bk13: 0a 860350i bk14: 0a 860350i bk15: 0a 860350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 860349 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 860149 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 860349 
n_nop = 860283 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000166212
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860349 n_nop=860278 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001581
n_activity=414 dram_eff=0.3285
bk0: 0a 860351i bk1: 4a 860333i bk2: 32a 860292i bk3: 32a 860288i bk4: 0a 860347i bk5: 0a 860347i bk6: 0a 860348i bk7: 0a 860348i bk8: 0a 860348i bk9: 0a 860348i bk10: 0a 860348i bk11: 0a 860349i bk12: 0a 860349i bk13: 0a 860350i bk14: 0a 860350i bk15: 0a 860350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000158 
total_CMD = 860349 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 860126 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 860349 
n_nop = 860278 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000208055
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=860349 n_nop=860282 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001488
n_activity=393 dram_eff=0.3257
bk0: 0a 860351i bk1: 8a 860328i bk2: 32a 860293i bk3: 24a 860301i bk4: 0a 860347i bk5: 0a 860347i bk6: 0a 860347i bk7: 0a 860347i bk8: 0a 860347i bk9: 0a 860347i bk10: 0a 860348i bk11: 0a 860349i bk12: 0a 860350i bk13: 0a 860351i bk14: 0a 860351i bk15: 0a 860351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 860349 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 860137 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 860349 
n_nop = 860282 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000202244

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22748, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 25782, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25546, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 24564, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 25264, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 22982, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 23956, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26204, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22104, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 25908, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25346, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 23732, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 294136
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 211724
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36172
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 211724
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45070
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 37312
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=294136
icnt_total_pkts_simt_to_mem=107344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04701
	minimum = 5
	maximum = 9
Network latency average = 5.04701
	minimum = 5
	maximum = 9
Slowest packet = 375439
Flit latency average = 5.00273
	minimum = 5
	maximum = 9
Slowest flit = 397819
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00517516
	minimum = 0 (at node 0)
	maximum = 0.0177548 (at node 16)
Accepted packet rate average = 0.00517516
	minimum = 0 (at node 0)
	maximum = 0.0223726 (at node 6)
Injected flit rate average = 0.00540369
	minimum = 0 (at node 0)
	maximum = 0.0177548 (at node 16)
Accepted flit rate average= 0.00540369
	minimum = 0 (at node 0)
	maximum = 0.0223726 (at node 6)
Injected packet length average = 1.04416
Accepted packet length average = 1.04416
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.1046 (32 samples)
	minimum = 5 (32 samples)
	maximum = 241.875 (32 samples)
Network latency average = 22.6178 (32 samples)
	minimum = 5 (32 samples)
	maximum = 241.344 (32 samples)
Flit latency average = 21.616 (32 samples)
	minimum = 5 (32 samples)
	maximum = 241 (32 samples)
Fragmentation average = 0.00148873 (32 samples)
	minimum = 0 (32 samples)
	maximum = 17 (32 samples)
Injected packet rate average = 0.0516139 (32 samples)
	minimum = 0.00764299 (32 samples)
	maximum = 0.147985 (32 samples)
Accepted packet rate average = 0.0516139 (32 samples)
	minimum = 0.0104454 (32 samples)
	maximum = 0.0911981 (32 samples)
Injected flit rate average = 0.0547974 (32 samples)
	minimum = 0.00986872 (32 samples)
	maximum = 0.148174 (32 samples)
Accepted flit rate average = 0.0547974 (32 samples)
	minimum = 0.0130419 (32 samples)
	maximum = 0.0911981 (32 samples)
Injected packet size average = 1.06168 (32 samples)
Accepted packet size average = 1.06168 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 35 sec (95 sec)
gpgpu_simulation_rate = 322135 (inst/sec)
gpgpu_simulation_rate = 6861 (cycle/sec)
gpgpu_silicon_slowdown = 102025x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775630..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775640..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (5,5,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z12lud_internalPfii'
Destroy streams for kernel 33: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 33 
gpu_sim_cycle = 2814
gpu_sim_insn = 595200
gpu_ipc =     211.5139
gpu_tot_sim_cycle = 654611
gpu_tot_sim_insn = 31198035
gpu_tot_ipc =      47.6589
gpu_tot_issued_cta = 1331
gpu_occupancy = 26.4616% 
gpu_tot_occupancy = 17.7594% 
max_total_param_size = 0
gpu_stall_dramfull = 40055
gpu_stall_icnt2sh    = 53261
partiton_level_parallism =       0.4964
partiton_level_parallism_total  =       0.1317
partiton_level_parallism_util =       1.4343
partiton_level_parallism_util_total  =       1.5688
L2_BW  =      38.1134 GB/Sec
L2_BW_total  =      10.2288 GB/Sec
gpu_total_sim_rate=324979

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 540650
	L1I_total_cache_misses = 23370
	L1I_total_cache_miss_rate = 0.0432
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 6024, Miss = 3787, Miss_rate = 0.629, Pending_hits = 339, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 5993, Miss = 3645, Miss_rate = 0.608, Pending_hits = 308, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5817, Miss = 3692, Miss_rate = 0.635, Pending_hits = 366, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 6185, Miss = 3795, Miss_rate = 0.614, Pending_hits = 457, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5623, Miss = 3552, Miss_rate = 0.632, Pending_hits = 435, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5624, Miss = 3587, Miss_rate = 0.638, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5384, Miss = 3396, Miss_rate = 0.631, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 5944, Miss = 3784, Miss_rate = 0.637, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5673, Miss = 3622, Miss_rate = 0.638, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5543, Miss = 3492, Miss_rate = 0.630, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5688, Miss = 3605, Miss_rate = 0.634, Pending_hits = 310, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5686, Miss = 3666, Miss_rate = 0.645, Pending_hits = 328, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5703, Miss = 3643, Miss_rate = 0.639, Pending_hits = 360, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 5944, Miss = 3803, Miss_rate = 0.640, Pending_hits = 458, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5640, Miss = 3572, Miss_rate = 0.633, Pending_hits = 328, Reservation_fails = 3879
	L1D_total_cache_accesses = 86471
	L1D_total_cache_misses = 54641
	L1D_total_cache_miss_rate = 0.6319
	L1D_total_cache_pending_hits = 5257
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 30063
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30018
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 517280
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23370
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63536
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22935
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 540650

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1331, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13182, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 34099296
gpgpu_n_tot_w_icount = 1065603
gpgpu_n_stall_shd_mem = 71321
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53891
gpgpu_n_mem_write_global = 22935
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1016576
gpgpu_n_store_insn = 366960
gpgpu_n_shmem_insn = 11283976
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 950928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 30184
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 38720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:216738	W0_Idle:4695616	W0_Scoreboard:2312869	W1:3454	W2:3234	W3:3014	W4:2794	W5:2574	W6:2354	W7:2134	W8:1914	W9:1694	W10:1474	W11:1254	W12:1034	W13:814	W14:594	W15:341	W16:133716	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:903210
single_issue_nums: WS0:615483	WS1:450120	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 431128 {8:53891,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1651320 {72:22935,}
traffic_breakdown_coretomem[INST_ACC_R] = 74920 {8:9365,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8622560 {40:215564,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 366960 {8:45870,}
traffic_breakdown_memtocore[INST_ACC_R] = 1498400 {40:37460,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 307 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	152294 	72393 	29826 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9070 	243 	28 	66678 	2930 	3285 	1461 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	42096 	21926 	22912 	31652 	117492 	25386 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	510 	52 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864063 n_nop=863994 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001528
n_activity=414 dram_eff=0.3188
bk0: 2a 864050i bk1: 0a 864064i bk2: 32a 864006i bk3: 32a 864004i bk4: 0a 864062i bk5: 0a 864062i bk6: 0a 864062i bk7: 0a 864062i bk8: 0a 864062i bk9: 0a 864062i bk10: 0a 864062i bk11: 0a 864063i bk12: 0a 864063i bk13: 0a 864064i bk14: 0a 864064i bk15: 0a 864064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 864063 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 863846 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 864063 
n_nop = 863994 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00017707
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864063 n_nop=863997 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001481
n_activity=374 dram_eff=0.3422
bk0: 0a 864064i bk1: 0a 864065i bk2: 32a 864005i bk3: 32a 864004i bk4: 0a 864061i bk5: 0a 864062i bk6: 0a 864062i bk7: 0a 864062i bk8: 0a 864062i bk9: 0a 864062i bk10: 0a 864062i bk11: 0a 864063i bk12: 0a 864063i bk13: 0a 864064i bk14: 0a 864064i bk15: 0a 864064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 864063 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 863863 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 864063 
n_nop = 863997 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000167812
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864063 n_nop=863997 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001481
n_activity=374 dram_eff=0.3422
bk0: 0a 864064i bk1: 0a 864065i bk2: 32a 864006i bk3: 32a 864007i bk4: 0a 864061i bk5: 0a 864062i bk6: 0a 864062i bk7: 0a 864062i bk8: 0a 864062i bk9: 0a 864062i bk10: 0a 864062i bk11: 0a 864063i bk12: 0a 864063i bk13: 0a 864064i bk14: 0a 864064i bk15: 0a 864064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 864063 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 863863 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 864063 
n_nop = 863997 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000160868
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864063 n_nop=863997 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001481
n_activity=374 dram_eff=0.3422
bk0: 0a 864064i bk1: 0a 864065i bk2: 32a 864006i bk3: 32a 864006i bk4: 0a 864061i bk5: 0a 864062i bk6: 0a 864062i bk7: 0a 864062i bk8: 0a 864062i bk9: 0a 864062i bk10: 0a 864062i bk11: 0a 864063i bk12: 0a 864063i bk13: 0a 864064i bk14: 0a 864064i bk15: 0a 864064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 864063 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 863863 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 864063 
n_nop = 863997 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000165497
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864063 n_nop=863992 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001574
n_activity=414 dram_eff=0.3285
bk0: 0a 864065i bk1: 4a 864047i bk2: 32a 864006i bk3: 32a 864002i bk4: 0a 864061i bk5: 0a 864061i bk6: 0a 864062i bk7: 0a 864062i bk8: 0a 864062i bk9: 0a 864062i bk10: 0a 864062i bk11: 0a 864063i bk12: 0a 864063i bk13: 0a 864064i bk14: 0a 864064i bk15: 0a 864064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000157 
total_CMD = 864063 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 863840 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 864063 
n_nop = 863992 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000207161
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=864063 n_nop=863996 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001481
n_activity=393 dram_eff=0.3257
bk0: 0a 864065i bk1: 8a 864042i bk2: 32a 864007i bk3: 24a 864015i bk4: 0a 864061i bk5: 0a 864061i bk6: 0a 864061i bk7: 0a 864061i bk8: 0a 864061i bk9: 0a 864061i bk10: 0a 864062i bk11: 0a 864063i bk12: 0a 864064i bk13: 0a 864065i bk14: 0a 864065i bk15: 0a 864065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 864063 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 863851 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 864063 
n_nop = 863996 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000201374

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22748, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 26426, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25546, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 25480, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 25918, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23030, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 24844, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26252, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22104, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 26610, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25346, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 24620, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 298924
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 215564
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45870
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36320
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 215564
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45870
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 37460
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=298924
icnt_total_pkts_simt_to_mem=109141
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.9914
	minimum = 5
	maximum = 113
Network latency average = 44.9838
	minimum = 5
	maximum = 99
Slowest packet = 379672
Flit latency average = 42.5001
	minimum = 5
	maximum = 99
Slowest flit = 404289
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0814051
	minimum = 0 (at node 15)
	maximum = 0.325515 (at node 18)
Accepted packet rate average = 0.0814051
	minimum = 0 (at node 15)
	maximum = 0.146411 (at node 4)
Injected flit rate average = 0.0866698
	minimum = 0 (at node 15)
	maximum = 0.325515 (at node 18)
Accepted flit rate average= 0.0866698
	minimum = 0 (at node 15)
	maximum = 0.146411 (at node 4)
Injected packet length average = 1.06467
Accepted packet length average = 1.06467
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.8284 (33 samples)
	minimum = 5 (33 samples)
	maximum = 237.97 (33 samples)
Network latency average = 23.2956 (33 samples)
	minimum = 5 (33 samples)
	maximum = 237.03 (33 samples)
Flit latency average = 22.2489 (33 samples)
	minimum = 5 (33 samples)
	maximum = 236.697 (33 samples)
Fragmentation average = 0.00144361 (33 samples)
	minimum = 0 (33 samples)
	maximum = 16.4848 (33 samples)
Injected packet rate average = 0.0525166 (33 samples)
	minimum = 0.00741138 (33 samples)
	maximum = 0.153365 (33 samples)
Accepted packet rate average = 0.0525166 (33 samples)
	minimum = 0.0101289 (33 samples)
	maximum = 0.0928712 (33 samples)
Injected flit rate average = 0.0557632 (33 samples)
	minimum = 0.00956967 (33 samples)
	maximum = 0.153548 (33 samples)
Accepted flit rate average = 0.0557632 (33 samples)
	minimum = 0.0126467 (33 samples)
	maximum = 0.0928712 (33 samples)
Injected packet size average = 1.06182 (33 samples)
Accepted packet size average = 1.06182 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 36 sec (96 sec)
gpgpu_simulation_rate = 324979 (inst/sec)
gpgpu_simulation_rate = 6818 (cycle/sec)
gpgpu_silicon_slowdown = 102669x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe297755f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775600..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 34 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 34: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 34 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 681741
gpu_tot_sim_insn = 31218540
gpu_tot_ipc =      45.7924
gpu_tot_issued_cta = 1332
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 17.6574% 
max_total_param_size = 0
gpu_stall_dramfull = 40055
gpu_stall_icnt2sh    = 53261
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1265
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.5683
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =       9.8268 GB/Sec
gpu_total_sim_rate=318556

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 542340
	L1I_total_cache_misses = 23385
	L1I_total_cache_miss_rate = 0.0431
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 6024, Miss = 3787, Miss_rate = 0.629, Pending_hits = 339, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 5993, Miss = 3645, Miss_rate = 0.608, Pending_hits = 308, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5817, Miss = 3692, Miss_rate = 0.635, Pending_hits = 366, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 6185, Miss = 3795, Miss_rate = 0.614, Pending_hits = 457, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5623, Miss = 3552, Miss_rate = 0.632, Pending_hits = 435, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5655, Miss = 3603, Miss_rate = 0.637, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5384, Miss = 3396, Miss_rate = 0.631, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 5944, Miss = 3784, Miss_rate = 0.637, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5673, Miss = 3622, Miss_rate = 0.638, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5543, Miss = 3492, Miss_rate = 0.630, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5688, Miss = 3605, Miss_rate = 0.634, Pending_hits = 310, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5686, Miss = 3666, Miss_rate = 0.645, Pending_hits = 328, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5703, Miss = 3643, Miss_rate = 0.639, Pending_hits = 360, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 5944, Miss = 3803, Miss_rate = 0.640, Pending_hits = 458, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5640, Miss = 3572, Miss_rate = 0.633, Pending_hits = 328, Reservation_fails = 3879
	L1D_total_cache_accesses = 86502
	L1D_total_cache_misses = 54657
	L1D_total_cache_miss_rate = 0.6319
	L1D_total_cache_pending_hits = 5257
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 30066
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30021
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 518955
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23385
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63552
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22950
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 542340

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1332, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13182, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 34194432
gpgpu_n_tot_w_icount = 1068576
gpgpu_n_stall_shd_mem = 71825
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53907
gpgpu_n_mem_write_global = 22950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1016832
gpgpu_n_store_insn = 367200
gpgpu_n_shmem_insn = 11288672
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 950976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 30688
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 38720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:216738	W0_Idle:4726909	W0_Scoreboard:2332861	W1:3768	W2:3528	W3:3288	W4:3048	W5:2808	W6:2568	W7:2328	W8:2088	W9:1848	W10:1608	W11:1368	W12:1128	W13:888	W14:648	W15:372	W16:134082	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:903210
single_issue_nums: WS0:618456	WS1:450120	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 431256 {8:53907,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1652400 {72:22950,}
traffic_breakdown_coretomem[INST_ACC_R] = 75040 {8:9380,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8625120 {40:215628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 367200 {8:45900,}
traffic_breakdown_memtocore[INST_ACC_R] = 1500800 {40:37520,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 306 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	152388 	72393 	29826 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9085 	243 	28 	66709 	2930 	3285 	1461 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	42190 	21926 	22912 	31652 	117492 	25386 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	521 	52 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899874 n_nop=899805 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001467
n_activity=414 dram_eff=0.3188
bk0: 2a 899861i bk1: 0a 899875i bk2: 32a 899817i bk3: 32a 899815i bk4: 0a 899873i bk5: 0a 899873i bk6: 0a 899873i bk7: 0a 899873i bk8: 0a 899873i bk9: 0a 899873i bk10: 0a 899873i bk11: 0a 899874i bk12: 0a 899874i bk13: 0a 899875i bk14: 0a 899875i bk15: 0a 899875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000147 
total_CMD = 899874 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 899657 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 899874 
n_nop = 899805 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000170024
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899874 n_nop=899808 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001422
n_activity=374 dram_eff=0.3422
bk0: 0a 899875i bk1: 0a 899876i bk2: 32a 899816i bk3: 32a 899815i bk4: 0a 899872i bk5: 0a 899873i bk6: 0a 899873i bk7: 0a 899873i bk8: 0a 899873i bk9: 0a 899873i bk10: 0a 899873i bk11: 0a 899874i bk12: 0a 899874i bk13: 0a 899875i bk14: 0a 899875i bk15: 0a 899875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000142 
total_CMD = 899874 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 899674 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 899874 
n_nop = 899808 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000161134
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899874 n_nop=899808 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001422
n_activity=374 dram_eff=0.3422
bk0: 0a 899875i bk1: 0a 899876i bk2: 32a 899817i bk3: 32a 899818i bk4: 0a 899872i bk5: 0a 899873i bk6: 0a 899873i bk7: 0a 899873i bk8: 0a 899873i bk9: 0a 899873i bk10: 0a 899873i bk11: 0a 899874i bk12: 0a 899874i bk13: 0a 899875i bk14: 0a 899875i bk15: 0a 899875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000142 
total_CMD = 899874 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 899674 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 899874 
n_nop = 899808 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000154466
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899874 n_nop=899808 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001422
n_activity=374 dram_eff=0.3422
bk0: 0a 899875i bk1: 0a 899876i bk2: 32a 899817i bk3: 32a 899817i bk4: 0a 899872i bk5: 0a 899873i bk6: 0a 899873i bk7: 0a 899873i bk8: 0a 899873i bk9: 0a 899873i bk10: 0a 899873i bk11: 0a 899874i bk12: 0a 899874i bk13: 0a 899875i bk14: 0a 899875i bk15: 0a 899875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000142 
total_CMD = 899874 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 899674 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 899874 
n_nop = 899808 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000158911
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899874 n_nop=899803 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001511
n_activity=414 dram_eff=0.3285
bk0: 0a 899876i bk1: 4a 899858i bk2: 32a 899817i bk3: 32a 899813i bk4: 0a 899872i bk5: 0a 899872i bk6: 0a 899873i bk7: 0a 899873i bk8: 0a 899873i bk9: 0a 899873i bk10: 0a 899873i bk11: 0a 899874i bk12: 0a 899874i bk13: 0a 899875i bk14: 0a 899875i bk15: 0a 899875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000151 
total_CMD = 899874 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 899651 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 899874 
n_nop = 899803 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000198917
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899874 n_nop=899807 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001422
n_activity=393 dram_eff=0.3257
bk0: 0a 899876i bk1: 8a 899853i bk2: 32a 899818i bk3: 24a 899826i bk4: 0a 899872i bk5: 0a 899872i bk6: 0a 899872i bk7: 0a 899872i bk8: 0a 899872i bk9: 0a 899872i bk10: 0a 899873i bk11: 0a 899874i bk12: 0a 899875i bk13: 0a 899876i bk14: 0a 899876i bk15: 0a 899876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000142 
total_CMD = 899874 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 899662 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 899874 
n_nop = 899807 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00019336

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22756, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 26456, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25554, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 25480, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 25956, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23030, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 24852, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26252, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22112, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 26648, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25354, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 24628, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 299078
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 215628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45900
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36380
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 215628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45900
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 37520
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=299078
icnt_total_pkts_simt_to_mem=109202
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 385270
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 408065
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 5)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 5)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 5)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 5)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.2474 (34 samples)
	minimum = 5 (34 samples)
	maximum = 231.147 (34 samples)
Network latency average = 22.7597 (34 samples)
	minimum = 5 (34 samples)
	maximum = 230.235 (34 samples)
Flit latency average = 21.7415 (34 samples)
	minimum = 5 (34 samples)
	maximum = 229.882 (34 samples)
Fragmentation average = 0.00140116 (34 samples)
	minimum = 0 (34 samples)
	maximum = 16 (34 samples)
Injected packet rate average = 0.0509801 (34 samples)
	minimum = 0.0071934 (34 samples)
	maximum = 0.148904 (34 samples)
Accepted packet rate average = 0.0509801 (34 samples)
	minimum = 0.00983099 (34 samples)
	maximum = 0.0903067 (34 samples)
Injected flit rate average = 0.0541318 (34 samples)
	minimum = 0.00928821 (34 samples)
	maximum = 0.149098 (34 samples)
Accepted flit rate average = 0.0541318 (34 samples)
	minimum = 0.0122747 (34 samples)
	maximum = 0.0903067 (34 samples)
Injected packet size average = 1.06182 (34 samples)
Accepted packet size average = 1.06182 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 38 sec (98 sec)
gpgpu_simulation_rate = 318556 (inst/sec)
gpgpu_simulation_rate = 6956 (cycle/sec)
gpgpu_silicon_slowdown = 100632x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775620..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (4,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z13lud_perimeterPfii'
Destroy streams for kernel 35: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 35 
gpu_sim_cycle = 25112
gpu_sim_insn = 78720
gpu_ipc =       3.1348
gpu_tot_sim_cycle = 706853
gpu_tot_sim_insn = 31297260
gpu_tot_ipc =      44.2769
gpu_tot_issued_cta = 1336
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 17.2914% 
max_total_param_size = 0
gpu_stall_dramfull = 40055
gpu_stall_icnt2sh    = 53261
partiton_level_parallism =       0.0248
partiton_level_parallism_total  =       0.1229
partiton_level_parallism_util =       1.0081
partiton_level_parallism_util_total  =       1.5620
L2_BW  =       2.0052 GB/Sec
L2_BW_total  =       9.5489 GB/Sec
gpu_total_sim_rate=312972

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 544780
	L1I_total_cache_misses = 23693
	L1I_total_cache_miss_rate = 0.0435
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 6024, Miss = 3787, Miss_rate = 0.629, Pending_hits = 339, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 5993, Miss = 3645, Miss_rate = 0.608, Pending_hits = 308, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5817, Miss = 3692, Miss_rate = 0.635, Pending_hits = 366, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 6185, Miss = 3795, Miss_rate = 0.614, Pending_hits = 457, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5623, Miss = 3552, Miss_rate = 0.632, Pending_hits = 435, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5655, Miss = 3603, Miss_rate = 0.637, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5463, Miss = 3444, Miss_rate = 0.630, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 6023, Miss = 3832, Miss_rate = 0.636, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5752, Miss = 3670, Miss_rate = 0.638, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5622, Miss = 3540, Miss_rate = 0.630, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5688, Miss = 3605, Miss_rate = 0.634, Pending_hits = 310, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5686, Miss = 3666, Miss_rate = 0.645, Pending_hits = 328, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5703, Miss = 3643, Miss_rate = 0.639, Pending_hits = 360, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 5944, Miss = 3803, Miss_rate = 0.640, Pending_hits = 458, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5640, Miss = 3572, Miss_rate = 0.633, Pending_hits = 328, Reservation_fails = 3879
	L1D_total_cache_accesses = 86818
	L1D_total_cache_misses = 54849
	L1D_total_cache_miss_rate = 0.6318
	L1D_total_cache_pending_hits = 5257
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 30102
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30057
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 521087
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23693
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63744
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23074
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 544780

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1336, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13182, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 34348800
gpgpu_n_tot_w_icount = 1073400
gpgpu_n_stall_shd_mem = 72721
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 54099
gpgpu_n_mem_write_global = 23074
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1019904
gpgpu_n_store_insn = 369184
gpgpu_n_shmem_insn = 11314144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 951744
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 31584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 38720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:216926	W0_Idle:4873353	W0_Scoreboard:2382245	W1:3768	W2:3528	W3:3288	W4:3048	W5:2808	W6:2568	W7:2328	W8:2088	W9:1848	W10:1608	W11:1368	W12:1128	W13:888	W14:648	W15:372	W16:138798	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:903318
single_issue_nums: WS0:623280	WS1:450120	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 432792 {8:54099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1661328 {72:23074,}
traffic_breakdown_coretomem[INST_ACC_R] = 77504 {8:9688,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8655840 {40:216396,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 369184 {8:46148,}
traffic_breakdown_memtocore[INST_ACC_R] = 1550080 {40:38752,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 306 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 68 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	153404 	72393 	29826 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9390 	246 	28 	67025 	2930 	3285 	1461 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	43206 	21926 	22912 	31652 	117492 	25386 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	547 	52 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933021 n_nop=932952 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001415
n_activity=414 dram_eff=0.3188
bk0: 2a 933008i bk1: 0a 933022i bk2: 32a 932964i bk3: 32a 932962i bk4: 0a 933020i bk5: 0a 933020i bk6: 0a 933020i bk7: 0a 933020i bk8: 0a 933020i bk9: 0a 933020i bk10: 0a 933020i bk11: 0a 933021i bk12: 0a 933021i bk13: 0a 933022i bk14: 0a 933022i bk15: 0a 933022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000141 
total_CMD = 933021 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 932804 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 933021 
n_nop = 932952 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000163983
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933021 n_nop=932955 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001372
n_activity=374 dram_eff=0.3422
bk0: 0a 933022i bk1: 0a 933023i bk2: 32a 932963i bk3: 32a 932962i bk4: 0a 933019i bk5: 0a 933020i bk6: 0a 933020i bk7: 0a 933020i bk8: 0a 933020i bk9: 0a 933020i bk10: 0a 933020i bk11: 0a 933021i bk12: 0a 933021i bk13: 0a 933022i bk14: 0a 933022i bk15: 0a 933022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 933021 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 932821 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 933021 
n_nop = 932955 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000155409
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933021 n_nop=932955 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001372
n_activity=374 dram_eff=0.3422
bk0: 0a 933022i bk1: 0a 933023i bk2: 32a 932964i bk3: 32a 932965i bk4: 0a 933019i bk5: 0a 933020i bk6: 0a 933020i bk7: 0a 933020i bk8: 0a 933020i bk9: 0a 933020i bk10: 0a 933020i bk11: 0a 933021i bk12: 0a 933021i bk13: 0a 933022i bk14: 0a 933022i bk15: 0a 933022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 933021 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 932821 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 933021 
n_nop = 932955 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000148978
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933021 n_nop=932955 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001372
n_activity=374 dram_eff=0.3422
bk0: 0a 933022i bk1: 0a 933023i bk2: 32a 932964i bk3: 32a 932964i bk4: 0a 933019i bk5: 0a 933020i bk6: 0a 933020i bk7: 0a 933020i bk8: 0a 933020i bk9: 0a 933020i bk10: 0a 933020i bk11: 0a 933021i bk12: 0a 933021i bk13: 0a 933022i bk14: 0a 933022i bk15: 0a 933022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 933021 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 932821 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 933021 
n_nop = 932955 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000153266
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933021 n_nop=932950 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001458
n_activity=414 dram_eff=0.3285
bk0: 0a 933023i bk1: 4a 933005i bk2: 32a 932964i bk3: 32a 932960i bk4: 0a 933019i bk5: 0a 933019i bk6: 0a 933020i bk7: 0a 933020i bk8: 0a 933020i bk9: 0a 933020i bk10: 0a 933020i bk11: 0a 933021i bk12: 0a 933021i bk13: 0a 933022i bk14: 0a 933022i bk15: 0a 933022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 933021 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 932798 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 933021 
n_nop = 932950 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00019185
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933021 n_nop=932954 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001372
n_activity=393 dram_eff=0.3257
bk0: 0a 933023i bk1: 8a 933000i bk2: 32a 932965i bk3: 24a 932973i bk4: 0a 933019i bk5: 0a 933019i bk6: 0a 933019i bk7: 0a 933019i bk8: 0a 933019i bk9: 0a 933019i bk10: 0a 933020i bk11: 0a 933021i bk12: 0a 933022i bk13: 0a 933023i bk14: 0a 933023i bk15: 0a 933023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 933021 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 932809 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 933021 
n_nop = 932954 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000186491

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22868, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 26790, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25650, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 25728, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26264, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23126, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 25068, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26348, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22208, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 26966, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25450, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 24860, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 301326
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 216396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37612
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 216396
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46148
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 38752
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=301326
icnt_total_pkts_simt_to_mem=109950
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04526
	minimum = 5
	maximum = 8
Network latency average = 5.04526
	minimum = 5
	maximum = 8
Slowest packet = 385333
Flit latency average = 5.002
	minimum = 5
	maximum = 8
Slowest flit = 408283
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00423584
	minimum = 0 (at node 0)
	maximum = 0.0133004 (at node 16)
Accepted packet rate average = 0.00423584
	minimum = 0 (at node 0)
	maximum = 0.0223797 (at node 6)
Injected flit rate average = 0.00441872
	minimum = 0 (at node 0)
	maximum = 0.0133004 (at node 16)
Accepted flit rate average= 0.00441872
	minimum = 0 (at node 0)
	maximum = 0.0223797 (at node 6)
Injected packet length average = 1.04318
Accepted packet length average = 1.04318
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6988 (35 samples)
	minimum = 5 (35 samples)
	maximum = 224.771 (35 samples)
Network latency average = 22.2535 (35 samples)
	minimum = 5 (35 samples)
	maximum = 223.886 (35 samples)
Flit latency average = 21.2633 (35 samples)
	minimum = 5 (35 samples)
	maximum = 223.543 (35 samples)
Fragmentation average = 0.00136112 (35 samples)
	minimum = 0 (35 samples)
	maximum = 15.5429 (35 samples)
Injected packet rate average = 0.0496445 (35 samples)
	minimum = 0.00698787 (35 samples)
	maximum = 0.145029 (35 samples)
Accepted packet rate average = 0.0496445 (35 samples)
	minimum = 0.00955011 (35 samples)
	maximum = 0.0883659 (35 samples)
Injected flit rate average = 0.0527114 (35 samples)
	minimum = 0.00902283 (35 samples)
	maximum = 0.145218 (35 samples)
Accepted flit rate average = 0.0527114 (35 samples)
	minimum = 0.011924 (35 samples)
	maximum = 0.0883659 (35 samples)
Injected packet size average = 1.06178 (35 samples)
Accepted packet size average = 1.06178 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 40 sec (100 sec)
gpgpu_simulation_rate = 312972 (inst/sec)
gpgpu_simulation_rate = 7068 (cycle/sec)
gpgpu_silicon_slowdown = 99037x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775630..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775640..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z12lud_internalPfii'
Destroy streams for kernel 36: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 36 
gpu_sim_cycle = 2691
gpu_sim_insn = 380928
gpu_ipc =     141.5563
gpu_tot_sim_cycle = 709544
gpu_tot_sim_insn = 31678188
gpu_tot_ipc =      44.6458
gpu_tot_issued_cta = 1352
gpu_occupancy = 17.5351% 
gpu_tot_occupancy = 17.2933% 
max_total_param_size = 0
gpu_stall_dramfull = 40055
gpu_stall_icnt2sh    = 53343
partiton_level_parallism =       0.3920
partiton_level_parallism_total  =       0.1239
partiton_level_parallism_util =       1.3089
partiton_level_parallism_util_total  =       1.5584
L2_BW  =      30.8656 GB/Sec
L2_BW_total  =       9.6298 GB/Sec
gpu_total_sim_rate=313645

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 550796
	L1I_total_cache_misses = 23941
	L1I_total_cache_miss_rate = 0.0435
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 6088, Miss = 3835, Miss_rate = 0.630, Pending_hits = 339, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 6057, Miss = 3693, Miss_rate = 0.610, Pending_hits = 308, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5881, Miss = 3740, Miss_rate = 0.636, Pending_hits = 366, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 6249, Miss = 3843, Miss_rate = 0.615, Pending_hits = 457, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5687, Miss = 3600, Miss_rate = 0.633, Pending_hits = 435, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5719, Miss = 3651, Miss_rate = 0.638, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5527, Miss = 3492, Miss_rate = 0.632, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 6087, Miss = 3880, Miss_rate = 0.637, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5816, Miss = 3718, Miss_rate = 0.639, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5686, Miss = 3588, Miss_rate = 0.631, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5816, Miss = 3701, Miss_rate = 0.636, Pending_hits = 310, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5750, Miss = 3714, Miss_rate = 0.646, Pending_hits = 328, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5767, Miss = 3691, Miss_rate = 0.640, Pending_hits = 360, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 6008, Miss = 3851, Miss_rate = 0.641, Pending_hits = 458, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5704, Miss = 3620, Miss_rate = 0.635, Pending_hits = 328, Reservation_fails = 3879
	L1D_total_cache_accesses = 87842
	L1D_total_cache_misses = 55617
	L1D_total_cache_miss_rate = 0.6331
	L1D_total_cache_pending_hits = 5257
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 30486
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30441
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 526855
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23941
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64512
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23330
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 550796

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1352, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13275, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 34729728
gpgpu_n_tot_w_icount = 1085304
gpgpu_n_stall_shd_mem = 73233
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 54867
gpgpu_n_mem_write_global = 23330
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1032192
gpgpu_n_store_insn = 373280
gpgpu_n_shmem_insn = 11453408
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 964032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 31584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39232
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:218009	W0_Idle:4887889	W0_Scoreboard:2421094	W1:3768	W2:3528	W3:3288	W4:3048	W5:2808	W6:2568	W7:2328	W8:2088	W9:1848	W10:1608	W11:1368	W12:1128	W13:888	W14:648	W15:372	W16:138798	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:915222
single_issue_nums: WS0:629232	WS1:456072	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 438936 {8:54867,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1679760 {72:23330,}
traffic_breakdown_coretomem[INST_ACC_R] = 77752 {8:9719,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8778720 {40:219468,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 373280 {8:46660,}
traffic_breakdown_memtocore[INST_ACC_R] = 1555040 {40:38876,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 304 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	156065 	73316 	29826 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9419 	248 	28 	68014 	2965 	3285 	1461 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	43507 	22319 	23542 	32721 	118623 	25446 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	553 	52 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936572 n_nop=936503 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001409
n_activity=414 dram_eff=0.3188
bk0: 2a 936559i bk1: 0a 936573i bk2: 32a 936515i bk3: 32a 936513i bk4: 0a 936571i bk5: 0a 936571i bk6: 0a 936571i bk7: 0a 936571i bk8: 0a 936571i bk9: 0a 936571i bk10: 0a 936571i bk11: 0a 936572i bk12: 0a 936572i bk13: 0a 936573i bk14: 0a 936573i bk15: 0a 936573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000141 
total_CMD = 936572 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 936355 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 936572 
n_nop = 936503 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000163362
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936572 n_nop=936506 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001367
n_activity=374 dram_eff=0.3422
bk0: 0a 936573i bk1: 0a 936574i bk2: 32a 936514i bk3: 32a 936513i bk4: 0a 936570i bk5: 0a 936571i bk6: 0a 936571i bk7: 0a 936571i bk8: 0a 936571i bk9: 0a 936571i bk10: 0a 936571i bk11: 0a 936572i bk12: 0a 936572i bk13: 0a 936573i bk14: 0a 936573i bk15: 0a 936573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 936572 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 936372 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 936572 
n_nop = 936506 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00015482
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936572 n_nop=936506 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001367
n_activity=374 dram_eff=0.3422
bk0: 0a 936573i bk1: 0a 936574i bk2: 32a 936515i bk3: 32a 936516i bk4: 0a 936570i bk5: 0a 936571i bk6: 0a 936571i bk7: 0a 936571i bk8: 0a 936571i bk9: 0a 936571i bk10: 0a 936571i bk11: 0a 936572i bk12: 0a 936572i bk13: 0a 936573i bk14: 0a 936573i bk15: 0a 936573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 936572 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 936372 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 936572 
n_nop = 936506 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000148414
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936572 n_nop=936506 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001367
n_activity=374 dram_eff=0.3422
bk0: 0a 936573i bk1: 0a 936574i bk2: 32a 936515i bk3: 32a 936515i bk4: 0a 936570i bk5: 0a 936571i bk6: 0a 936571i bk7: 0a 936571i bk8: 0a 936571i bk9: 0a 936571i bk10: 0a 936571i bk11: 0a 936572i bk12: 0a 936572i bk13: 0a 936573i bk14: 0a 936573i bk15: 0a 936573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 936572 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 936372 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 936572 
n_nop = 936506 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000152684
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936572 n_nop=936501 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001452
n_activity=414 dram_eff=0.3285
bk0: 0a 936574i bk1: 4a 936556i bk2: 32a 936515i bk3: 32a 936511i bk4: 0a 936570i bk5: 0a 936570i bk6: 0a 936571i bk7: 0a 936571i bk8: 0a 936571i bk9: 0a 936571i bk10: 0a 936571i bk11: 0a 936572i bk12: 0a 936572i bk13: 0a 936573i bk14: 0a 936573i bk15: 0a 936573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 936572 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 936349 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 936572 
n_nop = 936501 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000191123
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=936572 n_nop=936505 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001367
n_activity=393 dram_eff=0.3257
bk0: 0a 936574i bk1: 8a 936551i bk2: 32a 936516i bk3: 24a 936524i bk4: 0a 936570i bk5: 0a 936570i bk6: 0a 936570i bk7: 0a 936570i bk8: 0a 936570i bk9: 0a 936570i bk10: 0a 936571i bk11: 0a 936572i bk12: 0a 936573i bk13: 0a 936574i bk14: 0a 936574i bk15: 0a 936574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 936572 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 936360 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 936572 
n_nop = 936505 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000185784

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22868, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27126, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25650, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 26556, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26616, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23166, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 25916, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26388, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22208, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27342, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25450, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 25748, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 305034
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 219468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46660
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37736
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219468
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46660
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 38876
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=305034
icnt_total_pkts_simt_to_mem=111261
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 36.9836
	minimum = 5
	maximum = 135
Network latency average = 36.143
	minimum = 5
	maximum = 134
Slowest packet = 391828
Flit latency average = 34.5071
	minimum = 5
	maximum = 134
Slowest flit = 414998
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0655546
	minimum = 0 (at node 15)
	maximum = 0.329989 (at node 26)
Accepted packet rate average = 0.0655546
	minimum = 0 (at node 15)
	maximum = 0.166481 (at node 10)
Injected flit rate average = 0.069078
	minimum = 0 (at node 15)
	maximum = 0.329989 (at node 26)
Accepted flit rate average= 0.069078
	minimum = 0 (at node 15)
	maximum = 0.166481 (at node 10)
Injected packet length average = 1.05375
Accepted packet length average = 1.05375
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.0678 (36 samples)
	minimum = 5 (36 samples)
	maximum = 222.278 (36 samples)
Network latency average = 22.6393 (36 samples)
	minimum = 5 (36 samples)
	maximum = 221.389 (36 samples)
Flit latency average = 21.6312 (36 samples)
	minimum = 5 (36 samples)
	maximum = 221.056 (36 samples)
Fragmentation average = 0.00132331 (36 samples)
	minimum = 0 (36 samples)
	maximum = 15.1111 (36 samples)
Injected packet rate average = 0.0500865 (36 samples)
	minimum = 0.00679377 (36 samples)
	maximum = 0.150167 (36 samples)
Accepted packet rate average = 0.0500865 (36 samples)
	minimum = 0.00928483 (36 samples)
	maximum = 0.0905358 (36 samples)
Injected flit rate average = 0.053166 (36 samples)
	minimum = 0.0087722 (36 samples)
	maximum = 0.15035 (36 samples)
Accepted flit rate average = 0.053166 (36 samples)
	minimum = 0.0115928 (36 samples)
	maximum = 0.0905358 (36 samples)
Injected packet size average = 1.06149 (36 samples)
Accepted packet size average = 1.06149 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 41 sec (101 sec)
gpgpu_simulation_rate = 313645 (inst/sec)
gpgpu_simulation_rate = 7025 (cycle/sec)
gpgpu_silicon_slowdown = 99644x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe297755f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775600..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 37: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 37 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 736674
gpu_tot_sim_insn = 31698693
gpu_tot_ipc =      43.0295
gpu_tot_issued_cta = 1353
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 17.1981% 
max_total_param_size = 0
gpu_stall_dramfull = 40055
gpu_stall_icnt2sh    = 53343
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1194
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.5580
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =       9.2798 GB/Sec
gpu_total_sim_rate=307754

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 552486
	L1I_total_cache_misses = 23956
	L1I_total_cache_miss_rate = 0.0434
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 6088, Miss = 3835, Miss_rate = 0.630, Pending_hits = 339, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 6057, Miss = 3693, Miss_rate = 0.610, Pending_hits = 308, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5881, Miss = 3740, Miss_rate = 0.636, Pending_hits = 366, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 6249, Miss = 3843, Miss_rate = 0.615, Pending_hits = 457, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5687, Miss = 3600, Miss_rate = 0.633, Pending_hits = 435, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5719, Miss = 3651, Miss_rate = 0.638, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5527, Miss = 3492, Miss_rate = 0.632, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 6087, Miss = 3880, Miss_rate = 0.637, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5816, Miss = 3718, Miss_rate = 0.639, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5686, Miss = 3588, Miss_rate = 0.631, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5816, Miss = 3701, Miss_rate = 0.636, Pending_hits = 310, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5781, Miss = 3730, Miss_rate = 0.645, Pending_hits = 328, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5767, Miss = 3691, Miss_rate = 0.640, Pending_hits = 360, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 6008, Miss = 3851, Miss_rate = 0.641, Pending_hits = 458, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5704, Miss = 3620, Miss_rate = 0.635, Pending_hits = 328, Reservation_fails = 3879
	L1D_total_cache_accesses = 87873
	L1D_total_cache_misses = 55633
	L1D_total_cache_miss_rate = 0.6331
	L1D_total_cache_pending_hits = 5257
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 30489
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30444
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 528530
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23956
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64528
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23345
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 552486

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1353, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13275, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 34824864
gpgpu_n_tot_w_icount = 1088277
gpgpu_n_stall_shd_mem = 73737
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 54883
gpgpu_n_mem_write_global = 23345
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1032448
gpgpu_n_store_insn = 373520
gpgpu_n_shmem_insn = 11458104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 964080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32088
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39232
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:218009	W0_Idle:4919182	W0_Scoreboard:2441086	W1:4082	W2:3822	W3:3562	W4:3302	W5:3042	W6:2782	W7:2522	W8:2262	W9:2002	W10:1742	W11:1482	W12:1222	W13:962	W14:702	W15:403	W16:139164	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:915222
single_issue_nums: WS0:632205	WS1:456072	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 439064 {8:54883,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1680840 {72:23345,}
traffic_breakdown_coretomem[INST_ACC_R] = 77872 {8:9734,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8781280 {40:219532,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 373520 {8:46690,}
traffic_breakdown_memtocore[INST_ACC_R] = 1557440 {40:38936,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 304 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	156159 	73316 	29826 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9434 	248 	28 	68045 	2965 	3285 	1461 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	43601 	22319 	23542 	32721 	118623 	25446 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	564 	52 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=972383 n_nop=972314 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001357
n_activity=414 dram_eff=0.3188
bk0: 2a 972370i bk1: 0a 972384i bk2: 32a 972326i bk3: 32a 972324i bk4: 0a 972382i bk5: 0a 972382i bk6: 0a 972382i bk7: 0a 972382i bk8: 0a 972382i bk9: 0a 972382i bk10: 0a 972382i bk11: 0a 972383i bk12: 0a 972383i bk13: 0a 972384i bk14: 0a 972384i bk15: 0a 972384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 972383 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 972166 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 972383 
n_nop = 972314 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000157345
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=972383 n_nop=972317 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001316
n_activity=374 dram_eff=0.3422
bk0: 0a 972384i bk1: 0a 972385i bk2: 32a 972325i bk3: 32a 972324i bk4: 0a 972381i bk5: 0a 972382i bk6: 0a 972382i bk7: 0a 972382i bk8: 0a 972382i bk9: 0a 972382i bk10: 0a 972382i bk11: 0a 972383i bk12: 0a 972383i bk13: 0a 972384i bk14: 0a 972384i bk15: 0a 972384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 972383 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 972183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 972383 
n_nop = 972317 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000149118
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=972383 n_nop=972317 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001316
n_activity=374 dram_eff=0.3422
bk0: 0a 972384i bk1: 0a 972385i bk2: 32a 972326i bk3: 32a 972327i bk4: 0a 972381i bk5: 0a 972382i bk6: 0a 972382i bk7: 0a 972382i bk8: 0a 972382i bk9: 0a 972382i bk10: 0a 972382i bk11: 0a 972383i bk12: 0a 972383i bk13: 0a 972384i bk14: 0a 972384i bk15: 0a 972384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 972383 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 972183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 972383 
n_nop = 972317 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000142948
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=972383 n_nop=972317 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001316
n_activity=374 dram_eff=0.3422
bk0: 0a 972384i bk1: 0a 972385i bk2: 32a 972326i bk3: 32a 972326i bk4: 0a 972381i bk5: 0a 972382i bk6: 0a 972382i bk7: 0a 972382i bk8: 0a 972382i bk9: 0a 972382i bk10: 0a 972382i bk11: 0a 972383i bk12: 0a 972383i bk13: 0a 972384i bk14: 0a 972384i bk15: 0a 972384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 972383 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 972183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 972383 
n_nop = 972317 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000147061
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=972383 n_nop=972312 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001399
n_activity=414 dram_eff=0.3285
bk0: 0a 972385i bk1: 4a 972367i bk2: 32a 972326i bk3: 32a 972322i bk4: 0a 972381i bk5: 0a 972381i bk6: 0a 972382i bk7: 0a 972382i bk8: 0a 972382i bk9: 0a 972382i bk10: 0a 972382i bk11: 0a 972383i bk12: 0a 972383i bk13: 0a 972384i bk14: 0a 972384i bk15: 0a 972384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 972383 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 972160 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 972383 
n_nop = 972312 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000184084
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=972383 n_nop=972316 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001316
n_activity=393 dram_eff=0.3257
bk0: 0a 972385i bk1: 8a 972362i bk2: 32a 972327i bk3: 24a 972335i bk4: 0a 972381i bk5: 0a 972381i bk6: 0a 972381i bk7: 0a 972381i bk8: 0a 972381i bk9: 0a 972381i bk10: 0a 972382i bk11: 0a 972383i bk12: 0a 972384i bk13: 0a 972385i bk14: 0a 972385i bk15: 0a 972385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 972383 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 972171 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 972383 
n_nop = 972316 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000178942

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22876, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27126, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25658, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 26586, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26624, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23166, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 25958, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26388, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22216, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27346, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25458, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 25786, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 305188
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 219532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46690
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37796
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219532
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46690
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 38936
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=305188
icnt_total_pkts_simt_to_mem=111322
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 393105
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 416295
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 11)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 11)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 11)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 11)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.5545 (37 samples)
	minimum = 5 (37 samples)
	maximum = 216.432 (37 samples)
Network latency average = 22.1646 (37 samples)
	minimum = 5 (37 samples)
	maximum = 215.568 (37 samples)
Flit latency average = 21.1817 (37 samples)
	minimum = 5 (37 samples)
	maximum = 215.216 (37 samples)
Fragmentation average = 0.00128755 (37 samples)
	minimum = 0 (37 samples)
	maximum = 14.7027 (37 samples)
Injected packet rate average = 0.0487402 (37 samples)
	minimum = 0.00661015 (37 samples)
	maximum = 0.146154 (37 samples)
Accepted packet rate average = 0.0487402 (37 samples)
	minimum = 0.00903389 (37 samples)
	maximum = 0.0882423 (37 samples)
Injected flit rate average = 0.051737 (37 samples)
	minimum = 0.00853511 (37 samples)
	maximum = 0.146348 (37 samples)
Accepted flit rate average = 0.051737 (37 samples)
	minimum = 0.0112795 (37 samples)
	maximum = 0.0882423 (37 samples)
Injected packet size average = 1.06149 (37 samples)
Accepted packet size average = 1.06149 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 43 sec (103 sec)
gpgpu_simulation_rate = 307754 (inst/sec)
gpgpu_simulation_rate = 7152 (cycle/sec)
gpgpu_silicon_slowdown = 97874x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775620..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (3,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z13lud_perimeterPfii'
Destroy streams for kernel 38: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 38 
gpu_sim_cycle = 25108
gpu_sim_insn = 59040
gpu_ipc =       2.3514
gpu_tot_sim_cycle = 761782
gpu_tot_sim_insn = 31757733
gpu_tot_ipc =      41.6887
gpu_tot_issued_cta = 1356
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.9472% 
max_total_param_size = 0
gpu_stall_dramfull = 40055
gpu_stall_icnt2sh    = 53343
partiton_level_parallism =       0.0180
partiton_level_parallism_total  =       0.1161
partiton_level_parallism_util =       1.0044
partiton_level_parallism_util_total  =       1.5536
L2_BW  =       1.4471 GB/Sec
L2_BW_total  =       9.0217 GB/Sec
gpu_total_sim_rate=302454

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 554316
	L1I_total_cache_misses = 24187
	L1I_total_cache_miss_rate = 0.0436
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 6088, Miss = 3835, Miss_rate = 0.630, Pending_hits = 339, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 6057, Miss = 3693, Miss_rate = 0.610, Pending_hits = 308, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5881, Miss = 3740, Miss_rate = 0.636, Pending_hits = 366, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 6249, Miss = 3843, Miss_rate = 0.615, Pending_hits = 457, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5687, Miss = 3600, Miss_rate = 0.633, Pending_hits = 435, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5719, Miss = 3651, Miss_rate = 0.638, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5527, Miss = 3492, Miss_rate = 0.632, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 6087, Miss = 3880, Miss_rate = 0.637, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5816, Miss = 3718, Miss_rate = 0.639, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5686, Miss = 3588, Miss_rate = 0.631, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5816, Miss = 3701, Miss_rate = 0.636, Pending_hits = 310, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5781, Miss = 3730, Miss_rate = 0.645, Pending_hits = 328, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5846, Miss = 3723, Miss_rate = 0.637, Pending_hits = 360, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 6087, Miss = 3899, Miss_rate = 0.641, Pending_hits = 458, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5783, Miss = 3668, Miss_rate = 0.634, Pending_hits = 328, Reservation_fails = 3879
	L1D_total_cache_accesses = 88110
	L1D_total_cache_misses = 55761
	L1D_total_cache_miss_rate = 0.6329
	L1D_total_cache_pending_hits = 5257
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 30516
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30471
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 530129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24187
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64672
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23438
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 554316

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1356, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13275, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 34940640
gpgpu_n_tot_w_icount = 1091895
gpgpu_n_stall_shd_mem = 74409
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55011
gpgpu_n_mem_write_global = 23438
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1034752
gpgpu_n_store_insn = 375008
gpgpu_n_shmem_insn = 11477208
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 964656
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39232
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:218150	W0_Idle:5026833	W0_Scoreboard:2475954	W1:4082	W2:3822	W3:3562	W4:3302	W5:3042	W6:2782	W7:2522	W8:2262	W9:2002	W10:1742	W11:1482	W12:1222	W13:962	W14:702	W15:403	W16:142701	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:915303
single_issue_nums: WS0:635823	WS1:456072	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 440088 {8:55011,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1687536 {72:23438,}
traffic_breakdown_coretomem[INST_ACC_R] = 79720 {8:9965,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8801760 {40:220044,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 375008 {8:46876,}
traffic_breakdown_memtocore[INST_ACC_R] = 1594400 {40:39860,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 304 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	156857 	73316 	29826 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9663 	250 	28 	68266 	2965 	3285 	1461 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	44299 	22319 	23542 	32721 	118623 	25446 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	594 	52 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005525 n_nop=1005456 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001313
n_activity=414 dram_eff=0.3188
bk0: 2a 1005512i bk1: 0a 1005526i bk2: 32a 1005468i bk3: 32a 1005466i bk4: 0a 1005524i bk5: 0a 1005524i bk6: 0a 1005524i bk7: 0a 1005524i bk8: 0a 1005524i bk9: 0a 1005524i bk10: 0a 1005524i bk11: 0a 1005525i bk12: 0a 1005525i bk13: 0a 1005526i bk14: 0a 1005526i bk15: 0a 1005526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000131 
total_CMD = 1005525 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1005308 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1005525 
n_nop = 1005456 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000152159
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005525 n_nop=1005459 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001273
n_activity=374 dram_eff=0.3422
bk0: 0a 1005526i bk1: 0a 1005527i bk2: 32a 1005467i bk3: 32a 1005466i bk4: 0a 1005523i bk5: 0a 1005524i bk6: 0a 1005524i bk7: 0a 1005524i bk8: 0a 1005524i bk9: 0a 1005524i bk10: 0a 1005524i bk11: 0a 1005525i bk12: 0a 1005525i bk13: 0a 1005526i bk14: 0a 1005526i bk15: 0a 1005526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 1005525 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1005325 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1005525 
n_nop = 1005459 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000144203
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005525 n_nop=1005459 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001273
n_activity=374 dram_eff=0.3422
bk0: 0a 1005526i bk1: 0a 1005527i bk2: 32a 1005468i bk3: 32a 1005469i bk4: 0a 1005523i bk5: 0a 1005524i bk6: 0a 1005524i bk7: 0a 1005524i bk8: 0a 1005524i bk9: 0a 1005524i bk10: 0a 1005524i bk11: 0a 1005525i bk12: 0a 1005525i bk13: 0a 1005526i bk14: 0a 1005526i bk15: 0a 1005526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 1005525 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1005325 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1005525 
n_nop = 1005459 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000138236
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005525 n_nop=1005459 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001273
n_activity=374 dram_eff=0.3422
bk0: 0a 1005526i bk1: 0a 1005527i bk2: 32a 1005468i bk3: 32a 1005468i bk4: 0a 1005523i bk5: 0a 1005524i bk6: 0a 1005524i bk7: 0a 1005524i bk8: 0a 1005524i bk9: 0a 1005524i bk10: 0a 1005524i bk11: 0a 1005525i bk12: 0a 1005525i bk13: 0a 1005526i bk14: 0a 1005526i bk15: 0a 1005526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 1005525 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1005325 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1005525 
n_nop = 1005459 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000142214
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005525 n_nop=1005454 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001353
n_activity=414 dram_eff=0.3285
bk0: 0a 1005527i bk1: 4a 1005509i bk2: 32a 1005468i bk3: 32a 1005464i bk4: 0a 1005523i bk5: 0a 1005523i bk6: 0a 1005524i bk7: 0a 1005524i bk8: 0a 1005524i bk9: 0a 1005524i bk10: 0a 1005524i bk11: 0a 1005525i bk12: 0a 1005525i bk13: 0a 1005526i bk14: 0a 1005526i bk15: 0a 1005526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 1005525 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1005302 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1005525 
n_nop = 1005454 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000178016
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005525 n_nop=1005458 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001273
n_activity=393 dram_eff=0.3257
bk0: 0a 1005527i bk1: 8a 1005504i bk2: 32a 1005469i bk3: 24a 1005477i bk4: 0a 1005523i bk5: 0a 1005523i bk6: 0a 1005523i bk7: 0a 1005523i bk8: 0a 1005523i bk9: 0a 1005523i bk10: 0a 1005524i bk11: 0a 1005525i bk12: 0a 1005526i bk13: 0a 1005527i bk14: 0a 1005527i bk15: 0a 1005527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 1005525 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1005313 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1005525 
n_nop = 1005458 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000173044

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22960, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27222, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25730, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 26908, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26696, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23238, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 26276, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26460, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22288, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27418, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25530, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 26084, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 306810
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 220044
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38720
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 220044
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46876
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 39860
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=306810
icnt_total_pkts_simt_to_mem=111867
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04629
	minimum = 5
	maximum = 7
Network latency average = 5.04629
	minimum = 5
	maximum = 7
Slowest packet = 393167
Flit latency average = 5.00138
	minimum = 5
	maximum = 7
Slowest flit = 416512
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00305938
	minimum = 0 (at node 0)
	maximum = 0.0128246 (at node 18)
Accepted packet rate average = 0.00305938
	minimum = 0 (at node 0)
	maximum = 0.0223833 (at node 13)
Injected flit rate average = 0.00319656
	minimum = 0 (at node 0)
	maximum = 0.0128246 (at node 18)
Accepted flit rate average= 0.00319656
	minimum = 0 (at node 0)
	maximum = 0.0223833 (at node 13)
Injected packet length average = 1.04484
Accepted packet length average = 1.04484
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.0674 (38 samples)
	minimum = 5 (38 samples)
	maximum = 210.921 (38 samples)
Network latency average = 21.7142 (38 samples)
	minimum = 5 (38 samples)
	maximum = 210.079 (38 samples)
Flit latency average = 20.7559 (38 samples)
	minimum = 5 (38 samples)
	maximum = 209.737 (38 samples)
Fragmentation average = 0.00125367 (38 samples)
	minimum = 0 (38 samples)
	maximum = 14.3158 (38 samples)
Injected packet rate average = 0.047538 (38 samples)
	minimum = 0.0064362 (38 samples)
	maximum = 0.142646 (38 samples)
Accepted packet rate average = 0.047538 (38 samples)
	minimum = 0.00879615 (38 samples)
	maximum = 0.0865091 (38 samples)
Injected flit rate average = 0.0504597 (38 samples)
	minimum = 0.0083105 (38 samples)
	maximum = 0.142834 (38 samples)
Accepted flit rate average = 0.0504597 (38 samples)
	minimum = 0.0109826 (38 samples)
	maximum = 0.0865091 (38 samples)
Injected packet size average = 1.06146 (38 samples)
Accepted packet size average = 1.06146 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 45 sec (105 sec)
gpgpu_simulation_rate = 302454 (inst/sec)
gpgpu_simulation_rate = 7255 (cycle/sec)
gpgpu_silicon_slowdown = 96485x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775630..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775640..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (3,3,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z12lud_internalPfii'
Destroy streams for kernel 39: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 39 
gpu_sim_cycle = 1942
gpu_sim_insn = 214272
gpu_ipc =     110.3357
gpu_tot_sim_cycle = 763724
gpu_tot_sim_insn = 31972005
gpu_tot_ipc =      41.8633
gpu_tot_issued_cta = 1365
gpu_occupancy = 16.3981% 
gpu_tot_occupancy = 16.9451% 
max_total_param_size = 0
gpu_stall_dramfull = 40055
gpu_stall_icnt2sh    = 53343
partiton_level_parallism =       0.2719
partiton_level_parallism_total  =       0.1165
partiton_level_parallism_util =       1.3822
partiton_level_parallism_util_total  =       1.5525
L2_BW  =      21.0389 GB/Sec
L2_BW_total  =       9.0522 GB/Sec
gpu_total_sim_rate=304495

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 557700
	L1I_total_cache_misses = 24187
	L1I_total_cache_miss_rate = 0.0434
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 6152, Miss = 3867, Miss_rate = 0.629, Pending_hits = 339, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 6121, Miss = 3741, Miss_rate = 0.611, Pending_hits = 308, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5945, Miss = 3788, Miss_rate = 0.637, Pending_hits = 366, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 6313, Miss = 3875, Miss_rate = 0.614, Pending_hits = 457, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5751, Miss = 3648, Miss_rate = 0.634, Pending_hits = 435, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5783, Miss = 3699, Miss_rate = 0.640, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5591, Miss = 3524, Miss_rate = 0.630, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 6151, Miss = 3928, Miss_rate = 0.639, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5880, Miss = 3766, Miss_rate = 0.640, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5686, Miss = 3588, Miss_rate = 0.631, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5816, Miss = 3701, Miss_rate = 0.636, Pending_hits = 310, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5781, Miss = 3730, Miss_rate = 0.645, Pending_hits = 328, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5846, Miss = 3723, Miss_rate = 0.637, Pending_hits = 360, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 6087, Miss = 3899, Miss_rate = 0.641, Pending_hits = 458, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5783, Miss = 3668, Miss_rate = 0.634, Pending_hits = 328, Reservation_fails = 3879
	L1D_total_cache_accesses = 88686
	L1D_total_cache_misses = 56145
	L1D_total_cache_miss_rate = 0.6331
	L1D_total_cache_pending_hits = 5257
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 30732
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55395
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30687
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 533513
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24187
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65104
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23582
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 557700

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1365, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13368, 1953, 1953, 1953, 1953, 1953, 1953, 1953, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 35154912
gpgpu_n_tot_w_icount = 1098591
gpgpu_n_stall_shd_mem = 74697
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55395
gpgpu_n_mem_write_global = 23582
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1041664
gpgpu_n_store_insn = 377312
gpgpu_n_shmem_insn = 11555544
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 971568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:218531	W0_Idle:5031424	W0_Scoreboard:2497324	W1:4082	W2:3822	W3:3562	W4:3302	W5:3042	W6:2782	W7:2522	W8:2262	W9:2002	W10:1742	W11:1482	W12:1222	W13:962	W14:702	W15:403	W16:142701	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:921999
single_issue_nums: WS0:639171	WS1:459420	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 443160 {8:55395,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1697904 {72:23582,}
traffic_breakdown_coretomem[INST_ACC_R] = 79720 {8:9965,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8863200 {40:221580,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 377312 {8:47164,}
traffic_breakdown_memtocore[INST_ACC_R] = 1594400 {40:39860,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 303 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	158467 	73530 	29826 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9663 	250 	28 	68747 	3012 	3285 	1461 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	44486 	22569 	24269 	33159 	118845 	25446 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	597 	52 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008088 n_nop=1008019 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001309
n_activity=414 dram_eff=0.3188
bk0: 2a 1008075i bk1: 0a 1008089i bk2: 32a 1008031i bk3: 32a 1008029i bk4: 0a 1008087i bk5: 0a 1008087i bk6: 0a 1008087i bk7: 0a 1008087i bk8: 0a 1008087i bk9: 0a 1008087i bk10: 0a 1008087i bk11: 0a 1008088i bk12: 0a 1008088i bk13: 0a 1008089i bk14: 0a 1008089i bk15: 0a 1008089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000131 
total_CMD = 1008088 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1007871 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1008088 
n_nop = 1008019 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000151772
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008088 n_nop=1008022 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000127
n_activity=374 dram_eff=0.3422
bk0: 0a 1008089i bk1: 0a 1008090i bk2: 32a 1008030i bk3: 32a 1008029i bk4: 0a 1008086i bk5: 0a 1008087i bk6: 0a 1008087i bk7: 0a 1008087i bk8: 0a 1008087i bk9: 0a 1008087i bk10: 0a 1008087i bk11: 0a 1008088i bk12: 0a 1008088i bk13: 0a 1008089i bk14: 0a 1008089i bk15: 0a 1008089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 1008088 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1007888 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1008088 
n_nop = 1008022 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000143837
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008088 n_nop=1008022 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000127
n_activity=374 dram_eff=0.3422
bk0: 0a 1008089i bk1: 0a 1008090i bk2: 32a 1008031i bk3: 32a 1008032i bk4: 0a 1008086i bk5: 0a 1008087i bk6: 0a 1008087i bk7: 0a 1008087i bk8: 0a 1008087i bk9: 0a 1008087i bk10: 0a 1008087i bk11: 0a 1008088i bk12: 0a 1008088i bk13: 0a 1008089i bk14: 0a 1008089i bk15: 0a 1008089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 1008088 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1007888 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1008088 
n_nop = 1008022 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000137885
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008088 n_nop=1008022 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000127
n_activity=374 dram_eff=0.3422
bk0: 0a 1008089i bk1: 0a 1008090i bk2: 32a 1008031i bk3: 32a 1008031i bk4: 0a 1008086i bk5: 0a 1008087i bk6: 0a 1008087i bk7: 0a 1008087i bk8: 0a 1008087i bk9: 0a 1008087i bk10: 0a 1008087i bk11: 0a 1008088i bk12: 0a 1008088i bk13: 0a 1008089i bk14: 0a 1008089i bk15: 0a 1008089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 1008088 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1007888 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1008088 
n_nop = 1008022 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000141853
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008088 n_nop=1008017 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001349
n_activity=414 dram_eff=0.3285
bk0: 0a 1008090i bk1: 4a 1008072i bk2: 32a 1008031i bk3: 32a 1008027i bk4: 0a 1008086i bk5: 0a 1008086i bk6: 0a 1008087i bk7: 0a 1008087i bk8: 0a 1008087i bk9: 0a 1008087i bk10: 0a 1008087i bk11: 0a 1008088i bk12: 0a 1008088i bk13: 0a 1008089i bk14: 0a 1008089i bk15: 0a 1008089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 1008088 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1007865 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1008088 
n_nop = 1008017 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000177564
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008088 n_nop=1008021 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000127
n_activity=393 dram_eff=0.3257
bk0: 0a 1008090i bk1: 8a 1008067i bk2: 32a 1008032i bk3: 24a 1008040i bk4: 0a 1008086i bk5: 0a 1008086i bk6: 0a 1008086i bk7: 0a 1008086i bk8: 0a 1008086i bk9: 0a 1008086i bk10: 0a 1008087i bk11: 0a 1008088i bk12: 0a 1008089i bk13: 0a 1008090i bk14: 0a 1008090i bk15: 0a 1008090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 1008088 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1007876 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1008088 
n_nop = 1008021 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000172604

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22960, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27222, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25730, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 27504, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26696, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23238, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 26908, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26460, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22288, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27418, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25530, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 26680, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 308634
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 221580
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38720
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 221580
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47164
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 39860
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=308634
icnt_total_pkts_simt_to_mem=112539
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.4881
	minimum = 5
	maximum = 101
Network latency average = 25.4413
	minimum = 5
	maximum = 101
Slowest packet = 397321
Flit latency average = 24.2139
	minimum = 5
	maximum = 101
Slowest flit = 420843
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0448564
	minimum = 0 (at node 9)
	maximum = 0.325438 (at node 21)
Accepted packet rate average = 0.0448564
	minimum = 0 (at node 9)
	maximum = 0.115345 (at node 1)
Injected flit rate average = 0.0476027
	minimum = 0 (at node 9)
	maximum = 0.325438 (at node 21)
Accepted flit rate average= 0.0476027
	minimum = 0 (at node 9)
	maximum = 0.118435 (at node 21)
Injected packet length average = 1.06122
Accepted packet length average = 1.06122
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1295 (39 samples)
	minimum = 5 (39 samples)
	maximum = 208.103 (39 samples)
Network latency average = 21.8097 (39 samples)
	minimum = 5 (39 samples)
	maximum = 207.282 (39 samples)
Flit latency average = 20.8445 (39 samples)
	minimum = 5 (39 samples)
	maximum = 206.949 (39 samples)
Fragmentation average = 0.00122152 (39 samples)
	minimum = 0 (39 samples)
	maximum = 13.9487 (39 samples)
Injected packet rate average = 0.0474693 (39 samples)
	minimum = 0.00627117 (39 samples)
	maximum = 0.147333 (39 samples)
Accepted packet rate average = 0.0474693 (39 samples)
	minimum = 0.00857061 (39 samples)
	maximum = 0.0872485 (39 samples)
Injected flit rate average = 0.0503864 (39 samples)
	minimum = 0.00809741 (39 samples)
	maximum = 0.147516 (39 samples)
Accepted flit rate average = 0.0503864 (39 samples)
	minimum = 0.010701 (39 samples)
	maximum = 0.0873277 (39 samples)
Injected packet size average = 1.06145 (39 samples)
Accepted packet size average = 1.06145 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 45 sec (105 sec)
gpgpu_simulation_rate = 304495 (inst/sec)
gpgpu_simulation_rate = 7273 (cycle/sec)
gpgpu_silicon_slowdown = 96246x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe297755f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775600..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 40 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 40: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 40 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 790854
gpu_tot_sim_insn = 31992510
gpu_tot_ipc =      40.4531
gpu_tot_issued_cta = 1366
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.8545% 
max_total_param_size = 0
gpu_stall_dramfull = 40055
gpu_stall_icnt2sh    = 53343
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1125
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.5520
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =       8.7461 GB/Sec
gpu_total_sim_rate=298995

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 559390
	L1I_total_cache_misses = 24202
	L1I_total_cache_miss_rate = 0.0433
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 6152, Miss = 3867, Miss_rate = 0.629, Pending_hits = 339, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 6121, Miss = 3741, Miss_rate = 0.611, Pending_hits = 308, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5945, Miss = 3788, Miss_rate = 0.637, Pending_hits = 366, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 6313, Miss = 3875, Miss_rate = 0.614, Pending_hits = 457, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5751, Miss = 3648, Miss_rate = 0.634, Pending_hits = 435, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5783, Miss = 3699, Miss_rate = 0.640, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5591, Miss = 3524, Miss_rate = 0.630, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 6151, Miss = 3928, Miss_rate = 0.639, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5880, Miss = 3766, Miss_rate = 0.640, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5717, Miss = 3604, Miss_rate = 0.630, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5816, Miss = 3701, Miss_rate = 0.636, Pending_hits = 310, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5781, Miss = 3730, Miss_rate = 0.645, Pending_hits = 328, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5846, Miss = 3723, Miss_rate = 0.637, Pending_hits = 360, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 6087, Miss = 3899, Miss_rate = 0.641, Pending_hits = 458, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5783, Miss = 3668, Miss_rate = 0.634, Pending_hits = 328, Reservation_fails = 3879
	L1D_total_cache_accesses = 88717
	L1D_total_cache_misses = 56161
	L1D_total_cache_miss_rate = 0.6330
	L1D_total_cache_pending_hits = 5257
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 30735
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30690
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22847
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 535188
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24202
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65120
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23597
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 559390

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1366, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13368, 1953, 1953, 1953, 1953, 1953, 1953, 1953, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 35250048
gpgpu_n_tot_w_icount = 1101564
gpgpu_n_stall_shd_mem = 75201
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55411
gpgpu_n_mem_write_global = 23597
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1041920
gpgpu_n_store_insn = 377552
gpgpu_n_shmem_insn = 11560240
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 971616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 33264
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:218531	W0_Idle:5062717	W0_Scoreboard:2517316	W1:4396	W2:4116	W3:3836	W4:3556	W5:3276	W6:2996	W7:2716	W8:2436	W9:2156	W10:1876	W11:1596	W12:1316	W13:1036	W14:756	W15:434	W16:143067	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:921999
single_issue_nums: WS0:642144	WS1:459420	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 443288 {8:55411,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1698984 {72:23597,}
traffic_breakdown_coretomem[INST_ACC_R] = 79840 {8:9980,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8865760 {40:221644,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 377552 {8:47194,}
traffic_breakdown_memtocore[INST_ACC_R] = 1596800 {40:39920,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 303 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	158561 	73530 	29826 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9678 	250 	28 	68778 	3012 	3285 	1461 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	44580 	22569 	24269 	33159 	118845 	25446 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	608 	52 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1043899 n_nop=1043830 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001264
n_activity=414 dram_eff=0.3188
bk0: 2a 1043886i bk1: 0a 1043900i bk2: 32a 1043842i bk3: 32a 1043840i bk4: 0a 1043898i bk5: 0a 1043898i bk6: 0a 1043898i bk7: 0a 1043898i bk8: 0a 1043898i bk9: 0a 1043898i bk10: 0a 1043898i bk11: 0a 1043899i bk12: 0a 1043899i bk13: 0a 1043900i bk14: 0a 1043900i bk15: 0a 1043900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 1043899 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1043682 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1043899 
n_nop = 1043830 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000146566
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1043899 n_nop=1043833 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001226
n_activity=374 dram_eff=0.3422
bk0: 0a 1043900i bk1: 0a 1043901i bk2: 32a 1043841i bk3: 32a 1043840i bk4: 0a 1043897i bk5: 0a 1043898i bk6: 0a 1043898i bk7: 0a 1043898i bk8: 0a 1043898i bk9: 0a 1043898i bk10: 0a 1043898i bk11: 0a 1043899i bk12: 0a 1043899i bk13: 0a 1043900i bk14: 0a 1043900i bk15: 0a 1043900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 1043899 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1043699 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1043899 
n_nop = 1043833 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000138902
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1043899 n_nop=1043833 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001226
n_activity=374 dram_eff=0.3422
bk0: 0a 1043900i bk1: 0a 1043901i bk2: 32a 1043842i bk3: 32a 1043843i bk4: 0a 1043897i bk5: 0a 1043898i bk6: 0a 1043898i bk7: 0a 1043898i bk8: 0a 1043898i bk9: 0a 1043898i bk10: 0a 1043898i bk11: 0a 1043899i bk12: 0a 1043899i bk13: 0a 1043900i bk14: 0a 1043900i bk15: 0a 1043900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 1043899 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1043699 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1043899 
n_nop = 1043833 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000133155
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1043899 n_nop=1043833 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001226
n_activity=374 dram_eff=0.3422
bk0: 0a 1043900i bk1: 0a 1043901i bk2: 32a 1043842i bk3: 32a 1043842i bk4: 0a 1043897i bk5: 0a 1043898i bk6: 0a 1043898i bk7: 0a 1043898i bk8: 0a 1043898i bk9: 0a 1043898i bk10: 0a 1043898i bk11: 0a 1043899i bk12: 0a 1043899i bk13: 0a 1043900i bk14: 0a 1043900i bk15: 0a 1043900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 1043899 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1043699 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1043899 
n_nop = 1043833 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000136986
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1043899 n_nop=1043828 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001303
n_activity=414 dram_eff=0.3285
bk0: 0a 1043901i bk1: 4a 1043883i bk2: 32a 1043842i bk3: 32a 1043838i bk4: 0a 1043897i bk5: 0a 1043897i bk6: 0a 1043898i bk7: 0a 1043898i bk8: 0a 1043898i bk9: 0a 1043898i bk10: 0a 1043898i bk11: 0a 1043899i bk12: 0a 1043899i bk13: 0a 1043900i bk14: 0a 1043900i bk15: 0a 1043900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000130 
total_CMD = 1043899 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1043676 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1043899 
n_nop = 1043828 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000171473
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1043899 n_nop=1043832 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001226
n_activity=393 dram_eff=0.3257
bk0: 0a 1043901i bk1: 8a 1043878i bk2: 32a 1043843i bk3: 24a 1043851i bk4: 0a 1043897i bk5: 0a 1043897i bk6: 0a 1043897i bk7: 0a 1043897i bk8: 0a 1043897i bk9: 0a 1043897i bk10: 0a 1043898i bk11: 0a 1043899i bk12: 0a 1043900i bk13: 0a 1043901i bk14: 0a 1043901i bk15: 0a 1043901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 1043899 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1043687 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1043899 
n_nop = 1043832 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000166683

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22968, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27222, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25738, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 27538, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26704, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23238, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 26946, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26460, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22296, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27422, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25538, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 26718, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 308788
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 221644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47194
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38780
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 221644
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47194
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 39920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=308788
icnt_total_pkts_simt_to_mem=112600
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 397731
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 421173
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 9)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 9)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 9)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 9)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6782 (40 samples)
	minimum = 5 (40 samples)
	maximum = 203.05 (40 samples)
Network latency average = 21.3914 (40 samples)
	minimum = 5 (40 samples)
	maximum = 202.25 (40 samples)
Flit latency average = 20.4484 (40 samples)
	minimum = 5 (40 samples)
	maximum = 201.9 (40 samples)
Fragmentation average = 0.00119098 (40 samples)
	minimum = 0 (40 samples)
	maximum = 13.6 (40 samples)
Injected packet rate average = 0.0462894 (40 samples)
	minimum = 0.00611439 (40 samples)
	maximum = 0.143692 (40 samples)
Accepted packet rate average = 0.0462894 (40 samples)
	minimum = 0.00835634 (40 samples)
	maximum = 0.0852092 (40 samples)
Injected flit rate average = 0.0491341 (40 samples)
	minimum = 0.00789498 (40 samples)
	maximum = 0.143884 (40 samples)
Accepted flit rate average = 0.0491341 (40 samples)
	minimum = 0.0104335 (40 samples)
	maximum = 0.0852864 (40 samples)
Injected packet size average = 1.06146 (40 samples)
Accepted packet size average = 1.06146 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 47 sec (107 sec)
gpgpu_simulation_rate = 298995 (inst/sec)
gpgpu_simulation_rate = 7391 (cycle/sec)
gpgpu_silicon_slowdown = 94709x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775620..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (2,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 41 '_Z13lud_perimeterPfii'
Destroy streams for kernel 41: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 41 
gpu_sim_cycle = 25104
gpu_sim_insn = 39360
gpu_ipc =       1.5679
gpu_tot_sim_cycle = 815958
gpu_tot_sim_insn = 32031870
gpu_tot_ipc =      39.2568
gpu_tot_issued_cta = 1368
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.6897% 
max_total_param_size = 0
gpu_stall_dramfull = 40055
gpu_stall_icnt2sh    = 53343
partiton_level_parallism =       0.0124
partiton_level_parallism_total  =       0.1095
partiton_level_parallism_util =       1.0032
partiton_level_parallism_util_total  =       1.5490
L2_BW  =       1.0029 GB/Sec
L2_BW_total  =       8.5078 GB/Sec
gpu_total_sim_rate=293870

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 560610
	L1I_total_cache_misses = 24356
	L1I_total_cache_miss_rate = 0.0434
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 6152, Miss = 3867, Miss_rate = 0.629, Pending_hits = 339, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 6121, Miss = 3741, Miss_rate = 0.611, Pending_hits = 308, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5945, Miss = 3788, Miss_rate = 0.637, Pending_hits = 366, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 6313, Miss = 3875, Miss_rate = 0.614, Pending_hits = 457, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5751, Miss = 3648, Miss_rate = 0.634, Pending_hits = 435, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5783, Miss = 3699, Miss_rate = 0.640, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5591, Miss = 3524, Miss_rate = 0.630, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 6151, Miss = 3928, Miss_rate = 0.639, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5880, Miss = 3766, Miss_rate = 0.640, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5717, Miss = 3604, Miss_rate = 0.630, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5895, Miss = 3749, Miss_rate = 0.636, Pending_hits = 310, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5860, Miss = 3778, Miss_rate = 0.645, Pending_hits = 328, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5846, Miss = 3723, Miss_rate = 0.637, Pending_hits = 360, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 6087, Miss = 3899, Miss_rate = 0.641, Pending_hits = 458, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5783, Miss = 3668, Miss_rate = 0.634, Pending_hits = 328, Reservation_fails = 3879
	L1D_total_cache_accesses = 88875
	L1D_total_cache_misses = 56257
	L1D_total_cache_miss_rate = 0.6330
	L1D_total_cache_pending_hits = 5257
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 30753
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30708
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 536254
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24356
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65216
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23659
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 560610

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1368, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13368, 1953, 1953, 1953, 1953, 1953, 1953, 1953, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 35327232
gpgpu_n_tot_w_icount = 1103976
gpgpu_n_stall_shd_mem = 75649
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55507
gpgpu_n_mem_write_global = 23659
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1043456
gpgpu_n_store_insn = 378544
gpgpu_n_shmem_insn = 11572976
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 972000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 33712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:218625	W0_Idle:5135923	W0_Scoreboard:2542008	W1:4396	W2:4116	W3:3836	W4:3556	W5:3276	W6:2996	W7:2716	W8:2436	W9:2156	W10:1876	W11:1596	W12:1316	W13:1036	W14:756	W15:434	W16:145425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:922053
single_issue_nums: WS0:644556	WS1:459420	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 444056 {8:55507,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1703448 {72:23659,}
traffic_breakdown_coretomem[INST_ACC_R] = 81072 {8:10134,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8881120 {40:222028,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 378544 {8:47318,}
traffic_breakdown_memtocore[INST_ACC_R] = 1621440 {40:40536,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 303 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	159069 	73530 	29826 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9831 	251 	28 	68936 	3012 	3285 	1461 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	45088 	22569 	24269 	33159 	118845 	25446 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	634 	52 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1077035 n_nop=1076966 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001226
n_activity=414 dram_eff=0.3188
bk0: 2a 1077022i bk1: 0a 1077036i bk2: 32a 1076978i bk3: 32a 1076976i bk4: 0a 1077034i bk5: 0a 1077034i bk6: 0a 1077034i bk7: 0a 1077034i bk8: 0a 1077034i bk9: 0a 1077034i bk10: 0a 1077034i bk11: 0a 1077035i bk12: 0a 1077035i bk13: 0a 1077036i bk14: 0a 1077036i bk15: 0a 1077036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 1077035 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1076818 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1077035 
n_nop = 1076966 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000142057
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1077035 n_nop=1076969 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001188
n_activity=374 dram_eff=0.3422
bk0: 0a 1077036i bk1: 0a 1077037i bk2: 32a 1076977i bk3: 32a 1076976i bk4: 0a 1077033i bk5: 0a 1077034i bk6: 0a 1077034i bk7: 0a 1077034i bk8: 0a 1077034i bk9: 0a 1077034i bk10: 0a 1077034i bk11: 0a 1077035i bk12: 0a 1077035i bk13: 0a 1077036i bk14: 0a 1077036i bk15: 0a 1077036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 1077035 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1076835 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1077035 
n_nop = 1076969 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000134629
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1077035 n_nop=1076969 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001188
n_activity=374 dram_eff=0.3422
bk0: 0a 1077036i bk1: 0a 1077037i bk2: 32a 1076978i bk3: 32a 1076979i bk4: 0a 1077033i bk5: 0a 1077034i bk6: 0a 1077034i bk7: 0a 1077034i bk8: 0a 1077034i bk9: 0a 1077034i bk10: 0a 1077034i bk11: 0a 1077035i bk12: 0a 1077035i bk13: 0a 1077036i bk14: 0a 1077036i bk15: 0a 1077036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 1077035 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1076835 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1077035 
n_nop = 1076969 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000129058
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1077035 n_nop=1076969 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001188
n_activity=374 dram_eff=0.3422
bk0: 0a 1077036i bk1: 0a 1077037i bk2: 32a 1076978i bk3: 32a 1076978i bk4: 0a 1077033i bk5: 0a 1077034i bk6: 0a 1077034i bk7: 0a 1077034i bk8: 0a 1077034i bk9: 0a 1077034i bk10: 0a 1077034i bk11: 0a 1077035i bk12: 0a 1077035i bk13: 0a 1077036i bk14: 0a 1077036i bk15: 0a 1077036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 1077035 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1076835 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1077035 
n_nop = 1076969 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000132772
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1077035 n_nop=1076964 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001263
n_activity=414 dram_eff=0.3285
bk0: 0a 1077037i bk1: 4a 1077019i bk2: 32a 1076978i bk3: 32a 1076974i bk4: 0a 1077033i bk5: 0a 1077033i bk6: 0a 1077034i bk7: 0a 1077034i bk8: 0a 1077034i bk9: 0a 1077034i bk10: 0a 1077034i bk11: 0a 1077035i bk12: 0a 1077035i bk13: 0a 1077036i bk14: 0a 1077036i bk15: 0a 1077036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 1077035 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1076812 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1077035 
n_nop = 1076964 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000166197
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1077035 n_nop=1076968 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001188
n_activity=393 dram_eff=0.3257
bk0: 0a 1077037i bk1: 8a 1077014i bk2: 32a 1076979i bk3: 24a 1076987i bk4: 0a 1077033i bk5: 0a 1077033i bk6: 0a 1077033i bk7: 0a 1077033i bk8: 0a 1077033i bk9: 0a 1077033i bk10: 0a 1077034i bk11: 0a 1077035i bk12: 0a 1077036i bk13: 0a 1077037i bk14: 0a 1077037i bk15: 0a 1077037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 1077035 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1076823 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1077035 
n_nop = 1076968 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000161555

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23024, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27286, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25786, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 27778, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26752, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23286, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 27160, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26508, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22344, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27470, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25586, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 26932, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 309912
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 222028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39396
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 222028
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47318
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40536
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=309912
icnt_total_pkts_simt_to_mem=112974
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04387
	minimum = 5
	maximum = 6
Network latency average = 5.04387
	minimum = 5
	maximum = 6
Slowest packet = 397792
Flit latency average = 5.00067
	minimum = 5
	maximum = 6
Slowest flit = 421389
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00211859
	minimum = 0 (at node 0)
	maximum = 0.00956023 (at node 18)
Accepted packet rate average = 0.00211859
	minimum = 0 (at node 0)
	maximum = 0.0223869 (at node 10)
Injected flit rate average = 0.00221007
	minimum = 0 (at node 0)
	maximum = 0.00956023 (at node 18)
Accepted flit rate average= 0.00221007
	minimum = 0 (at node 0)
	maximum = 0.0223869 (at node 10)
Injected packet length average = 1.04318
Accepted packet length average = 1.04318
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.248 (41 samples)
	minimum = 5 (41 samples)
	maximum = 198.244 (41 samples)
Network latency average = 20.9926 (41 samples)
	minimum = 5 (41 samples)
	maximum = 197.463 (41 samples)
Flit latency average = 20.0716 (41 samples)
	minimum = 5 (41 samples)
	maximum = 197.122 (41 samples)
Fragmentation average = 0.00116193 (41 samples)
	minimum = 0 (41 samples)
	maximum = 13.2683 (41 samples)
Injected packet rate average = 0.045212 (41 samples)
	minimum = 0.00596526 (41 samples)
	maximum = 0.14042 (41 samples)
Accepted packet rate average = 0.045212 (41 samples)
	minimum = 0.00815253 (41 samples)
	maximum = 0.083677 (41 samples)
Injected flit rate average = 0.0479896 (41 samples)
	minimum = 0.00770242 (41 samples)
	maximum = 0.140608 (41 samples)
Accepted flit rate average = 0.0479896 (41 samples)
	minimum = 0.010179 (41 samples)
	maximum = 0.0837523 (41 samples)
Injected packet size average = 1.06143 (41 samples)
Accepted packet size average = 1.06143 (41 samples)
Hops average = 1 (41 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 49 sec (109 sec)
gpgpu_simulation_rate = 293870 (inst/sec)
gpgpu_simulation_rate = 7485 (cycle/sec)
gpgpu_silicon_slowdown = 93520x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775630..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775640..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 42 '_Z12lud_internalPfii'
Destroy streams for kernel 42: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 42 
gpu_sim_cycle = 2414
gpu_sim_insn = 95232
gpu_ipc =      39.4499
gpu_tot_sim_cycle = 818372
gpu_tot_sim_insn = 32127102
gpu_tot_ipc =      39.2573
gpu_tot_issued_cta = 1372
gpu_occupancy = 16.4712% 
gpu_tot_occupancy = 16.6893% 
max_total_param_size = 0
gpu_stall_dramfull = 40055
gpu_stall_icnt2sh    = 53343
partiton_level_parallism =       0.1135
partiton_level_parallism_total  =       0.1095
partiton_level_parallism_util =       1.0960
partiton_level_parallism_util_total  =       1.5471
L2_BW  =       8.9823 GB/Sec
L2_BW_total  =       8.5092 GB/Sec
gpu_total_sim_rate=294744

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 562114
	L1I_total_cache_misses = 24500
	L1I_total_cache_miss_rate = 0.0436
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 6216, Miss = 3915, Miss_rate = 0.630, Pending_hits = 339, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 6121, Miss = 3741, Miss_rate = 0.611, Pending_hits = 308, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5945, Miss = 3788, Miss_rate = 0.637, Pending_hits = 366, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 6313, Miss = 3875, Miss_rate = 0.614, Pending_hits = 457, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5751, Miss = 3648, Miss_rate = 0.634, Pending_hits = 435, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5783, Miss = 3699, Miss_rate = 0.640, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5591, Miss = 3524, Miss_rate = 0.630, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 6151, Miss = 3928, Miss_rate = 0.639, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5880, Miss = 3766, Miss_rate = 0.640, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5717, Miss = 3604, Miss_rate = 0.630, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5895, Miss = 3749, Miss_rate = 0.636, Pending_hits = 310, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5860, Miss = 3778, Miss_rate = 0.645, Pending_hits = 328, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5910, Miss = 3771, Miss_rate = 0.638, Pending_hits = 360, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 6151, Miss = 3947, Miss_rate = 0.642, Pending_hits = 458, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5847, Miss = 3716, Miss_rate = 0.636, Pending_hits = 328, Reservation_fails = 3879
	L1D_total_cache_accesses = 89131
	L1D_total_cache_misses = 56449
	L1D_total_cache_miss_rate = 0.6333
	L1D_total_cache_pending_hits = 5257
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 30849
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30804
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 537614
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24500
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65408
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23723
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 562114

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1372, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13461, 2046, 2046, 2046, 2046, 2046, 2046, 2046, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 35422464
gpgpu_n_tot_w_icount = 1106952
gpgpu_n_stall_shd_mem = 75777
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55699
gpgpu_n_mem_write_global = 23723
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1046528
gpgpu_n_store_insn = 379568
gpgpu_n_shmem_insn = 11607792
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 975072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 33712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39648
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:218960	W0_Idle:5141562	W0_Scoreboard:2550456	W1:4396	W2:4116	W3:3836	W4:3556	W5:3276	W6:2996	W7:2716	W8:2436	W9:2156	W10:1876	W11:1596	W12:1316	W13:1036	W14:756	W15:434	W16:145425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:925029
single_issue_nums: WS0:646044	WS1:460908	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 445592 {8:55699,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1708056 {72:23723,}
traffic_breakdown_coretomem[INST_ACC_R] = 81216 {8:10152,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8911840 {40:222796,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 379568 {8:47446,}
traffic_breakdown_memtocore[INST_ACC_R] = 1624320 {40:40608,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 302 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	159965 	73530 	29826 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9848 	252 	28 	69192 	3012 	3285 	1461 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	45242 	22682 	24496 	33411 	118995 	25446 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	639 	52 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1080221 n_nop=1080152 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001222
n_activity=414 dram_eff=0.3188
bk0: 2a 1080208i bk1: 0a 1080222i bk2: 32a 1080164i bk3: 32a 1080162i bk4: 0a 1080220i bk5: 0a 1080220i bk6: 0a 1080220i bk7: 0a 1080220i bk8: 0a 1080220i bk9: 0a 1080220i bk10: 0a 1080220i bk11: 0a 1080221i bk12: 0a 1080221i bk13: 0a 1080222i bk14: 0a 1080222i bk15: 0a 1080222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000122 
total_CMD = 1080221 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1080004 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1080221 
n_nop = 1080152 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000141638
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1080221 n_nop=1080155 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001185
n_activity=374 dram_eff=0.3422
bk0: 0a 1080222i bk1: 0a 1080223i bk2: 32a 1080163i bk3: 32a 1080162i bk4: 0a 1080219i bk5: 0a 1080220i bk6: 0a 1080220i bk7: 0a 1080220i bk8: 0a 1080220i bk9: 0a 1080220i bk10: 0a 1080220i bk11: 0a 1080221i bk12: 0a 1080221i bk13: 0a 1080222i bk14: 0a 1080222i bk15: 0a 1080222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1080221 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1080021 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1080221 
n_nop = 1080155 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000134232
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1080221 n_nop=1080155 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001185
n_activity=374 dram_eff=0.3422
bk0: 0a 1080222i bk1: 0a 1080223i bk2: 32a 1080164i bk3: 32a 1080165i bk4: 0a 1080219i bk5: 0a 1080220i bk6: 0a 1080220i bk7: 0a 1080220i bk8: 0a 1080220i bk9: 0a 1080220i bk10: 0a 1080220i bk11: 0a 1080221i bk12: 0a 1080221i bk13: 0a 1080222i bk14: 0a 1080222i bk15: 0a 1080222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1080221 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1080021 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1080221 
n_nop = 1080155 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000128677
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1080221 n_nop=1080155 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001185
n_activity=374 dram_eff=0.3422
bk0: 0a 1080222i bk1: 0a 1080223i bk2: 32a 1080164i bk3: 32a 1080164i bk4: 0a 1080219i bk5: 0a 1080220i bk6: 0a 1080220i bk7: 0a 1080220i bk8: 0a 1080220i bk9: 0a 1080220i bk10: 0a 1080220i bk11: 0a 1080221i bk12: 0a 1080221i bk13: 0a 1080222i bk14: 0a 1080222i bk15: 0a 1080222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1080221 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1080021 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1080221 
n_nop = 1080155 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00013238
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1080221 n_nop=1080150 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001259
n_activity=414 dram_eff=0.3285
bk0: 0a 1080223i bk1: 4a 1080205i bk2: 32a 1080164i bk3: 32a 1080160i bk4: 0a 1080219i bk5: 0a 1080219i bk6: 0a 1080220i bk7: 0a 1080220i bk8: 0a 1080220i bk9: 0a 1080220i bk10: 0a 1080220i bk11: 0a 1080221i bk12: 0a 1080221i bk13: 0a 1080222i bk14: 0a 1080222i bk15: 0a 1080222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 1080221 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1079998 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1080221 
n_nop = 1080150 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000165707
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1080221 n_nop=1080154 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001185
n_activity=393 dram_eff=0.3257
bk0: 0a 1080223i bk1: 8a 1080200i bk2: 32a 1080165i bk3: 24a 1080173i bk4: 0a 1080219i bk5: 0a 1080219i bk6: 0a 1080219i bk7: 0a 1080219i bk8: 0a 1080219i bk9: 0a 1080219i bk10: 0a 1080220i bk11: 0a 1080221i bk12: 0a 1080222i bk13: 0a 1080223i bk14: 0a 1080223i bk15: 0a 1080223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1080221 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1080009 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1080221 
n_nop = 1080154 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000161078

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23024, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27286, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25786, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 28074, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26752, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23310, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 27460, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26532, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22344, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27494, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25586, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 27232, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 310880
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 222796
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39468
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 222796
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47446
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40608
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=310880
icnt_total_pkts_simt_to_mem=113312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.0523
	minimum = 5
	maximum = 111
Network latency average = 25.0121
	minimum = 5
	maximum = 111
Slowest packet = 399887
Flit latency average = 23.9824
	minimum = 5
	maximum = 111
Slowest flit = 423546
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0190555
	minimum = 0 (at node 1)
	maximum = 0.124275 (at node 21)
Accepted packet rate average = 0.0190555
	minimum = 0 (at node 1)
	maximum = 0.102734 (at node 12)
Injected flit rate average = 0.0200374
	minimum = 0 (at node 1)
	maximum = 0.124275 (at node 21)
Accepted flit rate average= 0.0200374
	minimum = 0 (at node 1)
	maximum = 0.102734 (at node 12)
Injected packet length average = 1.05153
Accepted packet length average = 1.05153
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3148 (42 samples)
	minimum = 5 (42 samples)
	maximum = 196.167 (42 samples)
Network latency average = 21.0883 (42 samples)
	minimum = 5 (42 samples)
	maximum = 195.405 (42 samples)
Flit latency average = 20.1648 (42 samples)
	minimum = 5 (42 samples)
	maximum = 195.071 (42 samples)
Fragmentation average = 0.00113427 (42 samples)
	minimum = 0 (42 samples)
	maximum = 12.9524 (42 samples)
Injected packet rate average = 0.0445893 (42 samples)
	minimum = 0.00582323 (42 samples)
	maximum = 0.140036 (42 samples)
Accepted packet rate average = 0.0445893 (42 samples)
	minimum = 0.00795842 (42 samples)
	maximum = 0.0841307 (42 samples)
Injected flit rate average = 0.0473241 (42 samples)
	minimum = 0.00751903 (42 samples)
	maximum = 0.140219 (42 samples)
Accepted flit rate average = 0.0473241 (42 samples)
	minimum = 0.00993668 (42 samples)
	maximum = 0.0842043 (42 samples)
Injected packet size average = 1.06133 (42 samples)
Accepted packet size average = 1.06133 (42 samples)
Hops average = 1 (42 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 49 sec (109 sec)
gpgpu_simulation_rate = 294744 (inst/sec)
gpgpu_simulation_rate = 7508 (cycle/sec)
gpgpu_silicon_slowdown = 93233x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe297755f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775600..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 43 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 43: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 43 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 845502
gpu_tot_sim_insn = 32147607
gpu_tot_ipc =      38.0219
gpu_tot_issued_cta = 1373
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.6020% 
max_total_param_size = 0
gpu_stall_dramfull = 40055
gpu_stall_icnt2sh    = 53343
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1060
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.5467
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =       8.2403 GB/Sec
gpu_total_sim_rate=289618

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 563804
	L1I_total_cache_misses = 24515
	L1I_total_cache_miss_rate = 0.0435
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 6216, Miss = 3915, Miss_rate = 0.630, Pending_hits = 339, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 6152, Miss = 3757, Miss_rate = 0.611, Pending_hits = 308, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 5945, Miss = 3788, Miss_rate = 0.637, Pending_hits = 366, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 6313, Miss = 3875, Miss_rate = 0.614, Pending_hits = 457, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5751, Miss = 3648, Miss_rate = 0.634, Pending_hits = 435, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5783, Miss = 3699, Miss_rate = 0.640, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5591, Miss = 3524, Miss_rate = 0.630, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 6151, Miss = 3928, Miss_rate = 0.639, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5880, Miss = 3766, Miss_rate = 0.640, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5717, Miss = 3604, Miss_rate = 0.630, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5895, Miss = 3749, Miss_rate = 0.636, Pending_hits = 310, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5860, Miss = 3778, Miss_rate = 0.645, Pending_hits = 328, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5910, Miss = 3771, Miss_rate = 0.638, Pending_hits = 360, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 6151, Miss = 3947, Miss_rate = 0.642, Pending_hits = 458, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5847, Miss = 3716, Miss_rate = 0.636, Pending_hits = 328, Reservation_fails = 3879
	L1D_total_cache_accesses = 89162
	L1D_total_cache_misses = 56465
	L1D_total_cache_miss_rate = 0.6333
	L1D_total_cache_pending_hits = 5257
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 30852
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30807
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 539289
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24515
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65424
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23738
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 563804

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1373, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13461, 2046, 2046, 2046, 2046, 2046, 2046, 2046, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 35517600
gpgpu_n_tot_w_icount = 1109925
gpgpu_n_stall_shd_mem = 76281
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55715
gpgpu_n_mem_write_global = 23738
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1046784
gpgpu_n_store_insn = 379808
gpgpu_n_shmem_insn = 11612488
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 975120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 34216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39648
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:218960	W0_Idle:5172855	W0_Scoreboard:2570448	W1:4710	W2:4410	W3:4110	W4:3810	W5:3510	W6:3210	W7:2910	W8:2610	W9:2310	W10:2010	W11:1710	W12:1410	W13:1110	W14:810	W15:465	W16:145791	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:925029
single_issue_nums: WS0:649017	WS1:460908	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 445720 {8:55715,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1709136 {72:23738,}
traffic_breakdown_coretomem[INST_ACC_R] = 81336 {8:10167,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8914400 {40:222860,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 379808 {8:47476,}
traffic_breakdown_memtocore[INST_ACC_R] = 1626720 {40:40668,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 302 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	160059 	73530 	29826 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9863 	252 	28 	69223 	3012 	3285 	1461 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	45336 	22682 	24496 	33411 	118995 	25446 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	650 	52 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1116032 n_nop=1115963 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001183
n_activity=414 dram_eff=0.3188
bk0: 2a 1116019i bk1: 0a 1116033i bk2: 32a 1115975i bk3: 32a 1115973i bk4: 0a 1116031i bk5: 0a 1116031i bk6: 0a 1116031i bk7: 0a 1116031i bk8: 0a 1116031i bk9: 0a 1116031i bk10: 0a 1116031i bk11: 0a 1116032i bk12: 0a 1116032i bk13: 0a 1116033i bk14: 0a 1116033i bk15: 0a 1116033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1116032 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1115815 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1116032 
n_nop = 1115963 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000137093
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1116032 n_nop=1115966 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001147
n_activity=374 dram_eff=0.3422
bk0: 0a 1116033i bk1: 0a 1116034i bk2: 32a 1115974i bk3: 32a 1115973i bk4: 0a 1116030i bk5: 0a 1116031i bk6: 0a 1116031i bk7: 0a 1116031i bk8: 0a 1116031i bk9: 0a 1116031i bk10: 0a 1116031i bk11: 0a 1116032i bk12: 0a 1116032i bk13: 0a 1116033i bk14: 0a 1116033i bk15: 0a 1116033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000115 
total_CMD = 1116032 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1115832 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1116032 
n_nop = 1115966 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000129925
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1116032 n_nop=1115966 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001147
n_activity=374 dram_eff=0.3422
bk0: 0a 1116033i bk1: 0a 1116034i bk2: 32a 1115975i bk3: 32a 1115976i bk4: 0a 1116030i bk5: 0a 1116031i bk6: 0a 1116031i bk7: 0a 1116031i bk8: 0a 1116031i bk9: 0a 1116031i bk10: 0a 1116031i bk11: 0a 1116032i bk12: 0a 1116032i bk13: 0a 1116033i bk14: 0a 1116033i bk15: 0a 1116033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000115 
total_CMD = 1116032 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1115832 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1116032 
n_nop = 1115966 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000124548
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1116032 n_nop=1115966 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001147
n_activity=374 dram_eff=0.3422
bk0: 0a 1116033i bk1: 0a 1116034i bk2: 32a 1115975i bk3: 32a 1115975i bk4: 0a 1116030i bk5: 0a 1116031i bk6: 0a 1116031i bk7: 0a 1116031i bk8: 0a 1116031i bk9: 0a 1116031i bk10: 0a 1116031i bk11: 0a 1116032i bk12: 0a 1116032i bk13: 0a 1116033i bk14: 0a 1116033i bk15: 0a 1116033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000115 
total_CMD = 1116032 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1115832 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1116032 
n_nop = 1115966 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000128133
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1116032 n_nop=1115961 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001219
n_activity=414 dram_eff=0.3285
bk0: 0a 1116034i bk1: 4a 1116016i bk2: 32a 1115975i bk3: 32a 1115971i bk4: 0a 1116030i bk5: 0a 1116030i bk6: 0a 1116031i bk7: 0a 1116031i bk8: 0a 1116031i bk9: 0a 1116031i bk10: 0a 1116031i bk11: 0a 1116032i bk12: 0a 1116032i bk13: 0a 1116033i bk14: 0a 1116033i bk15: 0a 1116033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000122 
total_CMD = 1116032 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1115809 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1116032 
n_nop = 1115961 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00016039
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1116032 n_nop=1115965 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001147
n_activity=393 dram_eff=0.3257
bk0: 0a 1116034i bk1: 8a 1116011i bk2: 32a 1115976i bk3: 24a 1115984i bk4: 0a 1116030i bk5: 0a 1116030i bk6: 0a 1116030i bk7: 0a 1116030i bk8: 0a 1116030i bk9: 0a 1116030i bk10: 0a 1116031i bk11: 0a 1116032i bk12: 0a 1116033i bk13: 0a 1116034i bk14: 0a 1116034i bk15: 0a 1116034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000115 
total_CMD = 1116032 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1115820 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1116032 
n_nop = 1115965 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00015591

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23032, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27286, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25794, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 28104, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26760, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23310, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 27498, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26532, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22352, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27498, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25594, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 27274, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 311034
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 222860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47476
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39528
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 222860
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47476
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40668
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=311034
icnt_total_pkts_simt_to_mem=113373
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 400609
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 424192
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 1)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 1)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 1)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 1)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9139 (43 samples)
	minimum = 5 (43 samples)
	maximum = 191.744 (43 samples)
Network latency average = 20.7159 (43 samples)
	minimum = 5 (43 samples)
	maximum = 191 (43 samples)
Flit latency average = 19.8121 (43 samples)
	minimum = 5 (43 samples)
	maximum = 190.651 (43 samples)
Fragmentation average = 0.00110789 (43 samples)
	minimum = 0 (43 samples)
	maximum = 12.6512 (43 samples)
Injected packet rate average = 0.0435586 (43 samples)
	minimum = 0.0056878 (43 samples)
	maximum = 0.136819 (43 samples)
Accepted packet rate average = 0.0435586 (43 samples)
	minimum = 0.00777334 (43 samples)
	maximum = 0.0823062 (43 samples)
Injected flit rate average = 0.0462303 (43 samples)
	minimum = 0.00734417 (43 samples)
	maximum = 0.137011 (43 samples)
Accepted flit rate average = 0.0462303 (43 samples)
	minimum = 0.00970559 (43 samples)
	maximum = 0.082378 (43 samples)
Injected packet size average = 1.06134 (43 samples)
Accepted packet size average = 1.06134 (43 samples)
Hops average = 1 (43 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 51 sec (111 sec)
gpgpu_simulation_rate = 289618 (inst/sec)
gpgpu_simulation_rate = 7617 (cycle/sec)
gpgpu_silicon_slowdown = 91899x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775620..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 44: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 44 
gpu_sim_cycle = 22930
gpu_sim_insn = 19680
gpu_ipc =       0.8583
gpu_tot_sim_cycle = 868432
gpu_tot_sim_insn = 32167287
gpu_tot_ipc =      37.0407
gpu_tot_issued_cta = 1374
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.5289% 
max_total_param_size = 0
gpu_stall_dramfull = 40055
gpu_stall_icnt2sh    = 53343
partiton_level_parallism =       0.0061
partiton_level_parallism_total  =       0.1034
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.5453
L2_BW  =       0.4865 GB/Sec
L2_BW_total  =       8.0355 GB/Sec
gpu_total_sim_rate=287207

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 564414
	L1I_total_cache_misses = 24592
	L1I_total_cache_miss_rate = 0.0436
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 6216, Miss = 3915, Miss_rate = 0.630, Pending_hits = 339, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 6152, Miss = 3757, Miss_rate = 0.611, Pending_hits = 308, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 6024, Miss = 3820, Miss_rate = 0.634, Pending_hits = 366, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 6313, Miss = 3875, Miss_rate = 0.614, Pending_hits = 457, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5751, Miss = 3648, Miss_rate = 0.634, Pending_hits = 435, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5783, Miss = 3699, Miss_rate = 0.640, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5591, Miss = 3524, Miss_rate = 0.630, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 6151, Miss = 3928, Miss_rate = 0.639, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5880, Miss = 3766, Miss_rate = 0.640, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5717, Miss = 3604, Miss_rate = 0.630, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5895, Miss = 3749, Miss_rate = 0.636, Pending_hits = 310, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5860, Miss = 3778, Miss_rate = 0.645, Pending_hits = 328, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5910, Miss = 3771, Miss_rate = 0.638, Pending_hits = 360, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 6151, Miss = 3947, Miss_rate = 0.642, Pending_hits = 458, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5847, Miss = 3716, Miss_rate = 0.636, Pending_hits = 328, Reservation_fails = 3879
	L1D_total_cache_accesses = 89241
	L1D_total_cache_misses = 56497
	L1D_total_cache_miss_rate = 0.6331
	L1D_total_cache_pending_hits = 5257
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 30861
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 539822
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24592
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65472
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23769
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 564414

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1374, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13461, 2046, 2046, 2046, 2046, 2046, 2046, 2046, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 35556192
gpgpu_n_tot_w_icount = 1111131
gpgpu_n_stall_shd_mem = 76505
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55747
gpgpu_n_mem_write_global = 23769
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1047552
gpgpu_n_store_insn = 380304
gpgpu_n_shmem_insn = 11618856
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 975312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 34440
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39648
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:219007	W0_Idle:5207284	W0_Scoreboard:2580624	W1:4710	W2:4410	W3:4110	W4:3810	W5:3510	W6:3210	W7:2910	W8:2610	W9:2310	W10:2010	W11:1710	W12:1410	W13:1110	W14:810	W15:465	W16:146970	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:925056
single_issue_nums: WS0:650223	WS1:460908	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 445976 {8:55747,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1711368 {72:23769,}
traffic_breakdown_coretomem[INST_ACC_R] = 81952 {8:10244,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8919520 {40:222988,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 380304 {8:47538,}
traffic_breakdown_memtocore[INST_ACC_R] = 1639040 {40:40976,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 302 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	160249 	73530 	29826 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9940 	252 	28 	69286 	3012 	3285 	1461 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	45526 	22682 	24496 	33411 	118995 	25446 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	668 	52 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146299 n_nop=1146230 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001152
n_activity=414 dram_eff=0.3188
bk0: 2a 1146286i bk1: 0a 1146300i bk2: 32a 1146242i bk3: 32a 1146240i bk4: 0a 1146298i bk5: 0a 1146298i bk6: 0a 1146298i bk7: 0a 1146298i bk8: 0a 1146298i bk9: 0a 1146298i bk10: 0a 1146298i bk11: 0a 1146299i bk12: 0a 1146299i bk13: 0a 1146300i bk14: 0a 1146300i bk15: 0a 1146300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000115 
total_CMD = 1146299 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1146082 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146299 
n_nop = 1146230 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000133473
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146299 n_nop=1146233 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001117
n_activity=374 dram_eff=0.3422
bk0: 0a 1146300i bk1: 0a 1146301i bk2: 32a 1146241i bk3: 32a 1146240i bk4: 0a 1146297i bk5: 0a 1146298i bk6: 0a 1146298i bk7: 0a 1146298i bk8: 0a 1146298i bk9: 0a 1146298i bk10: 0a 1146298i bk11: 0a 1146299i bk12: 0a 1146299i bk13: 0a 1146300i bk14: 0a 1146300i bk15: 0a 1146300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 1146299 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1146099 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146299 
n_nop = 1146233 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000126494
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146299 n_nop=1146233 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001117
n_activity=374 dram_eff=0.3422
bk0: 0a 1146300i bk1: 0a 1146301i bk2: 32a 1146242i bk3: 32a 1146243i bk4: 0a 1146297i bk5: 0a 1146298i bk6: 0a 1146298i bk7: 0a 1146298i bk8: 0a 1146298i bk9: 0a 1146298i bk10: 0a 1146298i bk11: 0a 1146299i bk12: 0a 1146299i bk13: 0a 1146300i bk14: 0a 1146300i bk15: 0a 1146300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 1146299 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1146099 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146299 
n_nop = 1146233 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00012126
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146299 n_nop=1146233 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001117
n_activity=374 dram_eff=0.3422
bk0: 0a 1146300i bk1: 0a 1146301i bk2: 32a 1146242i bk3: 32a 1146242i bk4: 0a 1146297i bk5: 0a 1146298i bk6: 0a 1146298i bk7: 0a 1146298i bk8: 0a 1146298i bk9: 0a 1146298i bk10: 0a 1146298i bk11: 0a 1146299i bk12: 0a 1146299i bk13: 0a 1146300i bk14: 0a 1146300i bk15: 0a 1146300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 1146299 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1146099 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146299 
n_nop = 1146233 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000124749
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146299 n_nop=1146228 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001186
n_activity=414 dram_eff=0.3285
bk0: 0a 1146301i bk1: 4a 1146283i bk2: 32a 1146242i bk3: 32a 1146238i bk4: 0a 1146297i bk5: 0a 1146297i bk6: 0a 1146298i bk7: 0a 1146298i bk8: 0a 1146298i bk9: 0a 1146298i bk10: 0a 1146298i bk11: 0a 1146299i bk12: 0a 1146299i bk13: 0a 1146300i bk14: 0a 1146300i bk15: 0a 1146300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 1146299 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1146076 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146299 
n_nop = 1146228 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000156155
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146299 n_nop=1146232 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001117
n_activity=393 dram_eff=0.3257
bk0: 0a 1146301i bk1: 8a 1146278i bk2: 32a 1146243i bk3: 24a 1146251i bk4: 0a 1146297i bk5: 0a 1146297i bk6: 0a 1146297i bk7: 0a 1146297i bk8: 0a 1146297i bk9: 0a 1146297i bk10: 0a 1146298i bk11: 0a 1146299i bk12: 0a 1146300i bk13: 0a 1146301i bk14: 0a 1146301i bk15: 0a 1146301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 1146299 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1146087 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146299 
n_nop = 1146232 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000151793

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23060, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27318, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25818, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 28196, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26784, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23334, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 27588, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26556, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22376, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27522, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25618, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 27362, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 311532
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 222988
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47538
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 222988
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47538
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=311532
icnt_total_pkts_simt_to_mem=113544
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04859
	minimum = 5
	maximum = 6
Network latency average = 5.04859
	minimum = 5
	maximum = 6
Slowest packet = 401175
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 424407
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00103051
	minimum = 0 (at node 0)
	maximum = 0.00610554 (at node 2)
Accepted packet rate average = 0.00103051
	minimum = 0 (at node 0)
	maximum = 0.0217183 (at node 2)
Injected flit rate average = 0.00108058
	minimum = 0 (at node 0)
	maximum = 0.00745748 (at node 2)
Accepted flit rate average= 0.00108058
	minimum = 0 (at node 0)
	maximum = 0.0217183 (at node 2)
Injected packet length average = 1.04859
Accepted packet length average = 1.04859
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5306 (44 samples)
	minimum = 5 (44 samples)
	maximum = 187.523 (44 samples)
Network latency average = 20.3599 (44 samples)
	minimum = 5 (44 samples)
	maximum = 186.795 (44 samples)
Flit latency average = 19.4755 (44 samples)
	minimum = 5 (44 samples)
	maximum = 186.432 (44 samples)
Fragmentation average = 0.00108271 (44 samples)
	minimum = 0 (44 samples)
	maximum = 12.3636 (44 samples)
Injected packet rate average = 0.0425921 (44 samples)
	minimum = 0.00555854 (44 samples)
	maximum = 0.133848 (44 samples)
Accepted packet rate average = 0.0425921 (44 samples)
	minimum = 0.00759668 (44 samples)
	maximum = 0.0809292 (44 samples)
Injected flit rate average = 0.0452042 (44 samples)
	minimum = 0.00717725 (44 samples)
	maximum = 0.134066 (44 samples)
Accepted flit rate average = 0.0452042 (44 samples)
	minimum = 0.00948501 (44 samples)
	maximum = 0.0809994 (44 samples)
Injected packet size average = 1.06133 (44 samples)
Accepted packet size average = 1.06133 (44 samples)
Hops average = 1 (44 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 52 sec (112 sec)
gpgpu_simulation_rate = 287207 (inst/sec)
gpgpu_simulation_rate = 7753 (cycle/sec)
gpgpu_silicon_slowdown = 90287x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe29775690..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775630..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775640..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
Destroy streams for kernel 45: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 45 
gpu_sim_cycle = 1470
gpu_sim_insn = 23808
gpu_ipc =      16.1959
gpu_tot_sim_cycle = 869902
gpu_tot_sim_insn = 32191095
gpu_tot_ipc =      37.0054
gpu_tot_issued_cta = 1375
gpu_occupancy = 16.4964% 
gpu_tot_occupancy = 16.5289% 
max_total_param_size = 0
gpu_stall_dramfull = 40055
gpu_stall_icnt2sh    = 53343
partiton_level_parallism =       0.0327
partiton_level_parallism_total  =       0.1033
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.5449
L2_BW  =       2.4381 GB/Sec
L2_BW_total  =       8.0261 GB/Sec
gpu_total_sim_rate=284876

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 564790
	L1I_total_cache_misses = 24592
	L1I_total_cache_miss_rate = 0.0435
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 6216, Miss = 3915, Miss_rate = 0.630, Pending_hits = 339, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 6152, Miss = 3757, Miss_rate = 0.611, Pending_hits = 308, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 6024, Miss = 3820, Miss_rate = 0.634, Pending_hits = 366, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 6377, Miss = 3907, Miss_rate = 0.613, Pending_hits = 457, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5751, Miss = 3648, Miss_rate = 0.634, Pending_hits = 435, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5783, Miss = 3699, Miss_rate = 0.640, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5591, Miss = 3524, Miss_rate = 0.630, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 6151, Miss = 3928, Miss_rate = 0.639, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5880, Miss = 3766, Miss_rate = 0.640, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5717, Miss = 3604, Miss_rate = 0.630, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5895, Miss = 3749, Miss_rate = 0.636, Pending_hits = 310, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5860, Miss = 3778, Miss_rate = 0.645, Pending_hits = 328, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5910, Miss = 3771, Miss_rate = 0.638, Pending_hits = 360, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 6151, Miss = 3947, Miss_rate = 0.642, Pending_hits = 458, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5847, Miss = 3716, Miss_rate = 0.636, Pending_hits = 328, Reservation_fails = 3879
	L1D_total_cache_accesses = 89305
	L1D_total_cache_misses = 56529
	L1D_total_cache_miss_rate = 0.6330
	L1D_total_cache_pending_hits = 5257
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 30885
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30840
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 540198
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24592
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65520
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23785
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 564790

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1375, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13461, 2046, 2046, 2046, 2046, 2046, 2046, 2046, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 35580000
gpgpu_n_tot_w_icount = 1111875
gpgpu_n_stall_shd_mem = 76537
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55779
gpgpu_n_mem_write_global = 23785
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1048320
gpgpu_n_store_insn = 380560
gpgpu_n_shmem_insn = 11627560
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 976080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 34440
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39680
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:219051	W0_Idle:5207664	W0_Scoreboard:2582394	W1:4710	W2:4410	W3:4110	W4:3810	W5:3510	W6:3210	W7:2910	W8:2610	W9:2310	W10:2010	W11:1710	W12:1410	W13:1110	W14:810	W15:465	W16:146970	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:925800
single_issue_nums: WS0:650595	WS1:461280	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 446232 {8:55779,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1712520 {72:23785,}
traffic_breakdown_coretomem[INST_ACC_R] = 81952 {8:10244,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8924640 {40:223116,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 380560 {8:47570,}
traffic_breakdown_memtocore[INST_ACC_R] = 1639040 {40:40976,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 302 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	160409 	73530 	29826 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9940 	252 	28 	69334 	3012 	3285 	1461 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	45569 	22738 	24534 	33434 	118995 	25446 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	671 	52 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148239 n_nop=1148170 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000115
n_activity=414 dram_eff=0.3188
bk0: 2a 1148226i bk1: 0a 1148240i bk2: 32a 1148182i bk3: 32a 1148180i bk4: 0a 1148238i bk5: 0a 1148238i bk6: 0a 1148238i bk7: 0a 1148238i bk8: 0a 1148238i bk9: 0a 1148238i bk10: 0a 1148238i bk11: 0a 1148239i bk12: 0a 1148239i bk13: 0a 1148240i bk14: 0a 1148240i bk15: 0a 1148240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000115 
total_CMD = 1148239 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1148022 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148239 
n_nop = 1148170 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000133248
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148239 n_nop=1148173 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001115
n_activity=374 dram_eff=0.3422
bk0: 0a 1148240i bk1: 0a 1148241i bk2: 32a 1148181i bk3: 32a 1148180i bk4: 0a 1148237i bk5: 0a 1148238i bk6: 0a 1148238i bk7: 0a 1148238i bk8: 0a 1148238i bk9: 0a 1148238i bk10: 0a 1148238i bk11: 0a 1148239i bk12: 0a 1148239i bk13: 0a 1148240i bk14: 0a 1148240i bk15: 0a 1148240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 1148239 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1148039 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148239 
n_nop = 1148173 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00012628
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148239 n_nop=1148173 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001115
n_activity=374 dram_eff=0.3422
bk0: 0a 1148240i bk1: 0a 1148241i bk2: 32a 1148182i bk3: 32a 1148183i bk4: 0a 1148237i bk5: 0a 1148238i bk6: 0a 1148238i bk7: 0a 1148238i bk8: 0a 1148238i bk9: 0a 1148238i bk10: 0a 1148238i bk11: 0a 1148239i bk12: 0a 1148239i bk13: 0a 1148240i bk14: 0a 1148240i bk15: 0a 1148240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 1148239 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1148039 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148239 
n_nop = 1148173 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000121055
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148239 n_nop=1148173 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001115
n_activity=374 dram_eff=0.3422
bk0: 0a 1148240i bk1: 0a 1148241i bk2: 32a 1148182i bk3: 32a 1148182i bk4: 0a 1148237i bk5: 0a 1148238i bk6: 0a 1148238i bk7: 0a 1148238i bk8: 0a 1148238i bk9: 0a 1148238i bk10: 0a 1148238i bk11: 0a 1148239i bk12: 0a 1148239i bk13: 0a 1148240i bk14: 0a 1148240i bk15: 0a 1148240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 1148239 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1148039 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148239 
n_nop = 1148173 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000124539
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148239 n_nop=1148168 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001184
n_activity=414 dram_eff=0.3285
bk0: 0a 1148241i bk1: 4a 1148223i bk2: 32a 1148182i bk3: 32a 1148178i bk4: 0a 1148237i bk5: 0a 1148237i bk6: 0a 1148238i bk7: 0a 1148238i bk8: 0a 1148238i bk9: 0a 1148238i bk10: 0a 1148238i bk11: 0a 1148239i bk12: 0a 1148239i bk13: 0a 1148240i bk14: 0a 1148240i bk15: 0a 1148240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1148239 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1148016 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148239 
n_nop = 1148168 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000155891
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1148239 n_nop=1148172 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001115
n_activity=393 dram_eff=0.3257
bk0: 0a 1148241i bk1: 8a 1148218i bk2: 32a 1148183i bk3: 24a 1148191i bk4: 0a 1148237i bk5: 0a 1148237i bk6: 0a 1148237i bk7: 0a 1148237i bk8: 0a 1148237i bk9: 0a 1148237i bk10: 0a 1148238i bk11: 0a 1148239i bk12: 0a 1148240i bk13: 0a 1148241i bk14: 0a 1148241i bk15: 0a 1148241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 1148239 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1148027 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1148239 
n_nop = 1148172 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000151536

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23060, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27318, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25818, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 28246, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26784, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23334, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 27644, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26556, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22376, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27522, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25618, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 27416, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 311692
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47570
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 223116
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47570
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=311692
icnt_total_pkts_simt_to_mem=113608
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.3173
	minimum = 5
	maximum = 42
Network latency average = 12.2115
	minimum = 5
	maximum = 42
Slowest packet = 401381
Flit latency average = 11.625
	minimum = 5
	maximum = 42
Slowest flit = 425150
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00524061
	minimum = 0 (at node 0)
	maximum = 0.0380952 (at node 21)
Accepted packet rate average = 0.00524061
	minimum = 0 (at node 0)
	maximum = 0.108844 (at node 3)
Injected flit rate average = 0.00564374
	minimum = 0 (at node 0)
	maximum = 0.0435374 (at node 3)
Accepted flit rate average= 0.00564374
	minimum = 0 (at node 0)
	maximum = 0.108844 (at node 3)
Injected packet length average = 1.07692
Accepted packet length average = 1.07692
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3258 (45 samples)
	minimum = 5 (45 samples)
	maximum = 184.289 (45 samples)
Network latency average = 20.1788 (45 samples)
	minimum = 5 (45 samples)
	maximum = 183.578 (45 samples)
Flit latency average = 19.301 (45 samples)
	minimum = 5 (45 samples)
	maximum = 183.222 (45 samples)
Fragmentation average = 0.00105865 (45 samples)
	minimum = 0 (45 samples)
	maximum = 12.0889 (45 samples)
Injected packet rate average = 0.0417621 (45 samples)
	minimum = 0.00543501 (45 samples)
	maximum = 0.13172 (45 samples)
Accepted packet rate average = 0.0417621 (45 samples)
	minimum = 0.00742786 (45 samples)
	maximum = 0.0815495 (45 samples)
Injected flit rate average = 0.0443251 (45 samples)
	minimum = 0.00701776 (45 samples)
	maximum = 0.132055 (45 samples)
Accepted flit rate average = 0.0443251 (45 samples)
	minimum = 0.00927423 (45 samples)
	maximum = 0.0816182 (45 samples)
Injected packet size average = 1.06137 (45 samples)
Accepted packet size average = 1.06137 (45 samples)
Hops average = 1 (45 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 53 sec (113 sec)
gpgpu_simulation_rate = 284876 (inst/sec)
gpgpu_simulation_rate = 7698 (cycle/sec)
gpgpu_silicon_slowdown = 90932x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe297756a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775650..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe29775660..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 46 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 46: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 46 
gpu_sim_cycle = 27130
gpu_sim_insn = 20505
gpu_ipc =       0.7558
gpu_tot_sim_cycle = 897032
gpu_tot_sim_insn = 32211600
gpu_tot_ipc =      35.9091
gpu_tot_issued_cta = 1376
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.4435% 
max_total_param_size = 0
gpu_stall_dramfull = 40055
gpu_stall_icnt2sh    = 53343
partiton_level_parallism =       0.0017
partiton_level_parallism_total  =       0.1002
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.5445
L2_BW  =       0.1272 GB/Sec
L2_BW_total  =       7.7872 GB/Sec
gpu_total_sim_rate=282557

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 566480
	L1I_total_cache_misses = 24607
	L1I_total_cache_miss_rate = 0.0434
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10051
L1D_cache:
	L1D_cache_core[0]: Access = 6216, Miss = 3915, Miss_rate = 0.630, Pending_hits = 339, Reservation_fails = 4210
	L1D_cache_core[1]: Access = 6152, Miss = 3757, Miss_rate = 0.611, Pending_hits = 308, Reservation_fails = 5401
	L1D_cache_core[2]: Access = 6024, Miss = 3820, Miss_rate = 0.634, Pending_hits = 366, Reservation_fails = 5330
	L1D_cache_core[3]: Access = 6377, Miss = 3907, Miss_rate = 0.613, Pending_hits = 457, Reservation_fails = 3549
	L1D_cache_core[4]: Access = 5782, Miss = 3664, Miss_rate = 0.634, Pending_hits = 435, Reservation_fails = 4774
	L1D_cache_core[5]: Access = 5783, Miss = 3699, Miss_rate = 0.640, Pending_hits = 347, Reservation_fails = 5312
	L1D_cache_core[6]: Access = 5591, Miss = 3524, Miss_rate = 0.630, Pending_hits = 319, Reservation_fails = 4494
	L1D_cache_core[7]: Access = 6151, Miss = 3928, Miss_rate = 0.639, Pending_hits = 266, Reservation_fails = 2826
	L1D_cache_core[8]: Access = 5880, Miss = 3766, Miss_rate = 0.640, Pending_hits = 269, Reservation_fails = 4193
	L1D_cache_core[9]: Access = 5717, Miss = 3604, Miss_rate = 0.630, Pending_hits = 367, Reservation_fails = 5116
	L1D_cache_core[10]: Access = 5895, Miss = 3749, Miss_rate = 0.636, Pending_hits = 310, Reservation_fails = 3816
	L1D_cache_core[11]: Access = 5860, Miss = 3778, Miss_rate = 0.645, Pending_hits = 328, Reservation_fails = 5119
	L1D_cache_core[12]: Access = 5910, Miss = 3771, Miss_rate = 0.638, Pending_hits = 360, Reservation_fails = 5358
	L1D_cache_core[13]: Access = 6151, Miss = 3947, Miss_rate = 0.642, Pending_hits = 458, Reservation_fails = 3903
	L1D_cache_core[14]: Access = 5847, Miss = 3716, Miss_rate = 0.636, Pending_hits = 328, Reservation_fails = 3879
	L1D_total_cache_accesses = 89336
	L1D_total_cache_misses = 56545
	L1D_total_cache_miss_rate = 0.6329
	L1D_total_cache_pending_hits = 5257
	L1D_total_cache_reservation_fails = 67280
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 30888
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30843
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 541873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24607
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10051
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65536
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23800
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 566480

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10051
ctas_completed 1376, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13461, 2046, 2046, 2046, 2046, 2046, 2046, 2046, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 
gpgpu_n_tot_thrd_icount = 35675136
gpgpu_n_tot_w_icount = 1114848
gpgpu_n_stall_shd_mem = 77041
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55795
gpgpu_n_mem_write_global = 23800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1048576
gpgpu_n_store_insn = 380800
gpgpu_n_shmem_insn = 11632256
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 976128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 34944
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2417
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39680
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:219051	W0_Idle:5238957	W0_Scoreboard:2602386	W1:5024	W2:4704	W3:4384	W4:4064	W5:3744	W6:3424	W7:3104	W8:2784	W9:2464	W10:2144	W11:1824	W12:1504	W13:1184	W14:864	W15:496	W16:147336	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:925800
single_issue_nums: WS0:653568	WS1:461280	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 446360 {8:55795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1713600 {72:23800,}
traffic_breakdown_coretomem[INST_ACC_R] = 82072 {8:10259,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8927200 {40:223180,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 380800 {8:47600,}
traffic_breakdown_memtocore[INST_ACC_R] = 1641440 {40:41036,}
maxmflatency = 1509 
max_icnt2mem_latency = 1705 
maxmrqlatency = 12 
max_icnt2sh_latency = 252 
averagemflatency = 302 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 67 
mrq_lat_table:208 	139 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	160503 	73530 	29826 	6951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9955 	252 	28 	69365 	3012 	3285 	1461 	1826 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	45663 	22738 	24534 	33434 	118995 	25446 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	682 	52 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2366       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      4168      1266         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5591      2747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6265      3696         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27772      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     28482      6610         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1019       506      1488       518      1507       470      1191       856       721       934       742       938         0         0         0         0
dram[1]:        511       496       863       680      1360       555      1363       567      1131       563      1092       551         0         0         0         0
dram[2]:        507      1053       699      1484       581      1470       830      1258       989       683       994       620         0         0         0         0
dram[3]:        507       688       664       902       606      1124       647      1127       654      1022       510       965         0         0         0         0
dram[4]:       1068       627      1509       526      1507       536      1247       945       689      1028       477      1029         0         0         0         0
dram[5]:        598       615       832       655      1373       582      1376       655      1148       658      1144       534         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1184050 n_nop=1183981 n_act=3 n_pre=0 n_ref_event=98262624 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001115
n_activity=414 dram_eff=0.3188
bk0: 2a 1184037i bk1: 0a 1184051i bk2: 32a 1183993i bk3: 32a 1183991i bk4: 0a 1184049i bk5: 0a 1184049i bk6: 0a 1184049i bk7: 0a 1184049i bk8: 0a 1184049i bk9: 0a 1184049i bk10: 0a 1184049i bk11: 0a 1184050i bk12: 0a 1184050i bk13: 0a 1184051i bk14: 0a 1184051i bk15: 0a 1184051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000001
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 1184050 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1183833 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1184050 
n_nop = 1183981 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 98262624 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000129218
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1184050 n_nop=1183984 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001081
n_activity=374 dram_eff=0.3422
bk0: 0a 1184051i bk1: 0a 1184052i bk2: 32a 1183992i bk3: 32a 1183991i bk4: 0a 1184048i bk5: 0a 1184049i bk6: 0a 1184049i bk7: 0a 1184049i bk8: 0a 1184049i bk9: 0a 1184049i bk10: 0a 1184049i bk11: 0a 1184050i bk12: 0a 1184050i bk13: 0a 1184051i bk14: 0a 1184051i bk15: 0a 1184051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 1184050 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1183850 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1184050 
n_nop = 1183984 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000122461
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1184050 n_nop=1183984 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001081
n_activity=374 dram_eff=0.3422
bk0: 0a 1184051i bk1: 0a 1184052i bk2: 32a 1183993i bk3: 32a 1183994i bk4: 0a 1184048i bk5: 0a 1184049i bk6: 0a 1184049i bk7: 0a 1184049i bk8: 0a 1184049i bk9: 0a 1184049i bk10: 0a 1184049i bk11: 0a 1184050i bk12: 0a 1184050i bk13: 0a 1184051i bk14: 0a 1184051i bk15: 0a 1184051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 1184050 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1183850 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1184050 
n_nop = 1183984 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000117394
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1184050 n_nop=1183984 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001081
n_activity=374 dram_eff=0.3422
bk0: 0a 1184051i bk1: 0a 1184052i bk2: 32a 1183993i bk3: 32a 1183993i bk4: 0a 1184048i bk5: 0a 1184049i bk6: 0a 1184049i bk7: 0a 1184049i bk8: 0a 1184049i bk9: 0a 1184049i bk10: 0a 1184049i bk11: 0a 1184050i bk12: 0a 1184050i bk13: 0a 1184051i bk14: 0a 1184051i bk15: 0a 1184051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 1184050 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1183850 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1184050 
n_nop = 1183984 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000120772
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1184050 n_nop=1183979 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001149
n_activity=414 dram_eff=0.3285
bk0: 0a 1184052i bk1: 4a 1184034i bk2: 32a 1183993i bk3: 32a 1183989i bk4: 0a 1184048i bk5: 0a 1184048i bk6: 0a 1184049i bk7: 0a 1184049i bk8: 0a 1184049i bk9: 0a 1184049i bk10: 0a 1184049i bk11: 0a 1184050i bk12: 0a 1184050i bk13: 0a 1184051i bk14: 0a 1184051i bk15: 0a 1184051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000115 
total_CMD = 1184050 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1183827 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1184050 
n_nop = 1183979 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000151176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1184050 n_nop=1183983 n_act=3 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001081
n_activity=393 dram_eff=0.3257
bk0: 0a 1184052i bk1: 8a 1184029i bk2: 32a 1183994i bk3: 24a 1184002i bk4: 0a 1184048i bk5: 0a 1184048i bk6: 0a 1184048i bk7: 0a 1184048i bk8: 0a 1184048i bk9: 0a 1184048i bk10: 0a 1184049i bk11: 0a 1184050i bk12: 0a 1184051i bk13: 0a 1184052i bk14: 0a 1184052i bk15: 0a 1184052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 1184050 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1183838 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1184050 
n_nop = 1183983 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000146953

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23068, Miss = 34, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[1]: Access = 27318, Miss = 32, Miss_rate = 0.001, Pending_hits = 84, Reservation_fails = 680
L2_cache_bank[2]: Access = 25826, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_cache_bank[3]: Access = 28276, Miss = 32, Miss_rate = 0.001, Pending_hits = 96, Reservation_fails = 768
L2_cache_bank[4]: Access = 26792, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[5]: Access = 23334, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 572
L2_cache_bank[6]: Access = 27686, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[7]: Access = 26556, Miss = 32, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 385
L2_cache_bank[8]: Access = 22384, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[9]: Access = 27526, Miss = 36, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 549
L2_cache_bank[10]: Access = 25626, Miss = 32, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 492
L2_cache_bank[11]: Access = 27454, Miss = 32, Miss_rate = 0.001, Pending_hits = 48, Reservation_fails = 385
L2_total_cache_accesses = 311846
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 752
L2_total_cache_reservation_fails = 5751
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223180
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39896
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5751
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 223180
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 41036
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5751
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=311846
icnt_total_pkts_simt_to_mem=113669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.075
	minimum = 5
	maximum = 6
Network latency average = 5.075
	minimum = 5
	maximum = 6
Slowest packet = 401655
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 425300
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00169554 (at node 4)
Accepted packet rate average = 0.000273034
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 4)
Injected flit rate average = 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00224843 (at node 4)
Accepted flit rate average= 0.000293511
	minimum = 0 (at node 0)
	maximum = 0.00567637 (at node 4)
Injected packet length average = 1.075
Accepted packet length average = 1.075
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9726 (46 samples)
	minimum = 5 (46 samples)
	maximum = 180.413 (46 samples)
Network latency average = 19.8504 (46 samples)
	minimum = 5 (46 samples)
	maximum = 179.717 (46 samples)
Flit latency average = 18.9901 (46 samples)
	minimum = 5 (46 samples)
	maximum = 179.348 (46 samples)
Fragmentation average = 0.00103564 (46 samples)
	minimum = 0 (46 samples)
	maximum = 11.8261 (46 samples)
Injected packet rate average = 0.0408601 (46 samples)
	minimum = 0.00531686 (46 samples)
	maximum = 0.128893 (46 samples)
Accepted packet rate average = 0.0408601 (46 samples)
	minimum = 0.00726639 (46 samples)
	maximum = 0.0799001 (46 samples)
Injected flit rate average = 0.0433679 (46 samples)
	minimum = 0.0068652 (46 samples)
	maximum = 0.129233 (46 samples)
Accepted flit rate average = 0.0433679 (46 samples)
	minimum = 0.00907262 (46 samples)
	maximum = 0.0799672 (46 samples)
Injected packet size average = 1.06137 (46 samples)
Accepted packet size average = 1.06137 (46 samples)
Hops average = 1 (46 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 54 sec (114 sec)
gpgpu_simulation_rate = 282557 (inst/sec)
gpgpu_simulation_rate = 7868 (cycle/sec)
gpgpu_silicon_slowdown = 88967x
Time consumed(ms): 114340.109000
After LUD
>>>Verify<<<<
GPGPU-Sim: *** exit detected ***
