// Seed: 1533521499
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd61
) (
    input  wor   _id_0,
    output uwire id_1,
    output wor   id_2,
    output tri1  id_3,
    output tri1  id_4
);
  wire [1  ==  -1  |  id_0  |  id_0 : id_0] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
