static int T_1 F_1 ( T_2 * V_1 )\r\n{\r\nif ( V_1 -> V_2 & ( V_3 | V_4 | V_5 ) )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic T_3 F_2 ( unsigned long V_6 )\r\n{\r\nT_2 * V_1 ;\r\nF_3 (md) {\r\nif ( ! ( V_1 -> V_2 & V_7 ) )\r\ncontinue;\r\nif ( V_1 -> V_8 == 0 )\r\nbreak;\r\nif ( V_1 -> V_8 <= V_6 &&\r\n( V_6 - V_1 -> V_8 ) < ( V_1 -> V_9 << V_10 ) )\r\nreturn V_1 -> V_11 + V_6 - V_1 -> V_8 ;\r\n}\r\nreturn V_6 ;\r\n}\r\nstatic void T_1 F_4 ( void )\r\n{\r\nstruct V_12 * V_13 ;\r\nif ( V_14 != V_15 ) {\r\nV_13 = F_5 ( V_14 , sizeof( * V_13 ) ) ;\r\nif ( ! V_13 ) {\r\nF_6 ( L_1 ) ;\r\nreturn;\r\n}\r\nV_12 = * V_13 ;\r\nF_7 ( V_13 , sizeof( * V_13 ) ) ;\r\nV_12 . V_16 = 80 ;\r\nV_12 . V_17 = 25 ;\r\n}\r\nif ( V_12 . V_18 == V_19 &&\r\nF_8 ( V_12 . V_20 ) )\r\nF_9 ( V_12 . V_20 , V_12 . V_21 ) ;\r\n}\r\nstatic int T_1 F_10 ( void )\r\n{\r\nT_4 * V_22 ;\r\nvoid * V_23 ;\r\nT_5 V_24 ;\r\nchar V_25 [ 100 ] = L_2 ;\r\nint V_26 , V_27 ;\r\nV_28 . V_29 = F_5 ( V_30 ,\r\nsizeof( V_31 ) ) ;\r\nif ( V_28 . V_29 == NULL ) {\r\nF_11 ( L_3 ) ;\r\nreturn - V_32 ;\r\n}\r\nF_12 ( V_33 , & V_28 . V_34 ) ;\r\nif ( F_13 ( V_35 ) )\r\nF_12 ( V_36 , & V_28 . V_34 ) ;\r\nif ( V_28 . V_29 -> V_37 . V_38 != V_39 ) {\r\nF_6 ( L_4 ) ;\r\nV_27 = - V_40 ;\r\ngoto V_41;\r\n}\r\nif ( ( V_28 . V_29 -> V_37 . V_42 >> 16 ) < 2 )\r\nF_11 ( L_5 ,\r\nV_28 . V_29 -> V_37 . V_42 >> 16 ,\r\nV_28 . V_29 -> V_37 . V_42 & 0xffff ) ;\r\nV_28 . V_43 = V_28 . V_29 -> V_37 . V_42 ;\r\nV_22 = F_5 ( F_2 ( V_28 . V_29 -> V_44 ) ,\r\nsizeof( V_25 ) * sizeof( T_4 ) ) ;\r\nif ( V_22 ) {\r\nfor ( V_26 = 0 ; V_26 < ( int ) sizeof( V_25 ) - 1 && * V_22 ; ++ V_26 )\r\nV_25 [ V_26 ] = V_22 [ V_26 ] ;\r\nV_25 [ V_26 ] = '\0' ;\r\nF_7 ( V_22 , sizeof( V_25 ) * sizeof( T_4 ) ) ;\r\n}\r\nF_14 ( L_6 ,\r\nV_28 . V_29 -> V_37 . V_42 >> 16 ,\r\nV_28 . V_29 -> V_37 . V_42 & 0xffff , V_25 ) ;\r\nV_24 = sizeof( V_45 ) * V_28 . V_29 -> V_46 ;\r\nV_23 = F_5 ( F_2 ( V_28 . V_29 -> V_47 ) ,\r\nV_24 ) ;\r\nif ( V_23 == NULL ) {\r\nF_11 ( L_7 ) ;\r\nV_27 = - V_32 ;\r\ngoto V_41;\r\n}\r\nV_27 = F_15 ( V_23 , V_28 . V_29 -> V_46 ,\r\nsizeof( V_48 ) ,\r\nV_49 ) ;\r\nF_7 ( V_23 , V_24 ) ;\r\nV_41:\r\nF_7 ( V_28 . V_29 , sizeof( V_31 ) ) ;\r\nreturn V_27 ;\r\n}\r\nstatic T_1 int F_16 ( T_2 * V_1 )\r\n{\r\nswitch ( V_1 -> type ) {\r\ncase V_50 :\r\ncase V_51 :\r\ncase V_52 :\r\ncase V_53 :\r\ncase V_54 :\r\ncase V_55 :\r\nreturn ( V_1 -> V_2 & V_3 ) ;\r\ndefault:\r\nbreak;\r\n}\r\nreturn false ;\r\n}\r\nstatic T_1 void F_17 ( void )\r\n{\r\nT_2 * V_1 ;\r\nT_6 V_56 , V_57 , V_58 ;\r\nif ( F_18 ( V_59 ) )\r\nF_14 ( L_8 ) ;\r\nF_19 () ;\r\nF_20 ( 0 , ( T_3 ) V_60 ) ;\r\nF_3 (md) {\r\nV_56 = V_1 -> V_11 ;\r\nV_57 = V_1 -> V_9 ;\r\nif ( F_18 ( V_59 ) ) {\r\nchar V_61 [ 64 ] ;\r\nF_14 ( L_9 ,\r\nV_56 , V_56 + ( V_57 << V_10 ) - 1 ,\r\nF_21 ( V_61 , sizeof( V_61 ) , V_1 ) ) ;\r\n}\r\nF_22 ( & V_56 , & V_57 ) ;\r\nV_58 = V_57 << V_62 ;\r\nif ( F_1 ( V_1 ) ) {\r\nF_23 ( V_56 , V_58 ) ;\r\nif ( ! F_16 ( V_1 ) )\r\nF_9 ( V_56 , V_58 ) ;\r\n}\r\n}\r\n}\r\nvoid T_1 F_24 ( void )\r\n{\r\nstruct V_63 V_64 ;\r\nstruct V_65 V_66 ;\r\nif ( ! F_25 ( & V_66 ) )\r\nreturn;\r\nV_30 = V_66 . V_67 ;\r\nV_64 . V_68 = V_66 . V_69 ;\r\nV_64 . V_70 = V_66 . V_70 ;\r\nV_64 . V_58 = V_66 . V_71 ;\r\nV_64 . V_72 = V_66 . V_73 ;\r\nif ( F_26 ( & V_64 ) < 0 ) {\r\nF_27 ( L_10 ) ;\r\n}\r\nF_28 ( V_28 . V_74 . V_68 != 1 ,\r\nL_11 ,\r\nV_28 . V_74 . V_68 ) ;\r\nif ( F_10 () < 0 ) {\r\nF_29 () ;\r\nreturn;\r\n}\r\nF_17 () ;\r\nF_30 () ;\r\nF_29 () ;\r\nF_31 ( V_66 . V_73 & V_75 ,\r\nF_32 ( V_66 . V_71 +\r\n( V_66 . V_73 & ~ V_75 ) ) ) ;\r\nF_4 () ;\r\n}\r\nstatic int T_1 F_33 ( void )\r\n{\r\nvoid * V_76 ;\r\nif ( V_12 . V_18 != V_19 )\r\nreturn 0 ;\r\nV_76 = F_34 ( NULL , L_12 , 0 ,\r\n& V_12 , sizeof( V_12 ) ) ;\r\nreturn F_35 ( V_76 ) ;\r\n}
